////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Fri Jul 12 07:28:36 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx45t-fgg484-3
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  clk100, cpu_reset, fx2_serial_rx, pwrsw, ddram_clock_p, ddram_clock_n, opsis_i2c_scl, opsis_i2c_sda, fx2_reset, fx2_serial_tx, spiflash4x_cs_n, 
spiflash4x_clk, hdled, pwled, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_odt, ddram_reset_n, spiflash4x_dq, ddram_ba, ddram_a, ddram_dq, 
ddram_dqs, ddram_dqs_n, ddram_dm
);
  input clk100;
  input cpu_reset;
  input fx2_serial_rx;
  input pwrsw;
  output ddram_clock_p;
  output ddram_clock_n;
  inout opsis_i2c_scl;
  inout opsis_i2c_sda;
  inout fx2_reset;
  output fx2_serial_tx;
  output spiflash4x_cs_n;
  output spiflash4x_clk;
  output hdled;
  output pwled;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output ddram_odt;
  output ddram_reset_n;
  inout [3 : 0] spiflash4x_dq;
  output [2 : 0] ddram_ba;
  output [14 : 0] ddram_a;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dqs_n;
  output [1 : 0] ddram_dm;
  wire cpu_reset_IBUF_1;
  wire fx2_serial_rx_IBUF_2;
  wire crg_clk100a;
  wire xilinxmultiregimpl2_regs0_4;
  wire front_panel_switches;
  wire crg_clk100b;
  wire base50_clk_BUFG_7;
  wire crg_dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0;
  wire xilinxmultiregimpl2_regs1_10;
  wire xilinxmultiregimpl3_regs0_11;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_encoder;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys2x;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire xilinxasyncresetsynchronizerimpl3_rst_meta;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire suart_rx_r_23;
  wire xilinxmultiregimpl3_regs1_24;
  wire sdram_full_wr_clk;
  wire crg_clk8x_wr_strb;
  wire encoder_clk;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys2x_clk;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl3;
  wire ddram_dm_0_OBUF_110;
  wire ddram_dm_1_OBUF_111;
  wire xilinxasyncresetsynchronizerimpl4_rst_meta;
  wire half_rate_phy_sdram_half_clk_n;
  wire half_rate_phy_phase_half_182;
  wire ddram_a_13_211;
  wire ddram_a_12_212;
  wire ddram_a_11_213;
  wire ddram_a_10_214;
  wire ddram_a_9_215;
  wire ddram_a_8_216;
  wire ddram_a_7_217;
  wire ddram_a_6_218;
  wire ddram_a_5_219;
  wire ddram_a_4_220;
  wire ddram_a_3_221;
  wire ddram_a_2_222;
  wire ddram_a_1_223;
  wire ddram_a_0_224;
  wire ddram_ba_2_225;
  wire ddram_ba_1_226;
  wire ddram_ba_0_227;
  wire ddram_cke_OBUF_228;
  wire ddram_ras_n_OBUF_229;
  wire ddram_cas_n_OBUF_230;
  wire ddram_we_n_OBUF_231;
  wire ddram_reset_n_OBUF_232;
  wire ddram_odt_OBUF_233;
  wire half_rate_phy_postamble_234;
  wire \half_rate_phy_r_drive_dq[4] ;
  wire \half_rate_phy_r_drive_dq[0] ;
  wire half_rate_phy_phase_sel;
  wire half_rate_phy_record0_reset_n;
  wire half_rate_phy_record0_odt;
  wire half_rate_phy_record0_cke;
  wire half_rate_phy_record0_ras_n;
  wire half_rate_phy_record0_we_n;
  wire half_rate_phy_record1_ras_n;
  wire half_rate_phy_record1_we_n;
  wire crg_output_clk;
  wire crg_clk_sdram_half_shifted_INV_495_o;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire sys2x_rst;
  wire phase_sel_256;
  wire phase_sys2x_257;
  wire wr_data_en_d_258;
  wire half_rate_phy_phase_sys_324;
  wire half_rate_phy_drive_dq_n1;
  wire half_rate_phy_wrdata_en_d_391;
  wire \picorv32/mem_valid_460 ;
  wire \picorv32/mem_instr_461 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire xilinxmultiregimpl0_regs1_840;
  wire xilinxmultiregimpl1_regs1_841;
  wire basesoc_rom_bus_ack_845;
  wire basesoc_sram_bus_ack_846;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[5] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire basesoc_zero_old_trigger_904;
  wire opsis_i2c_scl_drv_reg_905;
  wire opsis_i2c_scl_r_906;
  wire opsis_i2c_sda_r_907;
  wire suart_sink_ready_908;
  wire suart_uart_clk_txen_939;
  wire suart_source_valid_940;
  wire suart_uart_clk_rxen_971;
  wire suart_tx_old_trigger_972;
  wire suart_rx_old_trigger_973;
  wire phase_sys_1006;
  wire dfi_dfi_p1_rddata_valid_1039;
  wire dfi_dfi_p2_rddata_valid_1104;
  wire basesoc_sdram_cmd_payload_cas_1138;
  wire basesoc_sdram_cmd_payload_we_1139;
  wire basesoc_sdram_generator_done_1140;
  wire basesoc_sdram_dfi_p0_rddata_en_1158;
  wire basesoc_sdram_dfi_p1_rddata_en_1176;
  wire basesoc_sdram_dfi_p1_wrdata_en_1177;
  wire basesoc_sdram_bandwidth_cmd_valid_1178;
  wire basesoc_sdram_bandwidth_cmd_ready_1179;
  wire basesoc_sdram_bandwidth_cmd_is_read_1180;
  wire basesoc_sdram_bandwidth_cmd_is_write_1181;
  wire new_master_wdata_ready0;
  wire new_master_wdata_ready1_1183;
  wire new_master_rdata_valid3;
  wire new_master_rdata_valid4_1185;
  wire \basesoc_interface_adr[1] ;
  wire \basesoc_interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_1203;
  wire opsis_i2c_slave_addr_re_1220;
  wire xilinxmultiregimpl0_regs0_1249;
  wire xilinxmultiregimpl1_regs0_1250;
  wire basesoc_sdram_dfi_p0_cas_n_1251;
  wire basesoc_sdram_dfi_p0_ras_n_1252;
  wire basesoc_sdram_dfi_p0_we_n_1253;
  wire basesoc_sdram_dfi_p1_cas_n_1254;
  wire basesoc_sdram_dfi_p1_ras_n_1255;
  wire basesoc_sdram_dfi_p1_we_n_1256;
  wire basesoc_sdram_tfawcon_ready;
  wire opsis_i2c_sda_drv_reg_1258;
  wire basesoc_sdram_cmd_payload_ras_1259;
  wire basesoc_interface_we_1266;
  wire opsisi2c_state_FSM_FFd1_1267;
  wire opsisi2c_state_FSM_FFd2_1268;
  wire opsisi2c_state_FSM_FFd3_1269;
  wire opsisi2c_state_FSM_FFd4_1270;
  wire opsis_i2c_pause_drv;
  wire refresher_state_FSM_FFd2_1272;
  wire refresher_state_FSM_FFd1_1273;
  wire bankmachine0_state_FSM_FFd1_1274;
  wire basesoc_sdram_bankmachine0_row_close;
  wire bankmachine1_state_FSM_FFd1_1276;
  wire basesoc_sdram_bankmachine1_row_close;
  wire bankmachine2_state_FSM_FFd1_1278;
  wire basesoc_sdram_bankmachine2_row_close;
  wire bankmachine3_state_FSM_FFd1_1280;
  wire basesoc_sdram_bankmachine3_row_close;
  wire bankmachine4_state_FSM_FFd1_1282;
  wire basesoc_sdram_bankmachine4_row_close;
  wire bankmachine5_state_FSM_FFd1_1284;
  wire basesoc_sdram_bankmachine5_row_close;
  wire bankmachine6_state_FSM_FFd1_1286;
  wire basesoc_sdram_bankmachine6_row_close;
  wire bankmachine7_state_FSM_FFd1_1288;
  wire basesoc_sdram_bankmachine7_row_close;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297;
  wire basesoc_sdram_choose_req_grant_FSM_FFd8_1301;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_1302;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_1303;
  wire basesoc_sdram_choose_req_grant_FSM_FFd3_1304;
  wire basesoc_sdram_choose_req_grant_FSM_FFd4_1305;
  wire basesoc_sdram_choose_req_grant_FSM_FFd5_1306;
  wire basesoc_sdram_choose_req_grant_FSM_FFd6_1307;
  wire basesoc_sdram_choose_req_grant_FSM_FFd7_1308;
  wire multiplexer_state_FSM_FFd1_1312;
  wire multiplexer_state_FSM_FFd2_1313;
  wire multiplexer_state_FSM_FFd3_1314;
  wire cache_state_FSM_FFd1_1315;
  wire litedramwishbone2native_state_FSM_FFd1_1316;
  wire basesoc_bus_wishbone_ack_1365;
  wire opsis_i2c_scl_i_1455;
  wire opsis_i2c_sda_i_1456;
  wire opsis_i2c_is_read_1465;
  wire opsis_i2c_data_bit_1466;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1652;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1698;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1744;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1790;
  wire basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835;
  wire basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1836;
  wire basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881;
  wire basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1882;
  wire basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927;
  wire basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1928;
  wire basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973;
  wire basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1974;
  wire basesoc_ctrl_storage_full_31_2148;
  wire basesoc_ctrl_storage_full_30_2149;
  wire basesoc_ctrl_storage_full_29_2150;
  wire basesoc_ctrl_storage_full_27_2151;
  wire basesoc_ctrl_storage_full_26_2152;
  wire basesoc_ctrl_storage_full_24_2153;
  wire basesoc_ctrl_storage_full_23_2154;
  wire basesoc_ctrl_storage_full_22_2155;
  wire basesoc_ctrl_storage_full_19_2156;
  wire basesoc_ctrl_storage_full_17_2157;
  wire basesoc_ctrl_storage_full_16_2158;
  wire basesoc_ctrl_storage_full_15_2159;
  wire basesoc_ctrl_storage_full_13_2160;
  wire basesoc_ctrl_storage_full_11_2161;
  wire basesoc_ctrl_storage_full_8_2162;
  wire basesoc_ctrl_storage_full_7_2163;
  wire basesoc_ctrl_storage_full_2_2164;
  wire basesoc_ctrl_storage_full_1_2165;
  wire basesoc_ctrl_storage_full_0_2166;
  wire opsis_i2c_fx2_reset_storage_full_2169;
  wire opsisi2c_storage_full_2185;
  wire basesoc_sdram_phaseinjector0_address_storage_full_13_2196;
  wire basesoc_sdram_phaseinjector0_address_storage_full_12_2197;
  wire basesoc_sdram_phaseinjector0_address_storage_full_11_2198;
  wire basesoc_sdram_phaseinjector0_address_storage_full_10_2199;
  wire basesoc_sdram_phaseinjector0_address_storage_full_9_2200;
  wire basesoc_sdram_phaseinjector0_address_storage_full_8_2201;
  wire basesoc_sdram_phaseinjector1_address_storage_full_13_2211;
  wire basesoc_sdram_phaseinjector1_address_storage_full_12_2212;
  wire basesoc_sdram_phaseinjector1_address_storage_full_11_2213;
  wire basesoc_sdram_phaseinjector1_address_storage_full_10_2214;
  wire basesoc_sdram_phaseinjector1_address_storage_full_9_2215;
  wire basesoc_sdram_phaseinjector1_address_storage_full_8_2216;
  wire basesoc_sdram_phaseinjector2_address_storage_full_13_2226;
  wire basesoc_sdram_phaseinjector2_address_storage_full_12_2227;
  wire basesoc_sdram_phaseinjector2_address_storage_full_11_2228;
  wire basesoc_sdram_phaseinjector2_address_storage_full_10_2229;
  wire basesoc_sdram_phaseinjector2_address_storage_full_9_2230;
  wire basesoc_sdram_phaseinjector2_address_storage_full_8_2231;
  wire basesoc_sdram_phaseinjector3_address_storage_full_13_2241;
  wire basesoc_sdram_phaseinjector3_address_storage_full_12_2242;
  wire basesoc_sdram_phaseinjector3_address_storage_full_11_2243;
  wire basesoc_sdram_phaseinjector3_address_storage_full_10_2244;
  wire basesoc_sdram_phaseinjector3_address_storage_full_9_2245;
  wire basesoc_sdram_phaseinjector3_address_storage_full_8_2246;
  wire spiflash_bitbang_en_storage_full_2254;
  wire basesoc_en_storage_full_2255;
  wire basesoc_eventmanager_storage_full_2256;
  wire basesoc_ctrl_storage_full_28_2259;
  wire basesoc_ctrl_storage_full_25_2260;
  wire basesoc_ctrl_storage_full_21_2261;
  wire basesoc_ctrl_storage_full_20_2262;
  wire basesoc_ctrl_storage_full_18_2263;
  wire basesoc_ctrl_storage_full_14_2264;
  wire basesoc_ctrl_storage_full_12_2265;
  wire basesoc_ctrl_storage_full_10_2266;
  wire basesoc_ctrl_storage_full_9_2267;
  wire basesoc_ctrl_storage_full_6_2268;
  wire basesoc_ctrl_storage_full_5_2269;
  wire basesoc_ctrl_storage_full_4_2270;
  wire basesoc_ctrl_storage_full_3_2271;
  wire basesoc_zero_pending_2272;
  wire opsis_i2c_data_drv_2273;
  wire suart_tx_busy_2274;
  wire suart_tx_2275;
  wire suart_rx_busy_2276;
  wire suart_tx_pending_2277;
  wire suart_rx_pending_2278;
  wire suart_tx_fifo_readable_2279;
  wire suart_rx_fifo_readable_2280;
  wire spiflash_dq_oe_2281;
  wire spiflash_cs_n_2282;
  wire spiflash_bus_ack_2283;
  wire basesoc_sdram_bankmachine0_row_opened_2284;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_2285;
  wire basesoc_sdram_bankmachine0_trccon_ready_2287;
  wire basesoc_sdram_bankmachine0_trascon_ready_2288;
  wire basesoc_sdram_bankmachine1_row_opened_2289;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_2290;
  wire basesoc_sdram_bankmachine1_trccon_ready_2292;
  wire basesoc_sdram_bankmachine1_trascon_ready_2293;
  wire basesoc_sdram_bankmachine2_row_opened_2294;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_2295;
  wire basesoc_sdram_bankmachine2_trccon_ready_2297;
  wire basesoc_sdram_bankmachine2_trascon_ready_2298;
  wire basesoc_sdram_bankmachine3_row_opened_2299;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_2300;
  wire basesoc_sdram_bankmachine3_trccon_ready_2302;
  wire basesoc_sdram_bankmachine3_trascon_ready_2303;
  wire basesoc_sdram_bankmachine4_row_opened_2304;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_2305;
  wire basesoc_sdram_bankmachine4_trccon_ready_2307;
  wire basesoc_sdram_bankmachine4_trascon_ready_2308;
  wire basesoc_sdram_bankmachine5_row_opened_2309;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_2310;
  wire basesoc_sdram_bankmachine5_trccon_ready_2312;
  wire basesoc_sdram_bankmachine5_trascon_ready_2313;
  wire basesoc_sdram_bankmachine6_row_opened_2314;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_2315;
  wire basesoc_sdram_bankmachine6_trccon_ready_2317;
  wire basesoc_sdram_bankmachine6_trascon_ready_2318;
  wire basesoc_sdram_bankmachine7_row_opened_2319;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_2320;
  wire basesoc_sdram_bankmachine7_trccon_ready_2322;
  wire basesoc_sdram_bankmachine7_trascon_ready_2323;
  wire basesoc_sdram_trrdcon_count_2331;
  wire basesoc_sdram_trrdcon_ready_2332;
  wire basesoc_sdram_twtrcon_ready_2333;
  wire basesoc_grant_2334;
  wire opsis_i2c_samp_count_2_2365;
  wire basesoc_sdram_bandwidth_counter_22_2366;
  wire basesoc_sdram_bandwidth_counter_21_2367;
  wire basesoc_sdram_bandwidth_counter_20_2368;
  wire basesoc_sdram_bandwidth_counter_19_2369;
  wire basesoc_sdram_bandwidth_counter_18_2370;
  wire basesoc_sdram_bandwidth_counter_17_2371;
  wire basesoc_sdram_bandwidth_counter_16_2372;
  wire basesoc_sdram_bandwidth_counter_15_2373;
  wire basesoc_sdram_bandwidth_counter_14_2374;
  wire basesoc_sdram_bandwidth_counter_13_2375;
  wire basesoc_sdram_bandwidth_counter_12_2376;
  wire basesoc_sdram_bandwidth_counter_11_2377;
  wire basesoc_sdram_bandwidth_counter_10_2378;
  wire basesoc_sdram_bandwidth_counter_9_2379;
  wire basesoc_sdram_bandwidth_counter_8_2380;
  wire basesoc_sdram_bandwidth_counter_7_2381;
  wire basesoc_sdram_bandwidth_counter_6_2382;
  wire basesoc_sdram_bandwidth_counter_5_2383;
  wire basesoc_sdram_bandwidth_counter_4_2384;
  wire basesoc_sdram_bandwidth_counter_3_2385;
  wire basesoc_sdram_bandwidth_counter_2_2386;
  wire basesoc_sdram_bandwidth_counter_23_2387;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2396;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2397;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2398;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2399;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2400;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2401;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2402;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2403;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2404;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2405;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2406;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2407;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2408;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2409;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2410;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2411;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2412;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2413;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2414;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2415;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2416;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2417;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2418;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2419;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2436;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2437;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2438;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2439;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2440;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2441;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2442;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2443;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2444;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2445;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2446;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2447;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2448;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2449;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2450;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2451;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2452;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2453;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2454;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2455;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2456;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2457;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2458;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2459;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2476;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2477;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2478;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2479;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2480;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2481;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2482;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2483;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2484;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2485;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2486;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2487;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2488;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2489;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2490;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2491;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2492;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2493;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2494;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2495;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2496;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2497;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2498;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2499;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2516;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2517;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2518;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2519;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2520;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2521;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2522;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2523;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2524;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2525;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2526;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2527;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2528;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2529;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2530;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2531;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2532;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2533;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2534;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2535;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2536;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2537;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2538;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2539;
  wire basesoc_load_storage_full_31_2548;
  wire basesoc_load_storage_full_30_2549;
  wire basesoc_load_storage_full_29_2550;
  wire basesoc_load_storage_full_28_2551;
  wire basesoc_load_storage_full_27_2552;
  wire basesoc_load_storage_full_26_2553;
  wire basesoc_load_storage_full_25_2554;
  wire basesoc_load_storage_full_24_2555;
  wire basesoc_load_storage_full_23_2556;
  wire basesoc_load_storage_full_22_2557;
  wire basesoc_load_storage_full_21_2558;
  wire basesoc_load_storage_full_20_2559;
  wire basesoc_load_storage_full_19_2560;
  wire basesoc_load_storage_full_18_2561;
  wire basesoc_load_storage_full_17_2562;
  wire basesoc_load_storage_full_16_2563;
  wire basesoc_load_storage_full_15_2564;
  wire basesoc_load_storage_full_14_2565;
  wire basesoc_load_storage_full_13_2566;
  wire basesoc_load_storage_full_12_2567;
  wire basesoc_load_storage_full_11_2568;
  wire basesoc_load_storage_full_10_2569;
  wire basesoc_load_storage_full_9_2570;
  wire basesoc_load_storage_full_8_2571;
  wire basesoc_reload_storage_full_31_2580;
  wire basesoc_reload_storage_full_30_2581;
  wire basesoc_reload_storage_full_29_2582;
  wire basesoc_reload_storage_full_28_2583;
  wire basesoc_reload_storage_full_27_2584;
  wire basesoc_reload_storage_full_26_2585;
  wire basesoc_reload_storage_full_25_2586;
  wire basesoc_reload_storage_full_24_2587;
  wire basesoc_reload_storage_full_23_2588;
  wire basesoc_reload_storage_full_22_2589;
  wire basesoc_reload_storage_full_21_2590;
  wire basesoc_reload_storage_full_20_2591;
  wire basesoc_reload_storage_full_19_2592;
  wire basesoc_reload_storage_full_18_2593;
  wire basesoc_reload_storage_full_17_2594;
  wire basesoc_reload_storage_full_16_2595;
  wire basesoc_reload_storage_full_15_2596;
  wire basesoc_reload_storage_full_14_2597;
  wire basesoc_reload_storage_full_13_2598;
  wire basesoc_reload_storage_full_12_2599;
  wire basesoc_reload_storage_full_11_2600;
  wire basesoc_reload_storage_full_10_2601;
  wire basesoc_reload_storage_full_9_2602;
  wire basesoc_reload_storage_full_8_2603;
  wire xilinxasyncresetsynchronizerimpl1;
  wire array_muxed4;
  wire array_muxed3;
  wire array_muxed5;
  wire phase_sel_INV_38_o;
  wire _n10241;
  wire half_rate_phy_dfi_p1_wrdata_en;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<7> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<6> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<5> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<4> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<3> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<2> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<1> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<0> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<31> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<30> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<29> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<28> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<27> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<26> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<25> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<24> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<23> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<22> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<21> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<20> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<19> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<18> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<17> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<16> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<15> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<14> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<13> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<12> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<11> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<10> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<9> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<8> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<7> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<6> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<5> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<4> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<3> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<2> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<1> ;
  wire \basesoc_value[31]_GND_1_o_sub_1645_OUT<0> ;
  wire suart_rx_fifo_wrport_we;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire basesoc_sdram_inti_p2_rddata_valid;
  wire basesoc_ack;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o;
  wire basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o;
  wire basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o;
  wire basesoc_csrbankarray_csrbank1_leds_out0_re;
  wire basesoc_sdram_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_payload_ras;
  wire _n7085;
  wire basesoc_sdram_bankmachine1_cmd_payload_ras;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire _n7060;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire basesoc_sdram_bankmachine2_cmd_payload_ras;
  wire _n7457;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire basesoc_sdram_bankmachine3_cmd_payload_ras;
  wire _n7190;
  wire basesoc_sdram_bankmachine4_cmd_valid;
  wire basesoc_sdram_bankmachine4_cmd_payload_ras;
  wire _n7421;
  wire basesoc_sdram_bankmachine5_cmd_valid;
  wire basesoc_sdram_bankmachine5_cmd_payload_ras;
  wire basesoc_sdram_bankmachine6_cmd_valid;
  wire basesoc_sdram_bankmachine6_cmd_payload_ras;
  wire _n6990;
  wire basesoc_sdram_bankmachine7_cmd_valid;
  wire basesoc_sdram_bankmachine7_cmd_payload_ras;
  wire rhs_array_muxed0;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire array_muxed20;
  wire array_muxed21;
  wire array_muxed13;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_tag_port_we;
  wire basesoc_write_from_slave;
  wire litedramwishbone2native_state_FSM_FFd2_2985;
  wire litedramwishbone2native_state_FSM_FFd3_2986;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1649_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_2592_o ;
  wire spiflash4x_clk_OBUF_2996;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire basesoc_sdram_bankmachine4_row_hit;
  wire basesoc_sdram_bankmachine5_row_hit;
  wire basesoc_sdram_bankmachine5_req_lock;
  wire basesoc_sdram_bankmachine6_row_hit;
  wire basesoc_sdram_bankmachine6_req_lock;
  wire basesoc_sdram_bankmachine7_row_hit;
  wire basesoc_sdram_bankmachine7_req_lock;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o ;
  wire opsisi2c_scl_o;
  wire opsisi2c_sda_o;
  wire spiflash4x_cs_n_OBUF_3013;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<31> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<30> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<29> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<28> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<27> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<26> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<25> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<24> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<23> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<22> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<21> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<20> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<19> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<18> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<17> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<16> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<15> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<14> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<13> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<12> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<11> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<10> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<9> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<8> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<7> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<6> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<5> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<4> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<3> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<2> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<1> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<0> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<31> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<30> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<29> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<28> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<27> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<26> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<25> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<24> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<23> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<22> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<21> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<20> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<19> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<18> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<17> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<16> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<15> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<14> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<13> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<12> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<11> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<10> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<9> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<8> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<7> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<6> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<5> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<4> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<3> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<2> ;
  wire GND_1_o_BUS_0013_MUX_739_o;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<31> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<30> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<29> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<28> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<27> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<26> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<25> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<24> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<23> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<22> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<21> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<20> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<19> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<18> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<17> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<16> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<15> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<14> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<13> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<12> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<11> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<10> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<9> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<8> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<7> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<6> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<5> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<4> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<3> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<2> ;
  wire GND_1_o_BUS_0015_MUX_750_o;
  wire suart_sink_valid_suart_sink_ready_AND_997_o;
  wire suart_rx_trigger;
  wire basesoc_sdram_bankmachine0_row_open;
  wire basesoc_sdram_bankmachine1_row_open;
  wire basesoc_sdram_bankmachine2_row_open;
  wire basesoc_sdram_bankmachine3_row_open;
  wire basesoc_sdram_bankmachine4_row_open;
  wire basesoc_sdram_bankmachine5_row_open;
  wire basesoc_sdram_bankmachine6_row_open;
  wire basesoc_sdram_bankmachine7_row_open;
  wire GND_1_o_GND_1_o_MUX_749_o;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<0> ;
  wire front_panel_done;
  wire half_rate_phy_dqs_t_d0;
  wire half_rate_phy_dqs_t_d1;
  wire phase_sel_GND_1_o_MUX_1615_o;
  wire _n10312;
  wire _n10330;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_775_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_786_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_768_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_769_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_770_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_771_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_772_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_773_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_774_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_776_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_777_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_778_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_779_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_780_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_781_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_782_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_783_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_784_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_785_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_787_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_788_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_789_o ;
  wire rhs_array_muxed47;
  wire basesoc_picorv32_mem_ready;
  wire sys_rst_INV_494_o_3383;
  wire _n10253;
  wire _n10259;
  wire _n10265;
  wire _n10271;
  wire _n10277;
  wire _n10283;
  wire _n10289;
  wire _n10295;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o ;
  wire \basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o ;
  wire \basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o ;
  wire \basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o ;
  wire \basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o ;
  wire \basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ;
  wire basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o;
  wire suart_tx_clear;
  wire basesoc_zero_clear;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<1> ;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<0> ;
  wire suart_rx_clear;
  wire _n124201_FRB_3407;
  wire _n12447;
  wire _n12453;
  wire _n124591_FRB_3410;
  wire _n12387;
  wire _n12441;
  wire _n123811_FRB_3413;
  wire _n12429;
  wire _n12471;
  wire _n12423;
  wire \spiflash_i1[1]_PWR_1_o_equal_1719_o ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<7> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<6> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<5> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<4> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<3> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<2> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<1> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1724_OUT<0> ;
  wire basesoc_csrbankarray_csrbank0_scratch3_re;
  wire basesoc_csrbankarray_csrbank0_scratch2_re;
  wire basesoc_csrbankarray_csrbank0_scratch1_re;
  wire basesoc_csrbankarray_csrbank0_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_master_w0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re;
  wire basesoc_sdram_phaseinjector2_command_issue_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_3515;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re;
  wire basesoc_sdram_phaseinjector3_command_issue_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re;
  wire basesoc_sdram_bandwidth_update_re_3530;
  wire basesoc_csrbankarray_csrbank5_bitbang0_re;
  wire basesoc_csrbankarray_csrbank5_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank6_load3_re;
  wire basesoc_csrbankarray_csrbank6_load2_re;
  wire basesoc_csrbankarray_csrbank6_load1_re;
  wire basesoc_csrbankarray_csrbank6_load0_re;
  wire basesoc_csrbankarray_csrbank6_reload3_re;
  wire basesoc_csrbankarray_csrbank6_reload2_re;
  wire basesoc_csrbankarray_csrbank6_reload1_re;
  wire basesoc_csrbankarray_csrbank6_reload0_re;
  wire basesoc_update_value_re;
  wire basesoc_csrbankarray_csrbank7_ev_enable0_re;
  wire suart_tx_fifo_wrport_we;
  wire opsis_i2c_data_drv_en;
  wire opsis_i2c_update_is_read;
  wire _n6775;
  wire _n6782;
  wire _n7035;
  wire _n6807;
  wire _n6540;
  wire _n7179;
  wire _n6797;
  wire _n6931;
  wire basesoc_sdram_bankmachine0_cmd_ready;
  wire basesoc_sdram_bankmachine1_cmd_ready;
  wire basesoc_sdram_bankmachine2_cmd_ready;
  wire basesoc_sdram_bankmachine3_cmd_ready;
  wire basesoc_sdram_bankmachine4_cmd_ready;
  wire basesoc_sdram_bankmachine5_cmd_ready;
  wire basesoc_sdram_bankmachine6_cmd_ready;
  wire basesoc_sdram_bankmachine7_cmd_ready;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o;
  wire basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_cmd_payload_we;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o;
  wire _n7028;
  wire array_muxed17_INV_394_o;
  wire array_muxed18_INV_395_o;
  wire array_muxed19_INV_396_o;
  wire array_muxed10_INV_391_o_3571;
  wire array_muxed11_INV_392_o_3572;
  wire array_muxed12_INV_393_o_3573;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o;
  wire \basesoc_port_cmd_payload_addr[23] ;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[10] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<7> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<6> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<5> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<4> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<3> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<2> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<1> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<0> ;
  wire dna_do;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<3> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<2> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<1> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<0> ;
  wire \opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ;
  wire _n10015;
  wire suart_tx_trigger;
  wire \spiflash_counter[7]_PWR_1_o_equal_1728_o ;
  wire \spiflash_counter[7]_PWR_1_o_equal_1731_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1726_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1727_o ;
  wire \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o_3636;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o;
  wire basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce;
  wire hdled_OBUF_3709;
  wire pwled_OBUF_3710;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<0> ;
  wire GND_1_o_GND_1_o_MUX_738_o;
  wire n0012;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire basesoc_csrbankarray_csrbank2_sel;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ;
  wire basesoc_csrbankarray_sel;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<0> ;
  wire basesoc_zero_trigger_INV_289_o;
  wire suart_tx_fifo_do_read;
  wire basesoc_sdram_timer_done;
  wire opsis_i2c_data_drv_stop;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_read;
  wire basesoc_sdram_read_available;
  wire basesoc_sdram_write_available;
  wire basesoc_sdram_choose_cmd_ce;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o;
  wire basesoc_sdram_choose_req_ce;
  wire \suart_tx_reg[0]_PWR_1_o_MUX_730_o ;
  wire n0176;
  wire n0197;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<7> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<6> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<5> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<4> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<3> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<2> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<1> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1736_OUT<0> ;
  wire \spiflash_counter[7]_GND_1_o_equal_1724_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_790_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_791_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<5> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<4> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<3> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<2> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<1> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<0> ;
  wire n2279;
  wire n0518;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire n0693;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire n0780;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
  wire n1041;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
  wire n1128;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_max_time1;
  wire basesoc_done;
  wire \spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ;
  wire basesoc_csrbankarray_csrbank0_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<0> ;
  wire basesoc_zero_trigger;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
  wire suart_rx_fifo_do_read;
  wire basesoc_port_cmd_ready;
  wire _n10448_inv;
  wire _n10403_inv_3877;
  wire _n10476_inv;
  wire _n10488_inv;
  wire _n10988_inv;
  wire _n10998_inv;
  wire _n11008_inv;
  wire _n11018_inv;
  wire _n11028_inv;
  wire _n11038_inv;
  wire _n11048_inv;
  wire _n11058_inv;
  wire _n11070_inv;
  wire _n11086_inv_3889;
  wire opsis_i2c_fx2_reset_storage_full_inv;
  wire _n10397_inv;
  wire spiflash_oe_inv;
  wire _n10419_inv;
  wire opsisi2c_sda_oe_inv;
  wire opsisi2c_storage_full_inv;
  wire _n10407_inv;
  wire _n10676_inv;
  wire opsisi2c_scl_oe_inv;
  wire \opsisi2c_state_FSM_FFd3-In3 ;
  wire \opsisi2c_state_FSM_FFd2-In5 ;
  wire \opsisi2c_state_FSM_FFd1-In3 ;
  wire \opsisi2c_state_FSM_FFd2-In2 ;
  wire \opsisi2c_state_FSM_FFd4-In1 ;
  wire \multiplexer_state_FSM_FFd1-In1 ;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_3907 ;
  wire \litedramwishbone2native_state_FSM_FFd4-In ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3912;
  wire front_panel_switches_inv;
  wire _n11078_inv;
  wire Mcount_front_panel_count;
  wire Mcount_front_panel_count1;
  wire Mcount_front_panel_count2;
  wire Mcount_front_panel_count3;
  wire Mcount_front_panel_count4;
  wire Mcount_front_panel_count5;
  wire Mcount_front_panel_count6;
  wire Mcount_front_panel_count7;
  wire Mcount_front_panel_count8;
  wire Mcount_front_panel_count9;
  wire Mcount_front_panel_count10;
  wire Mcount_front_panel_count11;
  wire Mcount_front_panel_count12;
  wire Mcount_front_panel_count13;
  wire Mcount_front_panel_count14;
  wire Mcount_front_panel_count15;
  wire Mcount_front_panel_count16;
  wire Mcount_front_panel_count17;
  wire Mcount_front_panel_count18;
  wire Mcount_front_panel_count19;
  wire Mcount_front_panel_count20;
  wire Mcount_front_panel_count21;
  wire Mcount_front_panel_count22;
  wire Mcount_front_panel_count23;
  wire Mcount_front_panel_count24;
  wire Mcount_front_panel_count25;
  wire n2016_inv_3992;
  wire Result;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire _n10385_inv;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<4>2 ;
  wire \Result<5>2 ;
  wire \Result<6>2 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire _n10391_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n10422_inv;
  wire Mcount_suart_tx_bitcount;
  wire Mcount_suart_tx_bitcount1;
  wire Mcount_suart_tx_bitcount2;
  wire Mcount_suart_tx_bitcount3;
  wire _n10427_inv;
  wire Mcount_suart_rx_bitcount;
  wire Mcount_suart_rx_bitcount1;
  wire Mcount_suart_rx_bitcount2;
  wire Mcount_suart_rx_bitcount3;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire _n10455_inv;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire \Result<4>3 ;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire \Result<3>8 ;
  wire _n10462_inv;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<3>9 ;
  wire \Result<4>4 ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire _n10499_inv;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire \Result<3>10 ;
  wire _n10504_inv;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count2;
  wire _n10506_inv;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count1;
  wire _n10517_inv;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire \Result<3>11 ;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire _n10522_inv;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count2;
  wire _n10524_inv;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count1;
  wire _n10540_inv;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count2;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n10535_inv;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire \Result<3>12 ;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire _n10542_inv;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count1;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire _n10560_inv;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count1;
  wire _n10553_inv;
  wire \Result<0>21 ;
  wire \Result<1>21 ;
  wire \Result<2>21 ;
  wire \Result<3>13 ;
  wire _n10558_inv;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count2;
  wire _n10571_inv;
  wire \Result<0>22 ;
  wire \Result<1>22 ;
  wire \Result<2>22 ;
  wire \Result<3>14 ;
  wire \Result<0>23 ;
  wire \Result<1>23 ;
  wire \Result<2>23 ;
  wire \Result<0>24 ;
  wire \Result<1>24 ;
  wire \Result<2>24 ;
  wire \Result<0>25 ;
  wire \Result<1>25 ;
  wire \Result<2>25 ;
  wire _n10576_inv;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count2;
  wire _n10578_inv;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count1;
  wire \Result<0>26 ;
  wire \Result<1>26 ;
  wire \Result<2>26 ;
  wire _n10589_inv;
  wire \Result<0>27 ;
  wire \Result<1>27 ;
  wire \Result<2>27 ;
  wire \Result<3>15 ;
  wire _n10596_inv;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count1;
  wire _n10594_inv;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count2;
  wire _n10607_inv;
  wire \Result<0>28 ;
  wire \Result<1>28 ;
  wire \Result<2>28 ;
  wire \Result<3>16 ;
  wire \Result<0>29 ;
  wire \Result<1>29 ;
  wire \Result<2>29 ;
  wire \Result<0>30 ;
  wire \Result<1>30 ;
  wire \Result<2>30 ;
  wire \Result<0>31 ;
  wire \Result<1>31 ;
  wire \Result<2>31 ;
  wire _n10612_inv;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count2;
  wire _n10614_inv;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count1;
  wire _n10630_inv;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count2;
  wire \Result<0>32 ;
  wire \Result<1>32 ;
  wire \Result<2>32 ;
  wire _n10625_inv;
  wire \Result<0>33 ;
  wire \Result<1>33 ;
  wire \Result<2>33 ;
  wire \Result<3>17 ;
  wire _n10648_inv;
  wire \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_basesoc_sdram_bandwidth_nwrites23;
  wire _n10632_inv;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count1;
  wire _n10634_inv;
  wire Mcount_basesoc_sdram_twtrcon_count;
  wire Mcount_basesoc_sdram_twtrcon_count1;
  wire Mcount_basesoc_sdram_twtrcon_count2;
  wire _n10642_inv;
  wire Mcount_basesoc_sdram_bandwidth_nreads;
  wire Mcount_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_basesoc_sdram_bandwidth_nreads23;
  wire basesoc_wait_inv_4405;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time0_inv;
  wire \Result<3>18 ;
  wire \Result<4>5 ;
  wire basesoc_sdram_max_time1_inv;
  wire \Result<3>19 ;
  wire write_ctrl;
  wire write_ctrl1_4473;
  wire write_ctrl2_4474;
  wire write_ctrl3_4475;
  wire write_ctrl4_4476;
  wire write_ctrl5_4477;
  wire write_ctrl6_4478;
  wire write_ctrl7_4479;
  wire write_ctrl8_4480;
  wire write_ctrl9_4481;
  wire write_ctrl10_4482;
  wire write_ctrl11_4483;
  wire write_ctrl12_4484;
  wire write_ctrl13_4485;
  wire write_ctrl14_4486;
  wire write_ctrl15_4487;
  wire write_ctrl16_4488;
  wire write_ctrl17_4489;
  wire write_ctrl18_4490;
  wire write_ctrl19_4491;
  wire write_ctrl20_4492;
  wire write_ctrl21_4493;
  wire write_ctrl22_4494;
  wire write_ctrl23_4495;
  wire write_ctrl24_4496;
  wire write_ctrl25_4497;
  wire write_ctrl26_4498;
  wire write_ctrl27_4499;
  wire write_ctrl28_4500;
  wire write_ctrl29_4501;
  wire write_ctrl30_4502;
  wire write_ctrl31_4503;
  wire write_ctrl32_4504;
  wire write_ctrl33_4505;
  wire write_ctrl34_4506;
  wire write_ctrl35_4507;
  wire write_ctrl36_4508;
  wire write_ctrl37_4509;
  wire write_ctrl38_4510;
  wire write_ctrl39_4511;
  wire write_ctrl40_4512;
  wire write_ctrl41_4513;
  wire write_ctrl42_4514;
  wire write_ctrl43_4515;
  wire write_ctrl44_4516;
  wire write_ctrl45_4517;
  wire write_ctrl46_4518;
  wire write_ctrl47_4519;
  wire write_ctrl48_4520;
  wire write_ctrl49_4521;
  wire write_ctrl50_4522;
  wire write_ctrl51_4523;
  wire write_ctrl52_4524;
  wire write_ctrl53_4525;
  wire write_ctrl54_4526;
  wire write_ctrl55_4527;
  wire write_ctrl56_4528;
  wire write_ctrl57_4529;
  wire write_ctrl58_4530;
  wire write_ctrl59_4531;
  wire write_ctrl60_4532;
  wire write_ctrl61_4533;
  wire write_ctrl62_4534;
  wire write_ctrl63_4535;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N42;
  wire N43;
  wire N44;
  wire N45;
  wire N46;
  wire N47;
  wire N48;
  wire N49;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N106;
  wire N107;
  wire N108;
  wire N109;
  wire N110;
  wire N111;
  wire N112;
  wire N113;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N170;
  wire N171;
  wire N172;
  wire N173;
  wire N174;
  wire N175;
  wire N176;
  wire N177;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N234;
  wire N235;
  wire N236;
  wire N237;
  wire N238;
  wire N239;
  wire N240;
  wire N241;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N298;
  wire N299;
  wire N300;
  wire N301;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N362;
  wire N363;
  wire N364;
  wire N365;
  wire N366;
  wire N367;
  wire N368;
  wire N369;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N426;
  wire N427;
  wire N428;
  wire N429;
  wire N430;
  wire N431;
  wire N432;
  wire N433;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire N490;
  wire N491;
  wire N492;
  wire N493;
  wire N494;
  wire N495;
  wire N496;
  wire N497;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N559;
  wire N560;
  wire N561;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N623;
  wire N624;
  wire N625;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N689;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire N753;
  wire N786;
  wire N787;
  wire N788;
  wire N789;
  wire N790;
  wire N791;
  wire N792;
  wire N793;
  wire N794;
  wire N795;
  wire N796;
  wire N797;
  wire N798;
  wire N799;
  wire N800;
  wire N801;
  wire N802;
  wire N803;
  wire N804;
  wire N805;
  wire N806;
  wire N807;
  wire N808;
  wire N809;
  wire N810;
  wire N811;
  wire N812;
  wire N813;
  wire N814;
  wire N815;
  wire N816;
  wire N817;
  wire N850;
  wire N851;
  wire N852;
  wire N853;
  wire N854;
  wire N855;
  wire N856;
  wire N857;
  wire N858;
  wire N859;
  wire N860;
  wire N861;
  wire N862;
  wire N863;
  wire N864;
  wire N865;
  wire N866;
  wire N867;
  wire N868;
  wire N869;
  wire N870;
  wire N871;
  wire N872;
  wire N873;
  wire N874;
  wire N875;
  wire N876;
  wire N877;
  wire N878;
  wire N879;
  wire N880;
  wire N881;
  wire N914;
  wire N915;
  wire N916;
  wire N917;
  wire N918;
  wire N919;
  wire N920;
  wire N921;
  wire N922;
  wire N923;
  wire N924;
  wire N925;
  wire N926;
  wire N927;
  wire N928;
  wire N929;
  wire N930;
  wire N931;
  wire N932;
  wire N933;
  wire N934;
  wire N935;
  wire N936;
  wire N937;
  wire N938;
  wire N939;
  wire N940;
  wire N941;
  wire N942;
  wire N943;
  wire N944;
  wire N945;
  wire N978;
  wire N979;
  wire N980;
  wire N981;
  wire N982;
  wire N983;
  wire N984;
  wire N985;
  wire N986;
  wire N987;
  wire N988;
  wire N989;
  wire N990;
  wire N991;
  wire N992;
  wire N993;
  wire N994;
  wire N995;
  wire N996;
  wire N997;
  wire N998;
  wire N999;
  wire N1000;
  wire N1001;
  wire N1002;
  wire N1003;
  wire N1004;
  wire N1005;
  wire N1006;
  wire N1007;
  wire N1008;
  wire N1009;
  wire inst_LPM_FF_3_5048;
  wire inst_LPM_FF_2_5049;
  wire inst_LPM_FF_1_5050;
  wire inst_LPM_FF_0_5051;
  wire Result2;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_5056;
  wire cache_state_FSM_FFd2_5057;
  wire \bankmachine2_state_FSM_FFd3-In ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire bankmachine2_state_FSM_FFd3_5061;
  wire bankmachine2_state_FSM_FFd2_5062;
  wire \bankmachine0_state_FSM_FFd3-In ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire bankmachine0_state_FSM_FFd3_5066;
  wire bankmachine0_state_FSM_FFd2_5067;
  wire \bankmachine1_state_FSM_FFd3-In ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire bankmachine1_state_FSM_FFd3_5071;
  wire bankmachine1_state_FSM_FFd2_5072;
  wire \bankmachine5_state_FSM_FFd3-In ;
  wire \bankmachine5_state_FSM_FFd2-In ;
  wire \bankmachine5_state_FSM_FFd1-In ;
  wire bankmachine5_state_FSM_FFd3_5076;
  wire bankmachine5_state_FSM_FFd2_5077;
  wire \bankmachine3_state_FSM_FFd3-In ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire bankmachine3_state_FSM_FFd3_5081;
  wire bankmachine3_state_FSM_FFd2_5082;
  wire \bankmachine4_state_FSM_FFd3-In ;
  wire \bankmachine4_state_FSM_FFd2-In ;
  wire \bankmachine4_state_FSM_FFd1-In ;
  wire bankmachine4_state_FSM_FFd3_5086;
  wire bankmachine4_state_FSM_FFd2_5087;
  wire \bankmachine6_state_FSM_FFd3-In ;
  wire \bankmachine6_state_FSM_FFd2-In ;
  wire \bankmachine6_state_FSM_FFd1-In ;
  wire bankmachine6_state_FSM_FFd3_5091;
  wire bankmachine6_state_FSM_FFd2_5092;
  wire \bankmachine7_state_FSM_FFd3-In ;
  wire \bankmachine7_state_FSM_FFd2-In ;
  wire \bankmachine7_state_FSM_FFd1-In ;
  wire bankmachine7_state_FSM_FFd3_5096;
  wire bankmachine7_state_FSM_FFd2_5097;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5100 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5102 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ;
  wire basesoc_sdram_choose_cmd_grant_SF2;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5122 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5124 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ;
  wire basesoc_sdram_choose_req_grant_SF90;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire opsis_i2c_slave_addr_re_0;
  wire half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1_5143;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_5144 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_5146 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_5148 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_5150 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_5152 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_5154 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_5156 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_5158 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_5160 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_5162 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_5164 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_5166 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_5168 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_5170 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_5172 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_5174 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_5176 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_5178 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_5180 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_5182 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_5184 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_5186 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_5188 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_5190 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_5192 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_5194 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_5196 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_5198 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_5200 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_5202 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>_5204 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31> ;
  wire basesoc_sdram_cmd_valid_mmx_out;
  wire basesoc_sdram_cmd_valid_mmx_out1;
  wire basesoc_sdram_cmd_valid_mmx_out2;
  wire basesoc_sdram_cmd_valid_mmx_out3;
  wire basesoc_sdram_cmd_valid_mmx_out4;
  wire basesoc_sdram_cmd_valid_mmx_out5;
  wire basesoc_sdram_cmd_valid_mmx_out6;
  wire basesoc_sdram_cmd_valid_mmx_out7;
  wire \Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> ;
  wire \Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>_5306 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>_5307 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>_5308 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>_5309 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>_5310 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>_5311 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>_5312 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>_5313 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>_5314 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>_5315 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>_5316 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>_5317 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>_5318 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>_5319 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>_5320 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>_5321 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>_5322 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>_5323 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>_5324 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>_5325 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>_5326 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>_5327 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>_5328 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>_5329 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>_5330 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>_5331 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>_5332 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>_5333 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>_5334 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>_5335 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>_5336 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>_5337 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>_5338 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>_5339 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>_5340 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>_5341 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>_5342 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>_5343 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>_5344 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>_5345 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>_5346 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>_5347 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>_5348 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>_5349 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>_5350 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>_5351 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>_5352 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>_5353 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>_5354 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>_5355 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>_5356 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>_5357 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>_5358 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>_5359 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>_5360 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>_5361 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>_5362 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>_5363 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>_5364 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>_5365 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>_5366 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>_5367 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>_5368 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>_5369 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>_5370 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>_5371 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>_5372 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>_5373 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>_5374 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>_5375 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>_5376 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>_5377 ;
  wire \Madd_n6126_lut[2] ;
  wire \Madd_n6126_lut[4] ;
  wire \Madd_n6126_lut[5] ;
  wire \Madd_n6126_lut[7] ;
  wire \Madd_n6126_lut[9] ;
  wire \Madd_n6126_lut[10] ;
  wire \Madd_n6126_lut[11] ;
  wire \Madd_n6126_lut[12] ;
  wire \Madd_n6126_lut[13] ;
  wire \Madd_n6126_lut[14] ;
  wire \Madd_n6126_lut[15] ;
  wire \Madd_n6126_lut[17] ;
  wire \Madd_n6126_lut[18] ;
  wire \Madd_n6126_lut[20] ;
  wire \Madd_n6126_lut[23] ;
  wire \Madd_n6130_lut[2] ;
  wire \Madd_n6130_lut[4] ;
  wire \Madd_n6130_lut[5] ;
  wire \Madd_n6130_lut[7] ;
  wire \Madd_n6130_lut[9] ;
  wire \Madd_n6130_lut[10] ;
  wire \Madd_n6130_lut[11] ;
  wire \Madd_n6130_lut[12] ;
  wire \Madd_n6130_lut[13] ;
  wire \Madd_n6130_lut[14] ;
  wire \Madd_n6130_lut[15] ;
  wire \Madd_n6130_lut[17] ;
  wire \Madd_n6130_lut[18] ;
  wire \Madd_n6130_lut[20] ;
  wire \Madd_n6130_lut[23] ;
  wire Mmux__n10015_4_5468;
  wire Mmux__n10015_3_5469;
  wire basesoc_done_mmx_out31;
  wire basesoc_done_mmx_out30;
  wire basesoc_done_mmx_out29;
  wire basesoc_done_mmx_out28;
  wire basesoc_done_mmx_out27;
  wire basesoc_done_mmx_out26;
  wire basesoc_done_mmx_out25;
  wire basesoc_done_mmx_out24;
  wire basesoc_done_mmx_out23;
  wire basesoc_done_mmx_out22;
  wire basesoc_done_mmx_out21;
  wire basesoc_done_mmx_out20;
  wire basesoc_done_mmx_out19;
  wire basesoc_done_mmx_out18;
  wire basesoc_done_mmx_out17;
  wire basesoc_done_mmx_out16;
  wire basesoc_done_mmx_out15;
  wire basesoc_done_mmx_out14;
  wire basesoc_done_mmx_out13;
  wire basesoc_done_mmx_out12;
  wire basesoc_done_mmx_out11;
  wire basesoc_done_mmx_out10;
  wire basesoc_done_mmx_out9;
  wire basesoc_done_mmx_out8;
  wire basesoc_done_mmx_out7;
  wire basesoc_done_mmx_out6;
  wire basesoc_done_mmx_out5;
  wire basesoc_done_mmx_out4;
  wire basesoc_done_mmx_out3;
  wire basesoc_done_mmx_out2;
  wire basesoc_done_mmx_out1;
  wire basesoc_done_mmx_out;
  wire opsis_i2c_samp_carry_5502;
  wire spiflash_clk_5503;
  wire opsis_i2c_samp_count_1_5504;
  wire mux101_8_5530;
  wire mux101_133_5531;
  wire mux101_132_5532;
  wire mux101_125_5533;
  wire mux101_71_5534;
  wire mux101_131_5535;
  wire mux101_124_5536;
  wire mux101_123_5537;
  wire mux101_113_5538;
  wire mux101_7_5539;
  wire mux101_13_5540;
  wire mux101_122_5541;
  wire mux101_121_5542;
  wire mux101_112_5543;
  wire mux101_6_5544;
  wire mux101_12_5545;
  wire mux101_111_5546;
  wire mux101_11_5547;
  wire mux101_10_5548;
  wire mux100_8_5549;
  wire mux100_133_5550;
  wire mux100_132_5551;
  wire mux100_125_5552;
  wire mux100_71_5553;
  wire mux100_131_5554;
  wire mux100_124_5555;
  wire mux100_123_5556;
  wire mux100_113_5557;
  wire mux100_7_5558;
  wire mux100_13_5559;
  wire mux100_122_5560;
  wire mux100_121_5561;
  wire mux100_112_5562;
  wire mux100_6_5563;
  wire mux100_12_5564;
  wire mux100_111_5565;
  wire mux100_11_5566;
  wire mux100_10_5567;
  wire mux102_8_5568;
  wire mux102_133_5569;
  wire mux102_132_5570;
  wire mux102_125_5571;
  wire mux102_71_5572;
  wire mux102_131_5573;
  wire mux102_124_5574;
  wire mux102_123_5575;
  wire mux102_113_5576;
  wire mux102_7_5577;
  wire mux102_13_5578;
  wire mux102_122_5579;
  wire mux102_121_5580;
  wire mux102_112_5581;
  wire mux102_6_5582;
  wire mux102_12_5583;
  wire mux102_111_5584;
  wire mux102_11_5585;
  wire mux102_10_5586;
  wire mux103_8_5587;
  wire mux103_133_5588;
  wire mux103_132_5589;
  wire mux103_125_5590;
  wire mux103_71_5591;
  wire mux103_131_5592;
  wire mux103_124_5593;
  wire mux103_123_5594;
  wire mux103_113_5595;
  wire mux103_7_5596;
  wire mux103_13_5597;
  wire mux103_122_5598;
  wire mux103_121_5599;
  wire mux103_112_5600;
  wire mux103_6_5601;
  wire mux103_12_5602;
  wire mux103_111_5603;
  wire mux103_11_5604;
  wire mux103_10_5605;
  wire mux106_133_5606;
  wire mux106_132_5607;
  wire mux106_125_5608;
  wire mux106_71_5609;
  wire mux106_131_5610;
  wire mux106_124_5611;
  wire mux106_123_5612;
  wire mux106_112_5613;
  wire mux106_13_5614;
  wire mux106_122_5615;
  wire mux106_121_5616;
  wire mux106_111_5617;
  wire mux106_6_5618;
  wire mux106_10_f7_5619;
  wire mux106_12_5620;
  wire mux106_11_5621;
  wire \basesoc_interface_adr<2>1 ;
  wire mux104_8_5623;
  wire mux104_133_5624;
  wire mux104_132_5625;
  wire mux104_125_5626;
  wire mux104_71_5627;
  wire mux104_131_5628;
  wire mux104_124_5629;
  wire mux104_123_5630;
  wire mux104_113_5631;
  wire mux104_7_5632;
  wire mux104_13_5633;
  wire mux104_122_5634;
  wire mux104_121_5635;
  wire mux104_112_5636;
  wire mux104_6_5637;
  wire mux104_12_5638;
  wire mux104_111_5639;
  wire mux104_11_5640;
  wire mux104_10_5641;
  wire mux105_8_5642;
  wire mux105_133_5643;
  wire mux105_132_5644;
  wire mux105_125_5645;
  wire mux105_71_5646;
  wire mux105_131_5647;
  wire mux105_124_5648;
  wire mux105_123_5649;
  wire mux105_113_5650;
  wire mux105_13_5651;
  wire mux105_122_5652;
  wire mux105_121_5653;
  wire mux105_112_5654;
  wire mux105_12_5655;
  wire mux105_111_5656;
  wire mux105_11_5657;
  wire mux105_10_5658;
  wire mux107_14_5659;
  wire mux107_133_5660;
  wire mux107_132_5661;
  wire mux107_125_5662;
  wire mux107_71_5663;
  wire mux107_131_5664;
  wire mux107_124_5665;
  wire mux107_123_5666;
  wire mux107_112_5667;
  wire mux107_13_5668;
  wire mux107_122_5669;
  wire mux107_121_5670;
  wire mux107_111_5671;
  wire mux107_6_5672;
  wire mux107_10_f7_5673;
  wire mux107_12_5674;
  wire mux107_11_5675;
  wire \basesoc_interface_adr<2>11_5676 ;
  wire inst_LPM_MUX1_4_f7_5819;
  wire inst_LPM_MUX1_6_5820;
  wire inst_LPM_MUX1_51_5821;
  wire inst_LPM_MUX1_3_f7_5822;
  wire inst_LPM_MUX1_5_5823;
  wire inst_LPM_MUX1_4_5824;
  wire inst_LPM_MUX_4_f7_5825;
  wire inst_LPM_MUX_6_5826;
  wire inst_LPM_MUX_51_5827;
  wire inst_LPM_MUX_3_f7_5828;
  wire inst_LPM_MUX_5_5829;
  wire inst_LPM_MUX_4_5830;
  wire inst_LPM_MUX2_4_f7_5831;
  wire inst_LPM_MUX2_6_5832;
  wire inst_LPM_MUX2_51_5833;
  wire inst_LPM_MUX2_3_f7_5834;
  wire inst_LPM_MUX2_5_5835;
  wire inst_LPM_MUX2_4_5836;
  wire inst_LPM_MUX3_4_f7_5837;
  wire inst_LPM_MUX3_6_5838;
  wire inst_LPM_MUX3_51_5839;
  wire inst_LPM_MUX3_3_f7_5840;
  wire inst_LPM_MUX3_5_5841;
  wire inst_LPM_MUX3_4_5842;
  wire inst_LPM_MUX6_4_f7_5843;
  wire inst_LPM_MUX6_6_5844;
  wire inst_LPM_MUX6_51_5845;
  wire inst_LPM_MUX6_3_f7_5846;
  wire inst_LPM_MUX6_5_5847;
  wire inst_LPM_MUX6_4_5848;
  wire inst_LPM_MUX4_4_f7_5849;
  wire inst_LPM_MUX4_6_5850;
  wire inst_LPM_MUX4_51_5851;
  wire inst_LPM_MUX4_3_f7_5852;
  wire inst_LPM_MUX4_5_5853;
  wire inst_LPM_MUX4_4_5854;
  wire inst_LPM_MUX5_4_f7_5855;
  wire inst_LPM_MUX5_6_5856;
  wire inst_LPM_MUX5_51_5857;
  wire inst_LPM_MUX5_3_f7_5858;
  wire inst_LPM_MUX5_5_5859;
  wire inst_LPM_MUX5_4_5860;
  wire inst_LPM_MUX7_4_f7_5861;
  wire inst_LPM_MUX7_6_5862;
  wire inst_LPM_MUX7_51_5863;
  wire inst_LPM_MUX7_3_f7_5864;
  wire inst_LPM_MUX7_5_5865;
  wire inst_LPM_MUX7_4_5866;
  wire inst_LPM_MUX8_4_f7_5867;
  wire inst_LPM_MUX8_6_5868;
  wire inst_LPM_MUX8_51_5869;
  wire inst_LPM_MUX8_3_f7_5870;
  wire inst_LPM_MUX8_5_5871;
  wire inst_LPM_MUX8_4_5872;
  wire inst_LPM_MUX11_4_f7_5873;
  wire inst_LPM_MUX11_6_5874;
  wire inst_LPM_MUX11_51_5875;
  wire inst_LPM_MUX11_3_f7_5876;
  wire inst_LPM_MUX11_5_5877;
  wire inst_LPM_MUX11_4_5878;
  wire inst_LPM_MUX9_4_f7_5879;
  wire inst_LPM_MUX9_6_5880;
  wire inst_LPM_MUX9_51_5881;
  wire inst_LPM_MUX9_3_f7_5882;
  wire inst_LPM_MUX9_5_5883;
  wire inst_LPM_MUX9_4_5884;
  wire inst_LPM_MUX10_4_f7_5885;
  wire inst_LPM_MUX10_6_5886;
  wire inst_LPM_MUX10_51_5887;
  wire inst_LPM_MUX10_3_f7_5888;
  wire inst_LPM_MUX10_5_5889;
  wire inst_LPM_MUX10_4_5890;
  wire inst_LPM_MUX12_4_f7_5891;
  wire inst_LPM_MUX12_6_5892;
  wire inst_LPM_MUX12_51_5893;
  wire inst_LPM_MUX12_3_f7_5894;
  wire inst_LPM_MUX12_5_5895;
  wire inst_LPM_MUX12_4_5896;
  wire inst_LPM_MUX13_4_f7_5897;
  wire inst_LPM_MUX13_6_5898;
  wire inst_LPM_MUX13_51_5899;
  wire inst_LPM_MUX13_3_f7_5900;
  wire inst_LPM_MUX13_5_5901;
  wire inst_LPM_MUX13_4_5902;
  wire inst_LPM_MUX16_4_f7_5903;
  wire inst_LPM_MUX16_6_5904;
  wire inst_LPM_MUX16_51_5905;
  wire inst_LPM_MUX16_3_f7_5906;
  wire inst_LPM_MUX16_5_5907;
  wire inst_LPM_MUX16_4_5908;
  wire inst_LPM_MUX14_4_f7_5909;
  wire inst_LPM_MUX14_6_5910;
  wire inst_LPM_MUX14_51_5911;
  wire inst_LPM_MUX14_3_f7_5912;
  wire inst_LPM_MUX14_5_5913;
  wire inst_LPM_MUX14_4_5914;
  wire inst_LPM_MUX15_4_f7_5915;
  wire inst_LPM_MUX15_6_5916;
  wire inst_LPM_MUX15_51_5917;
  wire inst_LPM_MUX15_3_f7_5918;
  wire inst_LPM_MUX15_5_5919;
  wire inst_LPM_MUX15_4_5920;
  wire inst_LPM_MUX17_4_f7_5921;
  wire inst_LPM_MUX17_6_5922;
  wire inst_LPM_MUX17_51_5923;
  wire inst_LPM_MUX17_3_f7_5924;
  wire inst_LPM_MUX17_5_5925;
  wire inst_LPM_MUX17_4_5926;
  wire inst_LPM_MUX18_4_f7_5927;
  wire inst_LPM_MUX18_6_5928;
  wire inst_LPM_MUX18_51_5929;
  wire inst_LPM_MUX18_3_f7_5930;
  wire inst_LPM_MUX18_5_5931;
  wire inst_LPM_MUX18_4_5932;
  wire inst_LPM_MUX21_4_f7_5933;
  wire inst_LPM_MUX21_6_5934;
  wire inst_LPM_MUX21_51_5935;
  wire inst_LPM_MUX21_3_f7_5936;
  wire inst_LPM_MUX21_5_5937;
  wire inst_LPM_MUX21_4_5938;
  wire inst_LPM_MUX19_4_f7_5939;
  wire inst_LPM_MUX19_6_5940;
  wire inst_LPM_MUX19_51_5941;
  wire inst_LPM_MUX19_3_f7_5942;
  wire inst_LPM_MUX19_5_5943;
  wire inst_LPM_MUX19_4_5944;
  wire inst_LPM_MUX20_4_f7_5945;
  wire inst_LPM_MUX20_6_5946;
  wire inst_LPM_MUX20_51_5947;
  wire inst_LPM_MUX20_3_f7_5948;
  wire inst_LPM_MUX20_5_5949;
  wire inst_LPM_MUX20_4_5950;
  wire inst_LPM_MUX22_4_f7_5951;
  wire inst_LPM_MUX22_6_5952;
  wire inst_LPM_MUX22_51_5953;
  wire inst_LPM_MUX22_3_f7_5954;
  wire inst_LPM_MUX22_5_5955;
  wire inst_LPM_MUX22_4_5956;
  wire inst_LPM_MUX23_4_f7_5957;
  wire inst_LPM_MUX23_6_5958;
  wire inst_LPM_MUX23_51_5959;
  wire inst_LPM_MUX23_3_f7_5960;
  wire inst_LPM_MUX23_5_5961;
  wire inst_LPM_MUX23_4_5962;
  wire inst_LPM_MUX26_4_f7_5963;
  wire inst_LPM_MUX26_6_5964;
  wire inst_LPM_MUX26_51_5965;
  wire inst_LPM_MUX26_3_f7_5966;
  wire inst_LPM_MUX26_5_5967;
  wire inst_LPM_MUX26_4_5968;
  wire inst_LPM_MUX24_4_f7_5969;
  wire inst_LPM_MUX24_6_5970;
  wire inst_LPM_MUX24_51_5971;
  wire inst_LPM_MUX24_3_f7_5972;
  wire inst_LPM_MUX24_5_5973;
  wire inst_LPM_MUX24_4_5974;
  wire inst_LPM_MUX25_4_f7_5975;
  wire inst_LPM_MUX25_6_5976;
  wire inst_LPM_MUX25_51_5977;
  wire inst_LPM_MUX25_3_f7_5978;
  wire inst_LPM_MUX25_5_5979;
  wire inst_LPM_MUX25_4_5980;
  wire inst_LPM_MUX27_4_f7_5981;
  wire inst_LPM_MUX27_6_5982;
  wire inst_LPM_MUX27_51_5983;
  wire inst_LPM_MUX27_3_f7_5984;
  wire inst_LPM_MUX27_5_5985;
  wire inst_LPM_MUX27_4_5986;
  wire inst_LPM_MUX28_4_f7_5987;
  wire inst_LPM_MUX28_6_5988;
  wire inst_LPM_MUX28_51_5989;
  wire inst_LPM_MUX28_3_f7_5990;
  wire inst_LPM_MUX28_5_5991;
  wire inst_LPM_MUX28_4_5992;
  wire inst_LPM_MUX29_4_f7_5993;
  wire inst_LPM_MUX29_6_5994;
  wire inst_LPM_MUX29_51_5995;
  wire inst_LPM_MUX29_3_f7_5996;
  wire inst_LPM_MUX29_5_5997;
  wire inst_LPM_MUX29_4_5998;
  wire inst_LPM_MUX30_4_f7_5999;
  wire inst_LPM_MUX30_6_6000;
  wire inst_LPM_MUX30_51_6001;
  wire inst_LPM_MUX30_3_f7_6002;
  wire inst_LPM_MUX30_5_6003;
  wire inst_LPM_MUX30_4_6004;
  wire inst_LPM_MUX31_4_f7_6005;
  wire inst_LPM_MUX31_6_6006;
  wire inst_LPM_MUX31_51_6007;
  wire inst_LPM_MUX31_3_f7_6008;
  wire inst_LPM_MUX31_5_6009;
  wire inst_LPM_MUX31_4_6010;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>_6011 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>_6012 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>_6013 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>_6014 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>_6015 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>_6016 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>_6017 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>_6018 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>_6019 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>_6020 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>_6021 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>_6022 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>_6023 ;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026;
  wire \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ;
  wire \spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6028 ;
  wire basesoc_port_cmd_ready2_6029;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6030 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6031 ;
  wire \basesoc_csrbankarray_csrbank1_sel<13>1 ;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2174_OUT31 ;
  wire basesoc_port_cmd_ready12;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6035;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6036;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6037;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6038;
  wire Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6039;
  wire Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6040;
  wire Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6041;
  wire Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6042;
  wire basesoc_port_cmd_ready3_6043;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6044;
  wire _n123931;
  wire GND_1_o_GND_1_o_MUX_749_o1_6046;
  wire basesoc_port_cmd_ready14_6047;
  wire \_n12444<5>1 ;
  wire _n124321;
  wire _n124381;
  wire _n124262;
  wire basesoc_port_cmd_ready131;
  wire Mmux_GND_1_o_GND_1_o_MUX_738_o11;
  wire \n0778<3>1 ;
  wire \n0865<3>1 ;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11;
  wire basesoc_port_cmd_ready4;
  wire \Mmux_basesoc_data_port_dat_w<0>111_6058 ;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1;
  wire suart_rx_clear11_FRB_6060;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT211 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT611 ;
  wire array_muxed17_INV_394_o2;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT612 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT811 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT213 ;
  wire \Mmux_basesoc_data_port_dat_w<0>113 ;
  wire Mmux_half_rate_phy_dfi_p0_wrdata114;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6071 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6072 ;
  wire basesoc_port_cmd_ready32_6073;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1_6078;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ;
  wire \picorv32/cpu_state[7]_irq_active_Select_510_o11 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>11 ;
  wire \picorv32/out81_6082 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>11 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ;
  wire \picorv32/Mmux__n1170101_6085 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ;
  wire \picorv32/cpu_state_FSM_FFd3-In21 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>21 ;
  wire \picorv32/cpu_state_FSM_FFd3-In5 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1095_o1 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o1 ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6094 ;
  wire \picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ;
  wire \picorv32/cpu_state[7]_latched_is_lb_Select_526_o2 ;
  wire \picorv32/Mmux_mem_rdata_word111 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>1 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ;
  wire \picorv32/Mmux_mem_rdata_word110 ;
  wire \picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ;
  wire \picorv32/_n1416<4>1_6106 ;
  wire \picorv32/Mmux__n1170110 ;
  wire \picorv32/Mcompar_alu_lts_lutdi14_6111 ;
  wire \picorv32/Mcompar_alu_lts_lutdi13_6114 ;
  wire \picorv32/Mcompar_alu_lts_lutdi12_6117 ;
  wire \picorv32/Mcompar_alu_lts_lutdi11_6120 ;
  wire \picorv32/Mcompar_alu_lts_lutdi10_6123 ;
  wire \picorv32/Mcompar_alu_lts_lutdi9_6126 ;
  wire \picorv32/Mcompar_alu_lts_lutdi8_6129 ;
  wire \picorv32/Mcompar_alu_lts_lutdi7_6132 ;
  wire \picorv32/Mcompar_alu_lts_lutdi6_6135 ;
  wire \picorv32/Mcompar_alu_lts_lutdi5_6138 ;
  wire \picorv32/Mcompar_alu_lts_lutdi4_6141 ;
  wire \picorv32/Mcompar_alu_lts_lutdi3_6144 ;
  wire \picorv32/Mcompar_alu_lts_lutdi2_6147 ;
  wire \picorv32/Mcompar_alu_lts_lutdi1_6150 ;
  wire \picorv32/Mcompar_alu_lts_lutdi_6153 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi14_6157 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi13_6160 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi12_6163 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi11_6166 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi10_6169 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi9_6172 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi8_6175 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi7_6178 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi6_6181 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi5_6184 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi4_6187 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi3_6190 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi2_6193 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi1_6196 ;
  wire \picorv32/Mcompar_alu_ltu_lutdi_6199 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_6251 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_6252 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_6253 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_6254 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_6255 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_6256 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_6257 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_6258 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_6259 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_6260 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_6261 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_6262 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_6263 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_6264 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_6265 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_6266 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_6267 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_6268 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_6269 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_6270 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_6271 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_6272 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_6273 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_6274 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_6275 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_6276 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_6277 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_6278 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<2>_6279 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_lut<2> ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<31>_6344 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<30>_6345 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<30>_6346 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<29>_6347 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<29>_6348 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<28>_6349 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<28>_6350 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<27>_6351 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<27>_6352 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<26>_6353 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<26>_6354 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<25>_6355 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<25>_6356 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<24>_6357 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<24>_6358 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<23>_6359 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<23>_6360 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<22>_6361 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<22>_6362 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<21>_6363 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<21>_6364 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<20>_6365 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<20>_6366 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<19>_6367 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<19>_6368 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<18>_6369 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<18>_6370 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<17>_6371 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<17>_6372 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<16>_6373 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<16>_6374 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<15>_6375 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<15>_6376 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<14>_6377 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<14>_6378 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<13>_6379 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<13>_6380 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<12>_6381 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<12>_6382 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<11>_6383 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<11>_6384 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<10>_6385 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<10>_6386 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<9>_6387 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<9>_6388 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<8>_6389 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<8>_6390 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<7>_6391 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<7>_6392 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<6>_6393 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<6>_6394 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<5>_6395 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<5>_6396 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<4>_6397 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<4>_6398 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<3>_6399 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<3>_6400 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<2>_6401 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<2>_6402 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<1>_6403 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<1>_6404 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<0>_6405 ;
  wire \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<0>_6406 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<31>_6407 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<30>_6408 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<30>_6409 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<29>_6410 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<29>_6411 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<28>_6412 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<28>_6413 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<27>_6414 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<27>_6415 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<26>_6416 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<26>_6417 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<25>_6418 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<25>_6419 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<24>_6420 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<24>_6421 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<23>_6422 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<23>_6423 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<22>_6424 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<22>_6425 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<21>_6426 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<21>_6427 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<20>_6428 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<20>_6429 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<19>_6430 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<19>_6431 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<18>_6432 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<18>_6433 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<17>_6434 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<17>_6435 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<16>_6436 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<16>_6437 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<15>_6438 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<15>_6439 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<14>_6440 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<14>_6441 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<13>_6442 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<13>_6443 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<12>_6444 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<12>_6445 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<11>_6446 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<11>_6447 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<10>_6448 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<10>_6449 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<9>_6450 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<9>_6451 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<8>_6452 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<8>_6453 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<7>_6454 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<7>_6455 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<6>_6456 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<6>_6457 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<5>_6458 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<5>_6459 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<4>_6460 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<4>_6461 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<3>_6462 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<3>_6463 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<2>_6464 ;
  wire \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<2>_6465 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<31>_6466 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<30>_6467 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<30>_6468 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<29>_6469 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<29>_6470 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<28>_6471 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<28>_6472 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<27>_6473 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<27>_6474 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<26>_6475 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<26>_6476 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<25>_6477 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<25>_6478 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<24>_6479 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<24>_6480 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<23>_6481 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<23>_6482 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<22>_6483 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<22>_6484 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<21>_6485 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<21>_6486 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<20>_6487 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<20>_6488 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<19>_6489 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<19>_6490 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<18>_6491 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<18>_6492 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<17>_6493 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<17>_6494 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<16>_6495 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<16>_6496 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<15>_6497 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<15>_6498 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<14>_6499 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<14>_6500 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<13>_6501 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<13>_6502 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<12>_6503 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<12>_6504 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<11>_6505 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<11>_6506 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<10>_6507 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<10>_6508 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<9>_6509 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<9>_6510 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<8>_6511 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<8>_6512 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<7>_6513 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<7>_6514 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<6>_6515 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<6>_6516 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<5>_6517 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<5>_6518 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<4>_6519 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<4>_6520 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<3>_6521 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<3>_6522 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<2>_6523 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<2>_6524 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<1>_6525 ;
  wire \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<1>_6526 ;
  wire \picorv32/Msub_GND_2_o_GND_2_o_sub_465_OUT<4:0>_cy<2> ;
  wire \picorv32/resetn_0 ;
  wire \picorv32/irq_state_FSM_FFd1-In ;
  wire \picorv32/irq_state_FSM_FFd2-In ;
  wire \picorv32/reg_op1_1_6532 ;
  wire \picorv32/reg_op1_0_6533 ;
  wire \picorv32/cpu_state_FSM_FFd1_6534 ;
  wire \picorv32/cpu_state_FSM_FFd2_6535 ;
  wire \picorv32/cpu_state_FSM_FFd3_6536 ;
  wire \picorv32/cpu_state_FSM_FFd3-In ;
  wire \picorv32/cpu_state_FSM_FFd2-In4 ;
  wire \picorv32/cpu_state_FSM_FFd1-In3 ;
  wire \picorv32/_n1284_inv_6540 ;
  wire \picorv32/resetn_trap_OR_559_o_inv ;
  wire \picorv32/_n1347_inv ;
  wire \picorv32/_n1221_inv ;
  wire \picorv32/Reset_OR_DriverANDClockEnable16 ;
  wire \picorv32/_n1343_inv ;
  wire \picorv32/Reset_OR_DriverANDClockEnable14 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable12 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable10 ;
  wire \picorv32/Reset_OR_DriverANDClockEnable ;
  wire \picorv32/_n1217_inv_6550 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1>_0_0 ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0>_0_0 ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1124_o ;
  wire \picorv32/PWR_11_o_instr_jalr_equal_273_o ;
  wire \picorv32/instr_lbu_reduce_or_152_o ;
  wire \picorv32/instr_sltiu_reduce_or_151_o ;
  wire \picorv32/instr_slti_reduce_or_150_o ;
  wire \picorv32/PWR_11_o_instr_lui_equal_272_o ;
  wire \picorv32/instr_lui_reduce_or_148_o ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<0> ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<1>_6596 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<2>_6597 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<3>_6598 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<4>_6599 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<5>_6600 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<6>_6601 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<7>_6602 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<8>_6603 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<9>_6604 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<10>_6605 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<11>_6606 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<12>_6607 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<13>_6608 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<14>_6609 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<15>_6610 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<16>_6611 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<17>_6612 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<18>_6613 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<19>_6614 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<20>_6615 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<21>_6616 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<22>_6617 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<23>_6618 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<24>_6619 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<25>_6620 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<26>_6621 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<27>_6622 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<28>_6623 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<29>_6624 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<30>_6625 ;
  wire \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<31>_6626 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30> ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31> ;
  wire \picorv32/_n1168 ;
  wire \picorv32/GND_2_o_GND_2_o_equal_459_o ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<0> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<2> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<3> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<4> ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1155_o ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1156_o_6728 ;
  wire \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1157_o_6729 ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1126_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1095_o ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4> ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5> ;
  wire \picorv32/alu_eq ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1122_o ;
  wire \picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1162_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1111_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1110_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1109_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1108_o ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1107_o ;
  wire \picorv32/instr_jalr_is_alu_reg_imm_OR_667_o ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o ;
  wire \picorv32/mem_xfer_mem_state[1]_OR_549_o ;
  wire \picorv32/mem_state[1]_mem_valid_Mux_50_o ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<0> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<1> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<2> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<3> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<4> ;
  wire \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>_6791 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>_6792 ;
  wire \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<1>_6793 ;
  wire \picorv32/reg_op2_0_6797 ;
  wire \picorv32/reg_op2_1_6798 ;
  wire \picorv32/reg_op2_2_6799 ;
  wire \picorv32/reg_op2_3_6800 ;
  wire \picorv32/reg_op2_4_6801 ;
  wire \picorv32/reg_op2_5_6802 ;
  wire \picorv32/reg_op2_6_6803 ;
  wire \picorv32/reg_op2_7_6804 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<0> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<2> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<3> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<4> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<5> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<6> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<7> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<8> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<9> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<10> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<11> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<12>_6841 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<13>_6842 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<14>_6843 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<15>_6844 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<16>_6845 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<17>_6846 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<18>_6847 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<19>_6848 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<20> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<21> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<22> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<23> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<24> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<25> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<26> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<27> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<28> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<29> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<30> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<31> ;
  wire \picorv32/PWR_11_o_reduce_or_441_o ;
  wire \picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<0> ;
  wire \picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30> ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31> ;
  wire \picorv32/cpu_state[7]_irq_active_Select_510_o ;
  wire \picorv32/cpu_state[7]_latched_is_lb_Select_526_o ;
  wire \picorv32/cpu_state[7]_latched_is_lh_Select_524_o ;
  wire \picorv32/cpu_state[7]_latched_is_lu_Select_522_o ;
  wire \picorv32/cpu_state[7]_latched_branch_Select_520_o ;
  wire \picorv32/cpu_state[7]_latched_stalu_Select_518_o ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<2> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<3> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<4> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<5> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<6> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<7> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<8> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<9> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<10> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<11> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<12> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<13> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<14> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<15> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<16> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<17> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<18> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<19> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<20> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<21> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<22> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<23> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<24> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<25> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<26> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<27> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<28> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<29> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<30> ;
  wire \picorv32/reg_pc[31]_GND_2_o_add_333_OUT<31> ;
  wire \picorv32/instr_trap_INV_478_o ;
  wire \picorv32/_n1799 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_1805_o ;
  wire \picorv32/alu_out_0_6966 ;
  wire \picorv32/n0496 ;
  wire \picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o ;
  wire \picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_179_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_194_o ;
  wire \picorv32/mem_rdata_q[14]_GND_2_o_equal_186_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_183_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_182_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_181_o ;
  wire \picorv32/mem_rdata_q[14]_PWR_11_o_equal_180_o ;
  wire \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<1> ;
  wire \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<3> ;
  wire \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<4> ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_164_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_166_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_155_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_167_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_165_o ;
  wire \picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o ;
  wire \picorv32/mem_rdata_latched[6]_PWR_11_o_equal_156_o ;
  wire \picorv32/mem_do_prefetch_mem_done_OR_795_o ;
  wire \picorv32/GND_2_o_GND_2_o_MUX_2275_o ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_MUX_2273_o ;
  wire \picorv32/cpu_state[7]_latched_store_Select_516_o ;
  wire \picorv32/GND_2_o_GND_2_o_MUX_2248_o ;
  wire \picorv32/_n1595 ;
  wire \picorv32/mem_do_rinst_mem_done_AND_1094_o ;
  wire \picorv32/mem_do_prefetch_mem_do_rinst_OR_562_o ;
  wire \picorv32/PWR_11_o_instr_ori_equal_327_o ;
  wire \picorv32/PWR_11_o_instr_xori_equal_326_o ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<0> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<1> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<2> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<3> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<4> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<5> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<6> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<7> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<8> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<9> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<10> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<11> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<12> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<13> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<14> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<15> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<16> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<17> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<18> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<19> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<20> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<21> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<22> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<23> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<24> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<25> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<26> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<27> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<28> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<29> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<30> ;
  wire \picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<31> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<2> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<3> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<4> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<5> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<6> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<7> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<8> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<9> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<10> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<11> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<12> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<13> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<14> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<15> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<16> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<17> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<18> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<19> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<20> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<21> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<22> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<23> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<24> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<25> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<26> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<27> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<28> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<29> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<30> ;
  wire \picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<31> ;
  wire \picorv32/_n1425 ;
  wire \picorv32/PWR_11_o_instr_slli_equal_461_o ;
  wire \picorv32/decoded_rs2[5]_reduce_or_353_o ;
  wire \picorv32/decoded_rs1[5]_reduce_or_350_o ;
  wire \picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<2> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<3> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<4> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<5> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<6> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<7> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<8> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<9> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<10> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<11> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<12> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<13> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<14> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<15> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<16> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<17> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<18> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<19> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<20> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<21> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<22> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<23> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<24> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<25> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<26> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<27> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<28> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<29> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<30> ;
  wire \picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<31> ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1146_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1138_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1136_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1134_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1132_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1144_o ;
  wire \picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1167_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1114_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1113_o ;
  wire \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1112_o ;
  wire \picorv32/_n1445 ;
  wire \picorv32/irq_pending[31]_reduce_or_392_o ;
  wire \picorv32/latched_store_latched_branch_AND_1174_o ;
  wire \picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> ;
  wire \picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> ;
  wire \picorv32/mem_xfer ;
  wire \picorv32/resetn_latched_rd[5]_AND_1177_o ;
  wire \picorv32/mem_la_write ;
  wire \picorv32/reg_op2_8_7269 ;
  wire \picorv32/reg_op2_9_7270 ;
  wire \picorv32/reg_op2_10_7271 ;
  wire \picorv32/reg_op2_11_7272 ;
  wire \picorv32/reg_op2_12_7273 ;
  wire \picorv32/reg_op2_13_7274 ;
  wire \picorv32/reg_op2_14_7275 ;
  wire \picorv32/reg_op2_15_7276 ;
  wire \picorv32/reg_op2_16_7277 ;
  wire \picorv32/reg_op2_17_7278 ;
  wire \picorv32/reg_op2_18_7279 ;
  wire \picorv32/reg_op2_19_7280 ;
  wire \picorv32/reg_op2_20_7281 ;
  wire \picorv32/reg_op2_21_7282 ;
  wire \picorv32/reg_op2_22_7283 ;
  wire \picorv32/reg_op2_23_7284 ;
  wire \picorv32/reg_op2_24_7285 ;
  wire \picorv32/reg_op2_25_7286 ;
  wire \picorv32/reg_op2_26_7287 ;
  wire \picorv32/reg_op2_27_7288 ;
  wire \picorv32/reg_op2_28_7289 ;
  wire \picorv32/reg_op2_29_7290 ;
  wire \picorv32/reg_op2_30_7291 ;
  wire \picorv32/reg_op2_31_7292 ;
  wire \picorv32/reg_op1_2_7293 ;
  wire \picorv32/reg_op1_3_7294 ;
  wire \picorv32/reg_op1_4_7295 ;
  wire \picorv32/reg_op1_5_7296 ;
  wire \picorv32/reg_op1_6_7297 ;
  wire \picorv32/reg_op1_7_7298 ;
  wire \picorv32/reg_op1_8_7299 ;
  wire \picorv32/reg_op1_9_7300 ;
  wire \picorv32/reg_op1_10_7301 ;
  wire \picorv32/reg_op1_11_7302 ;
  wire \picorv32/reg_op1_12_7303 ;
  wire \picorv32/reg_op1_13_7304 ;
  wire \picorv32/reg_op1_14_7305 ;
  wire \picorv32/reg_op1_15_7306 ;
  wire \picorv32/reg_op1_16_7307 ;
  wire \picorv32/reg_op1_17_7308 ;
  wire \picorv32/reg_op1_18_7309 ;
  wire \picorv32/reg_op1_19_7310 ;
  wire \picorv32/reg_op1_20_7311 ;
  wire \picorv32/reg_op1_21_7312 ;
  wire \picorv32/reg_op1_22_7313 ;
  wire \picorv32/reg_op1_23_7314 ;
  wire \picorv32/reg_op1_24_7315 ;
  wire \picorv32/reg_op1_25_7316 ;
  wire \picorv32/reg_op1_26_7317 ;
  wire \picorv32/reg_op1_27_7318 ;
  wire \picorv32/reg_op1_28_7319 ;
  wire \picorv32/reg_op1_29_7320 ;
  wire \picorv32/reg_op1_30_7321 ;
  wire \picorv32/reg_op1_31_7322 ;
  wire \picorv32/is_alu_reg_imm_7323 ;
  wire \picorv32/is_lb_lh_lw_lbu_lhu_7324 ;
  wire \picorv32/instr_jalr_7325 ;
  wire \picorv32/instr_lw_7326 ;
  wire \picorv32/instr_lhu_7327 ;
  wire \picorv32/instr_lbu_7328 ;
  wire \picorv32/instr_sltu_7329 ;
  wire \picorv32/instr_bltu_7330 ;
  wire \picorv32/instr_sltiu_7331 ;
  wire \picorv32/instr_slt_7332 ;
  wire \picorv32/instr_blt_7333 ;
  wire \picorv32/instr_slti_7334 ;
  wire \picorv32/instr_jal_7335 ;
  wire \picorv32/instr_auipc_7336 ;
  wire \picorv32/instr_lui_7337 ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<0> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<1> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<2> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<3> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<4> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<5> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<6> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<7> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<8> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<9> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<10> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<11> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<12> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<13> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<14> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<15> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<16> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<17> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<18> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<19> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<20> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<21> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<22> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<23> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<24> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<25> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<26> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<27> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<28> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<29> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<30> ;
  wire \picorv32/decoded_rs2[5]_read_port_353_OUT<31> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<0> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<1> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<2> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<3> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<4> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<5> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<6> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<7> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<8> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<9> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<10> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<11> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<12> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<13> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<14> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<15> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<16> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<17> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<18> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<19> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<20> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<21> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<22> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<23> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<24> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<25> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<26> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<27> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<28> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<29> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<30> ;
  wire \picorv32/decoded_rs1[5]_read_port_350_OUT<31> ;
  wire \picorv32/cpu_state[7]_GND_2_o_equal_505_o ;
  wire \picorv32/cpu_state[7]_GND_2_o_equal_503_o ;
  wire \picorv32/cpu_state[7]_PWR_11_o_equal_498_o ;
  wire \picorv32/mem_do_rinst_7405 ;
  wire \picorv32/mem_do_prefetch_7438 ;
  wire \picorv32/irq_delay_7439 ;
  wire \picorv32/instr_and_7440 ;
  wire \picorv32/instr_or_7441 ;
  wire \picorv32/instr_sra_7442 ;
  wire \picorv32/instr_srl_7443 ;
  wire \picorv32/instr_xor_7444 ;
  wire \picorv32/instr_sll_7445 ;
  wire \picorv32/instr_sub_7446 ;
  wire \picorv32/instr_add_7447 ;
  wire \picorv32/instr_andi_7448 ;
  wire \picorv32/instr_ori_7449 ;
  wire \picorv32/instr_xori_7450 ;
  wire \picorv32/instr_addi_7451 ;
  wire \picorv32/instr_bgeu_7452 ;
  wire \picorv32/instr_bge_7453 ;
  wire \picorv32/instr_bne_7454 ;
  wire \picorv32/instr_beq_7455 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ;
  wire \picorv32/is_sll_srl_sra_7494 ;
  wire \picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ;
  wire \picorv32/is_slli_srli_srai_7496 ;
  wire \picorv32/instr_maskirq_7497 ;
  wire \picorv32/instr_setq_7498 ;
  wire \picorv32/instr_getq_7499 ;
  wire \picorv32/instr_srai_7500 ;
  wire \picorv32/instr_srli_7501 ;
  wire \picorv32/instr_slli_7502 ;
  wire \picorv32/instr_sw_7503 ;
  wire \picorv32/instr_sh_7504 ;
  wire \picorv32/instr_sb_7505 ;
  wire \picorv32/instr_lh_7506 ;
  wire \picorv32/instr_lb_7507 ;
  wire \picorv32/is_alu_reg_reg_7539 ;
  wire \picorv32/is_sb_sh_sw_7540 ;
  wire \picorv32/instr_waitirq_7541 ;
  wire \picorv32/instr_retirq_7542 ;
  wire \picorv32/irq_state_FSM_FFd1_7543 ;
  wire \picorv32/irq_state_FSM_FFd2_7544 ;
  wire \picorv32/mem_do_wdata_7545 ;
  wire \picorv32/mem_do_rdata_7546 ;
  wire \picorv32/irq_pending[1] ;
  wire \picorv32/irq_pending[3] ;
  wire \picorv32/irq_pending[4] ;
  wire \picorv32/irq_active_7550 ;
  wire \picorv32/latched_is_lb_7551 ;
  wire \picorv32/latched_is_lh_7552 ;
  wire \picorv32/latched_is_lu_7553 ;
  wire \picorv32/latched_branch_7554 ;
  wire \picorv32/latched_stalu_7555 ;
  wire \picorv32/latched_store_7556 ;
  wire \picorv32/reg_next_pc_2_7557 ;
  wire \picorv32/reg_next_pc_3_7558 ;
  wire \picorv32/reg_next_pc_4_7559 ;
  wire \picorv32/reg_next_pc_5_7560 ;
  wire \picorv32/reg_next_pc_6_7561 ;
  wire \picorv32/reg_next_pc_7_7562 ;
  wire \picorv32/reg_next_pc_8_7563 ;
  wire \picorv32/reg_next_pc_9_7564 ;
  wire \picorv32/reg_next_pc_10_7565 ;
  wire \picorv32/reg_next_pc_11_7566 ;
  wire \picorv32/reg_next_pc_12_7567 ;
  wire \picorv32/reg_next_pc_13_7568 ;
  wire \picorv32/reg_next_pc_14_7569 ;
  wire \picorv32/reg_next_pc_15_7570 ;
  wire \picorv32/reg_next_pc_16_7571 ;
  wire \picorv32/reg_next_pc_17_7572 ;
  wire \picorv32/reg_next_pc_18_7573 ;
  wire \picorv32/reg_next_pc_19_7574 ;
  wire \picorv32/reg_next_pc_20_7575 ;
  wire \picorv32/reg_next_pc_21_7576 ;
  wire \picorv32/reg_next_pc_22_7577 ;
  wire \picorv32/reg_next_pc_23_7578 ;
  wire \picorv32/reg_next_pc_24_7579 ;
  wire \picorv32/reg_next_pc_25_7580 ;
  wire \picorv32/reg_next_pc_26_7581 ;
  wire \picorv32/reg_next_pc_27_7582 ;
  wire \picorv32/reg_next_pc_28_7583 ;
  wire \picorv32/reg_next_pc_29_7584 ;
  wire \picorv32/reg_next_pc_30_7585 ;
  wire \picorv32/reg_next_pc_31_7586 ;
  wire \picorv32/reg_pc_2_7587 ;
  wire \picorv32/reg_pc_3_7588 ;
  wire \picorv32/reg_pc_4_7589 ;
  wire \picorv32/reg_pc_5_7590 ;
  wire \picorv32/reg_pc_6_7591 ;
  wire \picorv32/reg_pc_7_7592 ;
  wire \picorv32/reg_pc_8_7593 ;
  wire \picorv32/reg_pc_9_7594 ;
  wire \picorv32/reg_pc_10_7595 ;
  wire \picorv32/reg_pc_11_7596 ;
  wire \picorv32/reg_pc_12_7597 ;
  wire \picorv32/reg_pc_13_7598 ;
  wire \picorv32/reg_pc_14_7599 ;
  wire \picorv32/reg_pc_15_7600 ;
  wire \picorv32/reg_pc_16_7601 ;
  wire \picorv32/reg_pc_17_7602 ;
  wire \picorv32/reg_pc_18_7603 ;
  wire \picorv32/reg_pc_19_7604 ;
  wire \picorv32/reg_pc_20_7605 ;
  wire \picorv32/reg_pc_21_7606 ;
  wire \picorv32/reg_pc_22_7607 ;
  wire \picorv32/reg_pc_23_7608 ;
  wire \picorv32/reg_pc_24_7609 ;
  wire \picorv32/reg_pc_25_7610 ;
  wire \picorv32/reg_pc_26_7611 ;
  wire \picorv32/reg_pc_27_7612 ;
  wire \picorv32/reg_pc_28_7613 ;
  wire \picorv32/reg_pc_29_7614 ;
  wire \picorv32/reg_pc_30_7615 ;
  wire \picorv32/reg_pc_31_7616 ;
  wire \picorv32/do_waitirq_7617 ;
  wire \picorv32/decoder_pseudo_trigger_7618 ;
  wire \picorv32/trap_7619 ;
  wire \picorv32/is_compare_7620 ;
  wire \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ;
  wire \picorv32/decoder_trigger_7622 ;
  wire \picorv32/is_lbu_lhu_lw_7691 ;
  wire \picorv32/is_sltiu_bltu_sltu_7692 ;
  wire \picorv32/is_slti_blt_slt_7693 ;
  wire \picorv32/is_lui_auipc_jal_7694 ;
  wire \picorv32/mem_rdata_word[7] ;
  wire \picorv32/mem_rdata_word[15] ;
  wire \Madd_n6120_cy<0>_inv ;
  wire xilinxasyncresetsynchronizerimpl11_7762;
  wire xilinxasyncresetsynchronizerimpl12_7763;
  wire N1102;
  wire \front_panel_done<25>1_7766 ;
  wire \front_panel_done<25>2_7767 ;
  wire \front_panel_done<25>3_7768 ;
  wire \basesoc_zero_trigger_INV_289_o<31>1_7770 ;
  wire \basesoc_zero_trigger_INV_289_o<31>2_7771 ;
  wire \basesoc_zero_trigger_INV_289_o<31>3_7772 ;
  wire \basesoc_zero_trigger_INV_289_o<31>4_7773 ;
  wire \basesoc_zero_trigger_INV_289_o<31>5_7774 ;
  wire N1104;
  wire basesoc_sdram_read_available1_7776;
  wire basesoc_sdram_read_available2_7777;
  wire basesoc_sdram_write_available1_7778;
  wire basesoc_sdram_write_available2_7779;
  wire \basesoc_done<19>1_7781 ;
  wire \basesoc_done<19>2_7782 ;
  wire N1106;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_7785;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_7786;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_7787;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_7788;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_7789;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_7790;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_7791;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_7793;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_7794;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_7795;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_7797;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_7798;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_7799;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_7800;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_7801;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_7802;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_7803;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_7805 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_7807 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_7809 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_7811 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_7813 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_7815 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_7817 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_7818 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_7819 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_7821 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_7822 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_7823 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_7825 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_7826 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_7827 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_7829 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_7830 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_7831 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_7833 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_7834 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_7835 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_7837 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_7839 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_7841 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_7842 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_7843 ;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed0;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_7845;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed9;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed91_7847;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_7849 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_7851 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_7853 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_7855 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_7857 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_7859 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_7861 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_7862 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_7863 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_7865 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_7866 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_7867 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_7869 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_7870 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_7871 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_7873 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_7874 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_7875 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_7877 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_7878 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_7879 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_7881 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_7883 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_7885 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_7886 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_7887 ;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed6;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed61_7889;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed10;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed101_7891;
  wire _n10385_inv1_7892;
  wire _n10385_inv2_7893;
  wire _n10385_inv3_7894;
  wire _n10385_inv4_7895;
  wire _n10385_inv5_7896;
  wire _n10385_inv6_7897;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1_7898;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2_7899;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3_7900;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4_7901;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5_7902;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7_7903;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8_7904;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1_7905;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2_7906;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3_7907;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4_7908;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5_7909;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6_7910;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7_7911;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8_7912;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2_7913;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3_7914;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4_7915;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11_7916;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12_7917;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11_7919 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12_7920 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21_7922 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_7923 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_7924 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_7925 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In3_7926 ;
  wire basesoc_done31_7927;
  wire basesoc_done311_7928;
  wire basesoc_done312_7929;
  wire basesoc_done30;
  wire basesoc_done301_7931;
  wire basesoc_done29;
  wire basesoc_done291_7933;
  wire basesoc_done28;
  wire basesoc_done281_7935;
  wire basesoc_done27;
  wire basesoc_done271_7937;
  wire basesoc_done272_7938;
  wire basesoc_done26;
  wire basesoc_done261_7940;
  wire basesoc_done25;
  wire basesoc_done251_7942;
  wire basesoc_done24_7943;
  wire basesoc_done241_7944;
  wire basesoc_done23_7945;
  wire basesoc_done231_7946;
  wire basesoc_done22_7947;
  wire basesoc_done221_7948;
  wire basesoc_done21_7949;
  wire basesoc_done211_7950;
  wire basesoc_done20;
  wire basesoc_done201_7952;
  wire basesoc_done19;
  wire basesoc_done191_7954;
  wire basesoc_done192_7955;
  wire basesoc_done18;
  wire basesoc_done181_7957;
  wire basesoc_done17;
  wire basesoc_done171_7959;
  wire basesoc_done16;
  wire basesoc_done161_7961;
  wire basesoc_done15;
  wire basesoc_done151_7963;
  wire basesoc_done14;
  wire basesoc_done141_7965;
  wire basesoc_done13_7966;
  wire basesoc_done131_7967;
  wire basesoc_done12_7968;
  wire basesoc_done121_7969;
  wire basesoc_done11_7970;
  wire basesoc_done111_7971;
  wire basesoc_done10;
  wire basesoc_done101_7973;
  wire basesoc_done9;
  wire basesoc_done91_7975;
  wire basesoc_done8;
  wire basesoc_done81_7977;
  wire basesoc_done7;
  wire basesoc_done71_7979;
  wire basesoc_done6;
  wire basesoc_done61_7981;
  wire basesoc_done62_7982;
  wire basesoc_done5;
  wire basesoc_done51_7984;
  wire basesoc_done52_7985;
  wire basesoc_done4;
  wire basesoc_done41_7987;
  wire basesoc_done42_7988;
  wire basesoc_done3;
  wire basesoc_done32_7990;
  wire basesoc_done33_7991;
  wire basesoc_done2;
  wire basesoc_done210;
  wire basesoc_done212_7994;
  wire basesoc_done1;
  wire basesoc_done110;
  wire basesoc_done34_7997;
  wire basesoc_done35_7998;
  wire N1108;
  wire N1110;
  wire N1112;
  wire N1114;
  wire N1116;
  wire N1118;
  wire N1120;
  wire N1122;
  wire N1126;
  wire N1128;
  wire \basesoc_csrcon_dat_r<1>1_8009 ;
  wire \basesoc_csrcon_dat_r<1>2_8010 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_8012 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT22 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_8014 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31_8016 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32_8017 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33_8018 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41_8020 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42_8021 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43_8022 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51_8024 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52_8025 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53_8026 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61_8028 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62_8029 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63_8030 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT71_8032 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72_8033 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_8034 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT81_8036 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82_8037 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_8038 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8040 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8043 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8044 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8045 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8046 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8047 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8048 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_8050 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14_8051 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15_8052 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16_8053 ;
  wire N1130;
  wire N1132;
  wire \cache_state_FSM_FFd3-In1_8056 ;
  wire N1134;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21_8059 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22_8060 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23_8061 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24_8062 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25_8063 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31_8065 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32_8066 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33_8067 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34_8068 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35_8069 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41_8071 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42_8072 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43_8073 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44_8074 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45_8075 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51_8077 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52_8078 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53_8079 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54_8080 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55_8081 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61_8083 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62_8084 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63_8085 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64_8086 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65_8087 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71_8089 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT72_8090 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT73_8091 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74_8092 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_8093 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81_8095 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT82_8096 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT83_8097 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84_8098 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_8099 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o7 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71_8101 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In2 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In5_8103 ;
  wire Mmux_half_rate_phy_dfi_p0_wrdata1;
  wire Mmux_half_rate_phy_dfi_p0_wrdata10;
  wire Mmux_half_rate_phy_dfi_p0_wrdata11;
  wire Mmux_half_rate_phy_dfi_p0_wrdata12;
  wire Mmux_half_rate_phy_dfi_p0_wrdata13;
  wire Mmux_half_rate_phy_dfi_p0_wrdata14;
  wire Mmux_half_rate_phy_dfi_p0_wrdata15;
  wire Mmux_half_rate_phy_dfi_p0_wrdata16;
  wire Mmux_half_rate_phy_dfi_p0_wrdata17;
  wire Mmux_half_rate_phy_dfi_p0_wrdata18;
  wire Mmux_half_rate_phy_dfi_p0_wrdata19;
  wire Mmux_half_rate_phy_dfi_p0_wrdata2;
  wire Mmux_half_rate_phy_dfi_p0_wrdata20;
  wire Mmux_half_rate_phy_dfi_p0_wrdata21;
  wire Mmux_half_rate_phy_dfi_p0_wrdata22;
  wire Mmux_half_rate_phy_dfi_p0_wrdata23;
  wire Mmux_half_rate_phy_dfi_p0_wrdata24;
  wire Mmux_half_rate_phy_dfi_p0_wrdata25;
  wire Mmux_half_rate_phy_dfi_p0_wrdata26;
  wire Mmux_half_rate_phy_dfi_p0_wrdata27;
  wire Mmux_half_rate_phy_dfi_p0_wrdata28;
  wire Mmux_half_rate_phy_dfi_p0_wrdata29;
  wire Mmux_half_rate_phy_dfi_p0_wrdata3;
  wire Mmux_half_rate_phy_dfi_p0_wrdata30;
  wire Mmux_half_rate_phy_dfi_p0_wrdata31;
  wire Mmux_half_rate_phy_dfi_p0_wrdata32;
  wire Mmux_half_rate_phy_dfi_p0_wrdata4;
  wire Mmux_half_rate_phy_dfi_p0_wrdata5;
  wire Mmux_half_rate_phy_dfi_p0_wrdata6;
  wire Mmux_half_rate_phy_dfi_p0_wrdata7;
  wire Mmux_half_rate_phy_dfi_p0_wrdata8;
  wire Mmux_half_rate_phy_dfi_p0_wrdata9;
  wire Mmux_half_rate_phy_dfi_p1_wrdata1;
  wire Mmux_half_rate_phy_dfi_p1_wrdata10;
  wire Mmux_half_rate_phy_dfi_p1_wrdata11;
  wire Mmux_half_rate_phy_dfi_p1_wrdata12;
  wire Mmux_half_rate_phy_dfi_p1_wrdata13;
  wire Mmux_half_rate_phy_dfi_p1_wrdata14;
  wire Mmux_half_rate_phy_dfi_p1_wrdata15;
  wire Mmux_half_rate_phy_dfi_p1_wrdata16;
  wire Mmux_half_rate_phy_dfi_p1_wrdata17;
  wire Mmux_half_rate_phy_dfi_p1_wrdata18;
  wire Mmux_half_rate_phy_dfi_p1_wrdata19;
  wire Mmux_half_rate_phy_dfi_p1_wrdata2;
  wire Mmux_half_rate_phy_dfi_p1_wrdata20;
  wire Mmux_half_rate_phy_dfi_p1_wrdata21;
  wire Mmux_half_rate_phy_dfi_p1_wrdata22;
  wire Mmux_half_rate_phy_dfi_p1_wrdata23;
  wire Mmux_half_rate_phy_dfi_p1_wrdata24;
  wire Mmux_half_rate_phy_dfi_p1_wrdata25;
  wire Mmux_half_rate_phy_dfi_p1_wrdata26;
  wire Mmux_half_rate_phy_dfi_p1_wrdata27;
  wire Mmux_half_rate_phy_dfi_p1_wrdata28;
  wire Mmux_half_rate_phy_dfi_p1_wrdata29;
  wire Mmux_half_rate_phy_dfi_p1_wrdata3;
  wire Mmux_half_rate_phy_dfi_p1_wrdata30;
  wire Mmux_half_rate_phy_dfi_p1_wrdata31;
  wire Mmux_half_rate_phy_dfi_p1_wrdata32;
  wire Mmux_half_rate_phy_dfi_p1_wrdata4;
  wire Mmux_half_rate_phy_dfi_p1_wrdata5;
  wire Mmux_half_rate_phy_dfi_p1_wrdata6;
  wire Mmux_half_rate_phy_dfi_p1_wrdata7;
  wire Mmux_half_rate_phy_dfi_p1_wrdata8;
  wire Mmux_half_rate_phy_dfi_p1_wrdata9;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT4 ;
  wire \opsisi2c_state_FSM_FFd4-In11_8177 ;
  wire \opsisi2c_state_FSM_FFd4-In12_8178 ;
  wire \opsisi2c_state_FSM_FFd4-In13_8179 ;
  wire \opsisi2c_state_FSM_FFd1-In31_8180 ;
  wire \opsisi2c_state_FSM_FFd1-In32_8181 ;
  wire \opsisi2c_state_FSM_FFd1-In33_8182 ;
  wire \opsisi2c_state_FSM_FFd1-In34_8183 ;
  wire \opsisi2c_state_FSM_FFd2-In51_8184 ;
  wire \opsisi2c_state_FSM_FFd2-In52_8185 ;
  wire \opsisi2c_state_FSM_FFd2-In53_8186 ;
  wire \opsisi2c_state_FSM_FFd2-In54_8187 ;
  wire basesoc_port_cmd_ready1_8188;
  wire basesoc_port_cmd_ready5_8189;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8190 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8191 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8192 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8193 ;
  wire N1136;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8195 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8196 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8197 ;
  wire N1138;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8199 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8200 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8201 ;
  wire \multiplexer_state_FSM_FFd2-In1_8202 ;
  wire \multiplexer_state_FSM_FFd2-In2_8203 ;
  wire \multiplexer_state_FSM_FFd2-In3_8204 ;
  wire \multiplexer_state_FSM_FFd2-In5_8205 ;
  wire \multiplexer_state_FSM_FFd1-In11_8206 ;
  wire \multiplexer_state_FSM_FFd1-In12_8207 ;
  wire \multiplexer_state_FSM_FFd1-In13_8208 ;
  wire \opsisi2c_state_FSM_FFd3-In31_8209 ;
  wire \opsisi2c_state_FSM_FFd3-In32_8210 ;
  wire N1140;
  wire N1142;
  wire N1144;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o1_8214;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o2_8215;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o3_8216;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o4_8217;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o5_8218;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o6_8219;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o7_8220;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o8_8221;
  wire roundrobin0_grant_roundrobin7_grant_OR_536_o9_8222;
  wire \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ;
  wire N1146;
  wire N1148;
  wire N1150;
  wire N1152;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2111_8228 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2112_8229 ;
  wire N1154;
  wire \basesoc_csrcon_dat_r<0>1_8231 ;
  wire \basesoc_csrcon_dat_r<0>2_8232 ;
  wire N1156;
  wire N1158;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6122_8235 ;
  wire N1160;
  wire N1162;
  wire N1164;
  wire N1166;
  wire N1168;
  wire N1172;
  wire \bankmachine0_state_FSM_FFd3-In1_8242 ;
  wire N1174;
  wire \bankmachine0_state_FSM_FFd1-In1_8244 ;
  wire N1176;
  wire \bankmachine1_state_FSM_FFd3-In1_8246 ;
  wire N1178;
  wire \bankmachine1_state_FSM_FFd1-In1_8248 ;
  wire N1180;
  wire \bankmachine2_state_FSM_FFd3-In1_8250 ;
  wire N1182;
  wire \bankmachine2_state_FSM_FFd1-In1_8252 ;
  wire N1184;
  wire \bankmachine3_state_FSM_FFd3-In1_8254 ;
  wire N1186;
  wire \bankmachine3_state_FSM_FFd1-In1_8256 ;
  wire N1188;
  wire \bankmachine4_state_FSM_FFd3-In1_8258 ;
  wire N1190;
  wire \bankmachine4_state_FSM_FFd1-In1_8260 ;
  wire N1192;
  wire \bankmachine5_state_FSM_FFd3-In1_8262 ;
  wire N1194;
  wire \bankmachine5_state_FSM_FFd1-In1_8264 ;
  wire N1196;
  wire \bankmachine6_state_FSM_FFd3-In1_8266 ;
  wire N1198;
  wire \bankmachine6_state_FSM_FFd1-In1_8268 ;
  wire N1200;
  wire \bankmachine7_state_FSM_FFd3-In1_8270 ;
  wire N1202;
  wire \bankmachine7_state_FSM_FFd1-In1_8272 ;
  wire N1204;
  wire N1210;
  wire N1214;
  wire basesoc_port_cmd_ready41_8276;
  wire basesoc_port_cmd_ready42_8277;
  wire N1216;
  wire N1218;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT31_8281 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT32_8282 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT33_8283 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT34_8284 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42_8286 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT81_8288 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT83 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT11_8291 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT12_8292 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT14 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15_8294 ;
  wire Mmux_array_muxed211;
  wire Mmux_array_muxed2111_8296;
  wire Mmux_array_muxed2112_8297;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT71 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72_8299 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73_8300 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT74_8301 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT61_8303 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT62_8304 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT63_8305 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT51_8307 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT52_8308 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT21_8310 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT22_8311 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23_8312 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_8313 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_8314 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_8315 ;
  wire N1220;
  wire N1222;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>2_8318 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>2_8319 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>2_8320 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>2_8321 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>2_8322 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>2_8323 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>3 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_516_o1_8325 ;
  wire \picorv32/cpu_state[7]_latched_store_Select_516_o2_8326 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>2_8327 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>4_8328 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>2_8329 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>4_8330 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>2_8331 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>4_8332 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>3 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8334 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>5_8335 ;
  wire N1232;
  wire N1234;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<2>1_8338 ;
  wire N1238;
  wire \picorv32/cpuregs_wrdata<4>1_8340 ;
  wire \picorv32/cpuregs_wrdata<4>2_8341 ;
  wire \picorv32/cpuregs_wrdata<3>1_8342 ;
  wire \picorv32/cpuregs_wrdata<3>2_8343 ;
  wire N1240;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0> ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>1_8346 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>3_8347 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>4_8348 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>5_8349 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>6_8350 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>7_8351 ;
  wire \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>8_8352 ;
  wire N1244;
  wire N1248;
  wire N1250;
  wire \picorv32/cpu_state[7]_latched_branch_Select_520_o2_8356 ;
  wire \picorv32/cpu_state_FSM_FFd2-In41_8357 ;
  wire \picorv32/cpu_state_FSM_FFd2-In42_8358 ;
  wire \picorv32/cpu_state_FSM_FFd2-In43_8359 ;
  wire \picorv32/cpu_state_FSM_FFd2-In44_8360 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<4>1_8361 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<3>1_8362 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_540_OUT<1>1_8363 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o11_8364 ;
  wire \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o12_8365 ;
  wire \picorv32/cpu_state_FSM_FFd3-In1_8366 ;
  wire \picorv32/cpu_state_FSM_FFd3-In2_8367 ;
  wire \picorv32/cpu_state_FSM_FFd3-In3_8368 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>1_8369 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>2_8370 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>1_8371 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>2_8372 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>1_8373 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>2_8374 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>1_8375 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>2_8376 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>1_8377 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>2_8378 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>1_8379 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>2_8380 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>1_8381 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>2_8382 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>1_8383 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>2_8384 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>1_8385 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>2_8386 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>1_8387 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>2_8388 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>1_8389 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>2_8390 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>1_8391 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>2_8392 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>1_8393 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>2_8394 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>1_8395 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>2_8396 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>1_8397 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>2_8398 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>3_8399 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>5 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>1_8401 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>2_8402 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>3_8403 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>4_8404 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>1_8405 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>2_8406 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>3_8407 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>4_8408 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>1_8409 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>2_8410 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>3_8411 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>4_8412 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>2_8413 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>1_8414 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>2_8415 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>1_8416 ;
  wire \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>2_8417 ;
  wire \picorv32/Mmux_mem_rdata_word30 ;
  wire \picorv32/cpu_state_FSM_FFd1-In32_8419 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>1_8420 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>2_8421 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>3_8422 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>1_8423 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>2_8424 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>3_8425 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>1_8426 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>2_8427 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>3_8428 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>1_8429 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>2_8430 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>3_8431 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>1_8432 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>2_8433 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>3_8434 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>1_8435 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>2_8436 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>3_8437 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>1_8438 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>2_8439 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>3_8440 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>1_8441 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>2_8442 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>3_8443 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>1_8444 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>2_8445 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>3_8446 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>1_8447 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>2_8448 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>3_8449 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>1_8450 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>2_8451 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>3_8452 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>1_8453 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>2_8454 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>3_8455 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>1_8456 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>2_8457 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>3_8458 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>1_8459 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>2_8460 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>3_8461 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>1_8462 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>2_8463 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>3_8464 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>1_8465 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>2_8466 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>3_8467 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>1_8468 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>2_8469 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>3_8470 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>1_8471 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>2_8472 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>3_8473 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>1_8474 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>2_8475 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>3_8476 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>1_8477 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>2_8478 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>3_8479 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>1_8480 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>2_8481 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>3_8482 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>1_8483 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>2_8484 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>3_8485 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>1_8486 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>2_8487 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>3_8488 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>1_8489 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>2_8490 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>3_8491 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>1_8492 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>2_8493 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>3_8494 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>1_8495 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>2_8496 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>3_8497 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>1_8498 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>2_8499 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>3_8500 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>1_8501 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>2_8502 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>3_8503 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>1_8504 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>4_8505 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>5 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>1_8507 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>2_8508 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>3_8509 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>4_8510 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>1_8511 ;
  wire \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>2_8512 ;
  wire \picorv32/out8 ;
  wire \picorv32/out82_8514 ;
  wire \picorv32/out83_8515 ;
  wire \picorv32/out84_8516 ;
  wire \picorv32/out85_8517 ;
  wire \picorv32/out86_8518 ;
  wire N1306;
  wire N1308;
  wire N1310;
  wire N1312;
  wire N1314;
  wire N1316;
  wire N1318;
  wire N1320;
  wire N1322;
  wire N1324;
  wire N1326;
  wire N1328;
  wire N1330;
  wire N1332;
  wire N1334;
  wire N1336;
  wire N1338;
  wire N1340;
  wire N1342;
  wire N1344;
  wire N1346;
  wire N1348;
  wire N1350;
  wire N1352;
  wire N1354;
  wire N1356;
  wire N1358;
  wire N1360;
  wire N1362;
  wire N1364;
  wire N1366;
  wire N1368;
  wire \picorv32/Mmux__n11708 ;
  wire \picorv32/Mmux__n117060 ;
  wire \picorv32/Mmux__n11706 ;
  wire \picorv32/Mmux__n117058 ;
  wire \picorv32/Mmux__n117056 ;
  wire \picorv32/Mmux__n117054 ;
  wire \picorv32/Mmux__n117052 ;
  wire \picorv32/Mmux__n117050 ;
  wire \picorv32/Mmux__n117048 ;
  wire \picorv32/Mmux__n117046 ;
  wire \picorv32/Mmux__n117044 ;
  wire \picorv32/Mmux__n117042_8562 ;
  wire \picorv32/Mmux__n117040 ;
  wire \picorv32/Mmux__n11704 ;
  wire \picorv32/Mmux__n117038 ;
  wire \picorv32/Mmux__n117036 ;
  wire \picorv32/Mmux__n117034 ;
  wire \picorv32/Mmux__n117032 ;
  wire \picorv32/Mmux__n117030 ;
  wire \picorv32/Mmux__n117028 ;
  wire \picorv32/Mmux__n117026 ;
  wire \picorv32/Mmux__n117024 ;
  wire \picorv32/Mmux__n117022_8573 ;
  wire \picorv32/Mmux__n117020 ;
  wire \picorv32/Mmux__n11702 ;
  wire \picorv32/Mmux__n117018 ;
  wire \picorv32/Mmux__n117016 ;
  wire \picorv32/Mmux__n117014 ;
  wire \picorv32/Mmux__n117012 ;
  wire \picorv32/Mmux__n117010 ;
  wire N1372;
  wire N1374;
  wire \picorv32/resetn_latched_rd[5]_AND_1177_o1_8583 ;
  wire \picorv32/resetn_latched_rd[5]_AND_1177_o2_8584 ;
  wire N1394;
  wire N1396;
  wire base50_clk;
  wire N1398;
  wire N1399;
  wire N1400;
  wire N1401;
  wire N1402;
  wire N1403;
  wire basesoc_sdram_cmd_payload_ras_glue_set_8628;
  wire opsis_i2c_data_drv_glue_set_8629;
  wire basesoc_zero_pending_glue_set_8630;
  wire suart_rx_busy_glue_set_8631;
  wire suart_tx_busy_glue_set_8632;
  wire suart_tx_pending_glue_set_8633;
  wire suart_rx_pending_glue_set_8634;
  wire suart_rx_fifo_readable_glue_set_8635;
  wire spiflash_bus_ack_glue_set_8636;
  wire spiflash_dq_oe_glue_set_8637;
  wire spiflash_cs_n_glue_rst_8638;
  wire basesoc_sdram_bankmachine0_trccon_ready_glue_rst_8639;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8640;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8641;
  wire basesoc_sdram_bankmachine0_trascon_ready_glue_rst_8642;
  wire basesoc_sdram_bankmachine1_trccon_ready_glue_rst_8643;
  wire basesoc_sdram_bankmachine1_trascon_ready_glue_rst_8644;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8645;
  wire basesoc_sdram_bankmachine2_trccon_ready_glue_rst_8646;
  wire basesoc_sdram_bankmachine2_trascon_ready_glue_rst_8647;
  wire basesoc_sdram_bankmachine3_trascon_ready_glue_rst_8648;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8649;
  wire basesoc_sdram_bankmachine3_trccon_ready_glue_rst_8650;
  wire basesoc_sdram_bankmachine4_trccon_ready_glue_rst_8651;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_8652;
  wire basesoc_sdram_bankmachine4_trascon_ready_glue_rst_8653;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_8654;
  wire basesoc_sdram_bankmachine5_trccon_ready_glue_rst_8655;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_8656;
  wire basesoc_sdram_bankmachine5_trascon_ready_glue_rst_8657;
  wire basesoc_sdram_bankmachine6_trccon_ready_glue_rst_8658;
  wire basesoc_sdram_bankmachine6_trascon_ready_glue_rst_8659;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_8660;
  wire basesoc_sdram_trrdcon_ready_glue_rst_8661;
  wire basesoc_sdram_bankmachine7_trccon_ready_glue_rst_8662;
  wire basesoc_sdram_bankmachine7_trascon_ready_glue_rst_8663;
  wire basesoc_sdram_twtrcon_ready_glue_rst_8664;
  wire basesoc_grant_glue_set_8665;
  wire suart_tx_fifo_readable_glue_set_8666;
  wire opsis_i2c_sda_drv_reg_glue_set_8667;
  wire suart_tx_glue_rst_8668;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_8669;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_8670;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_8671;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_8672;
  wire basesoc_sdram_bankmachine4_row_opened_glue_set_8673;
  wire basesoc_sdram_bankmachine5_row_opened_glue_set_8674;
  wire basesoc_sdram_bankmachine6_row_opened_glue_set_8675;
  wire basesoc_sdram_bankmachine7_row_opened_glue_set_8676;
  wire basesoc_sdram_bankmachine1_trccon_count_0_glue_set_8677;
  wire basesoc_sdram_bankmachine1_trccon_count_1_glue_set_8678;
  wire basesoc_sdram_bankmachine4_trccon_count_0_glue_set_8679;
  wire basesoc_sdram_bankmachine4_trccon_count_1_glue_set_8680;
  wire basesoc_sdram_bankmachine0_trccon_count_0_glue_set_8681;
  wire basesoc_sdram_bankmachine0_trccon_count_1_glue_set_8682;
  wire basesoc_sdram_bankmachine2_trccon_count_0_glue_set_8683;
  wire basesoc_sdram_bankmachine2_trccon_count_1_glue_set_8684;
  wire basesoc_sdram_bankmachine3_trccon_count_0_glue_set_8685;
  wire basesoc_sdram_bankmachine3_trccon_count_1_glue_set_8686;
  wire basesoc_sdram_bankmachine5_trccon_count_0_glue_set_8687;
  wire basesoc_sdram_bankmachine5_trccon_count_1_glue_set_8688;
  wire basesoc_sdram_bankmachine7_trccon_count_0_glue_set_8689;
  wire basesoc_sdram_bankmachine7_trccon_count_1_glue_set_8690;
  wire basesoc_sdram_bankmachine6_trccon_count_0_glue_set_8691;
  wire basesoc_sdram_bankmachine6_trccon_count_1_glue_set_8692;
  wire basesoc_sdram_trrdcon_count_glue_set_8693;
  wire basesoc_sdram_time0_0_glue_set_8694;
  wire basesoc_sdram_time0_1_glue_set_8695;
  wire basesoc_sdram_time0_2_glue_set_8696;
  wire basesoc_sdram_time0_3_glue_set_8697;
  wire basesoc_sdram_time0_4_glue_set_8698;
  wire basesoc_sdram_time1_0_glue_set_8699;
  wire basesoc_sdram_time1_1_glue_set_8700;
  wire basesoc_sdram_time1_2_glue_set_8701;
  wire basesoc_sdram_time1_3_glue_set_8702;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_8703 ;
  wire \Madd_n6126_cy<3>_rt_8704 ;
  wire \Madd_n6126_cy<6>_rt_8705 ;
  wire \Madd_n6126_cy<8>_rt_8706 ;
  wire \Madd_n6126_cy<16>_rt_8707 ;
  wire \Madd_n6126_cy<19>_rt_8708 ;
  wire \Madd_n6126_cy<21>_rt_8709 ;
  wire \Madd_n6126_cy<22>_rt_8710 ;
  wire \Madd_n6126_cy<24>_rt_8711 ;
  wire \Madd_n6126_cy<25>_rt_8712 ;
  wire \Madd_n6126_cy<26>_rt_8713 ;
  wire \Madd_n6126_cy<27>_rt_8714 ;
  wire \Madd_n6126_cy<28>_rt_8715 ;
  wire \Madd_n6126_cy<29>_rt_8716 ;
  wire \Madd_n6126_cy<30>_rt_8717 ;
  wire \Madd_n6126_cy<31>_rt_8718 ;
  wire \Madd_n6130_cy<3>_rt_8719 ;
  wire \Madd_n6130_cy<6>_rt_8720 ;
  wire \Madd_n6130_cy<8>_rt_8721 ;
  wire \Madd_n6130_cy<16>_rt_8722 ;
  wire \Madd_n6130_cy<19>_rt_8723 ;
  wire \Madd_n6130_cy<21>_rt_8724 ;
  wire \Madd_n6130_cy<22>_rt_8725 ;
  wire \Madd_n6130_cy<24>_rt_8726 ;
  wire \Madd_n6130_cy<25>_rt_8727 ;
  wire \Madd_n6130_cy<26>_rt_8728 ;
  wire \Madd_n6130_cy<27>_rt_8729 ;
  wire \Madd_n6130_cy<28>_rt_8730 ;
  wire \Madd_n6130_cy<29>_rt_8731 ;
  wire \Madd_n6130_cy<30>_rt_8732 ;
  wire \Madd_n6130_cy<31>_rt_8733 ;
  wire \Madd_n6202_cy<1>_rt_8734 ;
  wire \Madd_n6202_cy<2>_rt_8735 ;
  wire \Madd_n6202_cy<3>_rt_8736 ;
  wire \Madd_n6202_cy<4>_rt_8737 ;
  wire \Madd_n6202_cy<5>_rt_8738 ;
  wire \Madd_n6202_cy<6>_rt_8739 ;
  wire \Madd_n6202_cy<7>_rt_8740 ;
  wire \Madd_n6202_cy<8>_rt_8741 ;
  wire \Madd_n6202_cy<9>_rt_8742 ;
  wire \Madd_n6202_cy<10>_rt_8743 ;
  wire \Madd_n6202_cy<11>_rt_8744 ;
  wire \Madd_n6202_cy<12>_rt_8745 ;
  wire \Madd_n6202_cy<13>_rt_8746 ;
  wire \Madd_n6202_cy<14>_rt_8747 ;
  wire \Madd_n6202_cy<15>_rt_8748 ;
  wire \Madd_n6202_cy<16>_rt_8749 ;
  wire \Madd_n6202_cy<17>_rt_8750 ;
  wire \Madd_n6202_cy<18>_rt_8751 ;
  wire \Madd_n6202_cy<19>_rt_8752 ;
  wire \Madd_n6202_cy<20>_rt_8753 ;
  wire \Madd_n6202_cy<21>_rt_8754 ;
  wire \Madd_n6202_cy<22>_rt_8755 ;
  wire \Madd_n6202_cy<23>_rt_8756 ;
  wire \Mcount_crg_por_cy<0>_rt_8757 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8758 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8759 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8760 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8761 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8762 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8763 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8764 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8765 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8766 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8767 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8768 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8769 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8770 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8771 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8772 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8773 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8774 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8775 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8776 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8777 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8778 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8779 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8780 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8781 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8782 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8783 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8784 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8785 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8786 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8787 ;
  wire \picorv32/_n1416<30>1_8788 ;
  wire \picorv32/_n1416<29>1_8789 ;
  wire \picorv32/_n1416<28>1_8790 ;
  wire \picorv32/_n1416<27>1_8791 ;
  wire \picorv32/_n1416<26>1_8792 ;
  wire \picorv32/_n1416<25>1_8793 ;
  wire \picorv32/_n1416<24>1_8794 ;
  wire \picorv32/_n1416<23>1_8795 ;
  wire \picorv32/_n1416<22>1_8796 ;
  wire \picorv32/_n1416<21>1_8797 ;
  wire \picorv32/_n1416<20>1_8798 ;
  wire \picorv32/_n1416<19>1_8799 ;
  wire \picorv32/_n1416<18>1_8800 ;
  wire \picorv32/_n1416<17>1_8801 ;
  wire \picorv32/_n1416<16>1_8802 ;
  wire \picorv32/_n1416<15>1_8803 ;
  wire \picorv32/_n1416<14>1_8804 ;
  wire \picorv32/_n1416<13>1_8805 ;
  wire \picorv32/_n1416<12>1_8806 ;
  wire \picorv32/_n1416<11>1_8807 ;
  wire \picorv32/_n1416<10>1_8808 ;
  wire \picorv32/_n1416<9>1_8809 ;
  wire \picorv32/_n1416<8>1_8810 ;
  wire \picorv32/_n1416<7>1_8811 ;
  wire \picorv32/_n1416<6>1_8812 ;
  wire \picorv32/_n1416<5>1_8813 ;
  wire \picorv32/_n1416<4>2 ;
  wire \picorv32/_n1416<3>1_8815 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_rt_8816 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_rt_8817 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_rt_8818 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_rt_8819 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_rt_8820 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_rt_8821 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_rt_8822 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_rt_8823 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_rt_8824 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_rt_8825 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_rt_8826 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_rt_8827 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_rt_8828 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_rt_8829 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_rt_8830 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_rt_8831 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_rt_8832 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_rt_8833 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_rt_8834 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_rt_8835 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_rt_8836 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_rt_8837 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_rt_8838 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_rt_8839 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_rt_8840 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_rt_8841 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_rt_8842 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_rt_8843 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_8844 ;
  wire \picorv32/_n1416<31>1_8845 ;
  wire \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<31>_rt_8846 ;
  wire spiflash_clk_rstpot_8847;
  wire basesoc_bus_wishbone_ack_rstpot_8848;
  wire opsis_i2c_fx2_reset_storage_full_rstpot_8849;
  wire opsisi2c_storage_full_rstpot_8850;
  wire basesoc_en_storage_full_rstpot_8851;
  wire spiflash_bitbang_en_storage_full_rstpot_8852;
  wire basesoc_eventmanager_storage_full_rstpot_8853;
  wire opsis_i2c_is_read_rstpot_8854;
  wire opsis_i2c_data_bit_rstpot_8855;
  wire \picorv32/irq_delay_rstpot_8856 ;
  wire \picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot_8857 ;
  wire basesoc_sram_bus_ack_rstpot_8858;
  wire opsis_i2c_slave_addr_re_rstpot_8859;
  wire basesoc_interface_we_rstpot_8860;
  wire \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_8861 ;
  wire \picorv32/mem_do_rinst_rstpot_8862 ;
  wire \picorv32/mem_do_wdata_rstpot_8863 ;
  wire \picorv32/mem_do_rdata_rstpot_8864 ;
  wire \picorv32/mem_valid_rstpot1_8865 ;
  wire \picorv32/mem_do_prefetch_rstpot1_8866 ;
  wire \picorv32/mem_instr_rstpot1_8867 ;
  wire N1427;
  wire N1428;
  wire N1429;
  wire N1430;
  wire N1431;
  wire N1432;
  wire N1434;
  wire N1436;
  wire N1438;
  wire N1440;
  wire N1442;
  wire N1447;
  wire N1448;
  wire half_rate_phy_drive_dq_n1_BRB0_8881;
  wire half_rate_phy_record0_cas_n_BRB0_8882;
  wire half_rate_phy_record0_cas_n_BRB1_8883;
  wire half_rate_phy_record0_cas_n_BRB2_8884;
  wire half_rate_phy_record0_cas_n_BRB3_8885;
  wire half_rate_phy_record0_cas_n_BRB4_8886;
  wire half_rate_phy_record0_ras_n_BRB2_8887;
  wire half_rate_phy_record0_ras_n_BRB3_8888;
  wire half_rate_phy_record0_we_n_BRB2_8889;
  wire half_rate_phy_record0_we_n_BRB3_8890;
  wire half_rate_phy_record1_cas_n_BRB1_8891;
  wire half_rate_phy_record1_cas_n_BRB2_8892;
  wire half_rate_phy_record1_cas_n_BRB3_8893;
  wire half_rate_phy_record1_cas_n_BRB4_8894;
  wire half_rate_phy_record1_ras_n_BRB2_8895;
  wire half_rate_phy_record1_ras_n_BRB3_8896;
  wire half_rate_phy_record1_we_n_BRB2_8897;
  wire half_rate_phy_record1_we_n_BRB3_8898;
  wire half_rate_phy_record0_reset_n_BRB0_8899;
  wire half_rate_phy_record0_reset_n_BRB1_8900;
  wire half_rate_phy_record0_odt_BRB0_8901;
  wire half_rate_phy_record0_cke_BRB0_8902;
  wire half_rate_phy_phase_sel_BRB0_8903;
  wire half_rate_phy_phase_sel_BRB1_8904;
  wire new_master_wdata_ready0_BRB0_8905;
  wire new_master_wdata_ready0_BRB1_8906;
  wire new_master_wdata_ready0_BRB2_8907;
  wire new_master_wdata_ready0_BRB3_8908;
  wire new_master_wdata_ready0_BRB4_8909;
  wire new_master_wdata_ready0_BRB5_8910;
  wire N1506;
  wire new_master_rdata_valid1_BRB0_8912;
  wire new_master_rdata_valid2_BRB0_8913;
  wire N1563;
  wire N1564;
  wire N1565;
  wire N1566;
  wire N1567;
  wire N1571;
  wire N1572;
  wire N1573;
  wire N1574;
  wire N1584;
  wire N1585;
  wire new_master_rdata_valid3_BRB0_8925;
  wire new_master_rdata_valid3_BRB1_8926;
  wire new_master_rdata_valid3_BRB2_8927;
  wire new_master_rdata_valid3_BRB3_8928;
  wire new_master_rdata_valid3_BRB4_8929;
  wire new_master_rdata_valid3_BRB5_8930;
  wire new_master_rdata_valid2_BRB6_8931;
  wire new_master_rdata_valid2_BRB7_8932;
  wire new_master_rdata_valid2_BRB8_8933;
  wire new_master_rdata_valid2_BRB9_8934;
  wire N1653;
  wire half_rate_phy_rddata_sr_1_BRB0_8936;
  wire half_rate_phy_rddata_sr_1_BRB1_8937;
  wire half_rate_phy_rddata_sr_1_BRB2_8938;
  wire half_rate_phy_rddata_sr_1_BRB3_8939;
  wire half_rate_phy_rddata_sr_1_BRB4_8940;
  wire half_rate_phy_rddata_sr_1_BRB5_8941;
  wire new_master_rdata_valid2_BRB4_8942;
  wire new_master_rdata_valid2_BRB10_8943;
  wire new_master_rdata_valid2_BRB11_8944;
  wire new_master_rdata_valid2_BRB12_8945;
  wire new_master_rdata_valid2_BRB13_8946;
  wire new_master_rdata_valid2_BRB14_8947;
  wire new_master_rdata_valid2_BRB1_8948;
  wire new_master_rdata_valid2_BRB15_8949;
  wire new_master_rdata_valid2_BRB16_8950;
  wire new_master_rdata_valid2_BRB17_8951;
  wire new_master_rdata_valid2_BRB18_8952;
  wire new_master_rdata_valid2_BRB19_8953;
  wire new_master_rdata_valid2_BRB2_8954;
  wire new_master_rdata_valid2_BRB20_8955;
  wire new_master_rdata_valid2_BRB21_8956;
  wire new_master_rdata_valid2_BRB22_8957;
  wire new_master_rdata_valid2_BRB23_8958;
  wire new_master_rdata_valid2_BRB24_8959;
  wire new_master_rdata_valid2_BRB3_8960;
  wire new_master_rdata_valid2_BRB25_8961;
  wire new_master_rdata_valid2_BRB26_8962;
  wire new_master_rdata_valid2_BRB27_8963;
  wire new_master_rdata_valid2_BRB28_8964;
  wire new_master_rdata_valid2_BRB29_8965;
  wire half_rate_phy_rddata_sr_2_BRB6_8966;
  wire half_rate_phy_rddata_sr_2_BRB7_8967;
  wire half_rate_phy_rddata_sr_2_BRB8_8968;
  wire half_rate_phy_rddata_sr_2_BRB5_8969;
  wire half_rate_phy_rddata_sr_2_BRB10_8970;
  wire half_rate_phy_rddata_sr_2_BRB11_8971;
  wire half_rate_phy_rddata_sr_2_BRB12_8972;
  wire new_master_rdata_valid1_BRB5_8973;
  wire new_master_rdata_valid1_BRB30_8974;
  wire new_master_rdata_valid1_BRB31_8975;
  wire new_master_rdata_valid1_BRB32_8976;
  wire new_master_rdata_valid1_BRB33_8977;
  wire new_master_rdata_valid1_BRB34_8978;
  wire new_master_rdata_valid1_BRB6_8979;
  wire new_master_rdata_valid1_BRB35_8980;
  wire new_master_rdata_valid1_BRB36_8981;
  wire new_master_rdata_valid1_BRB37_8982;
  wire new_master_rdata_valid1_BRB38_8983;
  wire new_master_rdata_valid1_BRB39_8984;
  wire new_master_rdata_valid1_BRB7_8985;
  wire new_master_rdata_valid1_BRB40_8986;
  wire new_master_rdata_valid1_BRB41_8987;
  wire new_master_rdata_valid1_BRB42_8988;
  wire new_master_rdata_valid1_BRB43_8989;
  wire new_master_rdata_valid1_BRB44_8990;
  wire new_master_rdata_valid1_BRB8_8991;
  wire new_master_rdata_valid1_BRB45_8992;
  wire new_master_rdata_valid1_BRB46_8993;
  wire new_master_rdata_valid1_BRB47_8994;
  wire new_master_rdata_valid1_BRB48_8995;
  wire new_master_rdata_valid1_BRB49_8996;
  wire half_rate_phy_rddata_sr_3_BRB4_8997;
  wire half_rate_phy_rddata_sr_3_BRB9_8998;
  wire half_rate_phy_rddata_sr_3_BRB13_8999;
  wire half_rate_phy_rddata_sr_3_BRB14_9000;
  wire wr_data_en_d_rstpot_9001;
  wire \picorv32/_n1416<31>11_9002 ;
  wire N1728;
  wire N1730;
  wire N1732;
  wire N1734;
  wire N1736;
  wire N1738;
  wire N1740;
  wire N1742;
  wire N1744;
  wire N1746;
  wire N1748;
  wire N1750;
  wire N1752;
  wire N1754;
  wire N1756;
  wire N1758;
  wire N1760;
  wire N1762;
  wire N1764;
  wire N1766;
  wire N1768;
  wire N1770;
  wire N1772;
  wire N1774;
  wire N1776;
  wire N1778;
  wire N1780;
  wire N1782;
  wire N1784;
  wire N1786;
  wire N1788;
  wire N1790;
  wire N1792;
  wire N1794;
  wire N1798;
  wire N1800;
  wire N1802;
  wire N1804;
  wire N1806;
  wire N1808;
  wire N1810;
  wire N1812;
  wire N1814;
  wire N1816;
  wire N1818;
  wire N1820;
  wire N1822;
  wire N1824;
  wire N1826;
  wire N1828;
  wire N1830;
  wire N1832;
  wire N1834;
  wire N1836;
  wire N1838;
  wire N1840;
  wire N1842;
  wire N1844;
  wire N1846;
  wire N1848;
  wire N1850;
  wire N1852;
  wire N1854;
  wire N1856;
  wire N1858;
  wire N1860;
  wire N1862;
  wire N1864;
  wire N1866;
  wire N1868;
  wire N1870;
  wire N1872;
  wire N1874;
  wire N1876;
  wire N1878;
  wire N1880;
  wire N1882;
  wire N1884;
  wire N1886;
  wire N1888;
  wire N1890;
  wire N1892;
  wire N1894;
  wire N1896;
  wire N1898;
  wire N1900;
  wire basesoc_sdram_storage_full_0_1_9089;
  wire phase_sel_1_9090;
  wire half_rate_phy_record0_bank_0_rstpot_9091;
  wire half_rate_phy_record0_bank_1_rstpot_9092;
  wire half_rate_phy_record0_bank_2_rstpot_9093;
  wire half_rate_phy_record1_bank_0_rstpot_9094;
  wire half_rate_phy_record1_bank_1_rstpot_9095;
  wire half_rate_phy_record1_bank_2_rstpot_9096;
  wire basesoc_interface_we_1_9097;
  wire phase_sel_2_9098;
  wire phase_sel_3_9099;
  wire basesoc_sdram_storage_full_0_2_9100;
  wire basesoc_sdram_storage_full_0_3_9101;
  wire basesoc_sdram_storage_full_0_4_9102;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_9103 ;
  wire basesoc_interface_adr_1_1_9104;
  wire basesoc_interface_adr_2_1_9105;
  wire basesoc_sdram_storage_full_0_5_9106;
  wire phase_sel_4_9107;
  wire basesoc_sdram_storage_full_0_6_9108;
  wire basesoc_interface_adr_5_1_9109;
  wire basesoc_interface_we_2_9110;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_9111 ;
  wire phase_sel_5_9112;
  wire basesoc_interface_we_3_9113;
  wire N1902;
  wire N1903;
  wire N1904;
  wire N1905;
  wire N1906;
  wire N1907;
  wire N1908;
  wire N1909;
  wire N1910;
  wire N1911;
  wire N1912;
  wire N1913;
  wire N1914;
  wire N1915;
  wire N1916;
  wire N1917;
  wire N1918;
  wire N1919;
  wire N1920;
  wire N1921;
  wire N1922;
  wire N1923;
  wire N1924;
  wire N1925;
  wire N1926;
  wire N1927;
  wire Mshreg_half_rate_phy_r_drive_dq_4_9140;
  wire Mshreg_half_rate_phy_r_dfi_wrdata_en_5_9141;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB0_9142;
  wire half_rate_phy_rddata_sr_1_BRB01_9143;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB1_9144;
  wire half_rate_phy_rddata_sr_1_BRB11_9145;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB2_9146;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB3_9147;
  wire Mshreg_new_master_rdata_valid2_BRB4_9148;
  wire Mshreg_new_master_rdata_valid2_BRB10_9149;
  wire Mshreg_new_master_rdata_valid2_BRB11_9150;
  wire Mshreg_new_master_rdata_valid2_BRB12_9151;
  wire Mshreg_new_master_rdata_valid2_BRB13_9152;
  wire Mshreg_new_master_rdata_valid2_BRB14_9153;
  wire Mshreg_new_master_rdata_valid2_BRB1_9154;
  wire Mshreg_new_master_rdata_valid2_BRB15_9155;
  wire Mshreg_new_master_rdata_valid2_BRB16_9156;
  wire Mshreg_new_master_rdata_valid2_BRB17_9157;
  wire Mshreg_new_master_rdata_valid2_BRB18_9158;
  wire Mshreg_new_master_rdata_valid2_BRB19_9159;
  wire Mshreg_new_master_rdata_valid2_BRB2_9160;
  wire Mshreg_new_master_rdata_valid2_BRB20_9161;
  wire Mshreg_new_master_rdata_valid2_BRB21_9162;
  wire Mshreg_new_master_rdata_valid2_BRB22_9163;
  wire Mshreg_new_master_rdata_valid2_BRB23_9164;
  wire Mshreg_new_master_rdata_valid2_BRB24_9165;
  wire Mshreg_new_master_rdata_valid2_BRB3_9166;
  wire Mshreg_new_master_rdata_valid2_BRB25_9167;
  wire Mshreg_new_master_rdata_valid2_BRB26_9168;
  wire Mshreg_new_master_rdata_valid2_BRB27_9169;
  wire Mshreg_new_master_rdata_valid2_BRB28_9170;
  wire Mshreg_new_master_rdata_valid2_BRB29_9171;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB6_9172;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB7_9173;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB8_9174;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB5_9175;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB11_9176;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB12_9177;
  wire Mshreg_new_master_rdata_valid1_BRB5_9178;
  wire Mshreg_new_master_rdata_valid1_BRB30_9179;
  wire Mshreg_new_master_rdata_valid1_BRB31_9180;
  wire Mshreg_new_master_rdata_valid1_BRB32_9181;
  wire Mshreg_new_master_rdata_valid1_BRB33_9182;
  wire Mshreg_new_master_rdata_valid1_BRB34_9183;
  wire Mshreg_new_master_rdata_valid1_BRB6_9184;
  wire Mshreg_new_master_rdata_valid1_BRB35_9185;
  wire Mshreg_new_master_rdata_valid1_BRB36_9186;
  wire Mshreg_new_master_rdata_valid1_BRB37_9187;
  wire Mshreg_new_master_rdata_valid1_BRB38_9188;
  wire Mshreg_new_master_rdata_valid1_BRB39_9189;
  wire Mshreg_new_master_rdata_valid1_BRB7_9190;
  wire Mshreg_new_master_rdata_valid1_BRB40_9191;
  wire Mshreg_new_master_rdata_valid1_BRB41_9192;
  wire Mshreg_new_master_rdata_valid1_BRB42_9193;
  wire Mshreg_new_master_rdata_valid1_BRB43_9194;
  wire Mshreg_new_master_rdata_valid1_BRB44_9195;
  wire Mshreg_new_master_rdata_valid1_BRB8_9196;
  wire Mshreg_new_master_rdata_valid1_BRB45_9197;
  wire Mshreg_new_master_rdata_valid1_BRB46_9198;
  wire Mshreg_new_master_rdata_valid1_BRB47_9199;
  wire Mshreg_new_master_rdata_valid1_BRB48_9200;
  wire Mshreg_new_master_rdata_valid1_BRB49_9201;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB4_9202;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB9_9203;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB13_9204;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB14_9205;
  wire sys2x_rst_shift1_9206;
  wire sys2x_rst_shift2_9207;
  wire sys2x_rst_shift3_9208;
  wire sys2x_rst_shift4_9209;
  wire half_rate_phy_rddata_sr_1_BRB011_9210;
  wire half_rate_phy_rddata_sr_1_BRB111_9211;
  wire NLW_FDPE_7_Q_UNCONNECTED;
  wire NLW_FDPE_9_Q_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_81_SPO_UNCONNECTED;
  wire NLW_Mram_storage_82_SPO_UNCONNECTED;
  wire NLW_Mram_storage_83_SPO_UNCONNECTED;
  wire NLW_Mram_storage_84_SPO_UNCONNECTED;
  wire NLW_Mram_storage_85_SPO_UNCONNECTED;
  wire NLW_Mram_storage_86_SPO_UNCONNECTED;
  wire NLW_Mram_storage_87_SPO_UNCONNECTED;
  wire NLW_Mram_storage_88_SPO_UNCONNECTED;
  wire NLW_Mram_storage_89_SPO_UNCONNECTED;
  wire NLW_Mram_storage_810_SPO_UNCONNECTED;
  wire NLW_Mram_storage_811_SPO_UNCONNECTED;
  wire NLW_Mram_storage_812_SPO_UNCONNECTED;
  wire NLW_Mram_storage_813_SPO_UNCONNECTED;
  wire NLW_Mram_storage_816_SPO_UNCONNECTED;
  wire NLW_Mram_storage_814_SPO_UNCONNECTED;
  wire NLW_Mram_storage_815_SPO_UNCONNECTED;
  wire NLW_Mram_storage_817_SPO_UNCONNECTED;
  wire NLW_Mram_storage_818_SPO_UNCONNECTED;
  wire NLW_Mram_storage_819_SPO_UNCONNECTED;
  wire NLW_Mram_storage_820_SPO_UNCONNECTED;
  wire NLW_Mram_storage_821_SPO_UNCONNECTED;
  wire NLW_Mram_storage_822_SPO_UNCONNECTED;
  wire NLW_Mram_storage_61_SPO_UNCONNECTED;
  wire NLW_Mram_storage_62_SPO_UNCONNECTED;
  wire NLW_Mram_storage_63_SPO_UNCONNECTED;
  wire NLW_Mram_storage_64_SPO_UNCONNECTED;
  wire NLW_Mram_storage_65_SPO_UNCONNECTED;
  wire NLW_Mram_storage_66_SPO_UNCONNECTED;
  wire NLW_Mram_storage_67_SPO_UNCONNECTED;
  wire NLW_Mram_storage_68_SPO_UNCONNECTED;
  wire NLW_Mram_storage_69_SPO_UNCONNECTED;
  wire NLW_Mram_storage_610_SPO_UNCONNECTED;
  wire NLW_Mram_storage_611_SPO_UNCONNECTED;
  wire NLW_Mram_storage_612_SPO_UNCONNECTED;
  wire NLW_Mram_storage_613_SPO_UNCONNECTED;
  wire NLW_Mram_storage_614_SPO_UNCONNECTED;
  wire NLW_Mram_storage_615_SPO_UNCONNECTED;
  wire NLW_Mram_storage_616_SPO_UNCONNECTED;
  wire NLW_Mram_storage_617_SPO_UNCONNECTED;
  wire NLW_Mram_storage_618_SPO_UNCONNECTED;
  wire NLW_Mram_storage_619_SPO_UNCONNECTED;
  wire NLW_Mram_storage_620_SPO_UNCONNECTED;
  wire NLW_Mram_storage_621_SPO_UNCONNECTED;
  wire NLW_Mram_storage_622_SPO_UNCONNECTED;
  wire NLW_Mram_storage_71_SPO_UNCONNECTED;
  wire NLW_Mram_storage_72_SPO_UNCONNECTED;
  wire NLW_Mram_storage_73_SPO_UNCONNECTED;
  wire NLW_Mram_storage_74_SPO_UNCONNECTED;
  wire NLW_Mram_storage_75_SPO_UNCONNECTED;
  wire NLW_Mram_storage_76_SPO_UNCONNECTED;
  wire NLW_Mram_storage_77_SPO_UNCONNECTED;
  wire NLW_Mram_storage_78_SPO_UNCONNECTED;
  wire NLW_Mram_storage_79_SPO_UNCONNECTED;
  wire NLW_Mram_storage_710_SPO_UNCONNECTED;
  wire NLW_Mram_storage_711_SPO_UNCONNECTED;
  wire NLW_Mram_storage_712_SPO_UNCONNECTED;
  wire NLW_Mram_storage_713_SPO_UNCONNECTED;
  wire NLW_Mram_storage_714_SPO_UNCONNECTED;
  wire NLW_Mram_storage_715_SPO_UNCONNECTED;
  wire NLW_Mram_storage_716_SPO_UNCONNECTED;
  wire NLW_Mram_storage_717_SPO_UNCONNECTED;
  wire NLW_Mram_storage_718_SPO_UNCONNECTED;
  wire NLW_Mram_storage_719_SPO_UNCONNECTED;
  wire NLW_Mram_storage_720_SPO_UNCONNECTED;
  wire NLW_Mram_storage_721_SPO_UNCONNECTED;
  wire NLW_Mram_storage_722_SPO_UNCONNECTED;
  wire NLW_Mram_storage_91_SPO_UNCONNECTED;
  wire NLW_Mram_storage_92_SPO_UNCONNECTED;
  wire NLW_Mram_storage_93_SPO_UNCONNECTED;
  wire NLW_Mram_storage_96_SPO_UNCONNECTED;
  wire NLW_Mram_storage_94_SPO_UNCONNECTED;
  wire NLW_Mram_storage_95_SPO_UNCONNECTED;
  wire NLW_Mram_storage_97_SPO_UNCONNECTED;
  wire NLW_Mram_storage_98_SPO_UNCONNECTED;
  wire NLW_Mram_storage_99_SPO_UNCONNECTED;
  wire NLW_Mram_storage_910_SPO_UNCONNECTED;
  wire NLW_Mram_storage_911_SPO_UNCONNECTED;
  wire NLW_Mram_storage_912_SPO_UNCONNECTED;
  wire NLW_Mram_storage_913_SPO_UNCONNECTED;
  wire NLW_Mram_storage_914_SPO_UNCONNECTED;
  wire NLW_Mram_storage_915_SPO_UNCONNECTED;
  wire NLW_Mram_storage_916_SPO_UNCONNECTED;
  wire NLW_Mram_storage_917_SPO_UNCONNECTED;
  wire NLW_Mram_storage_918_SPO_UNCONNECTED;
  wire NLW_Mram_storage_919_SPO_UNCONNECTED;
  wire NLW_Mram_storage_920_SPO_UNCONNECTED;
  wire NLW_Mram_storage_921_SPO_UNCONNECTED;
  wire NLW_Mram_storage_922_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire \NLW_picorv32/Mram_cpuregs132_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs130_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs129_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs131_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs127_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs126_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs128_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs124_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs123_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs125_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs121_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs120_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs122_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs118_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs117_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs119_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs115_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs114_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs116_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs113_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs112_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs111_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs110_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs18_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs17_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs19_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs15_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs14_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs16_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs12_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs11_SPO_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs13_SPO_UNCONNECTED ;
  wire NLW_Mram_tag_mem_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_110_ENB_UNCONNECTED;
  wire NLW_Mram_mem_110_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_110_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_110_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_19_ENB_UNCONNECTED;
  wire NLW_Mram_mem_19_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_19_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_19_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_111_ENB_UNCONNECTED;
  wire NLW_Mram_mem_111_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_111_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_111_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_112_ENB_UNCONNECTED;
  wire NLW_Mram_mem_112_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_112_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_112_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_113_ENB_UNCONNECTED;
  wire NLW_Mram_mem_113_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_113_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_113_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_114_ENB_UNCONNECTED;
  wire NLW_Mram_mem_114_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_114_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_114_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_115_ENB_UNCONNECTED;
  wire NLW_Mram_mem_115_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_115_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_115_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_116_ENB_UNCONNECTED;
  wire NLW_Mram_mem_116_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_116_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_116_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_picorv32/Mram_cpuregs_DIPADIP<0>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB14_Q15_UNCONNECTED;
  wire [25 : 0] front_panel_count;
  wire [10 : 0] crg_por;
  wire [7 : 0] suart_rx_reg;
  wire [15 : 0] half_rate_phy_dq_o;
  wire [15 : 0] half_rate_phy_dq_t;
  wire [31 : 0] half_rate_phy_record0_rddata;
  wire [31 : 0] half_rate_phy_record1_rddata;
  wire [1 : 0] half_rate_phy_dqs_o;
  wire [1 : 0] half_rate_phy_dqs_t;
  wire [13 : 0] half_rate_phy_record0_address;
  wire [13 : 0] half_rate_phy_record1_address;
  wire [5 : 5] half_rate_phy_r_dfi_wrdata_en;
  wire [2 : 0] half_rate_phy_record0_bank;
  wire [2 : 0] half_rate_phy_record1_bank;
  wire [0 : 0] rddata_valid;
  wire [31 : 0] rddata0;
  wire [31 : 0] rddata1;
  wire [31 : 0] half_rate_phy_record2_wrdata;
  wire [0 : 0] half_rate_phy_record3_wrdata_mask;
  wire [31 : 0] half_rate_phy_record3_wrdata;
  wire [1 : 0] half_rate_phy_rddata_sr;
  wire [31 : 2] \picorv32/mem_addr ;
  wire [31 : 0] \picorv32/mem_wdata ;
  wire [3 : 0] \picorv32/mem_wstrb ;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n6381;
  wire [7 : 0] _n6382;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
  wire [21 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
  wire [21 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
  wire [21 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
  wire [127 : 0] basesoc_dat_w;
  wire [23 : 0] _n6522;
  wire [2 : 0] memadr_2;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_value;
  wire [31 : 2] suart_phase_accumulator_tx;
  wire [31 : 2] suart_phase_accumulator_rx;
  wire [31 : 0] spiflash_sr;
  wire [31 : 0] dfi_dfi_p0_rddata;
  wire [31 : 0] dfi_dfi_p1_rddata;
  wire [31 : 0] dfi_dfi_p2_rddata;
  wire [31 : 0] dfi_dfi_p3_rddata;
  wire [10 : 10] basesoc_sdram_cmd_payload_a;
  wire [2 : 0] basesoc_sdram_dfi_p0_bank;
  wire [13 : 0] basesoc_sdram_dfi_p0_address;
  wire [2 : 0] basesoc_sdram_dfi_p1_bank;
  wire [13 : 0] basesoc_sdram_dfi_p1_address;
  wire [4 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [1 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [8 : 3] basesoc_sdram_timer_count;
  wire [2 : 0] rhs_array_muxed2;
  wire [2 : 0] rhs_array_muxed8;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [31 : 0] basesoc_value_status;
  wire [56 : 0] dna_status;
  wire [7 : 0] opsis_i2c_din;
  wire [7 : 0] suart_tx_reg;
  wire [3 : 0] suart_tx_bitcount;
  wire [3 : 0] suart_rx_bitcount;
  wire [7 : 0] suart_source_payload_data;
  wire [4 : 0] suart_tx_fifo_level0;
  wire [4 : 0] suart_rx_fifo_level0;
  wire [3 : 0] spiflash_dqi;
  wire [31 : 0] basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] basesoc_sdram_phaseinjector1_status;
  wire [31 : 0] basesoc_sdram_phaseinjector2_status;
  wire [31 : 0] basesoc_sdram_phaseinjector3_status;
  wire [13 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine0_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine4_row;
  wire [3 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine4_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine5_row;
  wire [3 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine5_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine6_row;
  wire [3 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine6_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine7_row;
  wire [3 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine7_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trascon_count;
  wire [2 : 0] basesoc_sdram_twtrcon_count;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_status;
  wire [1 : 0] front_panel_leds_storage_full;
  wire [7 : 0] opsis_i2c_shift_reg_storage_full;
  wire [6 : 0] opsis_i2c_slave_addr_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector0_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector1_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector1_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector2_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector2_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector3_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector3_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] suart_eventmanager_storage_full;
  wire [1 : 0] basesoc_sdram_bankmachine0_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trccon_count;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] opsis_i2c_master_storage_full;
  wire [1 : 0] opsis_i2c_status_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_wrdata_storage_full;
  wire [7 : 0] basesoc_load_storage_full;
  wire [7 : 0] basesoc_reload_storage_full;
  wire [15 : 0] half_rate_phy_dq_i;
  wire [13 : 0] array_muxed0;
  wire [2 : 0] array_muxed1;
  wire [31 : 0] basesoc_rom_bus_dat_r;
  wire [31 : 0] basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] basesoc_sdram_inti_p1_rddata;
  wire [31 : 0] basesoc_sdram_inti_p2_rddata;
  wire [31 : 0] basesoc_sdram_inti_p3_rddata;
  wire [13 : 0] array_muxed9;
  wire [13 : 0] array_muxed16;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [13 : 0] rhs_array_muxed1;
  wire [13 : 0] rhs_array_muxed7;
  wire [2 : 0] array_muxed15;
  wire [2 : 0] array_muxed8;
  wire [3 : 0] spiflash_o;
  wire [13 : 0] half_rate_phy_dfi_p0_address;
  wire [31 : 0] half_rate_phy_dfi_p0_wrdata;
  wire [13 : 0] half_rate_phy_dfi_p1_address;
  wire [31 : 0] half_rate_phy_dfi_p1_wrdata;
  wire [4 : 0] basesoc_slave_sel;
  wire [127 : 0] basesoc_data_port_dat_w;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 2] n6126;
  wire [31 : 2] n6130;
  wire [15 : 0] basesoc_data_port_we;
  wire [10 : 3] basesoc_sdram_bankmachine0_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine1_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine2_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine3_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine4_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine5_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine6_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine7_cmd_payload_a;
  wire [0 : 0] half_rate_phy_dfi_p0_wrdata_mask;
  wire [2 : 2] n6120;
  wire [23 : 3] n6202;
  wire [25 : 0] Mcount_front_panel_count_lut;
  wire [24 : 0] Mcount_front_panel_count_cy;
  wire [31 : 0] Result_11;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [7 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [0 : 0] Mcount_spiflash_i1_cy;
  wire [1 : 0] basesoc_counter;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nreads_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [3 : 0] opsis_i2c_counter;
  wire [7 : 0] spiflash_counter;
  wire [5 : 0] basesoc_sdram_generator_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_cy;
  wire [31 : 2] Madd_n6126_cy;
  wire [31 : 2] Madd_n6130_cy;
  wire [2 : 2] Madd_n6120_cy;
  wire [23 : 0] Madd_n6202_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [0 : 0] Mcount_half_rate_phy_bitslip_cnt_cy;
  wire [6 : 0] dna_cnt;
  wire [4 : 4] Mcount_dna_cnt_cy;
  wire [3 : 0] suart_tx_fifo_produce;
  wire [3 : 0] suart_rx_fifo_produce;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_suart_tx_fifo_level0_cy;
  wire [3 : 3] Mcount_suart_tx_fifo_level0_lut;
  wire [3 : 0] suart_tx_fifo_consume;
  wire [3 : 0] suart_rx_fifo_consume;
  wire [2 : 2] Mcount_suart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_suart_rx_fifo_level0_lut;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume;
  wire [15 : 0] \picorv32/Mcompar_alu_lts_cy ;
  wire [14 : 0] \picorv32/Mcompar_alu_lts_lut ;
  wire [15 : 0] \picorv32/Mcompar_alu_ltu_cy ;
  wire [14 : 0] \picorv32/Mcompar_alu_ltu_lut ;
  wire [10 : 0] \picorv32/Mcompar_alu_eq_lut ;
  wire [9 : 0] \picorv32/Mcompar_alu_eq_cy ;
  wire [30 : 2] \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy ;
  wire [2 : 2] \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_lut ;
  wire [31 : 0] \picorv32/Maddsub_alu_add_sub_lut ;
  wire [30 : 0] \picorv32/Maddsub_alu_add_sub_cy ;
  wire [4 : 0] \picorv32/reg_sh ;
  wire [31 : 1] \picorv32/_n1798 ;
  wire [30 : 2] \picorv32/_n1416 ;
  wire [31 : 0] \picorv32/cpuregs_wrdata ;
  wire [0 : 0] \picorv32/_n1371 ;
  wire [31 : 2] \picorv32/mem_la_addr ;
  wire [0 : 0] \picorv32/_n1373 ;
  wire [3 : 1] \picorv32/mem_la_wstrb ;
  wire [31 : 8] \picorv32/mem_la_wdata ;
  wire [0 : 0] \picorv32/_n1375 ;
  wire [31 : 2] \picorv32/PWR_11_o_GND_2_o_add_397_OUT ;
  wire [31 : 0] \picorv32/cpuregs_rs1 ;
  wire [31 : 2] \picorv32/_n1170 ;
  wire [31 : 2] \picorv32/_n1163 ;
  wire [31 : 0] \picorv32/alu_add_sub ;
  wire [5 : 0] \picorv32/latched_rd ;
  wire [20 : 20] \picorv32/_n1367 ;
  wire [31 : 0] \picorv32/irq_mask ;
  wire [1 : 0] \picorv32/mem_state ;
  wire [1 : 0] \picorv32/mem_wordsize ;
  wire [31 : 0] \picorv32/decoded_imm ;
  wire [5 : 0] \picorv32/decoded_rs1 ;
  wire [4 : 0] \picorv32/decoded_rd ;
  wire [20 : 1] \picorv32/decoded_imm_uj ;
  wire [31 : 0] \picorv32/alu_out_q ;
  wire [31 : 0] \picorv32/reg_out ;
  wire [31 : 0] \picorv32/mem_rdata_q ;
  wire [31 : 0] \picorv32/mem_rdata_latched_noshuffle ;
  wire [25 : 25] front_panel_done_12;
  wire [31 : 31] basesoc_zero_trigger_INV_289_o_13;
  wire [19 : 19] basesoc_done_14;
  wire [13 : 0] basesoc_sdram_choose_cmd_grant_rhs_array_muxed1;
  wire [13 : 0] basesoc_sdram_choose_req_grant_rhs_array_muxed7;
  VCC   XST_VCC (
    .P(basesoc_sdram_tfawcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_half_rate_phy_bitslip_cnt_cy[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs0 (
    .C(sys_clk),
    .D(fx2_serial_rx_IBUF_2),
    .Q(xilinxmultiregimpl2_regs0_4)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs0 (
    .C(sys_clk),
    .D(front_panel_switches),
    .Q(xilinxmultiregimpl3_regs0_11)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .Q(\half_rate_phy_r_drive_dq[0] )
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs0_4),
    .Q(xilinxmultiregimpl2_regs1_10)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl3_regs0_11),
    .Q(xilinxmultiregimpl3_regs1_24)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_r_23)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_0 (
    .C(sys_clk),
    .CE(_n10448_inv),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_1 (
    .C(sys_clk),
    .CE(_n10448_inv),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_2 (
    .C(sys_clk),
    .CE(_n10448_inv),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_3 (
    .C(sys_clk),
    .CE(_n10448_inv),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_4 (
    .C(sys_clk),
    .CE(_n10448_inv),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_5 (
    .C(sys_clk),
    .CE(_n10448_inv),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_6 (
    .C(sys_clk),
    .CE(_n10448_inv),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_7 (
    .C(sys_clk),
    .CE(_n10448_inv),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys2x (
    .C(sys2x_clk),
    .D(phase_sel_INV_38_o),
    .R(sys2x_rst),
    .Q(phase_sys2x_257)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_sys (
    .C(sys2x_clk),
    .D(half_rate_phy_phase_half_182),
    .R(sys2x_rst),
    .Q(half_rate_phy_phase_sys_324)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_wrdata_en_d (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .R(sys2x_rst),
    .Q(half_rate_phy_wrdata_en_d_391)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_rom_bus_ack (
    .C(sys_clk),
    .D(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o),
    .R(sys_rst),
    .Q(basesoc_rom_bus_ack_845)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(\picorv32/mem_wdata [7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [6]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [14]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [15]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_zero_old_trigger_904)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_sink_ready (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_738_o),
    .R(sys_rst),
    .Q(suart_sink_ready_908)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_old_trigger (
    .C(sys_clk),
    .D(suart_tx_trigger),
    .R(sys_rst),
    .Q(suart_tx_old_trigger_972)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_old_trigger (
    .C(sys_clk),
    .D(suart_rx_trigger),
    .R(sys_rst),
    .Q(suart_rx_old_trigger_973)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_tfawcon_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_1138)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_we_1139)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_1140)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(_n7028),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_ready_1179)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_4 (
    .C(sys_clk),
    .D(basesoc_slave_sel[4]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_1203)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed12_INV_393_o_3573),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_1253)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed10_INV_391_o_3571),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_1251)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed11_INV_392_o_3572),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_1252)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(array_muxed17_INV_394_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_cas_n_1254)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed18_INV_395_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_ras_n_1255)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed19_INV_396_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_we_n_1256)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_0 (
    .C(sys_clk),
    .CE(_n10403_inv_3877),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_1 (
    .C(sys_clk),
    .CE(_n10403_inv_3877),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_2 (
    .C(sys_clk),
    .CE(_n10403_inv_3877),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_3 (
    .C(sys_clk),
    .CE(_n10403_inv_3877),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n10476_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n10476_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n10476_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n10476_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n10476_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n10476_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n10476_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n10476_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n10488_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n10488_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n10488_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n10488_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_4 (
    .C(sys_clk),
    .CE(_n10488_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_5 (
    .C(sys_clk),
    .CE(_n10488_inv),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_carry (
    .C(sys_clk),
    .D(\Madd_n6120_cy<0>_inv ),
    .R(sys_rst),
    .Q(opsis_i2c_samp_carry_5502)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_1 (
    .C(sys_clk),
    .D(n6120[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_1_5504)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_2 (
    .C(sys_clk),
    .D(Madd_n6120_cy[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_2_2365)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(n6202[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_2_2386)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(n6202[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_3_2385)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(n6202[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_4_2384)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(n6202[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_5_2383)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(n6202[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_6_2382)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(n6202[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_7_2381)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(n6202[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_8_2380)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(n6202[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_9_2379)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(n6202[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_10_2378)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(n6202[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_11_2377)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(n6202[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_12_2376)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(n6202[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_13_2375)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(n6202[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_14_2374)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(n6202[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_15_2373)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(n6202[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_16_2372)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(n6202[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_17_2371)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(n6202[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_18_2370)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(n6202[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_19_2369)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(n6202[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_20_2368)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(n6202[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_21_2367)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(n6202[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_22_2366)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n6202_cy[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_23_2387)
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata_valid_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys2x_rst),
    .Q(rddata_valid[0])
  );
  FD   memadr_2_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_2[0])
  );
  FD   memadr_2_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_2[1])
  );
  FD   memadr_2_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_2[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys (
    .C(sys_clk),
    .D(phase_sys2x_257),
    .R(sys_rst),
    .Q(phase_sys_1006)
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_valid (
    .C(sys_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata_valid_1104)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready1 (
    .C(sys_clk),
    .D(new_master_wdata_ready0),
    .R(sys_rst),
    .Q(new_master_wdata_ready1_1183)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2365),
    .D(xilinxmultiregimpl0_regs1_840),
    .R(sys_rst),
    .Q(opsis_i2c_scl_i_1455)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[0]),
    .R(sys_rst),
    .Q(suart_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_749_o),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_source_payload_data[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_2148)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_2149)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_2150)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_2151)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_2154)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_2152)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_2153)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_2155)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_2156)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_2157)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_2158)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_2161)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_2159)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_2160)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_2162)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_2163)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_2164)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_2165)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_2166)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_13_2196)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_12_2197)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_11_2198)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_10_2199)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_9_2200)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_8_2201)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_11_2213)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_13_2211)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_12_2212)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_8_2216)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_10_2214)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_9_2215)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_13_2226)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_12_2227)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_9_2230)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_11_2228)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_10_2229)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_8_2231)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_11_2243)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_13_2241)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_12_2242)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_10_2244)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_9_2245)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_8_2246)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_2259)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_2260)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_2263)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_2261)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_2262)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_2264)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_2265)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_2266)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_2267)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_2270)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_2268)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_2269)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_2271)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_master_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(opsis_i2c_master_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2419)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2418)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2417)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2416)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2415)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2414)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2413)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2412)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2403)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2402)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2401)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2400)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2399)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2398)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2397)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2396)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2411)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2410)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2409)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2408)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2407)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2406)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2405)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2404)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2443)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2442)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2441)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2440)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2439)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2438)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2437)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2436)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2451)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2450)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2449)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2448)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2447)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2446)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2445)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2444)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2459)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2458)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2457)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2456)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2455)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2454)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2453)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2452)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_3515),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_3515),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_3515),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_3515),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_3515),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_3515),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_3515),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_3515),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2499)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2498)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2497)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2496)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2495)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2494)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2493)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2492)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2483)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2482)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2481)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2480)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2479)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2478)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2477)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2476)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2491)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2490)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2489)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2488)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2487)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2486)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2485)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2484)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2523)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2522)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2521)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2520)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2519)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2518)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2517)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2516)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2531)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2530)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2529)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2528)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2527)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2526)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2525)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2524)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2539)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2538)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2537)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2536)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2535)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2534)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2533)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2532)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_24_2555)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_25_2554)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_26_2553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_27_2552)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_28_2551)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_29_2550)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_30_2549)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_31_2548)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_16_2563)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_17_2562)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_18_2561)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_19_2560)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_20_2559)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_21_2558)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_22_2557)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_23_2556)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_8_2571)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_9_2570)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_10_2569)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_11_2568)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_12_2567)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_13_2566)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_14_2565)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_15_2564)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_8_2603)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_9_2602)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_10_2601)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_11_2600)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_12_2599)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_13_2598)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_14_2597)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_15_2596)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_24_2587)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_25_2586)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_26_2585)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_27_2584)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_28_2583)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_29_2582)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_30_2581)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_31_2580)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_16_2595)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_17_2594)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_18_2593)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_19_2592)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_20_2591)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_21_2590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_22_2589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_23_2588)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_postamble (
    .C(sdram_half_clk),
    .D(half_rate_phy_r_dfi_wrdata_en[5]),
    .Q(half_rate_phy_postamble_234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_r (
    .C(sys_clk),
    .D(opsis_i2c_scl_i_1455),
    .R(sys_rst),
    .Q(opsis_i2c_scl_r_906)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0013_MUX_739_o),
    .R(sys_rst),
    .Q(suart_uart_clk_txen_939)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_valid (
    .C(sys_clk),
    .D(rddata_valid[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata_valid_1039)
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6381[7]),
    .Q(memdat_1[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2387),
    .D(basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_status_storage_full_0 (
    .C(sys_clk),
    .CE(_n11086_inv_3889),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_status_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_status_storage_full_1 (
    .C(sys_clk),
    .CE(_n11086_inv_3889),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<1> ),
    .S(sys_rst),
    .Q(opsis_i2c_status_storage_full[1])
  );
  FD   ddram_cke_610 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_cke),
    .Q(ddram_cke_OBUF_228)
  );
  FD   ddram_reset_n_611 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_reset_n),
    .Q(ddram_reset_n_OBUF_232)
  );
  FD   ddram_odt_612 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_odt),
    .Q(ddram_odt_OBUF_233)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_mask_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata_mask[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata_mask[0])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6382[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n10397_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re_3530),
    .D(basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_256)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_0 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_1 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_2 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_3 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_4 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_5 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_6 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_7 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_8 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_9 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_10 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_11 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_12 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_13 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_14 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_15 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_16 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_17 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_18 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_19 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_20 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_21 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_22 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_23 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_24 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_25 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_26 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_27 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_28 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_29 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_30 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_31 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4 (
    .C(sys_clk),
    .D(new_master_rdata_valid3),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_1185)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_0 (
    .C(sys_clk),
    .CE(_n10419_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<0> ),
    .R(sys_rst),
    .Q(suart_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_1 (
    .C(sys_clk),
    .CE(_n10419_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<1> ),
    .R(sys_rst),
    .Q(suart_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_2 (
    .C(sys_clk),
    .CE(_n10419_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<2> ),
    .R(sys_rst),
    .Q(suart_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_3 (
    .C(sys_clk),
    .CE(_n10419_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<3> ),
    .R(sys_rst),
    .Q(suart_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_4 (
    .C(sys_clk),
    .CE(_n10419_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<4> ),
    .R(sys_rst),
    .Q(suart_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_5 (
    .C(sys_clk),
    .CE(_n10419_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<5> ),
    .R(sys_rst),
    .Q(suart_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_6 (
    .C(sys_clk),
    .CE(_n10419_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<6> ),
    .R(sys_rst),
    .Q(suart_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_7 (
    .C(sys_clk),
    .CE(_n10419_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<7> ),
    .R(sys_rst),
    .Q(suart_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_0 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1401),
    .R(sys_rst),
    .Q(spiflash_dqi[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_1 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1400),
    .R(sys_rst),
    .Q(spiflash_dqi[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_2 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1399),
    .R(sys_rst),
    .Q(spiflash_dqi[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_3 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1398),
    .R(sys_rst),
    .Q(spiflash_dqi[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1652)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1698)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1744)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1790)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1836)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1882)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1928)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1974)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0015_MUX_750_o),
    .R(sys_rst),
    .Q(suart_uart_clk_rxen_971)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_rddata_en (
    .C(sys_clk),
    .D(array_muxed13),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_rddata_en_1158)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_rddata_en (
    .C(sys_clk),
    .D(array_muxed20),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_rddata_en_1176)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_wrdata_en (
    .C(sys_clk),
    .D(array_muxed21),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_1177)
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0 (
    .C(sys_clk),
    .D(N1403),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl1_regs0_1250)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[0]),
    .R(sys_rst),
    .Q(basesoc_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[1]),
    .R(sys_rst),
    .Q(basesoc_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[2]),
    .R(sys_rst),
    .Q(basesoc_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[3]),
    .R(sys_rst),
    .Q(basesoc_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[4]),
    .R(sys_rst),
    .Q(basesoc_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[5]),
    .R(sys_rst),
    .Q(basesoc_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[6]),
    .R(sys_rst),
    .Q(basesoc_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[7]),
    .R(sys_rst),
    .Q(basesoc_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[8]),
    .R(sys_rst),
    .Q(basesoc_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[9]),
    .R(sys_rst),
    .Q(basesoc_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[10]),
    .R(sys_rst),
    .Q(basesoc_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[11]),
    .R(sys_rst),
    .Q(basesoc_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[12]),
    .R(sys_rst),
    .Q(basesoc_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[13]),
    .R(sys_rst),
    .Q(basesoc_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[14]),
    .R(sys_rst),
    .Q(basesoc_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[15]),
    .R(sys_rst),
    .Q(basesoc_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[16]),
    .R(sys_rst),
    .Q(basesoc_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[17]),
    .R(sys_rst),
    .Q(basesoc_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[18]),
    .R(sys_rst),
    .Q(basesoc_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[19]),
    .R(sys_rst),
    .Q(basesoc_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[20]),
    .R(sys_rst),
    .Q(basesoc_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[21]),
    .R(sys_rst),
    .Q(basesoc_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[22]),
    .R(sys_rst),
    .Q(basesoc_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[23]),
    .R(sys_rst),
    .Q(basesoc_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[24]),
    .R(sys_rst),
    .Q(basesoc_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[25]),
    .R(sys_rst),
    .Q(basesoc_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[26]),
    .R(sys_rst),
    .Q(basesoc_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[27]),
    .R(sys_rst),
    .Q(basesoc_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[28]),
    .R(sys_rst),
    .Q(basesoc_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[29]),
    .R(sys_rst),
    .Q(basesoc_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[30]),
    .R(sys_rst),
    .Q(basesoc_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[31]),
    .R(sys_rst),
    .Q(basesoc_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[13])
  );
  FD   ddram_ras_n_1140 (
    .C(sdram_half_clk),
    .D(array_muxed3),
    .Q(ddram_ras_n_OBUF_229)
  );
  FD   ddram_cas_n_1141 (
    .C(sdram_half_clk),
    .D(array_muxed4),
    .Q(ddram_cas_n_OBUF_230)
  );
  FD   ddram_we_n_1142 (
    .C(sdram_half_clk),
    .D(array_muxed5),
    .Q(ddram_we_n_OBUF_231)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0_1250),
    .Q(xilinxmultiregimpl1_regs1_841)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2365),
    .D(xilinxmultiregimpl1_regs1_841),
    .R(sys_rst),
    .Q(opsis_i2c_sda_i_1456)
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata0[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata0[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata0[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata0[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata0[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata0[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata0[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata0[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata0[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata0[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata0[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata0[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata0[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata0[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata0[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata0[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata0[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata0[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata0[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata0[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata0[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata0[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata0[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata0[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata0[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata0[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata0[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata1[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata1[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata1[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata1[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata1[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata1[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata1[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata1[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata1[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata1[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata1[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata1[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata1[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata1[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata1[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata1[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata1[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata1[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata1[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata1[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata1[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata1[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata1[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata1[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata1[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata1[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata1[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_r (
    .C(sys_clk),
    .D(opsis_i2c_sda_i_1456),
    .R(sys_rst),
    .Q(opsis_i2c_sda_r_907)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_749_o),
    .R(sys_rst),
    .Q(suart_source_valid_940)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_791_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_790_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_789_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_788_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_787_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_786_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_785_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_784_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_783_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_782_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_781_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_780_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_779_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_778_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_777_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_776_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_775_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_774_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_773_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_772_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_771_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_770_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_769_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_768_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_0 (
    .C(sys_clk),
    .CE(_n10407_inv),
    .D(opsis_i2c_sda_i_1456),
    .R(sys_rst),
    .Q(opsis_i2c_din[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_1 (
    .C(sys_clk),
    .CE(_n10407_inv),
    .D(opsis_i2c_din[0]),
    .R(sys_rst),
    .Q(opsis_i2c_din[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_2 (
    .C(sys_clk),
    .CE(_n10407_inv),
    .D(opsis_i2c_din[1]),
    .R(sys_rst),
    .Q(opsis_i2c_din[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_3 (
    .C(sys_clk),
    .CE(_n10407_inv),
    .D(opsis_i2c_din[2]),
    .R(sys_rst),
    .Q(opsis_i2c_din[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_4 (
    .C(sys_clk),
    .CE(_n10407_inv),
    .D(opsis_i2c_din[3]),
    .R(sys_rst),
    .Q(opsis_i2c_din[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_5 (
    .C(sys_clk),
    .CE(_n10407_inv),
    .D(opsis_i2c_din[4]),
    .R(sys_rst),
    .Q(opsis_i2c_din[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_6 (
    .C(sys_clk),
    .CE(_n10407_inv),
    .D(opsis_i2c_din[5]),
    .R(sys_rst),
    .Q(opsis_i2c_din[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_7 (
    .C(sys_clk),
    .CE(_n10407_inv),
    .D(opsis_i2c_din[6]),
    .R(sys_rst),
    .Q(opsis_i2c_din[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_0 (
    .C(sys_clk),
    .D(rddata0[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_1 (
    .C(sys_clk),
    .D(rddata0[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_2 (
    .C(sys_clk),
    .D(rddata0[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_3 (
    .C(sys_clk),
    .D(rddata0[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_4 (
    .C(sys_clk),
    .D(rddata0[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_5 (
    .C(sys_clk),
    .D(rddata0[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_6 (
    .C(sys_clk),
    .D(rddata0[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_7 (
    .C(sys_clk),
    .D(rddata0[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_8 (
    .C(sys_clk),
    .D(rddata0[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_9 (
    .C(sys_clk),
    .D(rddata0[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_10 (
    .C(sys_clk),
    .D(rddata0[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_11 (
    .C(sys_clk),
    .D(rddata0[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_12 (
    .C(sys_clk),
    .D(rddata0[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_13 (
    .C(sys_clk),
    .D(rddata0[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_14 (
    .C(sys_clk),
    .D(rddata0[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_15 (
    .C(sys_clk),
    .D(rddata0[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_16 (
    .C(sys_clk),
    .D(rddata0[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_17 (
    .C(sys_clk),
    .D(rddata0[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_18 (
    .C(sys_clk),
    .D(rddata0[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_19 (
    .C(sys_clk),
    .D(rddata0[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_20 (
    .C(sys_clk),
    .D(rddata0[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_21 (
    .C(sys_clk),
    .D(rddata0[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_22 (
    .C(sys_clk),
    .D(rddata0[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_23 (
    .C(sys_clk),
    .D(rddata0[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_24 (
    .C(sys_clk),
    .D(rddata0[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_25 (
    .C(sys_clk),
    .D(rddata0[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_26 (
    .C(sys_clk),
    .D(rddata0[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_27 (
    .C(sys_clk),
    .D(rddata0[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_28 (
    .C(sys_clk),
    .D(rddata0[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_29 (
    .C(sys_clk),
    .D(rddata0[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_30 (
    .C(sys_clk),
    .D(rddata0[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_31 (
    .C(sys_clk),
    .D(rddata0[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_0 (
    .C(sys_clk),
    .D(rddata1[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_1 (
    .C(sys_clk),
    .D(rddata1[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_2 (
    .C(sys_clk),
    .D(rddata1[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_3 (
    .C(sys_clk),
    .D(rddata1[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_4 (
    .C(sys_clk),
    .D(rddata1[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_5 (
    .C(sys_clk),
    .D(rddata1[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_6 (
    .C(sys_clk),
    .D(rddata1[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_7 (
    .C(sys_clk),
    .D(rddata1[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_8 (
    .C(sys_clk),
    .D(rddata1[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_9 (
    .C(sys_clk),
    .D(rddata1[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_10 (
    .C(sys_clk),
    .D(rddata1[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_11 (
    .C(sys_clk),
    .D(rddata1[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_12 (
    .C(sys_clk),
    .D(rddata1[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_13 (
    .C(sys_clk),
    .D(rddata1[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_14 (
    .C(sys_clk),
    .D(rddata1[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_15 (
    .C(sys_clk),
    .D(rddata1[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_16 (
    .C(sys_clk),
    .D(rddata1[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_17 (
    .C(sys_clk),
    .D(rddata1[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_18 (
    .C(sys_clk),
    .D(rddata1[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_19 (
    .C(sys_clk),
    .D(rddata1[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_20 (
    .C(sys_clk),
    .D(rddata1[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_21 (
    .C(sys_clk),
    .D(rddata1[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_22 (
    .C(sys_clk),
    .D(rddata1[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_23 (
    .C(sys_clk),
    .D(rddata1[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_24 (
    .C(sys_clk),
    .D(rddata1[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_25 (
    .C(sys_clk),
    .D(rddata1[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_26 (
    .C(sys_clk),
    .D(rddata1[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_27 (
    .C(sys_clk),
    .D(rddata1[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_28 (
    .C(sys_clk),
    .D(rddata1[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_29 (
    .C(sys_clk),
    .D(rddata1[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_30 (
    .C(sys_clk),
    .D(rddata1[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_31 (
    .C(sys_clk),
    .D(rddata1[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_0 (
    .C(sys_clk),
    .CE(_n10676_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_1 (
    .C(sys_clk),
    .CE(_n10676_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_2 (
    .C(sys_clk),
    .CE(_n10676_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_3 (
    .C(sys_clk),
    .CE(_n10676_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_4 (
    .C(sys_clk),
    .CE(_n10676_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<4> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_5 (
    .C(sys_clk),
    .CE(_n10676_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<5> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_6 (
    .C(sys_clk),
    .CE(_n10676_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<6> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_7 (
    .C(sys_clk),
    .CE(_n10676_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<7> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_pause_drv),
    .R(sys_rst),
    .Q(opsis_i2c_scl_drv_reg_905)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(N1402),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl0_regs0_1249)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_1249),
    .Q(xilinxmultiregimpl0_regs1_840)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed8[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed8[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_2 (
    .C(sys_clk),
    .D(array_muxed8[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed15[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed15[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_2 (
    .C(sys_clk),
    .D(array_muxed15[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_valid_1178)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_read_1180)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_write_1181)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed9[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed9[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed9[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed9[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed9[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed9[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed9[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed9[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed9[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed9[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed9[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed9[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed9[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_13 (
    .C(sys_clk),
    .D(array_muxed9[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed16[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed16[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed16[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed16[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed16[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed16[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed16[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed16[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed16[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed16[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed16[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed16[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed16[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_13 (
    .C(sys_clk),
    .D(array_muxed16[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[0]),
    .Q(half_rate_phy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[1]),
    .Q(half_rate_phy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[2]),
    .Q(half_rate_phy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[3]),
    .Q(half_rate_phy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[4]),
    .Q(half_rate_phy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[5]),
    .Q(half_rate_phy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[6]),
    .Q(half_rate_phy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[7]),
    .Q(half_rate_phy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[8]),
    .Q(half_rate_phy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[9]),
    .Q(half_rate_phy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[10]),
    .Q(half_rate_phy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[11]),
    .Q(half_rate_phy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[12]),
    .Q(half_rate_phy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[13]),
    .Q(half_rate_phy_record0_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[0]),
    .Q(half_rate_phy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[1]),
    .Q(half_rate_phy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[2]),
    .Q(half_rate_phy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[3]),
    .Q(half_rate_phy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[4]),
    .Q(half_rate_phy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[5]),
    .Q(half_rate_phy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[6]),
    .Q(half_rate_phy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[7]),
    .Q(half_rate_phy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[8]),
    .Q(half_rate_phy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[9]),
    .Q(half_rate_phy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[10]),
    .Q(half_rate_phy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[11]),
    .Q(half_rate_phy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[12]),
    .Q(half_rate_phy_record1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[13]),
    .Q(half_rate_phy_record1_address[13])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_227)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_226)
  );
  FD   ddram_ba_2 (
    .C(sdram_half_clk),
    .D(array_muxed1[2]),
    .Q(ddram_ba_2_225)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_224)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_223)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_222)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_221)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_220)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_219)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_218)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_217)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_216)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_215)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_214)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_213)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_212)
  );
  FD   ddram_a_13 (
    .C(sdram_half_clk),
    .D(array_muxed0[13]),
    .Q(ddram_a_13_211)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_7 (
    .C(base50_clk_BUFG_7),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl3_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(NLW_FDPE_7_Q_UNCONNECTED)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_9 (
    .C(encoder_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl4_rst_meta),
    .PRE(sys_rst),
    .Q(NLW_FDPE_9_Q_UNCONNECTED)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<0>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[0])
  );
  MUXCY   \Mcount_front_panel_count_cy<0>  (
    .CI(front_panel_switches_inv),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count_cy[0])
  );
  XORCY   \Mcount_front_panel_count_xor<0>  (
    .CI(front_panel_switches_inv),
    .LI(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<1>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[1])
  );
  MUXCY   \Mcount_front_panel_count_cy<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count_cy[1])
  );
  XORCY   \Mcount_front_panel_count_xor<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .LI(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<2>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[2])
  );
  MUXCY   \Mcount_front_panel_count_cy<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count_cy[2])
  );
  XORCY   \Mcount_front_panel_count_xor<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .LI(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<3>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[3])
  );
  MUXCY   \Mcount_front_panel_count_cy<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count_cy[3])
  );
  XORCY   \Mcount_front_panel_count_xor<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .LI(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<4>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[4])
  );
  MUXCY   \Mcount_front_panel_count_cy<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count_cy[4])
  );
  XORCY   \Mcount_front_panel_count_xor<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .LI(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<5>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[5])
  );
  MUXCY   \Mcount_front_panel_count_cy<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count_cy[5])
  );
  XORCY   \Mcount_front_panel_count_xor<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .LI(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<6>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[6])
  );
  MUXCY   \Mcount_front_panel_count_cy<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count_cy[6])
  );
  XORCY   \Mcount_front_panel_count_xor<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .LI(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<7>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[7])
  );
  MUXCY   \Mcount_front_panel_count_cy<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count_cy[7])
  );
  XORCY   \Mcount_front_panel_count_xor<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .LI(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<8>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[8])
  );
  MUXCY   \Mcount_front_panel_count_cy<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count_cy[8])
  );
  XORCY   \Mcount_front_panel_count_xor<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .LI(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<9>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[9])
  );
  MUXCY   \Mcount_front_panel_count_cy<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count_cy[9])
  );
  XORCY   \Mcount_front_panel_count_xor<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .LI(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<10>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[10])
  );
  MUXCY   \Mcount_front_panel_count_cy<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count_cy[10])
  );
  XORCY   \Mcount_front_panel_count_xor<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .LI(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<11>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[11])
  );
  MUXCY   \Mcount_front_panel_count_cy<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count_cy[11])
  );
  XORCY   \Mcount_front_panel_count_xor<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .LI(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<12>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[12]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[12])
  );
  MUXCY   \Mcount_front_panel_count_cy<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count_cy[12])
  );
  XORCY   \Mcount_front_panel_count_xor<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .LI(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<13>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[13]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[13])
  );
  MUXCY   \Mcount_front_panel_count_cy<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count_cy[13])
  );
  XORCY   \Mcount_front_panel_count_xor<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .LI(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<14>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[14]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[14])
  );
  MUXCY   \Mcount_front_panel_count_cy<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count_cy[14])
  );
  XORCY   \Mcount_front_panel_count_xor<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .LI(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<15>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[15]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[15])
  );
  MUXCY   \Mcount_front_panel_count_cy<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count_cy[15])
  );
  XORCY   \Mcount_front_panel_count_xor<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .LI(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<16>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[16])
  );
  MUXCY   \Mcount_front_panel_count_cy<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count_cy[16])
  );
  XORCY   \Mcount_front_panel_count_xor<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .LI(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<17>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[17]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[17])
  );
  MUXCY   \Mcount_front_panel_count_cy<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count_cy[17])
  );
  XORCY   \Mcount_front_panel_count_xor<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .LI(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<18>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[18])
  );
  MUXCY   \Mcount_front_panel_count_cy<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count_cy[18])
  );
  XORCY   \Mcount_front_panel_count_xor<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .LI(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<19>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[19]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[19])
  );
  MUXCY   \Mcount_front_panel_count_cy<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count_cy[19])
  );
  XORCY   \Mcount_front_panel_count_xor<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .LI(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count19)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<20>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[20]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[20])
  );
  MUXCY   \Mcount_front_panel_count_cy<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count_cy[20])
  );
  XORCY   \Mcount_front_panel_count_xor<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .LI(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count20)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<21>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[21]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[21])
  );
  MUXCY   \Mcount_front_panel_count_cy<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count_cy[21])
  );
  XORCY   \Mcount_front_panel_count_xor<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .LI(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count21)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<22>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[22]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[22])
  );
  MUXCY   \Mcount_front_panel_count_cy<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count_cy[22])
  );
  XORCY   \Mcount_front_panel_count_xor<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .LI(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count22)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<23>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[23]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[23])
  );
  MUXCY   \Mcount_front_panel_count_cy<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count_cy[23])
  );
  XORCY   \Mcount_front_panel_count_xor<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .LI(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<24>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[24]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[24])
  );
  MUXCY   \Mcount_front_panel_count_cy<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count_cy[24])
  );
  XORCY   \Mcount_front_panel_count_xor<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .LI(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count24)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<25>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[25]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[25])
  );
  XORCY   \Mcount_front_panel_count_xor<25>  (
    .CI(Mcount_front_panel_count_cy[24]),
    .LI(Mcount_front_panel_count_lut[25]),
    .O(Mcount_front_panel_count25)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nwrites[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2387),
    .I1(basesoc_sdram_bandwidth_nreads[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[0])
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv_4405),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv_4405),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[1])
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[2])
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[6]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[9]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[9])
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[10])
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[11])
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[12])
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[13])
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[14]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[14])
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_count_lut[15])
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[16]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[16])
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[17]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[17])
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[18]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[18])
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_wait_inv_4405),
    .I1(basesoc_count[19]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_count_lut[19])
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n6381[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n6381[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n6381[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n6381[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n6381[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n6381[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n6381[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n6381[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[0]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n6382[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[1]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n6382[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[2]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n6382[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[3]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n6382[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[4]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n6382[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[5]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n6382[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[6]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n6382[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[7]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n6382[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6043),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_81 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_81_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_82 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_82_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_83 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_83_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_84 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_84_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_85 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_85_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_86 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_86_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_87 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_87_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_88 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_88_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_89 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_89_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_810 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_810_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_811 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_811_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_812 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_812_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_813 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_813_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_816 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_816_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_814 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_814_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_815 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_815_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_817 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_817_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_818 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_818_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_819 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_819_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_820 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_820_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_821 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_821_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_822 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_822_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_61 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_61_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_62 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_62_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_63 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_63_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_64 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_64_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_65 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_65_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_66 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_66_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_67 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_67_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_68 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_68_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_69 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_69_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_610 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_610_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_611 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_611_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_612 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_612_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_613 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_613_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_614 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_614_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_615 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_615_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_616 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_616_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_617 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_617_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_618 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_618_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_619 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_619_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_620 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_620_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_621 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_621_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_622 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_622_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_71 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_71_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_72 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_72_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_73 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_73_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_74 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_74_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_75 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_75_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_76 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_76_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_77 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_77_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_78 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_78_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_79 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_79_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_710 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_710_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_711 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_711_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_712 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_712_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_713 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_713_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_714 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_714_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_715 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_715_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_716 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_716_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_717 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_717_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_718 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_718_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_719 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_719_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_720 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_720_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_721 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_721_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_722 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_722_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_91 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_91_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_92 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_92_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_93 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_93_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_96 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_96_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_94 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_94_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_95 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_95_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_97 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_97_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_98 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_98_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_99 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_99_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_910 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_910_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_911 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_911_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_912 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_912_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_913 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_913_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_914 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_914_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_915 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_915_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_916 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_916_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_917 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_917_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_918 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_918_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_919 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_919_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_920 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_920_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_921 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_921_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_922 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_922_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd4-In1 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd4_1270)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd1-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd1_1267)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd3-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd3_1269)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd2-In5 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd2_1268)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_3907 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_1312)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_1314)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_1313)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_2985)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3912)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_2986)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_1 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count1),
    .R(sys_rst),
    .Q(front_panel_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_1316)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_0 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count),
    .R(sys_rst),
    .Q(front_panel_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_2 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count2),
    .R(sys_rst),
    .Q(front_panel_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_3 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count3),
    .R(sys_rst),
    .Q(front_panel_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_6 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count6),
    .R(sys_rst),
    .Q(front_panel_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_4 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count4),
    .R(sys_rst),
    .Q(front_panel_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_5 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count5),
    .R(sys_rst),
    .Q(front_panel_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_9 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count9),
    .R(sys_rst),
    .Q(front_panel_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_7 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count7),
    .S(sys_rst),
    .Q(front_panel_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_8 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count8),
    .R(sys_rst),
    .Q(front_panel_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_12 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count12),
    .S(sys_rst),
    .Q(front_panel_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_10 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count10),
    .R(sys_rst),
    .Q(front_panel_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_11 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count11),
    .R(sys_rst),
    .Q(front_panel_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_13 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count13),
    .S(sys_rst),
    .Q(front_panel_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_14 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count14),
    .S(sys_rst),
    .Q(front_panel_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_17 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count17),
    .S(sys_rst),
    .Q(front_panel_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_15 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count15),
    .S(sys_rst),
    .Q(front_panel_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_16 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count16),
    .R(sys_rst),
    .Q(front_panel_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_20 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count20),
    .S(sys_rst),
    .Q(front_panel_count[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_18 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count18),
    .R(sys_rst),
    .Q(front_panel_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_19 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count19),
    .S(sys_rst),
    .Q(front_panel_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_23 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count23),
    .S(sys_rst),
    .Q(front_panel_count[23])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_21 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count21),
    .S(sys_rst),
    .Q(front_panel_count[21])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_22 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count22),
    .S(sys_rst),
    .Q(front_panel_count[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_24 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count24),
    .R(sys_rst),
    .Q(front_panel_count[24])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_25 (
    .C(sys_clk),
    .CE(_n11078_inv),
    .D(Mcount_front_panel_count25),
    .S(sys_rst),
    .Q(front_panel_count[25])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n2016_inv_3992),
    .D(Result_11[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(half_rate_phy_phase_half_182)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n10391_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n10391_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<6>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n10385_inv),
    .D(Result_11[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10422_inv),
    .D(Mcount_suart_tx_bitcount),
    .R(sys_rst),
    .Q(suart_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10422_inv),
    .D(Mcount_suart_tx_bitcount1),
    .R(sys_rst),
    .Q(suart_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10422_inv),
    .D(Mcount_suart_tx_bitcount2),
    .R(sys_rst),
    .Q(suart_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10422_inv),
    .D(Mcount_suart_tx_bitcount3),
    .R(sys_rst),
    .Q(suart_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10427_inv),
    .D(Mcount_suart_rx_bitcount),
    .R(sys_rst),
    .Q(suart_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10427_inv),
    .D(Mcount_suart_rx_bitcount1),
    .R(sys_rst),
    .Q(suart_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10427_inv),
    .D(Mcount_suart_rx_bitcount2),
    .R(sys_rst),
    .Q(suart_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10427_inv),
    .D(Mcount_suart_rx_bitcount3),
    .R(sys_rst),
    .Q(suart_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10455_inv),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10455_inv),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10455_inv),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10455_inv),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10455_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10462_inv),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10462_inv),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10462_inv),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10462_inv),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10462_inv),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10506_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10506_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10499_inv),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10499_inv),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10499_inv),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10499_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10504_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10504_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10504_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10517_inv),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10517_inv),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10517_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10517_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_6043),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_6043),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_6043),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10540_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10540_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10540_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10522_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10522_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10522_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10524_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10524_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10535_inv),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10535_inv),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10535_inv),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10535_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10542_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10542_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10553_inv),
    .D(\Result<0>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10553_inv),
    .D(\Result<1>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10553_inv),
    .D(\Result<2>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10553_inv),
    .D(\Result<3>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10560_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10560_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10558_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10558_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10558_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10571_inv),
    .D(\Result<0>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10571_inv),
    .D(\Result<1>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10571_inv),
    .D(\Result<2>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10571_inv),
    .D(\Result<3>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<0>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<1>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<2>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10578_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10578_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10576_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<0>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<1>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<2>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10596_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10596_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10589_inv),
    .D(\Result<0>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10589_inv),
    .D(\Result<1>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10589_inv),
    .D(\Result<2>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10589_inv),
    .D(\Result<3>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10607_inv),
    .D(\Result<0>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10607_inv),
    .D(\Result<1>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10607_inv),
    .D(\Result<2>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10607_inv),
    .D(\Result<3>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10594_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10594_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10594_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<0>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<1>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<2>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10614_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10614_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10612_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10612_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10612_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<0>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<1>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<2>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10630_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10630_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10630_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n10648_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10625_inv),
    .D(\Result<0>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10625_inv),
    .D(\Result<1>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10625_inv),
    .D(\Result<2>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10625_inv),
    .D(\Result<3>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10632_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0 (
    .C(sys_clk),
    .CE(_n10634_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1 (
    .C(sys_clk),
    .CE(_n10634_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_2 (
    .C(sys_clk),
    .CE(_n10634_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n10642_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_1272)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_1273)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_5056)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_5061)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_5057)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_1315)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_5066)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_5062)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_1278)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_5071)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_5067)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_1274)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd3_5076)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_5072)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_1276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_5081)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd2_5077)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd1_1284)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd3_5086)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_5082)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_1280)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd2_5087)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd1_1282)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd1_1286)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd3_5091)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd2_5092)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd1_1288)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd3_5096)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd2_5097)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd6_1307)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_req_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd8_1301)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd7_1308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd3_1304)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd5_1306)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd4_1305)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_1303)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_1302)
  );
  FD   inst_LPM_FF_3 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [11]),
    .Q(inst_LPM_FF_3_5048)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [12]),
    .Q(inst_LPM_FF_2_5049)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [13]),
    .Q(inst_LPM_FF_1_5050)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [14]),
    .Q(inst_LPM_FF_0_5051)
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_8703 ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_5144 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_8703 ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<0> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_5144 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_5146 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_5144 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<1> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_5146 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_5148 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<1>_5146 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<2> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_5148 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_5150 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<2>_5148 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<3> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_5150 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_5152 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<3>_5150 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<4> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_5152 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_5154 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<4>_5152 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<5> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_5154 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_5156 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<5>_5154 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<6> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_5156 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_5158 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<6>_5156 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<7> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_5158 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_5160 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<7>_5158 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<8> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_5160 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_5162 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<8>_5160 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<9> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_5162 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_5164 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<9>_5162 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<10> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_5164 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_5166 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<10>_5164 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<11> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_5166 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_5168 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<11>_5166 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<12> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_5168 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_5170 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<12>_5168 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<13> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_5170 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_5172 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<13>_5170 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<14> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_5172 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_5174 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<14>_5172 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<15> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_5174 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_5176 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<15>_5174 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<16> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_5176 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_5178 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<16>_5176 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<17> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_5178 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_5180 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<17>_5178 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<18> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_5180 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_5182 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<18>_5180 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<19> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_5182 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_5184 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<19>_5182 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<20> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_5184 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_5186 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<20>_5184 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<21> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_5186 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_5188 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<21>_5186 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<22> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_5188 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_5190 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<22>_5188 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<23> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_5190 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_5192 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<23>_5190 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<24> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_5192 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_5194 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<24>_5192 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<25> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_5194 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_5196 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<25>_5194 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<26> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_5196 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_5198 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<26>_5196 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<27> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_5198 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_5200 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<27>_5198 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<28> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_5200 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_5202 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<28>_5200 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<29> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_5202 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>_5204 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<29>_5202 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<30> )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_xor<31>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<30>_5204 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1645_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[2]),
    .I1(basesoc_sdram_bankmachine0_row[1]),
    .I2(basesoc_sdram_bankmachine0_row[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[5]),
    .I1(basesoc_sdram_bankmachine0_row[4]),
    .I2(basesoc_sdram_bankmachine0_row[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[8]),
    .I1(basesoc_sdram_bankmachine0_row[7]),
    .I2(basesoc_sdram_bankmachine0_row[6]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[11]),
    .I1(basesoc_sdram_bankmachine0_row[10]),
    .I2(basesoc_sdram_bankmachine0_row[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[13]),
    .I1(basesoc_sdram_bankmachine0_row[12]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[11]),
    .I1(basesoc_sdram_bankmachine1_row[10]),
    .I2(basesoc_sdram_bankmachine1_row[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[13]),
    .I1(basesoc_sdram_bankmachine1_row[12]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[2]),
    .I1(basesoc_sdram_bankmachine2_row[1]),
    .I2(basesoc_sdram_bankmachine2_row[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[5]),
    .I1(basesoc_sdram_bankmachine2_row[4]),
    .I2(basesoc_sdram_bankmachine2_row[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[8]),
    .I1(basesoc_sdram_bankmachine2_row[7]),
    .I2(basesoc_sdram_bankmachine2_row[6]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[11]),
    .I1(basesoc_sdram_bankmachine2_row[10]),
    .I2(basesoc_sdram_bankmachine2_row[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[13]),
    .I1(basesoc_sdram_bankmachine2_row[12]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[2]),
    .I1(basesoc_sdram_bankmachine3_row[1]),
    .I2(basesoc_sdram_bankmachine3_row[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[5]),
    .I1(basesoc_sdram_bankmachine3_row[4]),
    .I2(basesoc_sdram_bankmachine3_row[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[8]),
    .I1(basesoc_sdram_bankmachine3_row[7]),
    .I2(basesoc_sdram_bankmachine3_row[6]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[11]),
    .I1(basesoc_sdram_bankmachine3_row[10]),
    .I2(basesoc_sdram_bankmachine3_row[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[13]),
    .I1(basesoc_sdram_bankmachine3_row[12]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_row[2]),
    .I1(basesoc_sdram_bankmachine4_row[1]),
    .I2(basesoc_sdram_bankmachine4_row[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_row[5]),
    .I1(basesoc_sdram_bankmachine4_row[4]),
    .I2(basesoc_sdram_bankmachine4_row[3]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_row[8]),
    .I1(basesoc_sdram_bankmachine4_row[7]),
    .I2(basesoc_sdram_bankmachine4_row[6]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_row[11]),
    .I1(basesoc_sdram_bankmachine4_row[10]),
    .I2(basesoc_sdram_bankmachine4_row[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_row[13]),
    .I1(basesoc_sdram_bankmachine4_row[12]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine4_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_row[2]),
    .I1(basesoc_sdram_bankmachine5_row[1]),
    .I2(basesoc_sdram_bankmachine5_row[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_row[5]),
    .I1(basesoc_sdram_bankmachine5_row[4]),
    .I2(basesoc_sdram_bankmachine5_row[3]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_row[8]),
    .I1(basesoc_sdram_bankmachine5_row[7]),
    .I2(basesoc_sdram_bankmachine5_row[6]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_row[11]),
    .I1(basesoc_sdram_bankmachine5_row[10]),
    .I2(basesoc_sdram_bankmachine5_row[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_row[13]),
    .I1(basesoc_sdram_bankmachine5_row[12]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine5_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_row[2]),
    .I1(basesoc_sdram_bankmachine6_row[1]),
    .I2(basesoc_sdram_bankmachine6_row[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_row[5]),
    .I1(basesoc_sdram_bankmachine6_row[4]),
    .I2(basesoc_sdram_bankmachine6_row[3]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_row[8]),
    .I1(basesoc_sdram_bankmachine6_row[7]),
    .I2(basesoc_sdram_bankmachine6_row[6]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_row[11]),
    .I1(basesoc_sdram_bankmachine6_row[10]),
    .I2(basesoc_sdram_bankmachine6_row[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_row[13]),
    .I1(basesoc_sdram_bankmachine6_row[12]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine6_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_row[2]),
    .I1(basesoc_sdram_bankmachine7_row[1]),
    .I2(basesoc_sdram_bankmachine7_row[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_row[5]),
    .I1(basesoc_sdram_bankmachine7_row[4]),
    .I2(basesoc_sdram_bankmachine7_row[3]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_row[8]),
    .I1(basesoc_sdram_bankmachine7_row[7]),
    .I2(basesoc_sdram_bankmachine7_row[6]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_row[11]),
    .I1(basesoc_sdram_bankmachine7_row[10]),
    .I2(basesoc_sdram_bankmachine7_row[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_row[13]),
    .I1(basesoc_sdram_bankmachine7_row[12]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine7_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>_5306 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<0>_5306 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>_5307 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>_5308 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<0>_5307 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<1>_5308 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>_5309 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>_5310 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<1>_5309 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<2>_5310 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>_5311 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>_5312 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<2>_5311 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<3>_5312 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>_5313 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>_5314 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_cy<3>_5313 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o_lut<4>_5314 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>_5315 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<0>_5315 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>_5316 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>_5317 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<0>_5316 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<1>_5317 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>_5318 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>_5319 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<1>_5318 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<2>_5319 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>_5320 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>_5321 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<2>_5320 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<3>_5321 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>_5322 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>_5323 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_cy<3>_5322 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o_lut<4>_5323 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>_5324 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<0>_5324 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>_5325 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>_5326 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<0>_5325 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<1>_5326 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>_5327 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>_5328 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<1>_5327 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<2>_5328 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>_5329 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>_5330 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<2>_5329 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<3>_5330 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>_5331 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>_5332 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_cy<3>_5331 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o_lut<4>_5332 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>_5333 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<0>_5333 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>_5334 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>_5335 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<0>_5334 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<1>_5335 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>_5336 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>_5337 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<1>_5336 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<2>_5337 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>_5338 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>_5339 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<2>_5338 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<3>_5339 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>_5340 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>_5341 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_cy<3>_5340 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o_lut<4>_5341 )
,
    .O
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>_5342 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<0>_5342 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>_5343 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>_5344 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<0>_5343 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<1>_5344 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>_5345 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>_5346 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<1>_5345 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<2>_5346 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>_5347 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>_5348 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<2>_5347 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<3>_5348 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>_5349 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>_5350 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_cy<3>_5349 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o_lut<4>_5350 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>_5351 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<0>_5351 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>_5352 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>_5353 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<0>_5352 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<1>_5353 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>_5354 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>_5355 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<1>_5354 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<2>_5355 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>_5356 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>_5357 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<2>_5356 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<3>_5357 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>_5358 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>_5359 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_cy<3>_5358 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o_lut<4>_5359 )
,
    .O
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>_5360 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<0>_5360 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>_5361 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>_5362 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<0>_5361 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<1>_5362 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>_5363 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>_5364 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<1>_5363 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<2>_5364 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>_5365 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>_5366 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<2>_5365 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<3>_5366 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>_5367 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>_5368 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_cy<3>_5367 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o_lut<4>_5368 )
,
    .O
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>_5369 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<0>_5369 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>_5370 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>_5371 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<0>_5370 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<1>_5371 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>_5372 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>_5373 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<1>_5372 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<2>_5373 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>_5374 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>_5375 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<2>_5374 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<3>_5375 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>_5376 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>_5377 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_cy<3>_5376 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o_lut<4>_5377 )
,
    .O
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o )

  );
  MUXCY   \Madd_n6126_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[2] ),
    .O(Madd_n6126_cy[2])
  );
  XORCY   \Madd_n6126_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6126_lut[2] ),
    .O(n6126[2])
  );
  MUXCY   \Madd_n6126_cy<3>  (
    .CI(Madd_n6126_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<3>_rt_8704 ),
    .O(Madd_n6126_cy[3])
  );
  XORCY   \Madd_n6126_xor<3>  (
    .CI(Madd_n6126_cy[2]),
    .LI(\Madd_n6126_cy<3>_rt_8704 ),
    .O(n6126[3])
  );
  MUXCY   \Madd_n6126_cy<4>  (
    .CI(Madd_n6126_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[4] ),
    .O(Madd_n6126_cy[4])
  );
  XORCY   \Madd_n6126_xor<4>  (
    .CI(Madd_n6126_cy[3]),
    .LI(\Madd_n6126_lut[4] ),
    .O(n6126[4])
  );
  MUXCY   \Madd_n6126_cy<5>  (
    .CI(Madd_n6126_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[5] ),
    .O(Madd_n6126_cy[5])
  );
  XORCY   \Madd_n6126_xor<5>  (
    .CI(Madd_n6126_cy[4]),
    .LI(\Madd_n6126_lut[5] ),
    .O(n6126[5])
  );
  MUXCY   \Madd_n6126_cy<6>  (
    .CI(Madd_n6126_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<6>_rt_8705 ),
    .O(Madd_n6126_cy[6])
  );
  XORCY   \Madd_n6126_xor<6>  (
    .CI(Madd_n6126_cy[5]),
    .LI(\Madd_n6126_cy<6>_rt_8705 ),
    .O(n6126[6])
  );
  MUXCY   \Madd_n6126_cy<7>  (
    .CI(Madd_n6126_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[7] ),
    .O(Madd_n6126_cy[7])
  );
  XORCY   \Madd_n6126_xor<7>  (
    .CI(Madd_n6126_cy[6]),
    .LI(\Madd_n6126_lut[7] ),
    .O(n6126[7])
  );
  MUXCY   \Madd_n6126_cy<8>  (
    .CI(Madd_n6126_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<8>_rt_8706 ),
    .O(Madd_n6126_cy[8])
  );
  XORCY   \Madd_n6126_xor<8>  (
    .CI(Madd_n6126_cy[7]),
    .LI(\Madd_n6126_cy<8>_rt_8706 ),
    .O(n6126[8])
  );
  MUXCY   \Madd_n6126_cy<9>  (
    .CI(Madd_n6126_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[9] ),
    .O(Madd_n6126_cy[9])
  );
  XORCY   \Madd_n6126_xor<9>  (
    .CI(Madd_n6126_cy[8]),
    .LI(\Madd_n6126_lut[9] ),
    .O(n6126[9])
  );
  MUXCY   \Madd_n6126_cy<10>  (
    .CI(Madd_n6126_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[10] ),
    .O(Madd_n6126_cy[10])
  );
  XORCY   \Madd_n6126_xor<10>  (
    .CI(Madd_n6126_cy[9]),
    .LI(\Madd_n6126_lut[10] ),
    .O(n6126[10])
  );
  MUXCY   \Madd_n6126_cy<11>  (
    .CI(Madd_n6126_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[11] ),
    .O(Madd_n6126_cy[11])
  );
  XORCY   \Madd_n6126_xor<11>  (
    .CI(Madd_n6126_cy[10]),
    .LI(\Madd_n6126_lut[11] ),
    .O(n6126[11])
  );
  MUXCY   \Madd_n6126_cy<12>  (
    .CI(Madd_n6126_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[12] ),
    .O(Madd_n6126_cy[12])
  );
  XORCY   \Madd_n6126_xor<12>  (
    .CI(Madd_n6126_cy[11]),
    .LI(\Madd_n6126_lut[12] ),
    .O(n6126[12])
  );
  MUXCY   \Madd_n6126_cy<13>  (
    .CI(Madd_n6126_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[13] ),
    .O(Madd_n6126_cy[13])
  );
  XORCY   \Madd_n6126_xor<13>  (
    .CI(Madd_n6126_cy[12]),
    .LI(\Madd_n6126_lut[13] ),
    .O(n6126[13])
  );
  MUXCY   \Madd_n6126_cy<14>  (
    .CI(Madd_n6126_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[14] ),
    .O(Madd_n6126_cy[14])
  );
  XORCY   \Madd_n6126_xor<14>  (
    .CI(Madd_n6126_cy[13]),
    .LI(\Madd_n6126_lut[14] ),
    .O(n6126[14])
  );
  MUXCY   \Madd_n6126_cy<15>  (
    .CI(Madd_n6126_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[15] ),
    .O(Madd_n6126_cy[15])
  );
  XORCY   \Madd_n6126_xor<15>  (
    .CI(Madd_n6126_cy[14]),
    .LI(\Madd_n6126_lut[15] ),
    .O(n6126[15])
  );
  MUXCY   \Madd_n6126_cy<16>  (
    .CI(Madd_n6126_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<16>_rt_8707 ),
    .O(Madd_n6126_cy[16])
  );
  XORCY   \Madd_n6126_xor<16>  (
    .CI(Madd_n6126_cy[15]),
    .LI(\Madd_n6126_cy<16>_rt_8707 ),
    .O(n6126[16])
  );
  MUXCY   \Madd_n6126_cy<17>  (
    .CI(Madd_n6126_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[17] ),
    .O(Madd_n6126_cy[17])
  );
  XORCY   \Madd_n6126_xor<17>  (
    .CI(Madd_n6126_cy[16]),
    .LI(\Madd_n6126_lut[17] ),
    .O(n6126[17])
  );
  MUXCY   \Madd_n6126_cy<18>  (
    .CI(Madd_n6126_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[18] ),
    .O(Madd_n6126_cy[18])
  );
  XORCY   \Madd_n6126_xor<18>  (
    .CI(Madd_n6126_cy[17]),
    .LI(\Madd_n6126_lut[18] ),
    .O(n6126[18])
  );
  MUXCY   \Madd_n6126_cy<19>  (
    .CI(Madd_n6126_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<19>_rt_8708 ),
    .O(Madd_n6126_cy[19])
  );
  XORCY   \Madd_n6126_xor<19>  (
    .CI(Madd_n6126_cy[18]),
    .LI(\Madd_n6126_cy<19>_rt_8708 ),
    .O(n6126[19])
  );
  MUXCY   \Madd_n6126_cy<20>  (
    .CI(Madd_n6126_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[20] ),
    .O(Madd_n6126_cy[20])
  );
  XORCY   \Madd_n6126_xor<20>  (
    .CI(Madd_n6126_cy[19]),
    .LI(\Madd_n6126_lut[20] ),
    .O(n6126[20])
  );
  MUXCY   \Madd_n6126_cy<21>  (
    .CI(Madd_n6126_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<21>_rt_8709 ),
    .O(Madd_n6126_cy[21])
  );
  XORCY   \Madd_n6126_xor<21>  (
    .CI(Madd_n6126_cy[20]),
    .LI(\Madd_n6126_cy<21>_rt_8709 ),
    .O(n6126[21])
  );
  MUXCY   \Madd_n6126_cy<22>  (
    .CI(Madd_n6126_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<22>_rt_8710 ),
    .O(Madd_n6126_cy[22])
  );
  XORCY   \Madd_n6126_xor<22>  (
    .CI(Madd_n6126_cy[21]),
    .LI(\Madd_n6126_cy<22>_rt_8710 ),
    .O(n6126[22])
  );
  MUXCY   \Madd_n6126_cy<23>  (
    .CI(Madd_n6126_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6126_lut[23] ),
    .O(Madd_n6126_cy[23])
  );
  XORCY   \Madd_n6126_xor<23>  (
    .CI(Madd_n6126_cy[22]),
    .LI(\Madd_n6126_lut[23] ),
    .O(n6126[23])
  );
  MUXCY   \Madd_n6126_cy<24>  (
    .CI(Madd_n6126_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<24>_rt_8711 ),
    .O(Madd_n6126_cy[24])
  );
  XORCY   \Madd_n6126_xor<24>  (
    .CI(Madd_n6126_cy[23]),
    .LI(\Madd_n6126_cy<24>_rt_8711 ),
    .O(n6126[24])
  );
  MUXCY   \Madd_n6126_cy<25>  (
    .CI(Madd_n6126_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<25>_rt_8712 ),
    .O(Madd_n6126_cy[25])
  );
  XORCY   \Madd_n6126_xor<25>  (
    .CI(Madd_n6126_cy[24]),
    .LI(\Madd_n6126_cy<25>_rt_8712 ),
    .O(n6126[25])
  );
  MUXCY   \Madd_n6126_cy<26>  (
    .CI(Madd_n6126_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<26>_rt_8713 ),
    .O(Madd_n6126_cy[26])
  );
  XORCY   \Madd_n6126_xor<26>  (
    .CI(Madd_n6126_cy[25]),
    .LI(\Madd_n6126_cy<26>_rt_8713 ),
    .O(n6126[26])
  );
  MUXCY   \Madd_n6126_cy<27>  (
    .CI(Madd_n6126_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<27>_rt_8714 ),
    .O(Madd_n6126_cy[27])
  );
  XORCY   \Madd_n6126_xor<27>  (
    .CI(Madd_n6126_cy[26]),
    .LI(\Madd_n6126_cy<27>_rt_8714 ),
    .O(n6126[27])
  );
  MUXCY   \Madd_n6126_cy<28>  (
    .CI(Madd_n6126_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<28>_rt_8715 ),
    .O(Madd_n6126_cy[28])
  );
  XORCY   \Madd_n6126_xor<28>  (
    .CI(Madd_n6126_cy[27]),
    .LI(\Madd_n6126_cy<28>_rt_8715 ),
    .O(n6126[28])
  );
  MUXCY   \Madd_n6126_cy<29>  (
    .CI(Madd_n6126_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<29>_rt_8716 ),
    .O(Madd_n6126_cy[29])
  );
  XORCY   \Madd_n6126_xor<29>  (
    .CI(Madd_n6126_cy[28]),
    .LI(\Madd_n6126_cy<29>_rt_8716 ),
    .O(n6126[29])
  );
  MUXCY   \Madd_n6126_cy<30>  (
    .CI(Madd_n6126_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<30>_rt_8717 ),
    .O(Madd_n6126_cy[30])
  );
  XORCY   \Madd_n6126_xor<30>  (
    .CI(Madd_n6126_cy[29]),
    .LI(\Madd_n6126_cy<30>_rt_8717 ),
    .O(n6126[30])
  );
  MUXCY   \Madd_n6126_cy<31>  (
    .CI(Madd_n6126_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6126_cy<31>_rt_8718 ),
    .O(Madd_n6126_cy[31])
  );
  XORCY   \Madd_n6126_xor<31>  (
    .CI(Madd_n6126_cy[30]),
    .LI(\Madd_n6126_cy<31>_rt_8718 ),
    .O(n6126[31])
  );
  MUXCY   \Madd_n6130_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[2] ),
    .O(Madd_n6130_cy[2])
  );
  XORCY   \Madd_n6130_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6130_lut[2] ),
    .O(n6130[2])
  );
  MUXCY   \Madd_n6130_cy<3>  (
    .CI(Madd_n6130_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<3>_rt_8719 ),
    .O(Madd_n6130_cy[3])
  );
  XORCY   \Madd_n6130_xor<3>  (
    .CI(Madd_n6130_cy[2]),
    .LI(\Madd_n6130_cy<3>_rt_8719 ),
    .O(n6130[3])
  );
  MUXCY   \Madd_n6130_cy<4>  (
    .CI(Madd_n6130_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[4] ),
    .O(Madd_n6130_cy[4])
  );
  XORCY   \Madd_n6130_xor<4>  (
    .CI(Madd_n6130_cy[3]),
    .LI(\Madd_n6130_lut[4] ),
    .O(n6130[4])
  );
  MUXCY   \Madd_n6130_cy<5>  (
    .CI(Madd_n6130_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[5] ),
    .O(Madd_n6130_cy[5])
  );
  XORCY   \Madd_n6130_xor<5>  (
    .CI(Madd_n6130_cy[4]),
    .LI(\Madd_n6130_lut[5] ),
    .O(n6130[5])
  );
  MUXCY   \Madd_n6130_cy<6>  (
    .CI(Madd_n6130_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<6>_rt_8720 ),
    .O(Madd_n6130_cy[6])
  );
  XORCY   \Madd_n6130_xor<6>  (
    .CI(Madd_n6130_cy[5]),
    .LI(\Madd_n6130_cy<6>_rt_8720 ),
    .O(n6130[6])
  );
  MUXCY   \Madd_n6130_cy<7>  (
    .CI(Madd_n6130_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[7] ),
    .O(Madd_n6130_cy[7])
  );
  XORCY   \Madd_n6130_xor<7>  (
    .CI(Madd_n6130_cy[6]),
    .LI(\Madd_n6130_lut[7] ),
    .O(n6130[7])
  );
  MUXCY   \Madd_n6130_cy<8>  (
    .CI(Madd_n6130_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<8>_rt_8721 ),
    .O(Madd_n6130_cy[8])
  );
  XORCY   \Madd_n6130_xor<8>  (
    .CI(Madd_n6130_cy[7]),
    .LI(\Madd_n6130_cy<8>_rt_8721 ),
    .O(n6130[8])
  );
  MUXCY   \Madd_n6130_cy<9>  (
    .CI(Madd_n6130_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[9] ),
    .O(Madd_n6130_cy[9])
  );
  XORCY   \Madd_n6130_xor<9>  (
    .CI(Madd_n6130_cy[8]),
    .LI(\Madd_n6130_lut[9] ),
    .O(n6130[9])
  );
  MUXCY   \Madd_n6130_cy<10>  (
    .CI(Madd_n6130_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[10] ),
    .O(Madd_n6130_cy[10])
  );
  XORCY   \Madd_n6130_xor<10>  (
    .CI(Madd_n6130_cy[9]),
    .LI(\Madd_n6130_lut[10] ),
    .O(n6130[10])
  );
  MUXCY   \Madd_n6130_cy<11>  (
    .CI(Madd_n6130_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[11] ),
    .O(Madd_n6130_cy[11])
  );
  XORCY   \Madd_n6130_xor<11>  (
    .CI(Madd_n6130_cy[10]),
    .LI(\Madd_n6130_lut[11] ),
    .O(n6130[11])
  );
  MUXCY   \Madd_n6130_cy<12>  (
    .CI(Madd_n6130_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[12] ),
    .O(Madd_n6130_cy[12])
  );
  XORCY   \Madd_n6130_xor<12>  (
    .CI(Madd_n6130_cy[11]),
    .LI(\Madd_n6130_lut[12] ),
    .O(n6130[12])
  );
  MUXCY   \Madd_n6130_cy<13>  (
    .CI(Madd_n6130_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[13] ),
    .O(Madd_n6130_cy[13])
  );
  XORCY   \Madd_n6130_xor<13>  (
    .CI(Madd_n6130_cy[12]),
    .LI(\Madd_n6130_lut[13] ),
    .O(n6130[13])
  );
  MUXCY   \Madd_n6130_cy<14>  (
    .CI(Madd_n6130_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[14] ),
    .O(Madd_n6130_cy[14])
  );
  XORCY   \Madd_n6130_xor<14>  (
    .CI(Madd_n6130_cy[13]),
    .LI(\Madd_n6130_lut[14] ),
    .O(n6130[14])
  );
  MUXCY   \Madd_n6130_cy<15>  (
    .CI(Madd_n6130_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[15] ),
    .O(Madd_n6130_cy[15])
  );
  XORCY   \Madd_n6130_xor<15>  (
    .CI(Madd_n6130_cy[14]),
    .LI(\Madd_n6130_lut[15] ),
    .O(n6130[15])
  );
  MUXCY   \Madd_n6130_cy<16>  (
    .CI(Madd_n6130_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<16>_rt_8722 ),
    .O(Madd_n6130_cy[16])
  );
  XORCY   \Madd_n6130_xor<16>  (
    .CI(Madd_n6130_cy[15]),
    .LI(\Madd_n6130_cy<16>_rt_8722 ),
    .O(n6130[16])
  );
  MUXCY   \Madd_n6130_cy<17>  (
    .CI(Madd_n6130_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[17] ),
    .O(Madd_n6130_cy[17])
  );
  XORCY   \Madd_n6130_xor<17>  (
    .CI(Madd_n6130_cy[16]),
    .LI(\Madd_n6130_lut[17] ),
    .O(n6130[17])
  );
  MUXCY   \Madd_n6130_cy<18>  (
    .CI(Madd_n6130_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[18] ),
    .O(Madd_n6130_cy[18])
  );
  XORCY   \Madd_n6130_xor<18>  (
    .CI(Madd_n6130_cy[17]),
    .LI(\Madd_n6130_lut[18] ),
    .O(n6130[18])
  );
  MUXCY   \Madd_n6130_cy<19>  (
    .CI(Madd_n6130_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<19>_rt_8723 ),
    .O(Madd_n6130_cy[19])
  );
  XORCY   \Madd_n6130_xor<19>  (
    .CI(Madd_n6130_cy[18]),
    .LI(\Madd_n6130_cy<19>_rt_8723 ),
    .O(n6130[19])
  );
  MUXCY   \Madd_n6130_cy<20>  (
    .CI(Madd_n6130_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[20] ),
    .O(Madd_n6130_cy[20])
  );
  XORCY   \Madd_n6130_xor<20>  (
    .CI(Madd_n6130_cy[19]),
    .LI(\Madd_n6130_lut[20] ),
    .O(n6130[20])
  );
  MUXCY   \Madd_n6130_cy<21>  (
    .CI(Madd_n6130_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<21>_rt_8724 ),
    .O(Madd_n6130_cy[21])
  );
  XORCY   \Madd_n6130_xor<21>  (
    .CI(Madd_n6130_cy[20]),
    .LI(\Madd_n6130_cy<21>_rt_8724 ),
    .O(n6130[21])
  );
  MUXCY   \Madd_n6130_cy<22>  (
    .CI(Madd_n6130_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<22>_rt_8725 ),
    .O(Madd_n6130_cy[22])
  );
  XORCY   \Madd_n6130_xor<22>  (
    .CI(Madd_n6130_cy[21]),
    .LI(\Madd_n6130_cy<22>_rt_8725 ),
    .O(n6130[22])
  );
  MUXCY   \Madd_n6130_cy<23>  (
    .CI(Madd_n6130_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6130_lut[23] ),
    .O(Madd_n6130_cy[23])
  );
  XORCY   \Madd_n6130_xor<23>  (
    .CI(Madd_n6130_cy[22]),
    .LI(\Madd_n6130_lut[23] ),
    .O(n6130[23])
  );
  MUXCY   \Madd_n6130_cy<24>  (
    .CI(Madd_n6130_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<24>_rt_8726 ),
    .O(Madd_n6130_cy[24])
  );
  XORCY   \Madd_n6130_xor<24>  (
    .CI(Madd_n6130_cy[23]),
    .LI(\Madd_n6130_cy<24>_rt_8726 ),
    .O(n6130[24])
  );
  MUXCY   \Madd_n6130_cy<25>  (
    .CI(Madd_n6130_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<25>_rt_8727 ),
    .O(Madd_n6130_cy[25])
  );
  XORCY   \Madd_n6130_xor<25>  (
    .CI(Madd_n6130_cy[24]),
    .LI(\Madd_n6130_cy<25>_rt_8727 ),
    .O(n6130[25])
  );
  MUXCY   \Madd_n6130_cy<26>  (
    .CI(Madd_n6130_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<26>_rt_8728 ),
    .O(Madd_n6130_cy[26])
  );
  XORCY   \Madd_n6130_xor<26>  (
    .CI(Madd_n6130_cy[25]),
    .LI(\Madd_n6130_cy<26>_rt_8728 ),
    .O(n6130[26])
  );
  MUXCY   \Madd_n6130_cy<27>  (
    .CI(Madd_n6130_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<27>_rt_8729 ),
    .O(Madd_n6130_cy[27])
  );
  XORCY   \Madd_n6130_xor<27>  (
    .CI(Madd_n6130_cy[26]),
    .LI(\Madd_n6130_cy<27>_rt_8729 ),
    .O(n6130[27])
  );
  MUXCY   \Madd_n6130_cy<28>  (
    .CI(Madd_n6130_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<28>_rt_8730 ),
    .O(Madd_n6130_cy[28])
  );
  XORCY   \Madd_n6130_xor<28>  (
    .CI(Madd_n6130_cy[27]),
    .LI(\Madd_n6130_cy<28>_rt_8730 ),
    .O(n6130[28])
  );
  MUXCY   \Madd_n6130_cy<29>  (
    .CI(Madd_n6130_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<29>_rt_8731 ),
    .O(Madd_n6130_cy[29])
  );
  XORCY   \Madd_n6130_xor<29>  (
    .CI(Madd_n6130_cy[28]),
    .LI(\Madd_n6130_cy<29>_rt_8731 ),
    .O(n6130[29])
  );
  MUXCY   \Madd_n6130_cy<30>  (
    .CI(Madd_n6130_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<30>_rt_8732 ),
    .O(Madd_n6130_cy[30])
  );
  XORCY   \Madd_n6130_xor<30>  (
    .CI(Madd_n6130_cy[29]),
    .LI(\Madd_n6130_cy<30>_rt_8732 ),
    .O(n6130[30])
  );
  MUXCY   \Madd_n6130_cy<31>  (
    .CI(Madd_n6130_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6130_cy<31>_rt_8733 ),
    .O(Madd_n6130_cy[31])
  );
  XORCY   \Madd_n6130_xor<31>  (
    .CI(Madd_n6130_cy[30]),
    .LI(\Madd_n6130_cy<31>_rt_8733 ),
    .O(n6130[31])
  );
  MUXF7   Mmux__n10015_2_f7 (
    .I0(Mmux__n10015_4_5468),
    .I1(Mmux__n10015_3_5469),
    .S(opsis_i2c_counter[2]),
    .O(_n10015)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n10015_4 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[5]),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_shift_reg_storage_full[6]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(Mmux__n10015_4_5468)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n10015_3 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[1]),
    .I3(opsis_i2c_shift_reg_storage_full[0]),
    .I4(opsis_i2c_shift_reg_storage_full[2]),
    .I5(opsis_i2c_shift_reg_storage_full[3]),
    .O(Mmux__n10015_3_5469)
  );
  MUXCY   \Madd_n6202_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6120_cy<0>_inv ),
    .O(Madd_n6202_cy[0])
  );
  MUXCY   \Madd_n6202_cy<1>  (
    .CI(Madd_n6202_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<1>_rt_8734 ),
    .O(Madd_n6202_cy[1])
  );
  MUXCY   \Madd_n6202_cy<2>  (
    .CI(Madd_n6202_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<2>_rt_8735 ),
    .O(Madd_n6202_cy[2])
  );
  MUXCY   \Madd_n6202_cy<3>  (
    .CI(Madd_n6202_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<3>_rt_8736 ),
    .O(Madd_n6202_cy[3])
  );
  XORCY   \Madd_n6202_xor<3>  (
    .CI(Madd_n6202_cy[2]),
    .LI(\Madd_n6202_cy<3>_rt_8736 ),
    .O(n6202[3])
  );
  MUXCY   \Madd_n6202_cy<4>  (
    .CI(Madd_n6202_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<4>_rt_8737 ),
    .O(Madd_n6202_cy[4])
  );
  XORCY   \Madd_n6202_xor<4>  (
    .CI(Madd_n6202_cy[3]),
    .LI(\Madd_n6202_cy<4>_rt_8737 ),
    .O(n6202[4])
  );
  MUXCY   \Madd_n6202_cy<5>  (
    .CI(Madd_n6202_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<5>_rt_8738 ),
    .O(Madd_n6202_cy[5])
  );
  XORCY   \Madd_n6202_xor<5>  (
    .CI(Madd_n6202_cy[4]),
    .LI(\Madd_n6202_cy<5>_rt_8738 ),
    .O(n6202[5])
  );
  MUXCY   \Madd_n6202_cy<6>  (
    .CI(Madd_n6202_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<6>_rt_8739 ),
    .O(Madd_n6202_cy[6])
  );
  XORCY   \Madd_n6202_xor<6>  (
    .CI(Madd_n6202_cy[5]),
    .LI(\Madd_n6202_cy<6>_rt_8739 ),
    .O(n6202[6])
  );
  MUXCY   \Madd_n6202_cy<7>  (
    .CI(Madd_n6202_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<7>_rt_8740 ),
    .O(Madd_n6202_cy[7])
  );
  XORCY   \Madd_n6202_xor<7>  (
    .CI(Madd_n6202_cy[6]),
    .LI(\Madd_n6202_cy<7>_rt_8740 ),
    .O(n6202[7])
  );
  MUXCY   \Madd_n6202_cy<8>  (
    .CI(Madd_n6202_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<8>_rt_8741 ),
    .O(Madd_n6202_cy[8])
  );
  XORCY   \Madd_n6202_xor<8>  (
    .CI(Madd_n6202_cy[7]),
    .LI(\Madd_n6202_cy<8>_rt_8741 ),
    .O(n6202[8])
  );
  MUXCY   \Madd_n6202_cy<9>  (
    .CI(Madd_n6202_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<9>_rt_8742 ),
    .O(Madd_n6202_cy[9])
  );
  XORCY   \Madd_n6202_xor<9>  (
    .CI(Madd_n6202_cy[8]),
    .LI(\Madd_n6202_cy<9>_rt_8742 ),
    .O(n6202[9])
  );
  MUXCY   \Madd_n6202_cy<10>  (
    .CI(Madd_n6202_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<10>_rt_8743 ),
    .O(Madd_n6202_cy[10])
  );
  XORCY   \Madd_n6202_xor<10>  (
    .CI(Madd_n6202_cy[9]),
    .LI(\Madd_n6202_cy<10>_rt_8743 ),
    .O(n6202[10])
  );
  MUXCY   \Madd_n6202_cy<11>  (
    .CI(Madd_n6202_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<11>_rt_8744 ),
    .O(Madd_n6202_cy[11])
  );
  XORCY   \Madd_n6202_xor<11>  (
    .CI(Madd_n6202_cy[10]),
    .LI(\Madd_n6202_cy<11>_rt_8744 ),
    .O(n6202[11])
  );
  MUXCY   \Madd_n6202_cy<12>  (
    .CI(Madd_n6202_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<12>_rt_8745 ),
    .O(Madd_n6202_cy[12])
  );
  XORCY   \Madd_n6202_xor<12>  (
    .CI(Madd_n6202_cy[11]),
    .LI(\Madd_n6202_cy<12>_rt_8745 ),
    .O(n6202[12])
  );
  MUXCY   \Madd_n6202_cy<13>  (
    .CI(Madd_n6202_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<13>_rt_8746 ),
    .O(Madd_n6202_cy[13])
  );
  XORCY   \Madd_n6202_xor<13>  (
    .CI(Madd_n6202_cy[12]),
    .LI(\Madd_n6202_cy<13>_rt_8746 ),
    .O(n6202[13])
  );
  MUXCY   \Madd_n6202_cy<14>  (
    .CI(Madd_n6202_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<14>_rt_8747 ),
    .O(Madd_n6202_cy[14])
  );
  XORCY   \Madd_n6202_xor<14>  (
    .CI(Madd_n6202_cy[13]),
    .LI(\Madd_n6202_cy<14>_rt_8747 ),
    .O(n6202[14])
  );
  MUXCY   \Madd_n6202_cy<15>  (
    .CI(Madd_n6202_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<15>_rt_8748 ),
    .O(Madd_n6202_cy[15])
  );
  XORCY   \Madd_n6202_xor<15>  (
    .CI(Madd_n6202_cy[14]),
    .LI(\Madd_n6202_cy<15>_rt_8748 ),
    .O(n6202[15])
  );
  MUXCY   \Madd_n6202_cy<16>  (
    .CI(Madd_n6202_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<16>_rt_8749 ),
    .O(Madd_n6202_cy[16])
  );
  XORCY   \Madd_n6202_xor<16>  (
    .CI(Madd_n6202_cy[15]),
    .LI(\Madd_n6202_cy<16>_rt_8749 ),
    .O(n6202[16])
  );
  MUXCY   \Madd_n6202_cy<17>  (
    .CI(Madd_n6202_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<17>_rt_8750 ),
    .O(Madd_n6202_cy[17])
  );
  XORCY   \Madd_n6202_xor<17>  (
    .CI(Madd_n6202_cy[16]),
    .LI(\Madd_n6202_cy<17>_rt_8750 ),
    .O(n6202[17])
  );
  MUXCY   \Madd_n6202_cy<18>  (
    .CI(Madd_n6202_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<18>_rt_8751 ),
    .O(Madd_n6202_cy[18])
  );
  XORCY   \Madd_n6202_xor<18>  (
    .CI(Madd_n6202_cy[17]),
    .LI(\Madd_n6202_cy<18>_rt_8751 ),
    .O(n6202[18])
  );
  MUXCY   \Madd_n6202_cy<19>  (
    .CI(Madd_n6202_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<19>_rt_8752 ),
    .O(Madd_n6202_cy[19])
  );
  XORCY   \Madd_n6202_xor<19>  (
    .CI(Madd_n6202_cy[18]),
    .LI(\Madd_n6202_cy<19>_rt_8752 ),
    .O(n6202[19])
  );
  MUXCY   \Madd_n6202_cy<20>  (
    .CI(Madd_n6202_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<20>_rt_8753 ),
    .O(Madd_n6202_cy[20])
  );
  XORCY   \Madd_n6202_xor<20>  (
    .CI(Madd_n6202_cy[19]),
    .LI(\Madd_n6202_cy<20>_rt_8753 ),
    .O(n6202[20])
  );
  MUXCY   \Madd_n6202_cy<21>  (
    .CI(Madd_n6202_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<21>_rt_8754 ),
    .O(Madd_n6202_cy[21])
  );
  XORCY   \Madd_n6202_xor<21>  (
    .CI(Madd_n6202_cy[20]),
    .LI(\Madd_n6202_cy<21>_rt_8754 ),
    .O(n6202[21])
  );
  MUXCY   \Madd_n6202_cy<22>  (
    .CI(Madd_n6202_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<22>_rt_8755 ),
    .O(Madd_n6202_cy[22])
  );
  XORCY   \Madd_n6202_xor<22>  (
    .CI(Madd_n6202_cy[21]),
    .LI(\Madd_n6202_cy<22>_rt_8755 ),
    .O(n6202[22])
  );
  MUXCY   \Madd_n6202_cy<23>  (
    .CI(Madd_n6202_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6202_cy<23>_rt_8756 ),
    .O(Madd_n6202_cy[23])
  );
  XORCY   \Madd_n6202_xor<23>  (
    .CI(Madd_n6202_cy[22]),
    .LI(\Madd_n6202_cy<23>_rt_8756 ),
    .O(n6202[23])
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux101_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux101_133_5531),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux101_132_5532),
    .I4(mux101_125_5533),
    .O(mux101_8_5530)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[17]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[1]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[9]),
    .I5(basesoc_sdram_bandwidth_nreads_status[1]),
    .O(mux101_133_5531)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[1]),
    .I3(basesoc_sdram_bandwidth_nreads_status[17]),
    .I4(basesoc_sdram_bandwidth_nreads_status[9]),
    .O(mux101_132_5532)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[25]),
    .I3(basesoc_sdram_phaseinjector3_status[9]),
    .I4(basesoc_sdram_phaseinjector3_status[17]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(mux101_125_5533)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_124_5536),
    .I3(mux101_131_5535),
    .I4(mux101_123_5537),
    .I5(mux101_113_5538),
    .O(mux101_71_5534)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2522),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2538),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2530),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .O(mux101_131_5535)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_9_2245),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .O(mux101_124_5536)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[17]),
    .I3(basesoc_sdram_phaseinjector2_status[1]),
    .I4(basesoc_sdram_phaseinjector2_status[9]),
    .I5(basesoc_sdram_phaseinjector2_status[25]),
    .O(mux101_123_5537)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2490),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2498),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2482),
    .O(mux101_113_5538)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_122_5541),
    .I3(mux101_13_5540),
    .I4(mux101_121_5542),
    .I5(mux101_112_5543),
    .O(mux101_7_5539)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux101_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_9_2230),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .O(mux101_13_5540)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[9]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector1_status[1]),
    .I5(basesoc_sdram_phaseinjector1_status[17]),
    .O(mux101_122_5541)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2458),
    .I3(basesoc_sdram_phaseinjector1_status[25]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2450),
    .O(mux101_121_5542)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2442),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_9_2215),
    .O(mux101_112_5543)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_111_5546),
    .I3(mux101_12_5545),
    .I4(mux101_11_5547),
    .I5(mux101_10_5548),
    .O(mux101_6_5544)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux101_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_status[9]),
    .O(mux101_12_5545)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_status[17]),
    .I4(basesoc_sdram_phaseinjector0_status[25]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2418),
    .O(mux101_111_5546)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2410),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2402),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .O(mux101_11_5547)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_9_2200),
    .O(mux101_10_5548)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux100_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux100_133_5550),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux100_132_5551),
    .I4(mux100_125_5552),
    .O(mux100_8_5549)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[16]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[0]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[8]),
    .I5(basesoc_sdram_bandwidth_nreads_status[0]),
    .O(mux100_133_5550)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[0]),
    .I3(basesoc_sdram_bandwidth_nreads_status[16]),
    .I4(basesoc_sdram_bandwidth_nreads_status[8]),
    .O(mux100_132_5551)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[24]),
    .I3(basesoc_sdram_phaseinjector3_status[8]),
    .I4(basesoc_sdram_phaseinjector3_status[16]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(mux100_125_5552)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_124_5555),
    .I3(mux100_131_5554),
    .I4(mux100_123_5556),
    .I5(mux100_113_5557),
    .O(mux100_71_5553)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2523),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2539),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2531),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .O(mux100_131_5554)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_8_2246),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .O(mux100_124_5555)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[16]),
    .I3(basesoc_sdram_phaseinjector2_status[0]),
    .I4(basesoc_sdram_phaseinjector2_status[8]),
    .I5(basesoc_sdram_phaseinjector2_status[24]),
    .O(mux100_123_5556)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2491),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2499),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2483),
    .O(mux100_113_5557)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_122_5560),
    .I3(mux100_13_5559),
    .I4(mux100_121_5561),
    .I5(mux100_112_5562),
    .O(mux100_7_5558)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux100_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_8_2231),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .O(mux100_13_5559)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[8]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector1_status[0]),
    .I5(basesoc_sdram_phaseinjector1_status[16]),
    .O(mux100_122_5560)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2459),
    .I3(basesoc_sdram_phaseinjector1_status[24]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2451),
    .O(mux100_121_5561)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2443),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_8_2216),
    .O(mux100_112_5562)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_111_5565),
    .I3(mux100_12_5564),
    .I4(mux100_11_5566),
    .I5(mux100_10_5567),
    .O(mux100_6_5563)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux100_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_status[8]),
    .O(mux100_12_5564)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_status[16]),
    .I4(basesoc_sdram_phaseinjector0_status[24]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2419),
    .O(mux100_111_5565)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2411),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2403),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .O(mux100_11_5566)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_8_2201),
    .O(mux100_10_5567)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux102_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux102_133_5569),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux102_132_5570),
    .I4(mux102_125_5571),
    .O(mux102_8_5568)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[18]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[2]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[10]),
    .I5(basesoc_sdram_bandwidth_nreads_status[2]),
    .O(mux102_133_5569)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[2]),
    .I3(basesoc_sdram_bandwidth_nreads_status[18]),
    .I4(basesoc_sdram_bandwidth_nreads_status[10]),
    .O(mux102_132_5570)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[26]),
    .I3(basesoc_sdram_phaseinjector3_status[10]),
    .I4(basesoc_sdram_phaseinjector3_status[18]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(mux102_125_5571)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_124_5574),
    .I3(mux102_131_5573),
    .I4(mux102_123_5575),
    .I5(mux102_113_5576),
    .O(mux102_71_5572)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2521),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2537),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2529),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .O(mux102_131_5573)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_10_2244),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .O(mux102_124_5574)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[18]),
    .I3(basesoc_sdram_phaseinjector2_status[2]),
    .I4(basesoc_sdram_phaseinjector2_status[10]),
    .I5(basesoc_sdram_phaseinjector2_status[26]),
    .O(mux102_123_5575)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2489),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2497),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2481),
    .O(mux102_113_5576)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_122_5579),
    .I3(mux102_13_5578),
    .I4(mux102_121_5580),
    .I5(mux102_112_5581),
    .O(mux102_7_5577)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux102_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_10_2229),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .O(mux102_13_5578)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[10]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector1_status[2]),
    .I5(basesoc_sdram_phaseinjector1_status[18]),
    .O(mux102_122_5579)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2457),
    .I3(basesoc_sdram_phaseinjector1_status[26]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2449),
    .O(mux102_121_5580)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2441),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_10_2214),
    .O(mux102_112_5581)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_111_5584),
    .I3(mux102_12_5583),
    .I4(mux102_11_5585),
    .I5(mux102_10_5586),
    .O(mux102_6_5582)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux102_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_status[10]),
    .O(mux102_12_5583)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_status[18]),
    .I4(basesoc_sdram_phaseinjector0_status[26]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2417),
    .O(mux102_111_5584)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2409),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2401),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .O(mux102_11_5585)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_10_2199),
    .O(mux102_10_5586)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux103_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux103_133_5588),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux103_132_5589),
    .I4(mux103_125_5590),
    .O(mux103_8_5587)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[19]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[3]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[11]),
    .I5(basesoc_sdram_bandwidth_nreads_status[3]),
    .O(mux103_133_5588)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[3]),
    .I3(basesoc_sdram_bandwidth_nreads_status[19]),
    .I4(basesoc_sdram_bandwidth_nreads_status[11]),
    .O(mux103_132_5589)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[27]),
    .I3(basesoc_sdram_phaseinjector3_status[11]),
    .I4(basesoc_sdram_phaseinjector3_status[19]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(mux103_125_5590)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_124_5593),
    .I3(mux103_131_5592),
    .I4(mux103_123_5594),
    .I5(mux103_113_5595),
    .O(mux103_71_5591)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux103_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2528),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2520),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2536),
    .O(mux103_131_5592)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_11_2243),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .O(mux103_124_5593)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[19]),
    .I3(basesoc_sdram_phaseinjector2_status[3]),
    .I4(basesoc_sdram_phaseinjector2_status[11]),
    .I5(basesoc_sdram_phaseinjector2_status[27]),
    .O(mux103_123_5594)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2488),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2496),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2480),
    .O(mux103_113_5595)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_122_5598),
    .I3(mux103_13_5597),
    .I4(mux103_121_5599),
    .I5(mux103_112_5600),
    .O(mux103_7_5596)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux103_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2228),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .O(mux103_13_5597)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[11]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_status[3]),
    .I5(basesoc_sdram_phaseinjector1_status[19]),
    .O(mux103_122_5598)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2456),
    .I3(basesoc_sdram_phaseinjector1_status[27]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2448),
    .O(mux103_121_5599)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2213),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2440),
    .O(mux103_112_5600)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_111_5603),
    .I3(mux103_12_5602),
    .I4(mux103_11_5604),
    .I5(mux103_10_5605),
    .O(mux103_6_5601)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux103_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[3]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_status[11]),
    .O(mux103_12_5602)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_status[19]),
    .I4(basesoc_sdram_phaseinjector0_status[27]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2416),
    .O(mux103_111_5603)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2400),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2408),
    .O(mux103_11_5604)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_11_2198),
    .O(mux103_10_5605)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[6]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I5(basesoc_sdram_bandwidth_nreads_status[6]),
    .O(mux106_133_5606)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux106_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[6]),
    .I3(basesoc_sdram_bandwidth_nreads_status[22]),
    .I4(basesoc_sdram_bandwidth_nreads_status[14]),
    .O(mux106_132_5607)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[30]),
    .I3(basesoc_sdram_phaseinjector3_status[14]),
    .I4(basesoc_sdram_phaseinjector3_status[22]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(mux106_125_5608)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux106_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux106_124_5611),
    .I3(mux106_131_5610),
    .I4(mux106_123_5612),
    .I5(mux106_112_5613),
    .O(mux106_71_5609)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux106_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2525),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2517),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2533),
    .O(mux106_131_5610)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux106_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux106_124_5611)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[22]),
    .I3(basesoc_sdram_phaseinjector2_status[6]),
    .I4(basesoc_sdram_phaseinjector2_status[14]),
    .I5(basesoc_sdram_phaseinjector2_status[30]),
    .O(mux106_123_5612)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2485),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2493),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2477),
    .O(mux106_112_5613)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux106_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux106_13_5614)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux106_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[14]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[6]),
    .I4(basesoc_sdram_phaseinjector1_status[22]),
    .O(mux106_122_5615)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2453),
    .I3(basesoc_sdram_phaseinjector1_status[30]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2445),
    .O(mux106_121_5616)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux106_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2437),
    .O(mux106_111_5617)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux106_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>1 ),
    .I2(mux106_10_f7_5619),
    .O(mux106_6_5618)
  );
  MUXF7   mux106_10_f7 (
    .I0(mux106_12_5620),
    .I1(mux106_11_5621),
    .S(\basesoc_interface_adr[2] ),
    .O(mux106_10_f7_5619)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector0_status[22]),
    .I4(basesoc_sdram_phaseinjector0_status[30]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2413),
    .O(mux106_12_5620)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux106_11 (
    .I0(basesoc_sdram_phaseinjector0_status[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[14]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux106_11_5621)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux104_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux104_133_5624),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux104_132_5625),
    .I4(mux104_125_5626),
    .O(mux104_8_5623)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[4]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I5(basesoc_sdram_bandwidth_nreads_status[4]),
    .O(mux104_133_5624)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[4]),
    .I3(basesoc_sdram_bandwidth_nreads_status[20]),
    .I4(basesoc_sdram_bandwidth_nreads_status[12]),
    .O(mux104_132_5625)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[28]),
    .I3(basesoc_sdram_phaseinjector3_status[12]),
    .I4(basesoc_sdram_phaseinjector3_status[20]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(mux104_125_5626)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_124_5629),
    .I3(mux104_131_5628),
    .I4(mux104_123_5630),
    .I5(mux104_113_5631),
    .O(mux104_71_5627)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux104_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2527),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2519),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2535),
    .O(mux104_131_5628)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_12_2242),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .O(mux104_124_5629)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[20]),
    .I3(basesoc_sdram_phaseinjector2_status[4]),
    .I4(basesoc_sdram_phaseinjector2_status[12]),
    .I5(basesoc_sdram_phaseinjector2_status[28]),
    .O(mux104_123_5630)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2487),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2495),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2479),
    .O(mux104_113_5631)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_122_5634),
    .I3(mux104_13_5633),
    .I4(mux104_121_5635),
    .I5(mux104_112_5636),
    .O(mux104_7_5632)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux104_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2227),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .O(mux104_13_5633)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[12]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_status[4]),
    .I5(basesoc_sdram_phaseinjector1_status[20]),
    .O(mux104_122_5634)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2455),
    .I3(basesoc_sdram_phaseinjector1_status[28]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2447),
    .O(mux104_121_5635)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2212),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2439),
    .O(mux104_112_5636)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_111_5639),
    .I3(mux104_12_5638),
    .I4(mux104_11_5640),
    .I5(mux104_10_5641),
    .O(mux104_6_5637)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux104_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[4]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector0_status[12]),
    .O(mux104_12_5638)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_status[20]),
    .I4(basesoc_sdram_phaseinjector0_status[28]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2415),
    .O(mux104_111_5639)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2399),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2407),
    .O(mux104_11_5640)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux104_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_12_2197),
    .O(mux104_10_5641)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux105_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux105_133_5643),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux105_132_5644),
    .I4(mux105_125_5645),
    .O(mux105_8_5642)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[21]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[5]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[13]),
    .I5(basesoc_sdram_bandwidth_nreads_status[5]),
    .O(mux105_133_5643)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[5]),
    .I3(basesoc_sdram_bandwidth_nreads_status[21]),
    .I4(basesoc_sdram_bandwidth_nreads_status[13]),
    .O(mux105_132_5644)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[29]),
    .I3(basesoc_sdram_phaseinjector3_status[13]),
    .I4(basesoc_sdram_phaseinjector3_status[21]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(mux105_125_5645)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_124_5648),
    .I3(mux105_131_5647),
    .I4(mux105_123_5649),
    .I5(mux105_113_5650),
    .O(mux105_71_5646)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux105_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2526),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2518),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2534),
    .O(mux105_131_5647)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_13_2241),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .O(mux105_124_5648)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[21]),
    .I3(basesoc_sdram_phaseinjector2_status[5]),
    .I4(basesoc_sdram_phaseinjector2_status[13]),
    .I5(basesoc_sdram_phaseinjector2_status[29]),
    .O(mux105_123_5649)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2486),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2494),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2478),
    .O(mux105_113_5650)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux105_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2226),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .O(mux105_13_5651)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[13]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_status[5]),
    .I5(basesoc_sdram_phaseinjector1_status[21]),
    .O(mux105_122_5652)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2454),
    .I3(basesoc_sdram_phaseinjector1_status[29]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2446),
    .O(mux105_121_5653)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2211),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2438),
    .O(mux105_112_5654)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux105_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[5]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector0_status[13]),
    .O(mux105_12_5655)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_status[21]),
    .I4(basesoc_sdram_phaseinjector0_status[29]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2414),
    .O(mux105_111_5656)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2398),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2406),
    .O(mux105_11_5657)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux105_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_13_2196),
    .O(mux105_10_5658)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  mux107_14 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .O(mux107_14_5659)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[23]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[7]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[15]),
    .I5(basesoc_sdram_bandwidth_nreads_status[7]),
    .O(mux107_133_5660)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux107_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[7]),
    .I3(basesoc_sdram_bandwidth_nreads_status[23]),
    .I4(basesoc_sdram_bandwidth_nreads_status[15]),
    .O(mux107_132_5661)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[31]),
    .I3(basesoc_sdram_phaseinjector3_status[15]),
    .I4(basesoc_sdram_phaseinjector3_status[23]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(mux107_125_5662)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux107_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux107_124_5665),
    .I3(mux107_131_5664),
    .I4(mux107_123_5666),
    .I5(mux107_112_5667),
    .O(mux107_71_5663)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux107_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2524),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2516),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2532),
    .O(mux107_131_5664)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux107_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux107_124_5665)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[23]),
    .I3(basesoc_sdram_phaseinjector2_status[7]),
    .I4(basesoc_sdram_phaseinjector2_status[15]),
    .I5(basesoc_sdram_phaseinjector2_status[31]),
    .O(mux107_123_5666)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2484),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2492),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2476),
    .O(mux107_112_5667)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux107_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux107_13_5668)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux107_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[15]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[7]),
    .I4(basesoc_sdram_phaseinjector1_status[23]),
    .O(mux107_122_5669)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2452),
    .I3(basesoc_sdram_phaseinjector1_status[31]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2444),
    .O(mux107_121_5670)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux107_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2436),
    .O(mux107_111_5671)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux107_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>11_5676 ),
    .I2(mux107_10_f7_5673),
    .O(mux107_6_5672)
  );
  MUXF7   mux107_10_f7 (
    .I0(mux107_12_5674),
    .I1(mux107_11_5675),
    .S(\basesoc_interface_adr[2] ),
    .O(mux107_10_f7_5673)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector0_status[23]),
    .I4(basesoc_sdram_phaseinjector0_status[31]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2412),
    .O(mux107_12_5674)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux107_11 (
    .I0(basesoc_sdram_phaseinjector0_status[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[15]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux107_11_5675)
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_crg_por_cy<0>_rt_8757 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_8757 ),
    .O(Result_11[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_11[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_11[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_11[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_11[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_11[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_11[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_11[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_11[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_11[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_11[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8758 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8758 ),
    .O(\Result<1>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8759 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8759 ),
    .O(\Result<2>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8760 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8760 ),
    .O(\Result<3>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8761 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8761 ),
    .O(\Result<4>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8762 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8762 ),
    .O(\Result<5>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8763 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8763 ),
    .O(\Result<6>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8764 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8764 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8765 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8765 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8766 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8766 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8767 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8767 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8768 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8768 ),
    .O(Result_11[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8769 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8769 ),
    .O(Result_11[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8770 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8770 ),
    .O(Result_11[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8771 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8771 ),
    .O(Result_11[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8772 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8772 ),
    .O(Result_11[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8773 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8773 ),
    .O(Result_11[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8774 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8774 ),
    .O(Result_11[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8775 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8775 ),
    .O(Result_11[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8776 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8776 ),
    .O(Result_11[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8777 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8777 ),
    .O(Result_11[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8778 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8778 ),
    .O(Result_11[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8779 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8779 ),
    .O(Result_11[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8780 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8780 ),
    .O(Result_11[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8781 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8781 ),
    .O(Result_11[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8782 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8782 ),
    .O(Result_11[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8783 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8783 ),
    .O(Result_11[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8784 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8784 ),
    .O(Result_11[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8785 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8785 ),
    .O(Result_11[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8786 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8786 ),
    .O(Result_11[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8787 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8787 ),
    .O(Result_11[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_8844 ),
    .O(Result_11[31])
  );
  MUXF8   inst_LPM_MUX1_2_f8 (
    .I0(inst_LPM_MUX1_4_f7_5819),
    .I1(inst_LPM_MUX1_3_f7_5822),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[1])
  );
  MUXF7   inst_LPM_MUX1_4_f7 (
    .I0(inst_LPM_MUX1_6_5820),
    .I1(inst_LPM_MUX1_51_5821),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX1_4_f7_5819)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX1_6_5820)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX1_51_5821)
  );
  MUXF7   inst_LPM_MUX1_3_f7 (
    .I0(inst_LPM_MUX1_5_5823),
    .I1(inst_LPM_MUX1_4_5824),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX1_3_f7_5822)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N659),
    .I3(N723),
    .I4(N595),
    .I5(N531),
    .O(inst_LPM_MUX1_5_5823)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N915),
    .I3(N979),
    .I4(N851),
    .I5(N787),
    .O(inst_LPM_MUX1_4_5824)
  );
  MUXF8   inst_LPM_MUX_2_f8 (
    .I0(inst_LPM_MUX_4_f7_5825),
    .I1(inst_LPM_MUX_3_f7_5828),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[0])
  );
  MUXF7   inst_LPM_MUX_4_f7 (
    .I0(inst_LPM_MUX_6_5826),
    .I1(inst_LPM_MUX_51_5827),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX_4_f7_5825)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX_6_5826)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX_51_5827)
  );
  MUXF7   inst_LPM_MUX_3_f7 (
    .I0(inst_LPM_MUX_5_5829),
    .I1(inst_LPM_MUX_4_5830),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX_3_f7_5828)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N658),
    .I3(N722),
    .I4(N594),
    .I5(N530),
    .O(inst_LPM_MUX_5_5829)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N914),
    .I3(N978),
    .I4(N850),
    .I5(N786),
    .O(inst_LPM_MUX_4_5830)
  );
  MUXF8   inst_LPM_MUX2_2_f8 (
    .I0(inst_LPM_MUX2_4_f7_5831),
    .I1(inst_LPM_MUX2_3_f7_5834),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[2])
  );
  MUXF7   inst_LPM_MUX2_4_f7 (
    .I0(inst_LPM_MUX2_6_5832),
    .I1(inst_LPM_MUX2_51_5833),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX2_4_f7_5831)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX2_6_5832)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX2_51_5833)
  );
  MUXF7   inst_LPM_MUX2_3_f7 (
    .I0(inst_LPM_MUX2_5_5835),
    .I1(inst_LPM_MUX2_4_5836),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX2_3_f7_5834)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N660),
    .I3(N724),
    .I4(N596),
    .I5(N532),
    .O(inst_LPM_MUX2_5_5835)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N916),
    .I3(N980),
    .I4(N852),
    .I5(N788),
    .O(inst_LPM_MUX2_4_5836)
  );
  MUXF8   inst_LPM_MUX3_2_f8 (
    .I0(inst_LPM_MUX3_4_f7_5837),
    .I1(inst_LPM_MUX3_3_f7_5840),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[3])
  );
  MUXF7   inst_LPM_MUX3_4_f7 (
    .I0(inst_LPM_MUX3_6_5838),
    .I1(inst_LPM_MUX3_51_5839),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX3_4_f7_5837)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX3_6_5838)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX3_51_5839)
  );
  MUXF7   inst_LPM_MUX3_3_f7 (
    .I0(inst_LPM_MUX3_5_5841),
    .I1(inst_LPM_MUX3_4_5842),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX3_3_f7_5840)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N661),
    .I3(N725),
    .I4(N597),
    .I5(N533),
    .O(inst_LPM_MUX3_5_5841)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N917),
    .I3(N981),
    .I4(N853),
    .I5(N789),
    .O(inst_LPM_MUX3_4_5842)
  );
  MUXF8   inst_LPM_MUX6_2_f8 (
    .I0(inst_LPM_MUX6_4_f7_5843),
    .I1(inst_LPM_MUX6_3_f7_5846),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[6])
  );
  MUXF7   inst_LPM_MUX6_4_f7 (
    .I0(inst_LPM_MUX6_6_5844),
    .I1(inst_LPM_MUX6_51_5845),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX6_4_f7_5843)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX6_6_5844)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX6_51_5845)
  );
  MUXF7   inst_LPM_MUX6_3_f7 (
    .I0(inst_LPM_MUX6_5_5847),
    .I1(inst_LPM_MUX6_4_5848),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX6_3_f7_5846)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N664),
    .I3(N728),
    .I4(N600),
    .I5(N536),
    .O(inst_LPM_MUX6_5_5847)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N920),
    .I3(N984),
    .I4(N856),
    .I5(N792),
    .O(inst_LPM_MUX6_4_5848)
  );
  MUXF8   inst_LPM_MUX4_2_f8 (
    .I0(inst_LPM_MUX4_4_f7_5849),
    .I1(inst_LPM_MUX4_3_f7_5852),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[4])
  );
  MUXF7   inst_LPM_MUX4_4_f7 (
    .I0(inst_LPM_MUX4_6_5850),
    .I1(inst_LPM_MUX4_51_5851),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX4_4_f7_5849)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX4_6_5850)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX4_51_5851)
  );
  MUXF7   inst_LPM_MUX4_3_f7 (
    .I0(inst_LPM_MUX4_5_5853),
    .I1(inst_LPM_MUX4_4_5854),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX4_3_f7_5852)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N662),
    .I3(N726),
    .I4(N598),
    .I5(N534),
    .O(inst_LPM_MUX4_5_5853)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N918),
    .I3(N982),
    .I4(N854),
    .I5(N790),
    .O(inst_LPM_MUX4_4_5854)
  );
  MUXF8   inst_LPM_MUX5_2_f8 (
    .I0(inst_LPM_MUX5_4_f7_5855),
    .I1(inst_LPM_MUX5_3_f7_5858),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[5])
  );
  MUXF7   inst_LPM_MUX5_4_f7 (
    .I0(inst_LPM_MUX5_6_5856),
    .I1(inst_LPM_MUX5_51_5857),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX5_4_f7_5855)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX5_6_5856)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX5_51_5857)
  );
  MUXF7   inst_LPM_MUX5_3_f7 (
    .I0(inst_LPM_MUX5_5_5859),
    .I1(inst_LPM_MUX5_4_5860),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX5_3_f7_5858)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N663),
    .I3(N727),
    .I4(N599),
    .I5(N535),
    .O(inst_LPM_MUX5_5_5859)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N919),
    .I3(N983),
    .I4(N855),
    .I5(N791),
    .O(inst_LPM_MUX5_4_5860)
  );
  MUXF8   inst_LPM_MUX7_2_f8 (
    .I0(inst_LPM_MUX7_4_f7_5861),
    .I1(inst_LPM_MUX7_3_f7_5864),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[7])
  );
  MUXF7   inst_LPM_MUX7_4_f7 (
    .I0(inst_LPM_MUX7_6_5862),
    .I1(inst_LPM_MUX7_51_5863),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX7_4_f7_5861)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX7_6_5862)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX7_51_5863)
  );
  MUXF7   inst_LPM_MUX7_3_f7 (
    .I0(inst_LPM_MUX7_5_5865),
    .I1(inst_LPM_MUX7_4_5866),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX7_3_f7_5864)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N665),
    .I3(N729),
    .I4(N601),
    .I5(N537),
    .O(inst_LPM_MUX7_5_5865)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N921),
    .I3(N985),
    .I4(N857),
    .I5(N793),
    .O(inst_LPM_MUX7_4_5866)
  );
  MUXF8   inst_LPM_MUX8_2_f8 (
    .I0(inst_LPM_MUX8_4_f7_5867),
    .I1(inst_LPM_MUX8_3_f7_5870),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[8])
  );
  MUXF7   inst_LPM_MUX8_4_f7 (
    .I0(inst_LPM_MUX8_6_5868),
    .I1(inst_LPM_MUX8_51_5869),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX8_4_f7_5867)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX8_6_5868)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX8_51_5869)
  );
  MUXF7   inst_LPM_MUX8_3_f7 (
    .I0(inst_LPM_MUX8_5_5871),
    .I1(inst_LPM_MUX8_4_5872),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX8_3_f7_5870)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N666),
    .I3(N730),
    .I4(N602),
    .I5(N538),
    .O(inst_LPM_MUX8_5_5871)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N922),
    .I3(N986),
    .I4(N858),
    .I5(N794),
    .O(inst_LPM_MUX8_4_5872)
  );
  MUXF8   inst_LPM_MUX11_2_f8 (
    .I0(inst_LPM_MUX11_4_f7_5873),
    .I1(inst_LPM_MUX11_3_f7_5876),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[11])
  );
  MUXF7   inst_LPM_MUX11_4_f7 (
    .I0(inst_LPM_MUX11_6_5874),
    .I1(inst_LPM_MUX11_51_5875),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX11_4_f7_5873)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX11_6_5874)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX11_51_5875)
  );
  MUXF7   inst_LPM_MUX11_3_f7 (
    .I0(inst_LPM_MUX11_5_5877),
    .I1(inst_LPM_MUX11_4_5878),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX11_3_f7_5876)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N669),
    .I3(N733),
    .I4(N605),
    .I5(N541),
    .O(inst_LPM_MUX11_5_5877)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N925),
    .I3(N989),
    .I4(N861),
    .I5(N797),
    .O(inst_LPM_MUX11_4_5878)
  );
  MUXF8   inst_LPM_MUX9_2_f8 (
    .I0(inst_LPM_MUX9_4_f7_5879),
    .I1(inst_LPM_MUX9_3_f7_5882),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[9])
  );
  MUXF7   inst_LPM_MUX9_4_f7 (
    .I0(inst_LPM_MUX9_6_5880),
    .I1(inst_LPM_MUX9_51_5881),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX9_4_f7_5879)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX9_6_5880)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX9_51_5881)
  );
  MUXF7   inst_LPM_MUX9_3_f7 (
    .I0(inst_LPM_MUX9_5_5883),
    .I1(inst_LPM_MUX9_4_5884),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX9_3_f7_5882)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N667),
    .I3(N731),
    .I4(N603),
    .I5(N539),
    .O(inst_LPM_MUX9_5_5883)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N923),
    .I3(N987),
    .I4(N859),
    .I5(N795),
    .O(inst_LPM_MUX9_4_5884)
  );
  MUXF8   inst_LPM_MUX10_2_f8 (
    .I0(inst_LPM_MUX10_4_f7_5885),
    .I1(inst_LPM_MUX10_3_f7_5888),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[10])
  );
  MUXF7   inst_LPM_MUX10_4_f7 (
    .I0(inst_LPM_MUX10_6_5886),
    .I1(inst_LPM_MUX10_51_5887),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX10_4_f7_5885)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX10_6_5886)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX10_51_5887)
  );
  MUXF7   inst_LPM_MUX10_3_f7 (
    .I0(inst_LPM_MUX10_5_5889),
    .I1(inst_LPM_MUX10_4_5890),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX10_3_f7_5888)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N668),
    .I3(N732),
    .I4(N604),
    .I5(N540),
    .O(inst_LPM_MUX10_5_5889)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N924),
    .I3(N988),
    .I4(N860),
    .I5(N796),
    .O(inst_LPM_MUX10_4_5890)
  );
  MUXF8   inst_LPM_MUX12_2_f8 (
    .I0(inst_LPM_MUX12_4_f7_5891),
    .I1(inst_LPM_MUX12_3_f7_5894),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[12])
  );
  MUXF7   inst_LPM_MUX12_4_f7 (
    .I0(inst_LPM_MUX12_6_5892),
    .I1(inst_LPM_MUX12_51_5893),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX12_4_f7_5891)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX12_6_5892)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX12_51_5893)
  );
  MUXF7   inst_LPM_MUX12_3_f7 (
    .I0(inst_LPM_MUX12_5_5895),
    .I1(inst_LPM_MUX12_4_5896),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX12_3_f7_5894)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N670),
    .I3(N734),
    .I4(N606),
    .I5(N542),
    .O(inst_LPM_MUX12_5_5895)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N926),
    .I3(N990),
    .I4(N862),
    .I5(N798),
    .O(inst_LPM_MUX12_4_5896)
  );
  MUXF8   inst_LPM_MUX13_2_f8 (
    .I0(inst_LPM_MUX13_4_f7_5897),
    .I1(inst_LPM_MUX13_3_f7_5900),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[13])
  );
  MUXF7   inst_LPM_MUX13_4_f7 (
    .I0(inst_LPM_MUX13_6_5898),
    .I1(inst_LPM_MUX13_51_5899),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX13_4_f7_5897)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX13_6_5898)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX13_51_5899)
  );
  MUXF7   inst_LPM_MUX13_3_f7 (
    .I0(inst_LPM_MUX13_5_5901),
    .I1(inst_LPM_MUX13_4_5902),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX13_3_f7_5900)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N671),
    .I3(N735),
    .I4(N607),
    .I5(N543),
    .O(inst_LPM_MUX13_5_5901)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N927),
    .I3(N991),
    .I4(N863),
    .I5(N799),
    .O(inst_LPM_MUX13_4_5902)
  );
  MUXF8   inst_LPM_MUX16_2_f8 (
    .I0(inst_LPM_MUX16_4_f7_5903),
    .I1(inst_LPM_MUX16_3_f7_5906),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[16])
  );
  MUXF7   inst_LPM_MUX16_4_f7 (
    .I0(inst_LPM_MUX16_6_5904),
    .I1(inst_LPM_MUX16_51_5905),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX16_4_f7_5903)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX16_6_5904)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX16_51_5905)
  );
  MUXF7   inst_LPM_MUX16_3_f7 (
    .I0(inst_LPM_MUX16_5_5907),
    .I1(inst_LPM_MUX16_4_5908),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX16_3_f7_5906)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N674),
    .I3(N738),
    .I4(N610),
    .I5(N546),
    .O(inst_LPM_MUX16_5_5907)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N930),
    .I3(N994),
    .I4(N866),
    .I5(N802),
    .O(inst_LPM_MUX16_4_5908)
  );
  MUXF8   inst_LPM_MUX14_2_f8 (
    .I0(inst_LPM_MUX14_4_f7_5909),
    .I1(inst_LPM_MUX14_3_f7_5912),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[14])
  );
  MUXF7   inst_LPM_MUX14_4_f7 (
    .I0(inst_LPM_MUX14_6_5910),
    .I1(inst_LPM_MUX14_51_5911),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX14_4_f7_5909)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX14_6_5910)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX14_51_5911)
  );
  MUXF7   inst_LPM_MUX14_3_f7 (
    .I0(inst_LPM_MUX14_5_5913),
    .I1(inst_LPM_MUX14_4_5914),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX14_3_f7_5912)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N672),
    .I3(N736),
    .I4(N608),
    .I5(N544),
    .O(inst_LPM_MUX14_5_5913)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N928),
    .I3(N992),
    .I4(N864),
    .I5(N800),
    .O(inst_LPM_MUX14_4_5914)
  );
  MUXF8   inst_LPM_MUX15_2_f8 (
    .I0(inst_LPM_MUX15_4_f7_5915),
    .I1(inst_LPM_MUX15_3_f7_5918),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[15])
  );
  MUXF7   inst_LPM_MUX15_4_f7 (
    .I0(inst_LPM_MUX15_6_5916),
    .I1(inst_LPM_MUX15_51_5917),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX15_4_f7_5915)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX15_6_5916)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX15_51_5917)
  );
  MUXF7   inst_LPM_MUX15_3_f7 (
    .I0(inst_LPM_MUX15_5_5919),
    .I1(inst_LPM_MUX15_4_5920),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX15_3_f7_5918)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N673),
    .I3(N737),
    .I4(N609),
    .I5(N545),
    .O(inst_LPM_MUX15_5_5919)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N929),
    .I3(N993),
    .I4(N865),
    .I5(N801),
    .O(inst_LPM_MUX15_4_5920)
  );
  MUXF8   inst_LPM_MUX17_2_f8 (
    .I0(inst_LPM_MUX17_4_f7_5921),
    .I1(inst_LPM_MUX17_3_f7_5924),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[17])
  );
  MUXF7   inst_LPM_MUX17_4_f7 (
    .I0(inst_LPM_MUX17_6_5922),
    .I1(inst_LPM_MUX17_51_5923),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX17_4_f7_5921)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX17_6_5922)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX17_51_5923)
  );
  MUXF7   inst_LPM_MUX17_3_f7 (
    .I0(inst_LPM_MUX17_5_5925),
    .I1(inst_LPM_MUX17_4_5926),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX17_3_f7_5924)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N675),
    .I3(N739),
    .I4(N611),
    .I5(N547),
    .O(inst_LPM_MUX17_5_5925)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N931),
    .I3(N995),
    .I4(N867),
    .I5(N803),
    .O(inst_LPM_MUX17_4_5926)
  );
  MUXF8   inst_LPM_MUX18_2_f8 (
    .I0(inst_LPM_MUX18_4_f7_5927),
    .I1(inst_LPM_MUX18_3_f7_5930),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[18])
  );
  MUXF7   inst_LPM_MUX18_4_f7 (
    .I0(inst_LPM_MUX18_6_5928),
    .I1(inst_LPM_MUX18_51_5929),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX18_4_f7_5927)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX18_6_5928)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX18_51_5929)
  );
  MUXF7   inst_LPM_MUX18_3_f7 (
    .I0(inst_LPM_MUX18_5_5931),
    .I1(inst_LPM_MUX18_4_5932),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX18_3_f7_5930)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N676),
    .I3(N740),
    .I4(N612),
    .I5(N548),
    .O(inst_LPM_MUX18_5_5931)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N932),
    .I3(N996),
    .I4(N868),
    .I5(N804),
    .O(inst_LPM_MUX18_4_5932)
  );
  MUXF8   inst_LPM_MUX21_2_f8 (
    .I0(inst_LPM_MUX21_4_f7_5933),
    .I1(inst_LPM_MUX21_3_f7_5936),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[21])
  );
  MUXF7   inst_LPM_MUX21_4_f7 (
    .I0(inst_LPM_MUX21_6_5934),
    .I1(inst_LPM_MUX21_51_5935),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX21_4_f7_5933)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX21_6_5934)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX21_51_5935)
  );
  MUXF7   inst_LPM_MUX21_3_f7 (
    .I0(inst_LPM_MUX21_5_5937),
    .I1(inst_LPM_MUX21_4_5938),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX21_3_f7_5936)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N679),
    .I3(N743),
    .I4(N615),
    .I5(N551),
    .O(inst_LPM_MUX21_5_5937)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N935),
    .I3(N999),
    .I4(N871),
    .I5(N807),
    .O(inst_LPM_MUX21_4_5938)
  );
  MUXF8   inst_LPM_MUX19_2_f8 (
    .I0(inst_LPM_MUX19_4_f7_5939),
    .I1(inst_LPM_MUX19_3_f7_5942),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[19])
  );
  MUXF7   inst_LPM_MUX19_4_f7 (
    .I0(inst_LPM_MUX19_6_5940),
    .I1(inst_LPM_MUX19_51_5941),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX19_4_f7_5939)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX19_6_5940)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX19_51_5941)
  );
  MUXF7   inst_LPM_MUX19_3_f7 (
    .I0(inst_LPM_MUX19_5_5943),
    .I1(inst_LPM_MUX19_4_5944),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX19_3_f7_5942)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N677),
    .I3(N741),
    .I4(N613),
    .I5(N549),
    .O(inst_LPM_MUX19_5_5943)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N933),
    .I3(N997),
    .I4(N869),
    .I5(N805),
    .O(inst_LPM_MUX19_4_5944)
  );
  MUXF8   inst_LPM_MUX20_2_f8 (
    .I0(inst_LPM_MUX20_4_f7_5945),
    .I1(inst_LPM_MUX20_3_f7_5948),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[20])
  );
  MUXF7   inst_LPM_MUX20_4_f7 (
    .I0(inst_LPM_MUX20_6_5946),
    .I1(inst_LPM_MUX20_51_5947),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX20_4_f7_5945)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX20_6_5946)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX20_51_5947)
  );
  MUXF7   inst_LPM_MUX20_3_f7 (
    .I0(inst_LPM_MUX20_5_5949),
    .I1(inst_LPM_MUX20_4_5950),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX20_3_f7_5948)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N678),
    .I3(N742),
    .I4(N614),
    .I5(N550),
    .O(inst_LPM_MUX20_5_5949)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N934),
    .I3(N998),
    .I4(N870),
    .I5(N806),
    .O(inst_LPM_MUX20_4_5950)
  );
  MUXF8   inst_LPM_MUX22_2_f8 (
    .I0(inst_LPM_MUX22_4_f7_5951),
    .I1(inst_LPM_MUX22_3_f7_5954),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[22])
  );
  MUXF7   inst_LPM_MUX22_4_f7 (
    .I0(inst_LPM_MUX22_6_5952),
    .I1(inst_LPM_MUX22_51_5953),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX22_4_f7_5951)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX22_6_5952)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX22_51_5953)
  );
  MUXF7   inst_LPM_MUX22_3_f7 (
    .I0(inst_LPM_MUX22_5_5955),
    .I1(inst_LPM_MUX22_4_5956),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX22_3_f7_5954)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N680),
    .I3(N744),
    .I4(N616),
    .I5(N552),
    .O(inst_LPM_MUX22_5_5955)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N936),
    .I3(N1000),
    .I4(N872),
    .I5(N808),
    .O(inst_LPM_MUX22_4_5956)
  );
  MUXF8   inst_LPM_MUX23_2_f8 (
    .I0(inst_LPM_MUX23_4_f7_5957),
    .I1(inst_LPM_MUX23_3_f7_5960),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[23])
  );
  MUXF7   inst_LPM_MUX23_4_f7 (
    .I0(inst_LPM_MUX23_6_5958),
    .I1(inst_LPM_MUX23_51_5959),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX23_4_f7_5957)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX23_6_5958)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX23_51_5959)
  );
  MUXF7   inst_LPM_MUX23_3_f7 (
    .I0(inst_LPM_MUX23_5_5961),
    .I1(inst_LPM_MUX23_4_5962),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX23_3_f7_5960)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N681),
    .I3(N745),
    .I4(N617),
    .I5(N553),
    .O(inst_LPM_MUX23_5_5961)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N937),
    .I3(N1001),
    .I4(N873),
    .I5(N809),
    .O(inst_LPM_MUX23_4_5962)
  );
  MUXF8   inst_LPM_MUX26_2_f8 (
    .I0(inst_LPM_MUX26_4_f7_5963),
    .I1(inst_LPM_MUX26_3_f7_5966),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[26])
  );
  MUXF7   inst_LPM_MUX26_4_f7 (
    .I0(inst_LPM_MUX26_6_5964),
    .I1(inst_LPM_MUX26_51_5965),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX26_4_f7_5963)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N172),
    .I3(N236),
    .I4(N108),
    .I5(N44),
    .O(inst_LPM_MUX26_6_5964)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N428),
    .I3(N492),
    .I4(N364),
    .I5(N300),
    .O(inst_LPM_MUX26_51_5965)
  );
  MUXF7   inst_LPM_MUX26_3_f7 (
    .I0(inst_LPM_MUX26_5_5967),
    .I1(inst_LPM_MUX26_4_5968),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX26_3_f7_5966)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N684),
    .I3(N748),
    .I4(N620),
    .I5(N556),
    .O(inst_LPM_MUX26_5_5967)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N940),
    .I3(N1004),
    .I4(N876),
    .I5(N812),
    .O(inst_LPM_MUX26_4_5968)
  );
  MUXF8   inst_LPM_MUX24_2_f8 (
    .I0(inst_LPM_MUX24_4_f7_5969),
    .I1(inst_LPM_MUX24_3_f7_5972),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[24])
  );
  MUXF7   inst_LPM_MUX24_4_f7 (
    .I0(inst_LPM_MUX24_6_5970),
    .I1(inst_LPM_MUX24_51_5971),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX24_4_f7_5969)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N170),
    .I3(N234),
    .I4(N106),
    .I5(N42),
    .O(inst_LPM_MUX24_6_5970)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N426),
    .I3(N490),
    .I4(N362),
    .I5(N298),
    .O(inst_LPM_MUX24_51_5971)
  );
  MUXF7   inst_LPM_MUX24_3_f7 (
    .I0(inst_LPM_MUX24_5_5973),
    .I1(inst_LPM_MUX24_4_5974),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX24_3_f7_5972)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N682),
    .I3(N746),
    .I4(N618),
    .I5(N554),
    .O(inst_LPM_MUX24_5_5973)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N938),
    .I3(N1002),
    .I4(N874),
    .I5(N810),
    .O(inst_LPM_MUX24_4_5974)
  );
  MUXF8   inst_LPM_MUX25_2_f8 (
    .I0(inst_LPM_MUX25_4_f7_5975),
    .I1(inst_LPM_MUX25_3_f7_5978),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[25])
  );
  MUXF7   inst_LPM_MUX25_4_f7 (
    .I0(inst_LPM_MUX25_6_5976),
    .I1(inst_LPM_MUX25_51_5977),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX25_4_f7_5975)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N171),
    .I3(N235),
    .I4(N107),
    .I5(N43),
    .O(inst_LPM_MUX25_6_5976)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N427),
    .I3(N491),
    .I4(N363),
    .I5(N299),
    .O(inst_LPM_MUX25_51_5977)
  );
  MUXF7   inst_LPM_MUX25_3_f7 (
    .I0(inst_LPM_MUX25_5_5979),
    .I1(inst_LPM_MUX25_4_5980),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX25_3_f7_5978)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N683),
    .I3(N747),
    .I4(N619),
    .I5(N555),
    .O(inst_LPM_MUX25_5_5979)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N939),
    .I3(N1003),
    .I4(N875),
    .I5(N811),
    .O(inst_LPM_MUX25_4_5980)
  );
  MUXF8   inst_LPM_MUX27_2_f8 (
    .I0(inst_LPM_MUX27_4_f7_5981),
    .I1(inst_LPM_MUX27_3_f7_5984),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[27])
  );
  MUXF7   inst_LPM_MUX27_4_f7 (
    .I0(inst_LPM_MUX27_6_5982),
    .I1(inst_LPM_MUX27_51_5983),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX27_4_f7_5981)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N173),
    .I3(N237),
    .I4(N109),
    .I5(N45),
    .O(inst_LPM_MUX27_6_5982)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N429),
    .I3(N493),
    .I4(N365),
    .I5(N301),
    .O(inst_LPM_MUX27_51_5983)
  );
  MUXF7   inst_LPM_MUX27_3_f7 (
    .I0(inst_LPM_MUX27_5_5985),
    .I1(inst_LPM_MUX27_4_5986),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX27_3_f7_5984)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N685),
    .I3(N749),
    .I4(N621),
    .I5(N557),
    .O(inst_LPM_MUX27_5_5985)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N941),
    .I3(N1005),
    .I4(N877),
    .I5(N813),
    .O(inst_LPM_MUX27_4_5986)
  );
  MUXF8   inst_LPM_MUX28_2_f8 (
    .I0(inst_LPM_MUX28_4_f7_5987),
    .I1(inst_LPM_MUX28_3_f7_5990),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[28])
  );
  MUXF7   inst_LPM_MUX28_4_f7 (
    .I0(inst_LPM_MUX28_6_5988),
    .I1(inst_LPM_MUX28_51_5989),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX28_4_f7_5987)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N174),
    .I3(N238),
    .I4(N110),
    .I5(N46),
    .O(inst_LPM_MUX28_6_5988)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N430),
    .I3(N494),
    .I4(N366),
    .I5(N302),
    .O(inst_LPM_MUX28_51_5989)
  );
  MUXF7   inst_LPM_MUX28_3_f7 (
    .I0(inst_LPM_MUX28_5_5991),
    .I1(inst_LPM_MUX28_4_5992),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX28_3_f7_5990)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N686),
    .I3(N750),
    .I4(N622),
    .I5(N558),
    .O(inst_LPM_MUX28_5_5991)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N942),
    .I3(N1006),
    .I4(N878),
    .I5(N814),
    .O(inst_LPM_MUX28_4_5992)
  );
  MUXF8   inst_LPM_MUX29_2_f8 (
    .I0(inst_LPM_MUX29_4_f7_5993),
    .I1(inst_LPM_MUX29_3_f7_5996),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[29])
  );
  MUXF7   inst_LPM_MUX29_4_f7 (
    .I0(inst_LPM_MUX29_6_5994),
    .I1(inst_LPM_MUX29_51_5995),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX29_4_f7_5993)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N175),
    .I3(N239),
    .I4(N111),
    .I5(N47),
    .O(inst_LPM_MUX29_6_5994)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N431),
    .I3(N495),
    .I4(N367),
    .I5(N303),
    .O(inst_LPM_MUX29_51_5995)
  );
  MUXF7   inst_LPM_MUX29_3_f7 (
    .I0(inst_LPM_MUX29_5_5997),
    .I1(inst_LPM_MUX29_4_5998),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX29_3_f7_5996)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N687),
    .I3(N751),
    .I4(N623),
    .I5(N559),
    .O(inst_LPM_MUX29_5_5997)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N943),
    .I3(N1007),
    .I4(N879),
    .I5(N815),
    .O(inst_LPM_MUX29_4_5998)
  );
  MUXF8   inst_LPM_MUX30_2_f8 (
    .I0(inst_LPM_MUX30_4_f7_5999),
    .I1(inst_LPM_MUX30_3_f7_6002),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[30])
  );
  MUXF7   inst_LPM_MUX30_4_f7 (
    .I0(inst_LPM_MUX30_6_6000),
    .I1(inst_LPM_MUX30_51_6001),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX30_4_f7_5999)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N176),
    .I3(N240),
    .I4(N112),
    .I5(N48),
    .O(inst_LPM_MUX30_6_6000)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N432),
    .I3(N496),
    .I4(N368),
    .I5(N304),
    .O(inst_LPM_MUX30_51_6001)
  );
  MUXF7   inst_LPM_MUX30_3_f7 (
    .I0(inst_LPM_MUX30_5_6003),
    .I1(inst_LPM_MUX30_4_6004),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX30_3_f7_6002)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N688),
    .I3(N752),
    .I4(N624),
    .I5(N560),
    .O(inst_LPM_MUX30_5_6003)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N944),
    .I3(N1008),
    .I4(N880),
    .I5(N816),
    .O(inst_LPM_MUX30_4_6004)
  );
  MUXF8   inst_LPM_MUX31_2_f8 (
    .I0(inst_LPM_MUX31_4_f7_6005),
    .I1(inst_LPM_MUX31_3_f7_6008),
    .S(inst_LPM_FF_0_5051),
    .O(basesoc_sram_bus_dat_r[31])
  );
  MUXF7   inst_LPM_MUX31_4_f7 (
    .I0(inst_LPM_MUX31_6_6006),
    .I1(inst_LPM_MUX31_51_6007),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX31_4_f7_6005)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_6 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N177),
    .I3(N241),
    .I4(N113),
    .I5(N49),
    .O(inst_LPM_MUX31_6_6006)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_51 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N433),
    .I3(N497),
    .I4(N369),
    .I5(N305),
    .O(inst_LPM_MUX31_51_6007)
  );
  MUXF7   inst_LPM_MUX31_3_f7 (
    .I0(inst_LPM_MUX31_5_6009),
    .I1(inst_LPM_MUX31_4_6010),
    .S(inst_LPM_FF_1_5050),
    .O(inst_LPM_MUX31_3_f7_6008)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_5 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N689),
    .I3(N753),
    .I4(N625),
    .I5(N561),
    .O(inst_LPM_MUX31_5_6009)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_2_5049),
    .I1(inst_LPM_FF_3_5048),
    .I2(N945),
    .I3(N1009),
    .I4(N881),
    .I5(N817),
    .O(inst_LPM_MUX31_4_6010)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>  (
    .I0(\picorv32/mem_addr [15]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(_n6522[2]),
    .I4(_n6522[1]),
    .I5(_n6522[0]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>_6011 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<0>_6011 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>_6012 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>  (
    .I0(\picorv32/mem_addr [18]),
    .I1(\picorv32/mem_addr [17]),
    .I2(\picorv32/mem_addr [16]),
    .I3(_n6522[5]),
    .I4(_n6522[4]),
    .I5(_n6522[3]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>_6013 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<0>_6012 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<1>_6013 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>_6014 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>  (
    .I0(\picorv32/mem_addr [21]),
    .I1(\picorv32/mem_addr [20]),
    .I2(\picorv32/mem_addr [19]),
    .I3(_n6522[8]),
    .I4(_n6522[7]),
    .I5(_n6522[6]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>_6015 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<1>_6014 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<2>_6015 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>_6016 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>  (
    .I0(\picorv32/mem_addr [24]),
    .I1(\picorv32/mem_addr [23]),
    .I2(\picorv32/mem_addr [22]),
    .I3(_n6522[11]),
    .I4(_n6522[10]),
    .I5(_n6522[9]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>_6017 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<2>_6016 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<3>_6017 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>_6018 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>  (
    .I0(\picorv32/mem_addr [27]),
    .I1(\picorv32/mem_addr [26]),
    .I2(\picorv32/mem_addr [25]),
    .I3(_n6522[14]),
    .I4(_n6522[13]),
    .I5(_n6522[12]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>_6019 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<3>_6018 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<4>_6019 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>_6020 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>  (
    .I0(_n6522[15]),
    .I1(\picorv32/mem_addr [28]),
    .I2(_n6522[16]),
    .I3(\picorv32/mem_addr [29]),
    .I4(_n6522[17]),
    .I5(\picorv32/mem_addr [30]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>_6021 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<4>_6020 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<5>_6021 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>_6022 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000001 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>  (
    .I0(_n6522[19]),
    .I1(_n6522[20]),
    .I2(_n6522[21]),
    .I3(_n6522[22]),
    .I4(_n6522[18]),
    .I5(\picorv32/mem_addr [31]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>_6023 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<6>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_cy<5>_6022 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_824_o_lut<6>_6023 ),
    .O(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 4 ),
    .CLKOUT0_DIVIDE ( 1 ),
    .CLKOUT1_DIVIDE ( 6 ),
    .CLKOUT2_DIVIDE ( 2 ),
    .CLKOUT3_DIVIDE ( 2 ),
    .CLKOUT4_DIVIDE ( 4 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 230.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 210.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(crg_unbuf_encoder),
    .DEN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(basesoc_sdram_tfawcon_ready),
    .CLKIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DWE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(crg_unbuf_sys2x),
    .REL(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DI({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk8x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys2x_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   encoder_bufg (
    .O(encoder_clk),
    .I(crg_unbuf_encoder)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   sys2x_bufg (
    .O(sys2x_clk),
    .I(crg_unbuf_sys2x)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[0]),
    .D3(half_rate_phy_record3_wrdata[16]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[0]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[16]),
    .D4(half_rate_phy_record3_wrdata[0]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[1]),
    .D3(half_rate_phy_record3_wrdata[17]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[1]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[17]),
    .D4(half_rate_phy_record3_wrdata[1]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_3398 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[2]),
    .D3(half_rate_phy_record3_wrdata[18]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[2]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[18]),
    .D4(half_rate_phy_record3_wrdata[2]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[3]),
    .D3(half_rate_phy_record3_wrdata[19]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[3]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[19]),
    .D4(half_rate_phy_record3_wrdata[3]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[4]),
    .D3(half_rate_phy_record3_wrdata[20]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[4]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[20]),
    .D4(half_rate_phy_record3_wrdata[4]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[5]),
    .D3(half_rate_phy_record3_wrdata[21]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[5]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[21]),
    .D4(half_rate_phy_record3_wrdata[5]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[6]),
    .D3(half_rate_phy_record3_wrdata[22]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[6]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[22]),
    .D4(half_rate_phy_record3_wrdata[6]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[7]),
    .D3(half_rate_phy_record3_wrdata[23]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[7]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[23]),
    .D4(half_rate_phy_record3_wrdata[7]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[8]),
    .D3(half_rate_phy_record3_wrdata[24]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[8]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[24]),
    .D4(half_rate_phy_record3_wrdata[8]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[9]),
    .D3(half_rate_phy_record3_wrdata[25]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[9]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[25]),
    .D4(half_rate_phy_record3_wrdata[9]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[10]),
    .D3(half_rate_phy_record3_wrdata[26]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[10]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[26]),
    .D4(half_rate_phy_record3_wrdata[10]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[11]),
    .D3(half_rate_phy_record3_wrdata[27]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[11]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[27]),
    .D4(half_rate_phy_record3_wrdata[11]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[12]),
    .D3(half_rate_phy_record3_wrdata[28]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[12]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[28]),
    .D4(half_rate_phy_record3_wrdata[12]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[13]),
    .D3(half_rate_phy_record3_wrdata[29]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[13]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[29]),
    .D4(half_rate_phy_record3_wrdata[13]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[14]),
    .D3(half_rate_phy_record3_wrdata[30]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[14]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[30]),
    .D4(half_rate_phy_record3_wrdata[14]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[15]),
    .D3(half_rate_phy_record3_wrdata[31]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[15]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[31]),
    .D4(half_rate_phy_record3_wrdata[15]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record3_wrdata_mask[0]),
    .D3(half_rate_phy_record3_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_110),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record3_wrdata_mask[0]),
    .D4(half_rate_phy_record3_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record3_wrdata_mask[0]),
    .D3(half_rate_phy_record3_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_111),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record3_wrdata_mask[0]),
    .D4(half_rate_phy_record3_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[0]),
    .Q2(half_rate_phy_record0_rddata[0]),
    .Q1(half_rate_phy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[0]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[1]),
    .Q2(half_rate_phy_record0_rddata[1]),
    .Q1(half_rate_phy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[1]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[2]),
    .Q2(half_rate_phy_record0_rddata[2]),
    .Q1(half_rate_phy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[2]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_3417 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[3]),
    .Q2(half_rate_phy_record0_rddata[3]),
    .Q1(half_rate_phy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[3]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[4]),
    .Q2(half_rate_phy_record0_rddata[4]),
    .Q1(half_rate_phy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[4]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[5]),
    .Q2(half_rate_phy_record0_rddata[5]),
    .Q1(half_rate_phy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[5]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[6]),
    .Q2(half_rate_phy_record0_rddata[6]),
    .Q1(half_rate_phy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[6]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[7]),
    .Q2(half_rate_phy_record0_rddata[7]),
    .Q1(half_rate_phy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[7]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[8]),
    .Q2(half_rate_phy_record0_rddata[8]),
    .Q1(half_rate_phy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[8]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[9]),
    .Q2(half_rate_phy_record0_rddata[9]),
    .Q1(half_rate_phy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[9]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[10]),
    .Q2(half_rate_phy_record0_rddata[10]),
    .Q1(half_rate_phy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[10]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[11]),
    .Q2(half_rate_phy_record0_rddata[11]),
    .Q1(half_rate_phy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[11]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[12]),
    .Q2(half_rate_phy_record0_rddata[12]),
    .Q1(half_rate_phy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[12]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[13]),
    .Q2(half_rate_phy_record0_rddata[13]),
    .Q1(half_rate_phy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[13]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[14]),
    .Q2(half_rate_phy_record0_rddata[14]),
    .Q1(half_rate_phy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[14]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[15]),
    .Q2(half_rate_phy_record0_rddata[15]),
    .Q1(half_rate_phy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[15]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_3434 (
    .D0(basesoc_sdram_tfawcon_ready),
    .D1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_495_o),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(crg_output_clk)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(half_rate_phy_dq_o[0]),
    .T(half_rate_phy_dq_t[0]),
    .O(half_rate_phy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(half_rate_phy_dq_o[1]),
    .T(half_rate_phy_dq_t[1]),
    .O(half_rate_phy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(half_rate_phy_dq_o[2]),
    .T(half_rate_phy_dq_t[2]),
    .O(half_rate_phy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(half_rate_phy_dq_o[3]),
    .T(half_rate_phy_dq_t[3]),
    .O(half_rate_phy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(half_rate_phy_dq_o[4]),
    .T(half_rate_phy_dq_t[4]),
    .O(half_rate_phy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_3440 (
    .I(half_rate_phy_dq_o[5]),
    .T(half_rate_phy_dq_t[5]),
    .O(half_rate_phy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(half_rate_phy_dq_o[6]),
    .T(half_rate_phy_dq_t[6]),
    .O(half_rate_phy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(half_rate_phy_dq_o[7]),
    .T(half_rate_phy_dq_t[7]),
    .O(half_rate_phy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(half_rate_phy_dq_o[8]),
    .T(half_rate_phy_dq_t[8]),
    .O(half_rate_phy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(half_rate_phy_dq_o[9]),
    .T(half_rate_phy_dq_t[9]),
    .O(half_rate_phy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(half_rate_phy_dq_o[10]),
    .T(half_rate_phy_dq_t[10]),
    .O(half_rate_phy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(half_rate_phy_dq_o[11]),
    .T(half_rate_phy_dq_t[11]),
    .O(half_rate_phy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(half_rate_phy_dq_o[12]),
    .T(half_rate_phy_dq_t[12]),
    .O(half_rate_phy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(half_rate_phy_dq_o[13]),
    .T(half_rate_phy_dq_t[13]),
    .O(half_rate_phy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(half_rate_phy_dq_o[14]),
    .T(half_rate_phy_dq_t[14]),
    .O(half_rate_phy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(half_rate_phy_dq_o[15]),
    .T(half_rate_phy_dq_t[15]),
    .O(half_rate_phy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_6 (
    .I(half_rate_phy_dqs_o[0]),
    .T(half_rate_phy_dqs_t[0]),
    .O(ddram_dqs[0]),
    .OB(ddram_dqs_n[0])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_1 (
    .I(half_rate_phy_dqs_o[1]),
    .T(half_rate_phy_dqs_t[1]),
    .O(ddram_dqs[1]),
    .OB(ddram_dqs_n[1])
  );
  OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFDS_7 (
    .I(crg_output_clk),
    .O(ddram_clock_p),
    .OB(ddram_clock_n)
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_8 (
    .SHIFT(basesoc_sdram_tfawcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_2592_o ),
    .DOUT(dna_do)
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<14>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [13]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi14_6111 ),
    .S(\picorv32/Mcompar_alu_lts_lut [14]),
    .O(\picorv32/Mcompar_alu_lts_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<14>  (
    .I0(\picorv32/reg_op2_28_7289 ),
    .I1(\picorv32/reg_op1_28_7319 ),
    .I2(\picorv32/reg_op2_29_7290 ),
    .I3(\picorv32/reg_op1_29_7320 ),
    .O(\picorv32/Mcompar_alu_lts_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi14  (
    .I0(\picorv32/reg_op1_29_7320 ),
    .I1(\picorv32/reg_op1_28_7319 ),
    .I2(\picorv32/reg_op2_28_7289 ),
    .I3(\picorv32/reg_op2_29_7290 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi14_6111 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<13>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [12]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi13_6114 ),
    .S(\picorv32/Mcompar_alu_lts_lut [13]),
    .O(\picorv32/Mcompar_alu_lts_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<13>  (
    .I0(\picorv32/reg_op2_26_7287 ),
    .I1(\picorv32/reg_op1_26_7317 ),
    .I2(\picorv32/reg_op2_27_7288 ),
    .I3(\picorv32/reg_op1_27_7318 ),
    .O(\picorv32/Mcompar_alu_lts_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi13  (
    .I0(\picorv32/reg_op1_27_7318 ),
    .I1(\picorv32/reg_op1_26_7317 ),
    .I2(\picorv32/reg_op2_26_7287 ),
    .I3(\picorv32/reg_op2_27_7288 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi13_6114 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<12>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [11]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi12_6117 ),
    .S(\picorv32/Mcompar_alu_lts_lut [12]),
    .O(\picorv32/Mcompar_alu_lts_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<12>  (
    .I0(\picorv32/reg_op2_24_7285 ),
    .I1(\picorv32/reg_op1_24_7315 ),
    .I2(\picorv32/reg_op2_25_7286 ),
    .I3(\picorv32/reg_op1_25_7316 ),
    .O(\picorv32/Mcompar_alu_lts_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi12  (
    .I0(\picorv32/reg_op1_25_7316 ),
    .I1(\picorv32/reg_op1_24_7315 ),
    .I2(\picorv32/reg_op2_24_7285 ),
    .I3(\picorv32/reg_op2_25_7286 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi12_6117 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<11>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [10]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi11_6120 ),
    .S(\picorv32/Mcompar_alu_lts_lut [11]),
    .O(\picorv32/Mcompar_alu_lts_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<11>  (
    .I0(\picorv32/reg_op2_22_7283 ),
    .I1(\picorv32/reg_op1_22_7313 ),
    .I2(\picorv32/reg_op2_23_7284 ),
    .I3(\picorv32/reg_op1_23_7314 ),
    .O(\picorv32/Mcompar_alu_lts_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi11  (
    .I0(\picorv32/reg_op1_23_7314 ),
    .I1(\picorv32/reg_op1_22_7313 ),
    .I2(\picorv32/reg_op2_22_7283 ),
    .I3(\picorv32/reg_op2_23_7284 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi11_6120 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<10>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [9]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi10_6123 ),
    .S(\picorv32/Mcompar_alu_lts_lut [10]),
    .O(\picorv32/Mcompar_alu_lts_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<10>  (
    .I0(\picorv32/reg_op2_20_7281 ),
    .I1(\picorv32/reg_op1_20_7311 ),
    .I2(\picorv32/reg_op2_21_7282 ),
    .I3(\picorv32/reg_op1_21_7312 ),
    .O(\picorv32/Mcompar_alu_lts_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi10  (
    .I0(\picorv32/reg_op1_21_7312 ),
    .I1(\picorv32/reg_op1_20_7311 ),
    .I2(\picorv32/reg_op2_20_7281 ),
    .I3(\picorv32/reg_op2_21_7282 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi10_6123 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<9>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [8]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi9_6126 ),
    .S(\picorv32/Mcompar_alu_lts_lut [9]),
    .O(\picorv32/Mcompar_alu_lts_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<9>  (
    .I0(\picorv32/reg_op2_18_7279 ),
    .I1(\picorv32/reg_op1_18_7309 ),
    .I2(\picorv32/reg_op2_19_7280 ),
    .I3(\picorv32/reg_op1_19_7310 ),
    .O(\picorv32/Mcompar_alu_lts_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi9  (
    .I0(\picorv32/reg_op1_19_7310 ),
    .I1(\picorv32/reg_op1_18_7309 ),
    .I2(\picorv32/reg_op2_18_7279 ),
    .I3(\picorv32/reg_op2_19_7280 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi9_6126 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<8>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [7]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi8_6129 ),
    .S(\picorv32/Mcompar_alu_lts_lut [8]),
    .O(\picorv32/Mcompar_alu_lts_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<8>  (
    .I0(\picorv32/reg_op2_16_7277 ),
    .I1(\picorv32/reg_op1_16_7307 ),
    .I2(\picorv32/reg_op2_17_7278 ),
    .I3(\picorv32/reg_op1_17_7308 ),
    .O(\picorv32/Mcompar_alu_lts_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi8  (
    .I0(\picorv32/reg_op1_17_7308 ),
    .I1(\picorv32/reg_op1_16_7307 ),
    .I2(\picorv32/reg_op2_16_7277 ),
    .I3(\picorv32/reg_op2_17_7278 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi8_6129 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<7>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [6]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi7_6132 ),
    .S(\picorv32/Mcompar_alu_lts_lut [7]),
    .O(\picorv32/Mcompar_alu_lts_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<7>  (
    .I0(\picorv32/reg_op2_14_7275 ),
    .I1(\picorv32/reg_op1_14_7305 ),
    .I2(\picorv32/reg_op2_15_7276 ),
    .I3(\picorv32/reg_op1_15_7306 ),
    .O(\picorv32/Mcompar_alu_lts_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi7  (
    .I0(\picorv32/reg_op1_15_7306 ),
    .I1(\picorv32/reg_op1_14_7305 ),
    .I2(\picorv32/reg_op2_14_7275 ),
    .I3(\picorv32/reg_op2_15_7276 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi7_6132 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<6>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [5]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi6_6135 ),
    .S(\picorv32/Mcompar_alu_lts_lut [6]),
    .O(\picorv32/Mcompar_alu_lts_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<6>  (
    .I0(\picorv32/reg_op2_12_7273 ),
    .I1(\picorv32/reg_op1_12_7303 ),
    .I2(\picorv32/reg_op2_13_7274 ),
    .I3(\picorv32/reg_op1_13_7304 ),
    .O(\picorv32/Mcompar_alu_lts_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi6  (
    .I0(\picorv32/reg_op1_13_7304 ),
    .I1(\picorv32/reg_op1_12_7303 ),
    .I2(\picorv32/reg_op2_12_7273 ),
    .I3(\picorv32/reg_op2_13_7274 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi6_6135 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<5>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [4]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi5_6138 ),
    .S(\picorv32/Mcompar_alu_lts_lut [5]),
    .O(\picorv32/Mcompar_alu_lts_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<5>  (
    .I0(\picorv32/reg_op2_10_7271 ),
    .I1(\picorv32/reg_op1_10_7301 ),
    .I2(\picorv32/reg_op2_11_7272 ),
    .I3(\picorv32/reg_op1_11_7302 ),
    .O(\picorv32/Mcompar_alu_lts_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi5  (
    .I0(\picorv32/reg_op1_11_7302 ),
    .I1(\picorv32/reg_op1_10_7301 ),
    .I2(\picorv32/reg_op2_10_7271 ),
    .I3(\picorv32/reg_op2_11_7272 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi5_6138 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<4>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [3]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi4_6141 ),
    .S(\picorv32/Mcompar_alu_lts_lut [4]),
    .O(\picorv32/Mcompar_alu_lts_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<4>  (
    .I0(\picorv32/reg_op2_8_7269 ),
    .I1(\picorv32/reg_op1_8_7299 ),
    .I2(\picorv32/reg_op2_9_7270 ),
    .I3(\picorv32/reg_op1_9_7300 ),
    .O(\picorv32/Mcompar_alu_lts_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi4  (
    .I0(\picorv32/reg_op1_9_7300 ),
    .I1(\picorv32/reg_op1_8_7299 ),
    .I2(\picorv32/reg_op2_8_7269 ),
    .I3(\picorv32/reg_op2_9_7270 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi4_6141 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<3>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [2]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi3_6144 ),
    .S(\picorv32/Mcompar_alu_lts_lut [3]),
    .O(\picorv32/Mcompar_alu_lts_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<3>  (
    .I0(\picorv32/reg_op2_6_6803 ),
    .I1(\picorv32/reg_op1_6_7297 ),
    .I2(\picorv32/reg_op2_7_6804 ),
    .I3(\picorv32/reg_op1_7_7298 ),
    .O(\picorv32/Mcompar_alu_lts_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi3  (
    .I0(\picorv32/reg_op1_7_7298 ),
    .I1(\picorv32/reg_op1_6_7297 ),
    .I2(\picorv32/reg_op2_6_6803 ),
    .I3(\picorv32/reg_op2_7_6804 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi3_6144 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<2>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [1]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi2_6147 ),
    .S(\picorv32/Mcompar_alu_lts_lut [2]),
    .O(\picorv32/Mcompar_alu_lts_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<2>  (
    .I0(\picorv32/reg_op2_4_6801 ),
    .I1(\picorv32/reg_op1_4_7295 ),
    .I2(\picorv32/reg_op2_5_6802 ),
    .I3(\picorv32/reg_op1_5_7296 ),
    .O(\picorv32/Mcompar_alu_lts_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi2  (
    .I0(\picorv32/reg_op1_5_7296 ),
    .I1(\picorv32/reg_op1_4_7295 ),
    .I2(\picorv32/reg_op2_4_6801 ),
    .I3(\picorv32/reg_op2_5_6802 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi2_6147 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<1>  (
    .CI(\picorv32/Mcompar_alu_lts_cy [0]),
    .DI(\picorv32/Mcompar_alu_lts_lutdi1_6150 ),
    .S(\picorv32/Mcompar_alu_lts_lut [1]),
    .O(\picorv32/Mcompar_alu_lts_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<1>  (
    .I0(\picorv32/reg_op2_2_6799 ),
    .I1(\picorv32/reg_op1_2_7293 ),
    .I2(\picorv32/reg_op2_3_6800 ),
    .I3(\picorv32/reg_op1_3_7294 ),
    .O(\picorv32/Mcompar_alu_lts_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi1  (
    .I0(\picorv32/reg_op1_3_7294 ),
    .I1(\picorv32/reg_op1_2_7293 ),
    .I2(\picorv32/reg_op2_2_6799 ),
    .I3(\picorv32/reg_op2_3_6800 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi1_6150 )
  );
  MUXCY   \picorv32/Mcompar_alu_lts_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\picorv32/Mcompar_alu_lts_lutdi_6153 ),
    .S(\picorv32/Mcompar_alu_lts_lut [0]),
    .O(\picorv32/Mcompar_alu_lts_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_lts_lut<0>  (
    .I0(\picorv32/reg_op2_0_6797 ),
    .I1(\picorv32/reg_op1_0_6533 ),
    .I2(\picorv32/reg_op2_1_6798 ),
    .I3(\picorv32/reg_op1_1_6532 ),
    .O(\picorv32/Mcompar_alu_lts_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_lts_lutdi  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(\picorv32/reg_op1_0_6533 ),
    .I2(\picorv32/reg_op2_0_6797 ),
    .I3(\picorv32/reg_op2_1_6798 ),
    .O(\picorv32/Mcompar_alu_lts_lutdi_6153 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<14>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [13]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi14_6157 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [14]),
    .O(\picorv32/Mcompar_alu_ltu_cy [14])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<14>  (
    .I0(\picorv32/reg_op2_28_7289 ),
    .I1(\picorv32/reg_op1_28_7319 ),
    .I2(\picorv32/reg_op2_29_7290 ),
    .I3(\picorv32/reg_op1_29_7320 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi14  (
    .I0(\picorv32/reg_op1_29_7320 ),
    .I1(\picorv32/reg_op1_28_7319 ),
    .I2(\picorv32/reg_op2_28_7289 ),
    .I3(\picorv32/reg_op2_29_7290 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi14_6157 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<13>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [12]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi13_6160 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [13]),
    .O(\picorv32/Mcompar_alu_ltu_cy [13])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<13>  (
    .I0(\picorv32/reg_op2_26_7287 ),
    .I1(\picorv32/reg_op1_26_7317 ),
    .I2(\picorv32/reg_op2_27_7288 ),
    .I3(\picorv32/reg_op1_27_7318 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi13  (
    .I0(\picorv32/reg_op1_27_7318 ),
    .I1(\picorv32/reg_op1_26_7317 ),
    .I2(\picorv32/reg_op2_26_7287 ),
    .I3(\picorv32/reg_op2_27_7288 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi13_6160 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<12>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [11]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi12_6163 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [12]),
    .O(\picorv32/Mcompar_alu_ltu_cy [12])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<12>  (
    .I0(\picorv32/reg_op2_24_7285 ),
    .I1(\picorv32/reg_op1_24_7315 ),
    .I2(\picorv32/reg_op2_25_7286 ),
    .I3(\picorv32/reg_op1_25_7316 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi12  (
    .I0(\picorv32/reg_op1_25_7316 ),
    .I1(\picorv32/reg_op1_24_7315 ),
    .I2(\picorv32/reg_op2_24_7285 ),
    .I3(\picorv32/reg_op2_25_7286 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi12_6163 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<11>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [10]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi11_6166 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [11]),
    .O(\picorv32/Mcompar_alu_ltu_cy [11])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<11>  (
    .I0(\picorv32/reg_op2_22_7283 ),
    .I1(\picorv32/reg_op1_22_7313 ),
    .I2(\picorv32/reg_op2_23_7284 ),
    .I3(\picorv32/reg_op1_23_7314 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi11  (
    .I0(\picorv32/reg_op1_23_7314 ),
    .I1(\picorv32/reg_op1_22_7313 ),
    .I2(\picorv32/reg_op2_22_7283 ),
    .I3(\picorv32/reg_op2_23_7284 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi11_6166 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<10>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [9]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi10_6169 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [10]),
    .O(\picorv32/Mcompar_alu_ltu_cy [10])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<10>  (
    .I0(\picorv32/reg_op2_20_7281 ),
    .I1(\picorv32/reg_op1_20_7311 ),
    .I2(\picorv32/reg_op2_21_7282 ),
    .I3(\picorv32/reg_op1_21_7312 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi10  (
    .I0(\picorv32/reg_op1_21_7312 ),
    .I1(\picorv32/reg_op1_20_7311 ),
    .I2(\picorv32/reg_op2_20_7281 ),
    .I3(\picorv32/reg_op2_21_7282 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi10_6169 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<9>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [8]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi9_6172 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [9]),
    .O(\picorv32/Mcompar_alu_ltu_cy [9])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<9>  (
    .I0(\picorv32/reg_op2_18_7279 ),
    .I1(\picorv32/reg_op1_18_7309 ),
    .I2(\picorv32/reg_op2_19_7280 ),
    .I3(\picorv32/reg_op1_19_7310 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi9  (
    .I0(\picorv32/reg_op1_19_7310 ),
    .I1(\picorv32/reg_op1_18_7309 ),
    .I2(\picorv32/reg_op2_18_7279 ),
    .I3(\picorv32/reg_op2_19_7280 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi9_6172 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<8>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [7]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi8_6175 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [8]),
    .O(\picorv32/Mcompar_alu_ltu_cy [8])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<8>  (
    .I0(\picorv32/reg_op2_16_7277 ),
    .I1(\picorv32/reg_op1_16_7307 ),
    .I2(\picorv32/reg_op2_17_7278 ),
    .I3(\picorv32/reg_op1_17_7308 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi8  (
    .I0(\picorv32/reg_op1_17_7308 ),
    .I1(\picorv32/reg_op1_16_7307 ),
    .I2(\picorv32/reg_op2_16_7277 ),
    .I3(\picorv32/reg_op2_17_7278 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi8_6175 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<7>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [6]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi7_6178 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [7]),
    .O(\picorv32/Mcompar_alu_ltu_cy [7])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<7>  (
    .I0(\picorv32/reg_op2_14_7275 ),
    .I1(\picorv32/reg_op1_14_7305 ),
    .I2(\picorv32/reg_op2_15_7276 ),
    .I3(\picorv32/reg_op1_15_7306 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi7  (
    .I0(\picorv32/reg_op1_15_7306 ),
    .I1(\picorv32/reg_op1_14_7305 ),
    .I2(\picorv32/reg_op2_14_7275 ),
    .I3(\picorv32/reg_op2_15_7276 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi7_6178 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<6>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [5]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi6_6181 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [6]),
    .O(\picorv32/Mcompar_alu_ltu_cy [6])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<6>  (
    .I0(\picorv32/reg_op2_12_7273 ),
    .I1(\picorv32/reg_op1_12_7303 ),
    .I2(\picorv32/reg_op2_13_7274 ),
    .I3(\picorv32/reg_op1_13_7304 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi6  (
    .I0(\picorv32/reg_op1_13_7304 ),
    .I1(\picorv32/reg_op1_12_7303 ),
    .I2(\picorv32/reg_op2_12_7273 ),
    .I3(\picorv32/reg_op2_13_7274 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi6_6181 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<5>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [4]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi5_6184 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [5]),
    .O(\picorv32/Mcompar_alu_ltu_cy [5])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<5>  (
    .I0(\picorv32/reg_op2_10_7271 ),
    .I1(\picorv32/reg_op1_10_7301 ),
    .I2(\picorv32/reg_op2_11_7272 ),
    .I3(\picorv32/reg_op1_11_7302 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi5  (
    .I0(\picorv32/reg_op1_11_7302 ),
    .I1(\picorv32/reg_op1_10_7301 ),
    .I2(\picorv32/reg_op2_10_7271 ),
    .I3(\picorv32/reg_op2_11_7272 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi5_6184 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<4>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [3]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi4_6187 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [4]),
    .O(\picorv32/Mcompar_alu_ltu_cy [4])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<4>  (
    .I0(\picorv32/reg_op2_8_7269 ),
    .I1(\picorv32/reg_op1_8_7299 ),
    .I2(\picorv32/reg_op2_9_7270 ),
    .I3(\picorv32/reg_op1_9_7300 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi4  (
    .I0(\picorv32/reg_op1_9_7300 ),
    .I1(\picorv32/reg_op1_8_7299 ),
    .I2(\picorv32/reg_op2_8_7269 ),
    .I3(\picorv32/reg_op2_9_7270 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi4_6187 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<3>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [2]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi3_6190 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [3]),
    .O(\picorv32/Mcompar_alu_ltu_cy [3])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<3>  (
    .I0(\picorv32/reg_op2_6_6803 ),
    .I1(\picorv32/reg_op1_6_7297 ),
    .I2(\picorv32/reg_op2_7_6804 ),
    .I3(\picorv32/reg_op1_7_7298 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi3  (
    .I0(\picorv32/reg_op1_7_7298 ),
    .I1(\picorv32/reg_op1_6_7297 ),
    .I2(\picorv32/reg_op2_6_6803 ),
    .I3(\picorv32/reg_op2_7_6804 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi3_6190 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<2>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [1]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi2_6193 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [2]),
    .O(\picorv32/Mcompar_alu_ltu_cy [2])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<2>  (
    .I0(\picorv32/reg_op2_4_6801 ),
    .I1(\picorv32/reg_op1_4_7295 ),
    .I2(\picorv32/reg_op2_5_6802 ),
    .I3(\picorv32/reg_op1_5_7296 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi2  (
    .I0(\picorv32/reg_op1_5_7296 ),
    .I1(\picorv32/reg_op1_4_7295 ),
    .I2(\picorv32/reg_op2_4_6801 ),
    .I3(\picorv32/reg_op2_5_6802 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi2_6193 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<1>  (
    .CI(\picorv32/Mcompar_alu_ltu_cy [0]),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi1_6196 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [1]),
    .O(\picorv32/Mcompar_alu_ltu_cy [1])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<1>  (
    .I0(\picorv32/reg_op2_2_6799 ),
    .I1(\picorv32/reg_op1_2_7293 ),
    .I2(\picorv32/reg_op2_3_6800 ),
    .I3(\picorv32/reg_op1_3_7294 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi1  (
    .I0(\picorv32/reg_op1_3_7294 ),
    .I1(\picorv32/reg_op1_2_7293 ),
    .I2(\picorv32/reg_op2_2_6799 ),
    .I3(\picorv32/reg_op2_3_6800 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi1_6196 )
  );
  MUXCY   \picorv32/Mcompar_alu_ltu_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\picorv32/Mcompar_alu_ltu_lutdi_6199 ),
    .S(\picorv32/Mcompar_alu_ltu_lut [0]),
    .O(\picorv32/Mcompar_alu_ltu_cy [0])
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_ltu_lut<0>  (
    .I0(\picorv32/reg_op2_0_6797 ),
    .I1(\picorv32/reg_op1_0_6533 ),
    .I2(\picorv32/reg_op2_1_6798 ),
    .I3(\picorv32/reg_op1_1_6532 ),
    .O(\picorv32/Mcompar_alu_ltu_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h08AE ))
  \picorv32/Mcompar_alu_ltu_lutdi  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(\picorv32/reg_op1_0_6533 ),
    .I2(\picorv32/reg_op2_0_6797 ),
    .I3(\picorv32/reg_op2_1_6798 ),
    .O(\picorv32/Mcompar_alu_ltu_lutdi_6199 )
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<10>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [10]),
    .O(\picorv32/alu_eq )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \picorv32/Mcompar_alu_eq_lut<10>  (
    .I0(\picorv32/reg_op1_30_7321 ),
    .I1(\picorv32/reg_op2_30_7291 ),
    .I2(\picorv32/reg_op1_31_7322 ),
    .I3(\picorv32/reg_op2_31_7292 ),
    .O(\picorv32/Mcompar_alu_eq_lut [10])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<9>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [9]),
    .O(\picorv32/Mcompar_alu_eq_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<9>  (
    .I0(\picorv32/reg_op1_27_7318 ),
    .I1(\picorv32/reg_op2_27_7288 ),
    .I2(\picorv32/reg_op1_28_7319 ),
    .I3(\picorv32/reg_op2_28_7289 ),
    .I4(\picorv32/reg_op1_29_7320 ),
    .I5(\picorv32/reg_op2_29_7290 ),
    .O(\picorv32/Mcompar_alu_eq_lut [9])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<8>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [8]),
    .O(\picorv32/Mcompar_alu_eq_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<8>  (
    .I0(\picorv32/reg_op1_24_7315 ),
    .I1(\picorv32/reg_op2_24_7285 ),
    .I2(\picorv32/reg_op1_25_7316 ),
    .I3(\picorv32/reg_op2_25_7286 ),
    .I4(\picorv32/reg_op1_26_7317 ),
    .I5(\picorv32/reg_op2_26_7287 ),
    .O(\picorv32/Mcompar_alu_eq_lut [8])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<7>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [7]),
    .O(\picorv32/Mcompar_alu_eq_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<7>  (
    .I0(\picorv32/reg_op1_21_7312 ),
    .I1(\picorv32/reg_op2_21_7282 ),
    .I2(\picorv32/reg_op1_22_7313 ),
    .I3(\picorv32/reg_op2_22_7283 ),
    .I4(\picorv32/reg_op1_23_7314 ),
    .I5(\picorv32/reg_op2_23_7284 ),
    .O(\picorv32/Mcompar_alu_eq_lut [7])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<6>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [6]),
    .O(\picorv32/Mcompar_alu_eq_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<6>  (
    .I0(\picorv32/reg_op1_18_7309 ),
    .I1(\picorv32/reg_op2_18_7279 ),
    .I2(\picorv32/reg_op1_19_7310 ),
    .I3(\picorv32/reg_op2_19_7280 ),
    .I4(\picorv32/reg_op1_20_7311 ),
    .I5(\picorv32/reg_op2_20_7281 ),
    .O(\picorv32/Mcompar_alu_eq_lut [6])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<5>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [5]),
    .O(\picorv32/Mcompar_alu_eq_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<5>  (
    .I0(\picorv32/reg_op1_15_7306 ),
    .I1(\picorv32/reg_op2_15_7276 ),
    .I2(\picorv32/reg_op1_16_7307 ),
    .I3(\picorv32/reg_op2_16_7277 ),
    .I4(\picorv32/reg_op1_17_7308 ),
    .I5(\picorv32/reg_op2_17_7278 ),
    .O(\picorv32/Mcompar_alu_eq_lut [5])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<4>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [4]),
    .O(\picorv32/Mcompar_alu_eq_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<4>  (
    .I0(\picorv32/reg_op1_12_7303 ),
    .I1(\picorv32/reg_op2_12_7273 ),
    .I2(\picorv32/reg_op1_13_7304 ),
    .I3(\picorv32/reg_op2_13_7274 ),
    .I4(\picorv32/reg_op1_14_7305 ),
    .I5(\picorv32/reg_op2_14_7275 ),
    .O(\picorv32/Mcompar_alu_eq_lut [4])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<3>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [3]),
    .O(\picorv32/Mcompar_alu_eq_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<3>  (
    .I0(\picorv32/reg_op1_9_7300 ),
    .I1(\picorv32/reg_op2_9_7270 ),
    .I2(\picorv32/reg_op1_10_7301 ),
    .I3(\picorv32/reg_op2_10_7271 ),
    .I4(\picorv32/reg_op1_11_7302 ),
    .I5(\picorv32/reg_op2_11_7272 ),
    .O(\picorv32/Mcompar_alu_eq_lut [3])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<2>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [2]),
    .O(\picorv32/Mcompar_alu_eq_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<2>  (
    .I0(\picorv32/reg_op1_6_7297 ),
    .I1(\picorv32/reg_op2_6_6803 ),
    .I2(\picorv32/reg_op1_7_7298 ),
    .I3(\picorv32/reg_op2_7_6804 ),
    .I4(\picorv32/reg_op1_8_7299 ),
    .I5(\picorv32/reg_op2_8_7269 ),
    .O(\picorv32/Mcompar_alu_eq_lut [2])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<1>  (
    .CI(\picorv32/Mcompar_alu_eq_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [1]),
    .O(\picorv32/Mcompar_alu_eq_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<1>  (
    .I0(\picorv32/reg_op1_3_7294 ),
    .I1(\picorv32/reg_op2_3_6800 ),
    .I2(\picorv32/reg_op1_4_7295 ),
    .I3(\picorv32/reg_op2_4_6801 ),
    .I4(\picorv32/reg_op1_5_7296 ),
    .I5(\picorv32/reg_op2_5_6802 ),
    .O(\picorv32/Mcompar_alu_eq_lut [1])
  );
  MUXCY   \picorv32/Mcompar_alu_eq_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Mcompar_alu_eq_lut [0]),
    .O(\picorv32/Mcompar_alu_eq_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \picorv32/Mcompar_alu_eq_lut<0>  (
    .I0(\picorv32/reg_op1_0_6533 ),
    .I1(\picorv32/reg_op2_0_6797 ),
    .I2(\picorv32/reg_op1_1_6532 ),
    .I3(\picorv32/reg_op2_1_6798 ),
    .I4(\picorv32/reg_op1_2_7293 ),
    .I5(\picorv32/reg_op2_2_6799 ),
    .O(\picorv32/Mcompar_alu_eq_lut [0])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<31>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [30]),
    .LI(\picorv32/_n1416<31>11_9002 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [31])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<30>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [29]),
    .LI(\picorv32/_n1416<30>1_8788 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [30])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<30>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<30>1_8788 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [30])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<29>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [28]),
    .LI(\picorv32/_n1416<29>1_8789 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [29])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<29>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<29>1_8789 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [29])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<28>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [27]),
    .LI(\picorv32/_n1416<28>1_8790 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [28])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<28>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<28>1_8790 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [28])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<27>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [26]),
    .LI(\picorv32/_n1416<27>1_8791 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [27])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<27>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<27>1_8791 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [27])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<26>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [25]),
    .LI(\picorv32/_n1416<26>1_8792 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [26])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<26>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<26>1_8792 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [26])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<25>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [24]),
    .LI(\picorv32/_n1416<25>1_8793 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [25])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<25>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<25>1_8793 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [25])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<24>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [23]),
    .LI(\picorv32/_n1416<24>1_8794 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [24])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<24>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<24>1_8794 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [24])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<23>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [22]),
    .LI(\picorv32/_n1416<23>1_8795 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [23])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<23>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<23>1_8795 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [23])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<22>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [21]),
    .LI(\picorv32/_n1416<22>1_8796 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [22])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<22>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<22>1_8796 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [22])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<21>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [20]),
    .LI(\picorv32/_n1416<21>1_8797 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [21])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<21>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<21>1_8797 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [21])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<20>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [19]),
    .LI(\picorv32/_n1416<20>1_8798 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [20])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<20>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<20>1_8798 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [20])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<19>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [18]),
    .LI(\picorv32/_n1416<19>1_8799 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [19])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<19>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<19>1_8799 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [19])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<18>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [17]),
    .LI(\picorv32/_n1416<18>1_8800 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [18])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<18>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<18>1_8800 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [18])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<17>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [16]),
    .LI(\picorv32/_n1416<17>1_8801 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [17])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<17>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<17>1_8801 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [17])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<16>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [15]),
    .LI(\picorv32/_n1416<16>1_8802 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [16])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<16>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<16>1_8802 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [16])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<15>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [14]),
    .LI(\picorv32/_n1416<15>1_8803 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [15])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<15>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<15>1_8803 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [15])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<14>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [13]),
    .LI(\picorv32/_n1416<14>1_8804 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [14])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<14>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<14>1_8804 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [14])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<13>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [12]),
    .LI(\picorv32/_n1416<13>1_8805 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [13])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<13>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<13>1_8805 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [13])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<12>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [11]),
    .LI(\picorv32/_n1416<12>1_8806 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [12])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<12>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<12>1_8806 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [12])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<11>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [10]),
    .LI(\picorv32/_n1416<11>1_8807 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [11])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<11>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<11>1_8807 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [11])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<10>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [9]),
    .LI(\picorv32/_n1416<10>1_8808 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [10])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<10>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<10>1_8808 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [10])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<9>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [8]),
    .LI(\picorv32/_n1416<9>1_8809 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [9])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<9>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<9>1_8809 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [9])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<8>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [7]),
    .LI(\picorv32/_n1416<8>1_8810 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [8])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<8>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<8>1_8810 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [8])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<7>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [6]),
    .LI(\picorv32/_n1416<7>1_8811 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [7])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<7>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<7>1_8811 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [7])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<6>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [5]),
    .LI(\picorv32/_n1416<6>1_8812 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [6])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<6>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<6>1_8812 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [6])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<5>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [4]),
    .LI(\picorv32/_n1416<5>1_8813 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [5])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<5>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<5>1_8813 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [5])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<4>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [3]),
    .LI(\picorv32/_n1416<4>2 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [4])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<4>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<4>2 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [4])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<3>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [2]),
    .LI(\picorv32/_n1416<3>1_8815 ),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [3])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<3>  (
    .CI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/_n1416<3>1_8815 ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [3])
  );
  XORCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_lut [2]),
    .O(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [2])
  );
  MUXCY   \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_lut [2]),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_cy [2])
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_6251 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<31>_rt_8846 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<31> )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_6252 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_rt_8816 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_6252 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_rt_8816 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_6251 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_6253 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_rt_8817 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_6253 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_rt_8817 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_6252 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_6254 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_rt_8818 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_6254 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_rt_8818 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_6253 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_6255 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_rt_8819 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_6255 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_rt_8819 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_6254 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_6256 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_rt_8820 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_6256 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_rt_8820 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_6255 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_6257 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_rt_8821 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_6257 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_rt_8821 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_6256 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_6258 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_rt_8822 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_6258 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_rt_8822 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_6257 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_6259 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_rt_8823 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_6259 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_rt_8823 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_6258 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_6260 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_rt_8824 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_6260 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_rt_8824 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_6259 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_6261 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_rt_8825 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_6261 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_rt_8825 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_6260 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_6262 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_rt_8826 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_6262 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_rt_8826 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_6261 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_6263 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_rt_8827 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_6263 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_rt_8827 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_6262 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_6264 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_rt_8828 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_6264 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_rt_8828 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_6263 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_6265 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_rt_8829 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_6265 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_rt_8829 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_6264 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_6266 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_rt_8830 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_6266 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_rt_8830 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_6265 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_6267 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_rt_8831 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_6267 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_rt_8831 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_6266 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_6268 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_rt_8832 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_6268 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_rt_8832 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_6267 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_6269 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_rt_8833 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_6269 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_rt_8833 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_6268 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_6270 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_rt_8834 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_6270 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_rt_8834 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_6269 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_6271 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_rt_8835 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_6271 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_rt_8835 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_6270 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_6272 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_rt_8836 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_6272 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_rt_8836 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_6271 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_6273 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_rt_8837 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_6273 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_rt_8837 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_6272 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_6274 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_rt_8838 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_6274 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_rt_8838 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_6273 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_6275 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_rt_8839 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_6275 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_rt_8839 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_6274 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_6276 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_rt_8840 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_6276 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_rt_8840 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_6275 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_6277 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_rt_8841 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_6277 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_rt_8841 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_6276 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_6278 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_rt_8842 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_6278 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_rt_8842 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_6277 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<2>_6279 ),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_rt_8843 ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<2>_6279 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_rt_8843 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_6278 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_lut<2> ),
    .O(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_lut<2> ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<2>_6279 )
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<31>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [30]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [31]),
    .O(\picorv32/alu_add_sub [31])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<31>  (
    .I0(\picorv32/reg_op1_31_7322 ),
    .I1(\picorv32/reg_op2_31_7292 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [31])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<30>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [29]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [30]),
    .O(\picorv32/alu_add_sub [30])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<30>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [29]),
    .DI(\picorv32/reg_op1_30_7321 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [30]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [30])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<30>  (
    .I0(\picorv32/reg_op1_30_7321 ),
    .I1(\picorv32/reg_op2_30_7291 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [30])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<29>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [28]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [29]),
    .O(\picorv32/alu_add_sub [29])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<29>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [28]),
    .DI(\picorv32/reg_op1_29_7320 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [29]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [29])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<29>  (
    .I0(\picorv32/reg_op1_29_7320 ),
    .I1(\picorv32/reg_op2_29_7290 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [29])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<28>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [27]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [28]),
    .O(\picorv32/alu_add_sub [28])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<28>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [27]),
    .DI(\picorv32/reg_op1_28_7319 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [28]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [28])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<28>  (
    .I0(\picorv32/reg_op1_28_7319 ),
    .I1(\picorv32/reg_op2_28_7289 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [28])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<27>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [26]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [27]),
    .O(\picorv32/alu_add_sub [27])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<27>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [26]),
    .DI(\picorv32/reg_op1_27_7318 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [27]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [27])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<27>  (
    .I0(\picorv32/reg_op1_27_7318 ),
    .I1(\picorv32/reg_op2_27_7288 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [27])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<26>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [25]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [26]),
    .O(\picorv32/alu_add_sub [26])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<26>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [25]),
    .DI(\picorv32/reg_op1_26_7317 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [26]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [26])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<26>  (
    .I0(\picorv32/reg_op1_26_7317 ),
    .I1(\picorv32/reg_op2_26_7287 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [26])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<25>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [24]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [25]),
    .O(\picorv32/alu_add_sub [25])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<25>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [24]),
    .DI(\picorv32/reg_op1_25_7316 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [25]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [25])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<25>  (
    .I0(\picorv32/reg_op1_25_7316 ),
    .I1(\picorv32/reg_op2_25_7286 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [25])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<24>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [23]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [24]),
    .O(\picorv32/alu_add_sub [24])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<24>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [23]),
    .DI(\picorv32/reg_op1_24_7315 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [24]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [24])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<24>  (
    .I0(\picorv32/reg_op1_24_7315 ),
    .I1(\picorv32/reg_op2_24_7285 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [24])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<23>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [22]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [23]),
    .O(\picorv32/alu_add_sub [23])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<23>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [22]),
    .DI(\picorv32/reg_op1_23_7314 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [23]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [23])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<23>  (
    .I0(\picorv32/reg_op1_23_7314 ),
    .I1(\picorv32/reg_op2_23_7284 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [23])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<22>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [21]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [22]),
    .O(\picorv32/alu_add_sub [22])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<22>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [21]),
    .DI(\picorv32/reg_op1_22_7313 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [22]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [22])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<22>  (
    .I0(\picorv32/reg_op1_22_7313 ),
    .I1(\picorv32/reg_op2_22_7283 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [22])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<21>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [20]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [21]),
    .O(\picorv32/alu_add_sub [21])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<21>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [20]),
    .DI(\picorv32/reg_op1_21_7312 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [21]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [21])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<21>  (
    .I0(\picorv32/reg_op1_21_7312 ),
    .I1(\picorv32/reg_op2_21_7282 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [21])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<20>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [19]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [20]),
    .O(\picorv32/alu_add_sub [20])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<20>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [19]),
    .DI(\picorv32/reg_op1_20_7311 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [20]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [20])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<20>  (
    .I0(\picorv32/reg_op1_20_7311 ),
    .I1(\picorv32/reg_op2_20_7281 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [20])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<19>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [18]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [19]),
    .O(\picorv32/alu_add_sub [19])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<19>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [18]),
    .DI(\picorv32/reg_op1_19_7310 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [19]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [19])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<19>  (
    .I0(\picorv32/reg_op1_19_7310 ),
    .I1(\picorv32/reg_op2_19_7280 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [19])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<18>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [17]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [18]),
    .O(\picorv32/alu_add_sub [18])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<18>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [17]),
    .DI(\picorv32/reg_op1_18_7309 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [18]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [18])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<18>  (
    .I0(\picorv32/reg_op1_18_7309 ),
    .I1(\picorv32/reg_op2_18_7279 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [18])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<17>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [16]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [17]),
    .O(\picorv32/alu_add_sub [17])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<17>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [16]),
    .DI(\picorv32/reg_op1_17_7308 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [17]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [17])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<17>  (
    .I0(\picorv32/reg_op1_17_7308 ),
    .I1(\picorv32/reg_op2_17_7278 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [17])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<16>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [15]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [16]),
    .O(\picorv32/alu_add_sub [16])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<16>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [15]),
    .DI(\picorv32/reg_op1_16_7307 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [16]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [16])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<16>  (
    .I0(\picorv32/reg_op1_16_7307 ),
    .I1(\picorv32/reg_op2_16_7277 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [16])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<15>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [14]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [15]),
    .O(\picorv32/alu_add_sub [15])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<15>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [14]),
    .DI(\picorv32/reg_op1_15_7306 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [15]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [15])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<15>  (
    .I0(\picorv32/reg_op1_15_7306 ),
    .I1(\picorv32/reg_op2_15_7276 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [15])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<14>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [13]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [14]),
    .O(\picorv32/alu_add_sub [14])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<14>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [13]),
    .DI(\picorv32/reg_op1_14_7305 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [14]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [14])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<14>  (
    .I0(\picorv32/reg_op1_14_7305 ),
    .I1(\picorv32/reg_op2_14_7275 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [14])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<13>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [12]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [13]),
    .O(\picorv32/alu_add_sub [13])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<13>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [12]),
    .DI(\picorv32/reg_op1_13_7304 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [13]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [13])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<13>  (
    .I0(\picorv32/reg_op1_13_7304 ),
    .I1(\picorv32/reg_op2_13_7274 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [13])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<12>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [11]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [12]),
    .O(\picorv32/alu_add_sub [12])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<12>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [11]),
    .DI(\picorv32/reg_op1_12_7303 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [12]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [12])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<12>  (
    .I0(\picorv32/reg_op1_12_7303 ),
    .I1(\picorv32/reg_op2_12_7273 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [12])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<11>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [10]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [11]),
    .O(\picorv32/alu_add_sub [11])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<11>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [10]),
    .DI(\picorv32/reg_op1_11_7302 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [11]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [11])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<11>  (
    .I0(\picorv32/reg_op1_11_7302 ),
    .I1(\picorv32/reg_op2_11_7272 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [11])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<10>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [9]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [10]),
    .O(\picorv32/alu_add_sub [10])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<10>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [9]),
    .DI(\picorv32/reg_op1_10_7301 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [10]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [10])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<10>  (
    .I0(\picorv32/reg_op1_10_7301 ),
    .I1(\picorv32/reg_op2_10_7271 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [10])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<9>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [8]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [9]),
    .O(\picorv32/alu_add_sub [9])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<9>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [8]),
    .DI(\picorv32/reg_op1_9_7300 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [9]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [9])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<9>  (
    .I0(\picorv32/reg_op1_9_7300 ),
    .I1(\picorv32/reg_op2_9_7270 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [9])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<8>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [7]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [8]),
    .O(\picorv32/alu_add_sub [8])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<8>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [7]),
    .DI(\picorv32/reg_op1_8_7299 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [8]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [8])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<8>  (
    .I0(\picorv32/reg_op1_8_7299 ),
    .I1(\picorv32/reg_op2_8_7269 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [8])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<7>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [6]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [7]),
    .O(\picorv32/alu_add_sub [7])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<7>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [6]),
    .DI(\picorv32/reg_op1_7_7298 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [7]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [7])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<7>  (
    .I0(\picorv32/reg_op1_7_7298 ),
    .I1(\picorv32/reg_op2_7_6804 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [7])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<6>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [5]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [6]),
    .O(\picorv32/alu_add_sub [6])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<6>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [5]),
    .DI(\picorv32/reg_op1_6_7297 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [6]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [6])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<6>  (
    .I0(\picorv32/reg_op1_6_7297 ),
    .I1(\picorv32/reg_op2_6_6803 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [6])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<5>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [4]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [5]),
    .O(\picorv32/alu_add_sub [5])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<5>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [4]),
    .DI(\picorv32/reg_op1_5_7296 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [5]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [5])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<5>  (
    .I0(\picorv32/reg_op1_5_7296 ),
    .I1(\picorv32/reg_op2_5_6802 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [5])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<4>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [3]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [4]),
    .O(\picorv32/alu_add_sub [4])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<4>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [3]),
    .DI(\picorv32/reg_op1_4_7295 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [4]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [4])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<4>  (
    .I0(\picorv32/reg_op1_4_7295 ),
    .I1(\picorv32/reg_op2_4_6801 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [4])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<3>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [2]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [3]),
    .O(\picorv32/alu_add_sub [3])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<3>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [2]),
    .DI(\picorv32/reg_op1_3_7294 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [3]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [3])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<3>  (
    .I0(\picorv32/reg_op1_3_7294 ),
    .I1(\picorv32/reg_op2_3_6800 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [3])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<2>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [1]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [2]),
    .O(\picorv32/alu_add_sub [2])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<2>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [1]),
    .DI(\picorv32/reg_op1_2_7293 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [2]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [2])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<2>  (
    .I0(\picorv32/reg_op1_2_7293 ),
    .I1(\picorv32/reg_op2_2_6799 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [2])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<1>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [0]),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [1]),
    .O(\picorv32/alu_add_sub [1])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<1>  (
    .CI(\picorv32/Maddsub_alu_add_sub_cy [0]),
    .DI(\picorv32/reg_op1_1_6532 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [1]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [1])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<1>  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(\picorv32/reg_op2_1_6798 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [1])
  );
  XORCY   \picorv32/Maddsub_alu_add_sub_xor<0>  (
    .CI(\picorv32/instr_sub_7446 ),
    .LI(\picorv32/Maddsub_alu_add_sub_lut [0]),
    .O(\picorv32/alu_add_sub [0])
  );
  MUXCY   \picorv32/Maddsub_alu_add_sub_cy<0>  (
    .CI(\picorv32/instr_sub_7446 ),
    .DI(\picorv32/reg_op1_0_6533 ),
    .S(\picorv32/Maddsub_alu_add_sub_lut [0]),
    .O(\picorv32/Maddsub_alu_add_sub_cy [0])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \picorv32/Maddsub_alu_add_sub_lut<0>  (
    .I0(\picorv32/reg_op1_0_6533 ),
    .I1(\picorv32/reg_op2_0_6797 ),
    .I2(\picorv32/instr_sub_7446 ),
    .O(\picorv32/Maddsub_alu_add_sub_lut [0])
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<30>_6345 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<31>_6344 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<31>  (
    .I0(\picorv32/reg_op1_31_7322 ),
    .I1(\picorv32/decoded_imm [31]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<31>_6344 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<29>_6347 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<30>_6346 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<29>_6347 ),
    .DI(\picorv32/reg_op1_30_7321 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<30>_6346 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<30>_6345 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<30>  (
    .I0(\picorv32/reg_op1_30_7321 ),
    .I1(\picorv32/decoded_imm [30]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<30>_6346 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<28>_6349 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<29>_6348 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<28>_6349 ),
    .DI(\picorv32/reg_op1_29_7320 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<29>_6348 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<29>_6347 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<29>  (
    .I0(\picorv32/reg_op1_29_7320 ),
    .I1(\picorv32/decoded_imm [29]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<29>_6348 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<27>_6351 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<28>_6350 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<27>_6351 ),
    .DI(\picorv32/reg_op1_28_7319 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<28>_6350 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<28>_6349 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<28>  (
    .I0(\picorv32/reg_op1_28_7319 ),
    .I1(\picorv32/decoded_imm [28]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<28>_6350 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<26>_6353 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<27>_6352 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<26>_6353 ),
    .DI(\picorv32/reg_op1_27_7318 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<27>_6352 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<27>_6351 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<27>  (
    .I0(\picorv32/reg_op1_27_7318 ),
    .I1(\picorv32/decoded_imm [27]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<27>_6352 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<25>_6355 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<26>_6354 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<25>_6355 ),
    .DI(\picorv32/reg_op1_26_7317 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<26>_6354 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<26>_6353 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<26>  (
    .I0(\picorv32/reg_op1_26_7317 ),
    .I1(\picorv32/decoded_imm [26]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<26>_6354 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<24>_6357 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<25>_6356 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<24>_6357 ),
    .DI(\picorv32/reg_op1_25_7316 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<25>_6356 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<25>_6355 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<25>  (
    .I0(\picorv32/reg_op1_25_7316 ),
    .I1(\picorv32/decoded_imm [25]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<25>_6356 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<23>_6359 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<24>_6358 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<23>_6359 ),
    .DI(\picorv32/reg_op1_24_7315 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<24>_6358 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<24>_6357 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<24>  (
    .I0(\picorv32/reg_op1_24_7315 ),
    .I1(\picorv32/decoded_imm [24]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<24>_6358 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<22>_6361 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<23>_6360 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<22>_6361 ),
    .DI(\picorv32/reg_op1_23_7314 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<23>_6360 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<23>_6359 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<23>  (
    .I0(\picorv32/reg_op1_23_7314 ),
    .I1(\picorv32/decoded_imm [23]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<23>_6360 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<21>_6363 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<22>_6362 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<21>_6363 ),
    .DI(\picorv32/reg_op1_22_7313 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<22>_6362 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<22>_6361 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<22>  (
    .I0(\picorv32/reg_op1_22_7313 ),
    .I1(\picorv32/decoded_imm [22]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<22>_6362 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<20>_6365 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<21>_6364 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<20>_6365 ),
    .DI(\picorv32/reg_op1_21_7312 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<21>_6364 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<21>_6363 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<21>  (
    .I0(\picorv32/reg_op1_21_7312 ),
    .I1(\picorv32/decoded_imm [21]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<21>_6364 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<19>_6367 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<20>_6366 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<19>_6367 ),
    .DI(\picorv32/reg_op1_20_7311 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<20>_6366 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<20>_6365 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<20>  (
    .I0(\picorv32/reg_op1_20_7311 ),
    .I1(\picorv32/decoded_imm [20]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<20>_6366 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<18>_6369 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<19>_6368 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<18>_6369 ),
    .DI(\picorv32/reg_op1_19_7310 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<19>_6368 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<19>_6367 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<19>  (
    .I0(\picorv32/reg_op1_19_7310 ),
    .I1(\picorv32/decoded_imm [19]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<19>_6368 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<17>_6371 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<18>_6370 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<17>_6371 ),
    .DI(\picorv32/reg_op1_18_7309 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<18>_6370 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<18>_6369 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<18>  (
    .I0(\picorv32/reg_op1_18_7309 ),
    .I1(\picorv32/decoded_imm [18]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<18>_6370 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<16>_6373 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<17>_6372 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<16>_6373 ),
    .DI(\picorv32/reg_op1_17_7308 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<17>_6372 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<17>_6371 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<17>  (
    .I0(\picorv32/reg_op1_17_7308 ),
    .I1(\picorv32/decoded_imm [17]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<17>_6372 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<15>_6375 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<16>_6374 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<15>_6375 ),
    .DI(\picorv32/reg_op1_16_7307 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<16>_6374 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<16>_6373 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<16>  (
    .I0(\picorv32/reg_op1_16_7307 ),
    .I1(\picorv32/decoded_imm [16]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<16>_6374 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<14>_6377 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<15>_6376 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<14>_6377 ),
    .DI(\picorv32/reg_op1_15_7306 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<15>_6376 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<15>_6375 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<15>  (
    .I0(\picorv32/reg_op1_15_7306 ),
    .I1(\picorv32/decoded_imm [15]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<15>_6376 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<13>_6379 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<14>_6378 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<13>_6379 ),
    .DI(\picorv32/reg_op1_14_7305 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<14>_6378 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<14>_6377 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<14>  (
    .I0(\picorv32/reg_op1_14_7305 ),
    .I1(\picorv32/decoded_imm [14]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<14>_6378 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<12>_6381 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<13>_6380 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<12>_6381 ),
    .DI(\picorv32/reg_op1_13_7304 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<13>_6380 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<13>_6379 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<13>  (
    .I0(\picorv32/reg_op1_13_7304 ),
    .I1(\picorv32/decoded_imm [13]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<13>_6380 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<11>_6383 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<12>_6382 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<11>_6383 ),
    .DI(\picorv32/reg_op1_12_7303 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<12>_6382 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<12>_6381 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<12>  (
    .I0(\picorv32/reg_op1_12_7303 ),
    .I1(\picorv32/decoded_imm [12]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<12>_6382 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<10>_6385 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<11>_6384 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<10>_6385 ),
    .DI(\picorv32/reg_op1_11_7302 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<11>_6384 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<11>_6383 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<11>  (
    .I0(\picorv32/reg_op1_11_7302 ),
    .I1(\picorv32/decoded_imm [11]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<11>_6384 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<9>_6387 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<10>_6386 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<9>_6387 ),
    .DI(\picorv32/reg_op1_10_7301 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<10>_6386 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<10>_6385 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<10>  (
    .I0(\picorv32/reg_op1_10_7301 ),
    .I1(\picorv32/decoded_imm [10]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<10>_6386 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<8>_6389 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<9>_6388 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<8>_6389 ),
    .DI(\picorv32/reg_op1_9_7300 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<9>_6388 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<9>_6387 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<9>  (
    .I0(\picorv32/reg_op1_9_7300 ),
    .I1(\picorv32/decoded_imm [9]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<9>_6388 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<7>_6391 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<8>_6390 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<7>_6391 ),
    .DI(\picorv32/reg_op1_8_7299 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<8>_6390 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<8>_6389 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<8>  (
    .I0(\picorv32/reg_op1_8_7299 ),
    .I1(\picorv32/decoded_imm [8]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<8>_6390 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<6>_6393 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<7>_6392 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<6>_6393 ),
    .DI(\picorv32/reg_op1_7_7298 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<7>_6392 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<7>_6391 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<7>  (
    .I0(\picorv32/reg_op1_7_7298 ),
    .I1(\picorv32/decoded_imm [7]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<7>_6392 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<5>_6395 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<6>_6394 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<5>_6395 ),
    .DI(\picorv32/reg_op1_6_7297 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<6>_6394 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<6>_6393 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<6>  (
    .I0(\picorv32/reg_op1_6_7297 ),
    .I1(\picorv32/decoded_imm [6]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<6>_6394 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<4>_6397 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<5>_6396 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<4>_6397 ),
    .DI(\picorv32/reg_op1_5_7296 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<5>_6396 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<5>_6395 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<5>  (
    .I0(\picorv32/reg_op1_5_7296 ),
    .I1(\picorv32/decoded_imm [5]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<5>_6396 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<3>_6399 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<4>_6398 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<3>_6399 ),
    .DI(\picorv32/reg_op1_4_7295 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<4>_6398 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<4>_6397 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<4>  (
    .I0(\picorv32/reg_op1_4_7295 ),
    .I1(\picorv32/decoded_imm [4]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<4>_6398 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<2>_6401 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<3>_6400 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<2>_6401 ),
    .DI(\picorv32/reg_op1_3_7294 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<3>_6400 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<3>_6399 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<3>  (
    .I0(\picorv32/reg_op1_3_7294 ),
    .I1(\picorv32/decoded_imm [3]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<3>_6400 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<2>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<1>_6403 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<2>_6402 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<2>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<1>_6403 ),
    .DI(\picorv32/reg_op1_2_7293 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<2>_6402 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<2>_6401 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<2>  (
    .I0(\picorv32/reg_op1_2_7293 ),
    .I1(\picorv32/decoded_imm [2]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<2>_6402 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<1>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<0>_6405 ),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<1>_6404 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<1> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<1>  (
    .CI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<0>_6405 ),
    .DI(\picorv32/reg_op1_1_6532 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<1>_6404 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<1>_6403 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<1>  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(\picorv32/decoded_imm [1]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<1>_6404 )
  );
  XORCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<0>_6406 ),
    .O(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<0> )
  );
  MUXCY   \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\picorv32/reg_op1_0_6533 ),
    .S(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<0>_6406 ),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_cy<0>_6405 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<0>  (
    .I0(\picorv32/reg_op1_0_6533 ),
    .I1(\picorv32/decoded_imm [0]),
    .O(\picorv32/Madd_reg_op1[31]_decoded_imm[31]_add_473_OUT_lut<0>_6406 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<31>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<30>_6408 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<31>_6407 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<31>  (
    .I0(\picorv32/reg_pc_31_7616 ),
    .I1(\picorv32/decoded_imm [31]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<31>_6407 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<29>_6410 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<30>_6409 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<30> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<30>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<29>_6410 ),
    .DI(\picorv32/reg_pc_30_7615 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<30>_6409 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<30>_6408 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<30>  (
    .I0(\picorv32/reg_pc_30_7615 ),
    .I1(\picorv32/decoded_imm [30]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<30>_6409 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<28>_6412 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<29>_6411 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<29> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<29>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<28>_6412 ),
    .DI(\picorv32/reg_pc_29_7614 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<29>_6411 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<29>_6410 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<29>  (
    .I0(\picorv32/reg_pc_29_7614 ),
    .I1(\picorv32/decoded_imm [29]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<29>_6411 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<27>_6414 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<28>_6413 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<28> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<28>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<27>_6414 ),
    .DI(\picorv32/reg_pc_28_7613 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<28>_6413 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<28>_6412 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<28>  (
    .I0(\picorv32/reg_pc_28_7613 ),
    .I1(\picorv32/decoded_imm [28]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<28>_6413 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<26>_6416 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<27>_6415 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<27> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<27>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<26>_6416 ),
    .DI(\picorv32/reg_pc_27_7612 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<27>_6415 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<27>_6414 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<27>  (
    .I0(\picorv32/reg_pc_27_7612 ),
    .I1(\picorv32/decoded_imm [27]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<27>_6415 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<25>_6418 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<26>_6417 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<26> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<26>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<25>_6418 ),
    .DI(\picorv32/reg_pc_26_7611 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<26>_6417 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<26>_6416 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<26>  (
    .I0(\picorv32/reg_pc_26_7611 ),
    .I1(\picorv32/decoded_imm [26]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<26>_6417 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<24>_6420 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<25>_6419 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<25> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<25>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<24>_6420 ),
    .DI(\picorv32/reg_pc_25_7610 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<25>_6419 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<25>_6418 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<25>  (
    .I0(\picorv32/reg_pc_25_7610 ),
    .I1(\picorv32/decoded_imm [25]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<25>_6419 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<23>_6422 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<24>_6421 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<24> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<24>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<23>_6422 ),
    .DI(\picorv32/reg_pc_24_7609 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<24>_6421 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<24>_6420 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<24>  (
    .I0(\picorv32/reg_pc_24_7609 ),
    .I1(\picorv32/decoded_imm [24]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<24>_6421 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<22>_6424 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<23>_6423 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<23> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<23>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<22>_6424 ),
    .DI(\picorv32/reg_pc_23_7608 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<23>_6423 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<23>_6422 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<23>  (
    .I0(\picorv32/reg_pc_23_7608 ),
    .I1(\picorv32/decoded_imm [23]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<23>_6423 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<21>_6426 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<22>_6425 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<22> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<22>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<21>_6426 ),
    .DI(\picorv32/reg_pc_22_7607 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<22>_6425 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<22>_6424 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<22>  (
    .I0(\picorv32/reg_pc_22_7607 ),
    .I1(\picorv32/decoded_imm [22]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<22>_6425 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<20>_6428 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<21>_6427 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<21> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<21>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<20>_6428 ),
    .DI(\picorv32/reg_pc_21_7606 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<21>_6427 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<21>_6426 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<21>  (
    .I0(\picorv32/reg_pc_21_7606 ),
    .I1(\picorv32/decoded_imm [21]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<21>_6427 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<19>_6430 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<20>_6429 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<20> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<20>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<19>_6430 ),
    .DI(\picorv32/reg_pc_20_7605 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<20>_6429 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<20>_6428 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<20>  (
    .I0(\picorv32/reg_pc_20_7605 ),
    .I1(\picorv32/decoded_imm [20]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<20>_6429 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<18>_6432 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<19>_6431 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<19> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<19>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<18>_6432 ),
    .DI(\picorv32/reg_pc_19_7604 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<19>_6431 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<19>_6430 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<19>  (
    .I0(\picorv32/reg_pc_19_7604 ),
    .I1(\picorv32/decoded_imm [19]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<19>_6431 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<17>_6434 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<18>_6433 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<18> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<18>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<17>_6434 ),
    .DI(\picorv32/reg_pc_18_7603 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<18>_6433 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<18>_6432 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<18>  (
    .I0(\picorv32/reg_pc_18_7603 ),
    .I1(\picorv32/decoded_imm [18]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<18>_6433 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<16>_6436 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<17>_6435 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<17> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<17>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<16>_6436 ),
    .DI(\picorv32/reg_pc_17_7602 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<17>_6435 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<17>_6434 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<17>  (
    .I0(\picorv32/reg_pc_17_7602 ),
    .I1(\picorv32/decoded_imm [17]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<17>_6435 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<15>_6438 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<16>_6437 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<16> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<16>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<15>_6438 ),
    .DI(\picorv32/reg_pc_16_7601 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<16>_6437 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<16>_6436 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<16>  (
    .I0(\picorv32/reg_pc_16_7601 ),
    .I1(\picorv32/decoded_imm [16]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<16>_6437 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<14>_6440 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<15>_6439 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<15> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<15>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<14>_6440 ),
    .DI(\picorv32/reg_pc_15_7600 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<15>_6439 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<15>_6438 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<15>  (
    .I0(\picorv32/reg_pc_15_7600 ),
    .I1(\picorv32/decoded_imm [15]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<15>_6439 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<13>_6442 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<14>_6441 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<14> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<14>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<13>_6442 ),
    .DI(\picorv32/reg_pc_14_7599 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<14>_6441 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<14>_6440 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<14>  (
    .I0(\picorv32/reg_pc_14_7599 ),
    .I1(\picorv32/decoded_imm [14]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<14>_6441 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<12>_6444 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<13>_6443 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<13> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<13>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<12>_6444 ),
    .DI(\picorv32/reg_pc_13_7598 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<13>_6443 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<13>_6442 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<13>  (
    .I0(\picorv32/reg_pc_13_7598 ),
    .I1(\picorv32/decoded_imm [13]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<13>_6443 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<11>_6446 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<12>_6445 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<12> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<12>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<11>_6446 ),
    .DI(\picorv32/reg_pc_12_7597 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<12>_6445 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<12>_6444 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<12>  (
    .I0(\picorv32/reg_pc_12_7597 ),
    .I1(\picorv32/decoded_imm [12]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<12>_6445 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<10>_6448 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<11>_6447 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<11> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<11>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<10>_6448 ),
    .DI(\picorv32/reg_pc_11_7596 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<11>_6447 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<11>_6446 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<11>  (
    .I0(\picorv32/reg_pc_11_7596 ),
    .I1(\picorv32/decoded_imm [11]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<11>_6447 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<9>_6450 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<10>_6449 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<10> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<10>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<9>_6450 ),
    .DI(\picorv32/reg_pc_10_7595 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<10>_6449 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<10>_6448 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<10>  (
    .I0(\picorv32/reg_pc_10_7595 ),
    .I1(\picorv32/decoded_imm [10]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<10>_6449 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<8>_6452 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<9>_6451 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<9> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<9>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<8>_6452 ),
    .DI(\picorv32/reg_pc_9_7594 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<9>_6451 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<9>_6450 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<9>  (
    .I0(\picorv32/reg_pc_9_7594 ),
    .I1(\picorv32/decoded_imm [9]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<9>_6451 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<7>_6454 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<8>_6453 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<8> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<8>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<7>_6454 ),
    .DI(\picorv32/reg_pc_8_7593 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<8>_6453 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<8>_6452 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<8>  (
    .I0(\picorv32/reg_pc_8_7593 ),
    .I1(\picorv32/decoded_imm [8]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<8>_6453 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<6>_6456 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<7>_6455 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<7> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<7>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<6>_6456 ),
    .DI(\picorv32/reg_pc_7_7592 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<7>_6455 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<7>_6454 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<7>  (
    .I0(\picorv32/reg_pc_7_7592 ),
    .I1(\picorv32/decoded_imm [7]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<7>_6455 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<5>_6458 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<6>_6457 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<6> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<6>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<5>_6458 ),
    .DI(\picorv32/reg_pc_6_7591 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<6>_6457 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<6>_6456 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<6>  (
    .I0(\picorv32/reg_pc_6_7591 ),
    .I1(\picorv32/decoded_imm [6]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<6>_6457 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<4>_6460 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<5>_6459 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<5> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<5>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<4>_6460 ),
    .DI(\picorv32/reg_pc_5_7590 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<5>_6459 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<5>_6458 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<5>  (
    .I0(\picorv32/reg_pc_5_7590 ),
    .I1(\picorv32/decoded_imm [5]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<5>_6459 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<3>_6462 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<4>_6461 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<4> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<4>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<3>_6462 ),
    .DI(\picorv32/reg_pc_4_7589 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<4>_6461 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<4>_6460 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<4>  (
    .I0(\picorv32/reg_pc_4_7589 ),
    .I1(\picorv32/decoded_imm [4]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<4>_6461 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<2>_6464 ),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<3>_6463 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<3> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<3>  (
    .CI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<2>_6464 ),
    .DI(\picorv32/reg_pc_3_7588 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<3>_6463 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<3>_6462 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<3>  (
    .I0(\picorv32/reg_pc_3_7588 ),
    .I1(\picorv32/decoded_imm [3]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<3>_6463 )
  );
  XORCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<2>_6465 ),
    .O(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<2> )
  );
  MUXCY   \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\picorv32/reg_pc_2_7587 ),
    .S(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<2>_6465 ),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_cy<2>_6464 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<2>  (
    .I0(\picorv32/reg_pc_2_7587 ),
    .I1(\picorv32/decoded_imm [2]),
    .O(\picorv32/Madd_reg_pc[31]_decoded_imm[31]_add_454_OUT_lut<2>_6465 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<31>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<30>_6467 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<31>_6466 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<31> )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<30>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<29>_6469 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<30>_6468 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<30> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<30>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<29>_6469 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<30>_6468 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<30>_6467 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<29>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<28>_6471 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<29>_6470 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<29> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<29>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<28>_6471 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<29>_6470 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<29>_6469 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<28>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<27>_6473 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<28>_6472 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<28> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<28>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<27>_6473 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<28>_6472 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<28>_6471 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<27>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<26>_6475 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<27>_6474 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<27> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<27>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<26>_6475 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<27>_6474 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<27>_6473 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<26>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<25>_6477 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<26>_6476 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<26> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<26>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<25>_6477 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<26>_6476 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<26>_6475 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<25>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<24>_6479 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<25>_6478 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<25> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<25>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<24>_6479 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<25>_6478 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<25>_6477 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<24>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<23>_6481 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<24>_6480 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<24> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<24>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<23>_6481 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<24>_6480 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<24>_6479 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<23>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<22>_6483 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<23>_6482 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<23> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<23>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<22>_6483 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<23>_6482 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<23>_6481 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<22>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<21>_6485 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<22>_6484 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<22> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<22>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<21>_6485 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<22>_6484 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<22>_6483 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<21>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<20>_6487 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<21>_6486 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<21> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<21>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<20>_6487 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<21>_6486 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<21>_6485 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<20>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<19>_6489 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<20>_6488 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<20> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<20>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<19>_6489 ),
    .DI(\picorv32/decoded_imm_uj [20]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<20>_6488 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<20>_6487 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<19>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<18>_6491 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<19>_6490 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<19> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<19>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<18>_6491 ),
    .DI(\picorv32/decoded_imm_uj [19]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<19>_6490 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<19>_6489 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<18>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<17>_6493 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<18>_6492 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<18> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<18>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<17>_6493 ),
    .DI(\picorv32/decoded_imm_uj [18]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<18>_6492 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<18>_6491 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<17>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<16>_6495 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<17>_6494 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<17> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<17>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<16>_6495 ),
    .DI(\picorv32/decoded_imm_uj [17]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<17>_6494 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<17>_6493 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<16>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<15>_6497 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<16>_6496 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<16> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<16>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<15>_6497 ),
    .DI(\picorv32/decoded_imm_uj [16]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<16>_6496 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<16>_6495 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<15>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<14>_6499 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<15>_6498 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<15> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<15>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<14>_6499 ),
    .DI(\picorv32/decoded_imm_uj [15]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<15>_6498 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<15>_6497 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<14>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<13>_6501 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<14>_6500 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<14> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<14>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<13>_6501 ),
    .DI(\picorv32/decoded_imm_uj [14]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<14>_6500 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<14>_6499 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<13>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<12>_6503 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<13>_6502 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<13> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<13>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<12>_6503 ),
    .DI(\picorv32/decoded_imm_uj [13]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<13>_6502 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<13>_6501 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<12>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<11>_6505 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<12>_6504 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<12> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<12>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<11>_6505 ),
    .DI(\picorv32/decoded_imm_uj [12]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<12>_6504 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<12>_6503 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<11>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<10>_6507 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<11>_6506 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<11> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<11>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<10>_6507 ),
    .DI(\picorv32/decoded_imm_uj [11]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<11>_6506 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<11>_6505 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<10>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<9>_6509 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<10>_6508 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<10> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<10>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<9>_6509 ),
    .DI(\picorv32/decoded_imm_uj [10]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<10>_6508 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<10>_6507 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<9>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<8>_6511 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<9>_6510 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<9> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<9>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<8>_6511 ),
    .DI(\picorv32/decoded_imm_uj [9]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<9>_6510 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<9>_6509 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<8>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<7>_6513 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<8>_6512 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<8> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<8>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<7>_6513 ),
    .DI(\picorv32/decoded_imm_uj [8]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<8>_6512 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<8>_6511 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<7>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<6>_6515 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<7>_6514 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<7> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<7>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<6>_6515 ),
    .DI(\picorv32/decoded_imm_uj [7]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<7>_6514 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<7>_6513 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<6>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<5>_6517 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<6>_6516 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<6> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<6>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<5>_6517 ),
    .DI(\picorv32/decoded_imm_uj [6]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<6>_6516 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<6>_6515 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<5>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<4>_6519 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<5>_6518 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<5> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<5>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<4>_6519 ),
    .DI(\picorv32/decoded_imm_uj [5]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<5>_6518 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<5>_6517 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<4>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<3>_6521 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<4>_6520 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<4> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<4>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<3>_6521 ),
    .DI(\picorv32/decoded_imm_uj [4]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<4>_6520 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<4>_6519 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<4>  (
    .I0(\picorv32/_n1416 [4]),
    .I1(\picorv32/decoded_imm_uj [4]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<4>_6520 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<3>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<2>_6523 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<3>_6522 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<3> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<3>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<2>_6523 ),
    .DI(\picorv32/decoded_imm_uj [3]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<3>_6522 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<3>_6521 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<3>  (
    .I0(\picorv32/_n1416 [3]),
    .I1(\picorv32/decoded_imm_uj [3]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<3>_6522 )
  );
  XORCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_xor<2>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<1>_6525 ),
    .LI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<2>_6524 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<2> )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<2>  (
    .CI(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<1>_6525 ),
    .DI(\picorv32/decoded_imm_uj [2]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<2>_6524 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<2>_6523 )
  );
  MUXCY   \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<1>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\picorv32/decoded_imm_uj [1]),
    .S(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<1>_6526 ),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_cy<1>_6525 )
  );
  FDR   \picorv32/irq_state_FSM_FFd1  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd1-In ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_state_FSM_FFd1_7543 )
  );
  FDR   \picorv32/irq_state_FSM_FFd2  (
    .C(sys_clk),
    .D(\picorv32/irq_state_FSM_FFd2-In ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_state_FSM_FFd2_7544 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd2-In4 ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/cpu_state_FSM_FFd2_6535 )
  );
  FDS   \picorv32/cpu_state_FSM_FFd3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd3-In ),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/cpu_state_FSM_FFd3_6536 )
  );
  FDR   \picorv32/cpu_state_FSM_FFd1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state_FSM_FFd1-In3 ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/cpu_state_FSM_FFd1_6534 )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs132  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [31]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs132_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<31> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs130  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [29]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs130_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<29> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs129  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [28]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs129_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<28> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs131  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [30]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs131_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<30> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs127  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [26]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs127_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<26> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs126  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [25]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs126_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<25> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs128  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [27]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs128_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<27> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs124  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [23]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs124_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<23> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs123  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [22]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs123_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<22> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs125  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [24]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs125_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<24> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs121  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [20]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs121_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<20> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs120  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [19]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs120_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<19> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs122  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [21]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs122_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<21> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs118  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [17]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs118_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<17> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs117  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [16]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs117_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<16> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs119  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [18]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs119_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<18> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs115  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [14]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs115_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<14> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs114  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [13]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs114_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<13> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs116  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [15]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs116_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<15> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs113  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [12]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs113_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<12> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs112  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [11]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs112_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<11> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs111  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [10]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs111_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<10> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs110  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [9]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs110_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<9> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs18  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [7]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs18_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<7> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs17  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [6]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs17_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<6> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs19  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [8]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs19_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<8> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs15  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [4]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs15_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<4> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs14  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [3]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs14_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<3> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs16  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [5]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs16_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<5> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs12  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [1]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs12_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<1> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs11  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [0]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs11_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<0> )
  );
  RAM64X1D #(
    .INIT ( 64'h0000000000000000 ))
  \picorv32/Mram_cpuregs13  (
    .A0(\picorv32/latched_rd [0]),
    .A1(\picorv32/latched_rd [1]),
    .A2(\picorv32/latched_rd [2]),
    .A3(\picorv32/latched_rd [3]),
    .A4(\picorv32/latched_rd [4]),
    .A5(\picorv32/latched_rd [5]),
    .D(\picorv32/cpuregs_wrdata [2]),
    .DPRA0(\picorv32/decoded_imm_uj [11]),
    .DPRA1(\picorv32/decoded_imm_uj [1]),
    .DPRA2(\picorv32/decoded_imm_uj [2]),
    .DPRA3(\picorv32/decoded_imm_uj [3]),
    .DPRA4(\picorv32/decoded_imm_uj [4]),
    .DPRA5(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(\picorv32/resetn_latched_rd[5]_AND_1177_o ),
    .SPO(\NLW_picorv32/Mram_cpuregs13_SPO_UNCONNECTED ),
    .DPO(\picorv32/decoded_rs2[5]_read_port_353_OUT<2> )
  );
  FDE   \picorv32/mem_addr_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [31]),
    .Q(\picorv32/mem_addr [31])
  );
  FDE   \picorv32/mem_addr_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [30]),
    .Q(\picorv32/mem_addr [30])
  );
  FDE   \picorv32/mem_addr_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [29]),
    .Q(\picorv32/mem_addr [29])
  );
  FDE   \picorv32/mem_addr_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [28]),
    .Q(\picorv32/mem_addr [28])
  );
  FDE   \picorv32/mem_addr_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [27]),
    .Q(\picorv32/mem_addr [27])
  );
  FDE   \picorv32/mem_addr_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [26]),
    .Q(\picorv32/mem_addr [26])
  );
  FDE   \picorv32/mem_addr_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [25]),
    .Q(\picorv32/mem_addr [25])
  );
  FDE   \picorv32/mem_addr_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [24]),
    .Q(\picorv32/mem_addr [24])
  );
  FDE   \picorv32/mem_addr_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [23]),
    .Q(\picorv32/mem_addr [23])
  );
  FDE   \picorv32/mem_addr_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [22]),
    .Q(\picorv32/mem_addr [22])
  );
  FDE   \picorv32/mem_addr_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [21]),
    .Q(\picorv32/mem_addr [21])
  );
  FDE   \picorv32/mem_addr_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [20]),
    .Q(\picorv32/mem_addr [20])
  );
  FDE   \picorv32/mem_addr_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [19]),
    .Q(\picorv32/mem_addr [19])
  );
  FDE   \picorv32/mem_addr_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [18]),
    .Q(\picorv32/mem_addr [18])
  );
  FDE   \picorv32/mem_addr_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [17]),
    .Q(\picorv32/mem_addr [17])
  );
  FDE   \picorv32/mem_addr_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [16]),
    .Q(\picorv32/mem_addr [16])
  );
  FDE   \picorv32/mem_addr_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [15]),
    .Q(\picorv32/mem_addr [15])
  );
  FDE   \picorv32/mem_addr_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [14]),
    .Q(\picorv32/mem_addr [14])
  );
  FDE   \picorv32/mem_addr_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [13]),
    .Q(\picorv32/mem_addr [13])
  );
  FDE   \picorv32/mem_addr_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [12]),
    .Q(\picorv32/mem_addr [12])
  );
  FDE   \picorv32/mem_addr_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [11]),
    .Q(\picorv32/mem_addr [11])
  );
  FDE   \picorv32/mem_addr_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [10]),
    .Q(\picorv32/mem_addr [10])
  );
  FDE   \picorv32/mem_addr_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [9]),
    .Q(\picorv32/mem_addr [9])
  );
  FDE   \picorv32/mem_addr_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [8]),
    .Q(\picorv32/mem_addr [8])
  );
  FDE   \picorv32/mem_addr_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [7]),
    .Q(\picorv32/mem_addr [7])
  );
  FDE   \picorv32/mem_addr_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [6]),
    .Q(\picorv32/mem_addr [6])
  );
  FDE   \picorv32/mem_addr_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [5]),
    .Q(\picorv32/mem_addr [5])
  );
  FDE   \picorv32/mem_addr_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [4]),
    .Q(\picorv32/mem_addr [4])
  );
  FDE   \picorv32/mem_addr_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [3]),
    .Q(\picorv32/mem_addr [3])
  );
  FDE   \picorv32/mem_addr_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_addr [2]),
    .Q(\picorv32/mem_addr [2])
  );
  FDRE   \picorv32/mem_state_1  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_559_o_inv ),
    .D(\picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<1> ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/mem_state [1])
  );
  FDRE   \picorv32/mem_state_0  (
    .C(sys_clk),
    .CE(\picorv32/resetn_trap_OR_559_o_inv ),
    .D(\picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<0> ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/mem_state [0])
  );
  FDR   \picorv32/reg_next_pc_31  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [31]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_31_7586 )
  );
  FDR   \picorv32/reg_pc_31  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [31]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_31_7616 )
  );
  FDR   \picorv32/do_waitirq  (
    .C(sys_clk),
    .D(\picorv32/GND_2_o_GND_2_o_MUX_2248_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/do_waitirq_7617 )
  );
  FDR   \picorv32/trap  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_PWR_11_o_equal_498_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/trap_7619 )
  );
  FDSE   \picorv32/irq_mask_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [31]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [31])
  );
  FDSE   \picorv32/irq_mask_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [30]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [30])
  );
  FDSE   \picorv32/irq_mask_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [29]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [29])
  );
  FDSE   \picorv32/irq_mask_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [28]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [28])
  );
  FDSE   \picorv32/irq_mask_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [27]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [27])
  );
  FDSE   \picorv32/irq_mask_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [26]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [26])
  );
  FDSE   \picorv32/irq_mask_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [25]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [25])
  );
  FDSE   \picorv32/irq_mask_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [24]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [24])
  );
  FDSE   \picorv32/irq_mask_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [23]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [23])
  );
  FDSE   \picorv32/irq_mask_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [22]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [22])
  );
  FDSE   \picorv32/irq_mask_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [21]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [21])
  );
  FDSE   \picorv32/irq_mask_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [20]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [20])
  );
  FDSE   \picorv32/irq_mask_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [19]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [19])
  );
  FDSE   \picorv32/irq_mask_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [18]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [18])
  );
  FDSE   \picorv32/irq_mask_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [17]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [17])
  );
  FDSE   \picorv32/irq_mask_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [16]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [16])
  );
  FDSE   \picorv32/irq_mask_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [15]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [15])
  );
  FDSE   \picorv32/irq_mask_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [14]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [14])
  );
  FDSE   \picorv32/irq_mask_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [13]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [13])
  );
  FDSE   \picorv32/irq_mask_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [12]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [12])
  );
  FDSE   \picorv32/irq_mask_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [11]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [11])
  );
  FDSE   \picorv32/irq_mask_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [10]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [10])
  );
  FDSE   \picorv32/irq_mask_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [9]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [9])
  );
  FDSE   \picorv32/irq_mask_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [8]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [8])
  );
  FDSE   \picorv32/irq_mask_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [7]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [7])
  );
  FDSE   \picorv32/irq_mask_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [6]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [6])
  );
  FDSE   \picorv32/irq_mask_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [5]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [5])
  );
  FDSE   \picorv32/irq_mask_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [4]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [4])
  );
  FDSE   \picorv32/irq_mask_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [3]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [3])
  );
  FDSE   \picorv32/irq_mask_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [2]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [2])
  );
  FDSE   \picorv32/irq_mask_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [1]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [1])
  );
  FDSE   \picorv32/irq_mask_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1347_inv ),
    .D(\picorv32/cpuregs_rs1 [0]),
    .S(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_mask [0])
  );
  FDE   \picorv32/decoded_rs1_5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5> ),
    .Q(\picorv32/decoded_rs1 [5])
  );
  FDE   \picorv32/decoded_rs1_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4> ),
    .Q(\picorv32/decoded_rs1 [4])
  );
  FDE   \picorv32/decoded_rs1_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3> ),
    .Q(\picorv32/decoded_rs1 [3])
  );
  FDE   \picorv32/decoded_rs1_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2> ),
    .Q(\picorv32/decoded_rs1 [2])
  );
  FDE   \picorv32/decoded_rs1_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1> ),
    .Q(\picorv32/decoded_rs1 [1])
  );
  FDE   \picorv32/decoded_rs1_0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0> ),
    .Q(\picorv32/decoded_rs1 [0])
  );
  FDE   \picorv32/decoded_rd_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [11]),
    .Q(\picorv32/decoded_rd [4])
  );
  FDE   \picorv32/decoded_rd_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [10]),
    .Q(\picorv32/decoded_rd [3])
  );
  FDE   \picorv32/decoded_rd_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [9]),
    .Q(\picorv32/decoded_rd [2])
  );
  FDE   \picorv32/decoded_rd_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [8]),
    .Q(\picorv32/decoded_rd [1])
  );
  FDE   \picorv32/decoded_rd_0  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [7]),
    .Q(\picorv32/decoded_rd [0])
  );
  FDE   \picorv32/decoded_imm_uj_20  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [31]),
    .Q(\picorv32/decoded_imm_uj [20])
  );
  FDE   \picorv32/decoded_imm_uj_19  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [19]),
    .Q(\picorv32/decoded_imm_uj [19])
  );
  FDE   \picorv32/decoded_imm_uj_18  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [18]),
    .Q(\picorv32/decoded_imm_uj [18])
  );
  FDE   \picorv32/decoded_imm_uj_17  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [17]),
    .Q(\picorv32/decoded_imm_uj [17])
  );
  FDE   \picorv32/decoded_imm_uj_16  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [16]),
    .Q(\picorv32/decoded_imm_uj [16])
  );
  FDE   \picorv32/decoded_imm_uj_15  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [15]),
    .Q(\picorv32/decoded_imm_uj [15])
  );
  FDE   \picorv32/decoded_imm_uj_14  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [14]),
    .Q(\picorv32/decoded_imm_uj [14])
  );
  FDE   \picorv32/decoded_imm_uj_13  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [13]),
    .Q(\picorv32/decoded_imm_uj [13])
  );
  FDE   \picorv32/decoded_imm_uj_12  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [12]),
    .Q(\picorv32/decoded_imm_uj [12])
  );
  FDE   \picorv32/decoded_imm_uj_11  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [20]),
    .Q(\picorv32/decoded_imm_uj [11])
  );
  FDE   \picorv32/decoded_imm_uj_10  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [30]),
    .Q(\picorv32/decoded_imm_uj [10])
  );
  FDE   \picorv32/decoded_imm_uj_9  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [29]),
    .Q(\picorv32/decoded_imm_uj [9])
  );
  FDE   \picorv32/decoded_imm_uj_8  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [28]),
    .Q(\picorv32/decoded_imm_uj [8])
  );
  FDE   \picorv32/decoded_imm_uj_7  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [27]),
    .Q(\picorv32/decoded_imm_uj [7])
  );
  FDE   \picorv32/decoded_imm_uj_6  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [26]),
    .Q(\picorv32/decoded_imm_uj [6])
  );
  FDE   \picorv32/decoded_imm_uj_5  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [25]),
    .Q(\picorv32/decoded_imm_uj [5])
  );
  FDE   \picorv32/decoded_imm_uj_4  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [24]),
    .Q(\picorv32/decoded_imm_uj [4])
  );
  FDE   \picorv32/decoded_imm_uj_3  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [23]),
    .Q(\picorv32/decoded_imm_uj [3])
  );
  FDE   \picorv32/decoded_imm_uj_2  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [22]),
    .Q(\picorv32/decoded_imm_uj [2])
  );
  FDE   \picorv32/decoded_imm_uj_1  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched_noshuffle [21]),
    .Q(\picorv32/decoded_imm_uj [1])
  );
  FDE   \picorv32/mem_wdata_31  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [31]),
    .Q(\picorv32/mem_wdata [31])
  );
  FDE   \picorv32/mem_wdata_30  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [30]),
    .Q(\picorv32/mem_wdata [30])
  );
  FDE   \picorv32/mem_wdata_29  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [29]),
    .Q(\picorv32/mem_wdata [29])
  );
  FDE   \picorv32/mem_wdata_28  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [28]),
    .Q(\picorv32/mem_wdata [28])
  );
  FDE   \picorv32/mem_wdata_27  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [27]),
    .Q(\picorv32/mem_wdata [27])
  );
  FDE   \picorv32/mem_wdata_26  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [26]),
    .Q(\picorv32/mem_wdata [26])
  );
  FDE   \picorv32/mem_wdata_25  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [25]),
    .Q(\picorv32/mem_wdata [25])
  );
  FDE   \picorv32/mem_wdata_24  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [24]),
    .Q(\picorv32/mem_wdata [24])
  );
  FDE   \picorv32/mem_wdata_23  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [23]),
    .Q(\picorv32/mem_wdata [23])
  );
  FDE   \picorv32/mem_wdata_22  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [22]),
    .Q(\picorv32/mem_wdata [22])
  );
  FDE   \picorv32/mem_wdata_21  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [21]),
    .Q(\picorv32/mem_wdata [21])
  );
  FDE   \picorv32/mem_wdata_20  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [20]),
    .Q(\picorv32/mem_wdata [20])
  );
  FDE   \picorv32/mem_wdata_19  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [19]),
    .Q(\picorv32/mem_wdata [19])
  );
  FDE   \picorv32/mem_wdata_18  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [18]),
    .Q(\picorv32/mem_wdata [18])
  );
  FDE   \picorv32/mem_wdata_17  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [17]),
    .Q(\picorv32/mem_wdata [17])
  );
  FDE   \picorv32/mem_wdata_16  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [16]),
    .Q(\picorv32/mem_wdata [16])
  );
  FDE   \picorv32/mem_wdata_15  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [15]),
    .Q(\picorv32/mem_wdata [15])
  );
  FDE   \picorv32/mem_wdata_14  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [14]),
    .Q(\picorv32/mem_wdata [14])
  );
  FDE   \picorv32/mem_wdata_13  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [13]),
    .Q(\picorv32/mem_wdata [13])
  );
  FDE   \picorv32/mem_wdata_12  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [12]),
    .Q(\picorv32/mem_wdata [12])
  );
  FDE   \picorv32/mem_wdata_11  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [11]),
    .Q(\picorv32/mem_wdata [11])
  );
  FDE   \picorv32/mem_wdata_10  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [10]),
    .Q(\picorv32/mem_wdata [10])
  );
  FDE   \picorv32/mem_wdata_9  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [9]),
    .Q(\picorv32/mem_wdata [9])
  );
  FDE   \picorv32/mem_wdata_8  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/mem_la_wdata [8]),
    .Q(\picorv32/mem_wdata [8])
  );
  FDE   \picorv32/mem_wdata_7  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_7_6804 ),
    .Q(\picorv32/mem_wdata [7])
  );
  FDE   \picorv32/mem_wdata_6  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_6_6803 ),
    .Q(\picorv32/mem_wdata [6])
  );
  FDE   \picorv32/mem_wdata_5  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_5_6802 ),
    .Q(\picorv32/mem_wdata [5])
  );
  FDE   \picorv32/mem_wdata_4  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_4_6801 ),
    .Q(\picorv32/mem_wdata [4])
  );
  FDE   \picorv32/mem_wdata_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_3_6800 ),
    .Q(\picorv32/mem_wdata [3])
  );
  FDE   \picorv32/mem_wdata_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_2_6799 ),
    .Q(\picorv32/mem_wdata [2])
  );
  FDE   \picorv32/mem_wdata_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_1_6798 ),
    .Q(\picorv32/mem_wdata [1])
  );
  FDE   \picorv32/mem_wdata_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1221_inv ),
    .D(\picorv32/reg_op2_0_6797 ),
    .Q(\picorv32/mem_wdata [0])
  );
  FDR   \picorv32/decoder_pseudo_trigger  (
    .C(sys_clk),
    .D(\picorv32/_n1168 ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/decoder_pseudo_trigger_7618 )
  );
  FDR   \picorv32/is_compare  (
    .C(sys_clk),
    .D(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_1805_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/is_compare_7620 )
  );
  FD   \picorv32/decoder_trigger  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_mem_do_rinst_MUX_2273_o ),
    .Q(\picorv32/decoder_trigger_7622 )
  );
  FDE   \picorv32/reg_op1_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31> ),
    .Q(\picorv32/reg_op1_31_7322 )
  );
  FDE   \picorv32/reg_op1_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30> ),
    .Q(\picorv32/reg_op1_30_7321 )
  );
  FDE   \picorv32/reg_op1_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29> ),
    .Q(\picorv32/reg_op1_29_7320 )
  );
  FDE   \picorv32/reg_op1_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28> ),
    .Q(\picorv32/reg_op1_28_7319 )
  );
  FDE   \picorv32/reg_op1_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27> ),
    .Q(\picorv32/reg_op1_27_7318 )
  );
  FDE   \picorv32/reg_op1_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26> ),
    .Q(\picorv32/reg_op1_26_7317 )
  );
  FDE   \picorv32/reg_op1_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25> ),
    .Q(\picorv32/reg_op1_25_7316 )
  );
  FDE   \picorv32/reg_op1_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24> ),
    .Q(\picorv32/reg_op1_24_7315 )
  );
  FDE   \picorv32/reg_op1_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23> ),
    .Q(\picorv32/reg_op1_23_7314 )
  );
  FDE   \picorv32/reg_op1_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22> ),
    .Q(\picorv32/reg_op1_22_7313 )
  );
  FDE   \picorv32/reg_op1_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21> ),
    .Q(\picorv32/reg_op1_21_7312 )
  );
  FDE   \picorv32/reg_op1_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20> ),
    .Q(\picorv32/reg_op1_20_7311 )
  );
  FDE   \picorv32/reg_op1_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19> ),
    .Q(\picorv32/reg_op1_19_7310 )
  );
  FDE   \picorv32/reg_op1_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18> ),
    .Q(\picorv32/reg_op1_18_7309 )
  );
  FDE   \picorv32/reg_op1_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17> ),
    .Q(\picorv32/reg_op1_17_7308 )
  );
  FDE   \picorv32/reg_op1_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16> ),
    .Q(\picorv32/reg_op1_16_7307 )
  );
  FDE   \picorv32/reg_op1_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15> ),
    .Q(\picorv32/reg_op1_15_7306 )
  );
  FDE   \picorv32/reg_op1_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14> ),
    .Q(\picorv32/reg_op1_14_7305 )
  );
  FDE   \picorv32/reg_op1_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13> ),
    .Q(\picorv32/reg_op1_13_7304 )
  );
  FDE   \picorv32/reg_op1_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12> ),
    .Q(\picorv32/reg_op1_12_7303 )
  );
  FDE   \picorv32/reg_op1_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11> ),
    .Q(\picorv32/reg_op1_11_7302 )
  );
  FDE   \picorv32/reg_op1_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10> ),
    .Q(\picorv32/reg_op1_10_7301 )
  );
  FDE   \picorv32/reg_op1_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9> ),
    .Q(\picorv32/reg_op1_9_7300 )
  );
  FDE   \picorv32/reg_op1_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8> ),
    .Q(\picorv32/reg_op1_8_7299 )
  );
  FDE   \picorv32/reg_op1_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7> ),
    .Q(\picorv32/reg_op1_7_7298 )
  );
  FDE   \picorv32/reg_op1_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6> ),
    .Q(\picorv32/reg_op1_6_7297 )
  );
  FDE   \picorv32/reg_op1_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5> ),
    .Q(\picorv32/reg_op1_5_7296 )
  );
  FDE   \picorv32/reg_op1_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4> ),
    .Q(\picorv32/reg_op1_4_7295 )
  );
  FDE   \picorv32/reg_op1_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3> ),
    .Q(\picorv32/reg_op1_3_7294 )
  );
  FDE   \picorv32/reg_op1_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2> ),
    .Q(\picorv32/reg_op1_2_7293 )
  );
  FDE   \picorv32/reg_op1_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1> ),
    .Q(\picorv32/reg_op1_1_6532 )
  );
  FDE   \picorv32/reg_op1_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0> ),
    .Q(\picorv32/reg_op1_0_6533 )
  );
  FDE   \picorv32/reg_op2_31  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<31>_6626 ),
    .Q(\picorv32/reg_op2_31_7292 )
  );
  FDE   \picorv32/reg_op2_30  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<30>_6625 ),
    .Q(\picorv32/reg_op2_30_7291 )
  );
  FDE   \picorv32/reg_op2_29  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<29>_6624 ),
    .Q(\picorv32/reg_op2_29_7290 )
  );
  FDE   \picorv32/reg_op2_28  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<28>_6623 ),
    .Q(\picorv32/reg_op2_28_7289 )
  );
  FDE   \picorv32/reg_op2_27  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<27>_6622 ),
    .Q(\picorv32/reg_op2_27_7288 )
  );
  FDE   \picorv32/reg_op2_26  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<26>_6621 ),
    .Q(\picorv32/reg_op2_26_7287 )
  );
  FDE   \picorv32/reg_op2_25  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<25>_6620 ),
    .Q(\picorv32/reg_op2_25_7286 )
  );
  FDE   \picorv32/reg_op2_24  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<24>_6619 ),
    .Q(\picorv32/reg_op2_24_7285 )
  );
  FDE   \picorv32/reg_op2_23  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<23>_6618 ),
    .Q(\picorv32/reg_op2_23_7284 )
  );
  FDE   \picorv32/reg_op2_22  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<22>_6617 ),
    .Q(\picorv32/reg_op2_22_7283 )
  );
  FDE   \picorv32/reg_op2_21  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<21>_6616 ),
    .Q(\picorv32/reg_op2_21_7282 )
  );
  FDE   \picorv32/reg_op2_20  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<20>_6615 ),
    .Q(\picorv32/reg_op2_20_7281 )
  );
  FDE   \picorv32/reg_op2_19  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<19>_6614 ),
    .Q(\picorv32/reg_op2_19_7280 )
  );
  FDE   \picorv32/reg_op2_18  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<18>_6613 ),
    .Q(\picorv32/reg_op2_18_7279 )
  );
  FDE   \picorv32/reg_op2_17  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<17>_6612 ),
    .Q(\picorv32/reg_op2_17_7278 )
  );
  FDE   \picorv32/reg_op2_16  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<16>_6611 ),
    .Q(\picorv32/reg_op2_16_7277 )
  );
  FDE   \picorv32/reg_op2_15  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<15>_6610 ),
    .Q(\picorv32/reg_op2_15_7276 )
  );
  FDE   \picorv32/reg_op2_14  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<14>_6609 ),
    .Q(\picorv32/reg_op2_14_7275 )
  );
  FDE   \picorv32/reg_op2_13  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<13>_6608 ),
    .Q(\picorv32/reg_op2_13_7274 )
  );
  FDE   \picorv32/reg_op2_12  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<12>_6607 ),
    .Q(\picorv32/reg_op2_12_7273 )
  );
  FDE   \picorv32/reg_op2_11  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<11>_6606 ),
    .Q(\picorv32/reg_op2_11_7272 )
  );
  FDE   \picorv32/reg_op2_10  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<10>_6605 ),
    .Q(\picorv32/reg_op2_10_7271 )
  );
  FDE   \picorv32/reg_op2_9  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<9>_6604 ),
    .Q(\picorv32/reg_op2_9_7270 )
  );
  FDE   \picorv32/reg_op2_8  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<8>_6603 ),
    .Q(\picorv32/reg_op2_8_7269 )
  );
  FDE   \picorv32/reg_op2_7  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<7>_6602 ),
    .Q(\picorv32/reg_op2_7_6804 )
  );
  FDE   \picorv32/reg_op2_6  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<6>_6601 ),
    .Q(\picorv32/reg_op2_6_6803 )
  );
  FDE   \picorv32/reg_op2_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<5>_6600 ),
    .Q(\picorv32/reg_op2_5_6802 )
  );
  FDE   \picorv32/reg_op2_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<4>_6599 ),
    .Q(\picorv32/reg_op2_4_6801 )
  );
  FDE   \picorv32/reg_op2_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<3>_6598 ),
    .Q(\picorv32/reg_op2_3_6800 )
  );
  FDE   \picorv32/reg_op2_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<2>_6597 ),
    .Q(\picorv32/reg_op2_2_6799 )
  );
  FDE   \picorv32/reg_op2_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<1>_6596 ),
    .Q(\picorv32/reg_op2_1_6798 )
  );
  FDE   \picorv32/reg_op2_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<0> ),
    .Q(\picorv32/reg_op2_0_6797 )
  );
  FDE   \picorv32/instr_jalr  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1095_o ),
    .Q(\picorv32/instr_jalr_7325 )
  );
  FDE   \picorv32/is_lb_lh_lw_lbu_lhu  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_164_o ),
    .Q(\picorv32/is_lb_lh_lw_lbu_lhu_7324 )
  );
  FDE   \picorv32/is_alu_reg_imm  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_166_o ),
    .Q(\picorv32/is_alu_reg_imm_7323 )
  );
  FDE   \picorv32/instr_lbu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1110_o ),
    .Q(\picorv32/instr_lbu_7328 )
  );
  FDE   \picorv32/instr_lhu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1111_o ),
    .Q(\picorv32/instr_lhu_7327 )
  );
  FDE   \picorv32/instr_lw  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1109_o ),
    .Q(\picorv32/instr_lw_7326 )
  );
  FDRE   \picorv32/instr_sltiu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_194_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_sltiu_7331 )
  );
  FDRE   \picorv32/instr_bltu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_182_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bltu_7330 )
  );
  FDRE   \picorv32/instr_sltu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1136_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_sltu_7329 )
  );
  FDRE   \picorv32/instr_slti  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_186_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_slti_7334 )
  );
  FDRE   \picorv32/instr_blt  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_180_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_blt_7333 )
  );
  FDRE   \picorv32/instr_slt  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1134_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_slt_7332 )
  );
  FDE   \picorv32/instr_lui  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o ),
    .Q(\picorv32/instr_lui_7337 )
  );
  FDE   \picorv32/instr_auipc  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_155_o ),
    .Q(\picorv32/instr_auipc_7336 )
  );
  FDE   \picorv32/instr_jal  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_PWR_11_o_equal_156_o ),
    .Q(\picorv32/instr_jal_7335 )
  );
  FDRE   \picorv32/instr_and  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1146_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_and_7440 )
  );
  FDRE   \picorv32/instr_or  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1144_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_or_7441 )
  );
  FDRE   \picorv32/instr_sra  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable14 ),
    .Q(\picorv32/instr_sra_7442 )
  );
  FDRE   \picorv32/instr_srl  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable14 ),
    .Q(\picorv32/instr_srl_7443 )
  );
  FDRE   \picorv32/instr_xor  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1138_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_xor_7444 )
  );
  FDRE   \picorv32/instr_sll  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1132_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/instr_sll_7445 )
  );
  FDRE   \picorv32/instr_sub  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable12 ),
    .Q(\picorv32/instr_sub_7446 )
  );
  FDRE   \picorv32/instr_add  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable12 ),
    .Q(\picorv32/instr_add_7447 )
  );
  FDRE   \picorv32/instr_andi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_183_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_andi_7448 )
  );
  FDRE   \picorv32/instr_ori  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_182_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_ori_7449 )
  );
  FDRE   \picorv32/instr_xori  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_180_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_xori_7450 )
  );
  FDRE   \picorv32/instr_bgeu  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_183_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bgeu_7452 )
  );
  FDRE   \picorv32/instr_bge  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_181_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bge_7453 )
  );
  FDRE   \picorv32/instr_addi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable10 ),
    .Q(\picorv32/instr_addi_7451 )
  );
  FDRE   \picorv32/instr_bne  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_179_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_bne_7454 )
  );
  FDRE   \picorv32/instr_beq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable16 ),
    .Q(\picorv32/instr_beq_7455 )
  );
  FDRE   \picorv32/mem_wstrb_3  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_wstrb [3]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [3])
  );
  FDRE   \picorv32/mem_wstrb_2  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_wstrb [2]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [2])
  );
  FDRE   \picorv32/mem_wstrb_1  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/mem_la_wstrb [1]),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [1])
  );
  FDRE   \picorv32/mem_wstrb_0  (
    .C(sys_clk),
    .CE(\picorv32/_n1217_inv_6550 ),
    .D(\picorv32/Mmux_mem_rdata_word110 ),
    .R(\picorv32/Reset_OR_DriverANDClockEnable ),
    .Q(\picorv32/mem_wstrb [0])
  );
  FDE   \picorv32/latched_rd_5  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>_6791 ),
    .Q(\picorv32/latched_rd [5])
  );
  FDE   \picorv32/latched_rd_4  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<4> ),
    .Q(\picorv32/latched_rd [4])
  );
  FDE   \picorv32/latched_rd_3  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<3> ),
    .Q(\picorv32/latched_rd [3])
  );
  FDE   \picorv32/latched_rd_2  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<2> ),
    .Q(\picorv32/latched_rd [2])
  );
  FDE   \picorv32/latched_rd_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<1> ),
    .Q(\picorv32/latched_rd [1])
  );
  FDE   \picorv32/latched_rd_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<0> ),
    .Q(\picorv32/latched_rd [0])
  );
  FDE   \picorv32/mem_wordsize_1  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<1>_6793 ),
    .Q(\picorv32/mem_wordsize [1])
  );
  FDE   \picorv32/mem_wordsize_0  (
    .C(sys_clk),
    .CE(sys_rst_INV_494_o_3383),
    .D(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>_6792 ),
    .Q(\picorv32/mem_wordsize [0])
  );
  FDE   \picorv32/decoded_imm_31  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<31> ),
    .Q(\picorv32/decoded_imm [31])
  );
  FDE   \picorv32/decoded_imm_30  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<30> ),
    .Q(\picorv32/decoded_imm [30])
  );
  FDE   \picorv32/decoded_imm_29  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<29> ),
    .Q(\picorv32/decoded_imm [29])
  );
  FDE   \picorv32/decoded_imm_28  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<28> ),
    .Q(\picorv32/decoded_imm [28])
  );
  FDE   \picorv32/decoded_imm_27  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<27> ),
    .Q(\picorv32/decoded_imm [27])
  );
  FDE   \picorv32/decoded_imm_26  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<26> ),
    .Q(\picorv32/decoded_imm [26])
  );
  FDE   \picorv32/decoded_imm_25  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<25> ),
    .Q(\picorv32/decoded_imm [25])
  );
  FDE   \picorv32/decoded_imm_24  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<24> ),
    .Q(\picorv32/decoded_imm [24])
  );
  FDE   \picorv32/decoded_imm_23  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<23> ),
    .Q(\picorv32/decoded_imm [23])
  );
  FDE   \picorv32/decoded_imm_22  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<22> ),
    .Q(\picorv32/decoded_imm [22])
  );
  FDE   \picorv32/decoded_imm_21  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<21> ),
    .Q(\picorv32/decoded_imm [21])
  );
  FDE   \picorv32/decoded_imm_20  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<20> ),
    .Q(\picorv32/decoded_imm [20])
  );
  FDE   \picorv32/decoded_imm_19  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<19>_6848 ),
    .Q(\picorv32/decoded_imm [19])
  );
  FDE   \picorv32/decoded_imm_18  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<18>_6847 ),
    .Q(\picorv32/decoded_imm [18])
  );
  FDE   \picorv32/decoded_imm_17  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<17>_6846 ),
    .Q(\picorv32/decoded_imm [17])
  );
  FDE   \picorv32/decoded_imm_16  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<16>_6845 ),
    .Q(\picorv32/decoded_imm [16])
  );
  FDE   \picorv32/decoded_imm_15  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<15>_6844 ),
    .Q(\picorv32/decoded_imm [15])
  );
  FDE   \picorv32/decoded_imm_14  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<14>_6843 ),
    .Q(\picorv32/decoded_imm [14])
  );
  FDE   \picorv32/decoded_imm_13  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<13>_6842 ),
    .Q(\picorv32/decoded_imm [13])
  );
  FDE   \picorv32/decoded_imm_12  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<12>_6841 ),
    .Q(\picorv32/decoded_imm [12])
  );
  FDE   \picorv32/decoded_imm_11  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<11> ),
    .Q(\picorv32/decoded_imm [11])
  );
  FDE   \picorv32/decoded_imm_10  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<10> ),
    .Q(\picorv32/decoded_imm [10])
  );
  FDE   \picorv32/decoded_imm_9  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<9> ),
    .Q(\picorv32/decoded_imm [9])
  );
  FDE   \picorv32/decoded_imm_8  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<8> ),
    .Q(\picorv32/decoded_imm [8])
  );
  FDE   \picorv32/decoded_imm_7  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<7> ),
    .Q(\picorv32/decoded_imm [7])
  );
  FDE   \picorv32/decoded_imm_6  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<6> ),
    .Q(\picorv32/decoded_imm [6])
  );
  FDE   \picorv32/decoded_imm_5  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<5> ),
    .Q(\picorv32/decoded_imm [5])
  );
  FDE   \picorv32/decoded_imm_4  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<4> ),
    .Q(\picorv32/decoded_imm [4])
  );
  FDE   \picorv32/decoded_imm_3  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<3> ),
    .Q(\picorv32/decoded_imm [3])
  );
  FDE   \picorv32/decoded_imm_2  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<2> ),
    .Q(\picorv32/decoded_imm [2])
  );
  FDE   \picorv32/decoded_imm_1  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1> ),
    .Q(\picorv32/decoded_imm [1])
  );
  FDE   \picorv32/decoded_imm_0  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<0> ),
    .Q(\picorv32/decoded_imm [0])
  );
  FDE   \picorv32/is_sll_srl_sra  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1167_o ),
    .Q(\picorv32/is_sll_srl_sra_7494 )
  );
  FDE   \picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/instr_jalr_is_alu_reg_imm_OR_667_o ),
    .Q(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 )
  );
  FDE   \picorv32/is_slli_srli_srai  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1162_o ),
    .Q(\picorv32/is_slli_srli_srai_7496 )
  );
  FDE   \picorv32/instr_maskirq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1157_o_6729 ),
    .Q(\picorv32/instr_maskirq_7497 )
  );
  FDE   \picorv32/instr_setq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1156_o_6728 ),
    .Q(\picorv32/instr_setq_7498 )
  );
  FDE   \picorv32/instr_getq  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1155_o ),
    .Q(\picorv32/instr_getq_7499 )
  );
  FDE   \picorv32/instr_srai  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1126_o ),
    .Q(\picorv32/instr_srai_7500 )
  );
  FDE   \picorv32/instr_srli  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1124_o ),
    .Q(\picorv32/instr_srli_7501 )
  );
  FDE   \picorv32/instr_slli  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1122_o ),
    .Q(\picorv32/instr_slli_7502 )
  );
  FDE   \picorv32/instr_sw  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1114_o ),
    .Q(\picorv32/instr_sw_7503 )
  );
  FDE   \picorv32/instr_sh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1113_o ),
    .Q(\picorv32/instr_sh_7504 )
  );
  FDE   \picorv32/instr_sb  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1112_o ),
    .Q(\picorv32/instr_sb_7505 )
  );
  FDE   \picorv32/instr_lh  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1108_o ),
    .Q(\picorv32/instr_lh_7506 )
  );
  FDE   \picorv32/instr_lb  (
    .C(sys_clk),
    .CE(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o ),
    .D(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1107_o ),
    .Q(\picorv32/instr_lb_7507 )
  );
  FDE   \picorv32/is_alu_reg_reg  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_167_o ),
    .Q(\picorv32/is_alu_reg_reg_7539 )
  );
  FDE   \picorv32/is_sb_sh_sw  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_165_o ),
    .Q(\picorv32/is_sb_sh_sw_7540 )
  );
  FDE   \picorv32/instr_waitirq  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o ),
    .Q(\picorv32/instr_waitirq_7541 )
  );
  FDE   \picorv32/instr_retirq  (
    .C(sys_clk),
    .CE(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .D(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .Q(\picorv32/instr_retirq_7542 )
  );
  FDR   \picorv32/irq_pending_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<4> ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_pending[4] )
  );
  FDR   \picorv32/irq_pending_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<3> ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_pending[3] )
  );
  FDR   \picorv32/irq_pending_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<1> ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_pending[1] )
  );
  FDR   \picorv32/irq_active  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_irq_active_Select_510_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_active_7550 )
  );
  FDR   \picorv32/latched_is_lb  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_is_lb_7551 )
  );
  FDR   \picorv32/latched_is_lh  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_is_lh_Select_524_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_is_lh_7552 )
  );
  FDR   \picorv32/latched_is_lu  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_is_lu_Select_522_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_is_lu_7553 )
  );
  FDR   \picorv32/latched_branch  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_branch_Select_520_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_branch_7554 )
  );
  FDR   \picorv32/latched_stalu  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_stalu_Select_518_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_stalu_7555 )
  );
  FDR   \picorv32/latched_store  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_latched_store_Select_516_o ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/latched_store_7556 )
  );
  FDR   \picorv32/reg_next_pc_2  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [2]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_2_7557 )
  );
  FDR   \picorv32/reg_next_pc_3  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [3]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_3_7558 )
  );
  FDR   \picorv32/reg_next_pc_4  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [4]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_4_7559 )
  );
  FDR   \picorv32/reg_next_pc_5  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [5]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_5_7560 )
  );
  FDR   \picorv32/reg_next_pc_6  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [6]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_6_7561 )
  );
  FDR   \picorv32/reg_next_pc_7  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [7]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_7_7562 )
  );
  FDR   \picorv32/reg_next_pc_8  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [8]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_8_7563 )
  );
  FDR   \picorv32/reg_next_pc_9  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [9]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_9_7564 )
  );
  FDR   \picorv32/reg_next_pc_10  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [10]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_10_7565 )
  );
  FDR   \picorv32/reg_next_pc_11  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [11]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_11_7566 )
  );
  FDR   \picorv32/reg_next_pc_12  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [12]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_12_7567 )
  );
  FDR   \picorv32/reg_next_pc_13  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [13]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_13_7568 )
  );
  FDR   \picorv32/reg_next_pc_14  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [14]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_14_7569 )
  );
  FDR   \picorv32/reg_next_pc_15  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [15]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_15_7570 )
  );
  FDR   \picorv32/reg_next_pc_16  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [16]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_16_7571 )
  );
  FDR   \picorv32/reg_next_pc_17  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [17]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_17_7572 )
  );
  FDR   \picorv32/reg_next_pc_18  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [18]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_18_7573 )
  );
  FDR   \picorv32/reg_next_pc_19  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [19]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_19_7574 )
  );
  FDR   \picorv32/reg_next_pc_20  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [20]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_20_7575 )
  );
  FDR   \picorv32/reg_next_pc_21  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [21]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_21_7576 )
  );
  FDR   \picorv32/reg_next_pc_22  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [22]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_22_7577 )
  );
  FDR   \picorv32/reg_next_pc_23  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [23]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_23_7578 )
  );
  FDR   \picorv32/reg_next_pc_24  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [24]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_24_7579 )
  );
  FDR   \picorv32/reg_next_pc_25  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [25]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_25_7580 )
  );
  FDR   \picorv32/reg_next_pc_26  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [26]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_26_7581 )
  );
  FDR   \picorv32/reg_next_pc_27  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [27]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_27_7582 )
  );
  FDR   \picorv32/reg_next_pc_28  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [28]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_28_7583 )
  );
  FDR   \picorv32/reg_next_pc_29  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [29]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_29_7584 )
  );
  FDR   \picorv32/reg_next_pc_30  (
    .C(sys_clk),
    .D(\picorv32/_n1170 [30]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_next_pc_30_7585 )
  );
  FDR   \picorv32/reg_pc_2  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [2]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_2_7587 )
  );
  FDR   \picorv32/reg_pc_3  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [3]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_3_7588 )
  );
  FDR   \picorv32/reg_pc_4  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [4]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_4_7589 )
  );
  FDR   \picorv32/reg_pc_5  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [5]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_5_7590 )
  );
  FDR   \picorv32/reg_pc_6  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [6]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_6_7591 )
  );
  FDR   \picorv32/reg_pc_7  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [7]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_7_7592 )
  );
  FDR   \picorv32/reg_pc_8  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [8]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_8_7593 )
  );
  FDR   \picorv32/reg_pc_9  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [9]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_9_7594 )
  );
  FDR   \picorv32/reg_pc_10  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [10]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_10_7595 )
  );
  FDR   \picorv32/reg_pc_11  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [11]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_11_7596 )
  );
  FDR   \picorv32/reg_pc_12  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [12]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_12_7597 )
  );
  FDR   \picorv32/reg_pc_13  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [13]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_13_7598 )
  );
  FDR   \picorv32/reg_pc_14  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [14]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_14_7599 )
  );
  FDR   \picorv32/reg_pc_15  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [15]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_15_7600 )
  );
  FDR   \picorv32/reg_pc_16  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [16]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_16_7601 )
  );
  FDR   \picorv32/reg_pc_17  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [17]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_17_7602 )
  );
  FDR   \picorv32/reg_pc_18  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [18]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_18_7603 )
  );
  FDR   \picorv32/reg_pc_19  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [19]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_19_7604 )
  );
  FDR   \picorv32/reg_pc_20  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [20]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_20_7605 )
  );
  FDR   \picorv32/reg_pc_21  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [21]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_21_7606 )
  );
  FDR   \picorv32/reg_pc_22  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [22]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_22_7607 )
  );
  FDR   \picorv32/reg_pc_23  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [23]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_23_7608 )
  );
  FDR   \picorv32/reg_pc_24  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [24]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_24_7609 )
  );
  FDR   \picorv32/reg_pc_25  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [25]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_25_7610 )
  );
  FDR   \picorv32/reg_pc_26  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [26]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_26_7611 )
  );
  FDR   \picorv32/reg_pc_27  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [27]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_27_7612 )
  );
  FDR   \picorv32/reg_pc_28  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [28]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_28_7613 )
  );
  FDR   \picorv32/reg_pc_29  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [29]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_29_7614 )
  );
  FDR   \picorv32/reg_pc_30  (
    .C(sys_clk),
    .D(\picorv32/_n1163 [30]),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/reg_pc_30_7615 )
  );
  FD   \picorv32/alu_out_q_31  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [31]),
    .Q(\picorv32/alu_out_q [31])
  );
  FD   \picorv32/alu_out_q_30  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [30]),
    .Q(\picorv32/alu_out_q [30])
  );
  FD   \picorv32/alu_out_q_29  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [29]),
    .Q(\picorv32/alu_out_q [29])
  );
  FD   \picorv32/alu_out_q_28  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [28]),
    .Q(\picorv32/alu_out_q [28])
  );
  FD   \picorv32/alu_out_q_27  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [27]),
    .Q(\picorv32/alu_out_q [27])
  );
  FD   \picorv32/alu_out_q_26  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [26]),
    .Q(\picorv32/alu_out_q [26])
  );
  FD   \picorv32/alu_out_q_25  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [25]),
    .Q(\picorv32/alu_out_q [25])
  );
  FD   \picorv32/alu_out_q_24  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [24]),
    .Q(\picorv32/alu_out_q [24])
  );
  FD   \picorv32/alu_out_q_23  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [23]),
    .Q(\picorv32/alu_out_q [23])
  );
  FD   \picorv32/alu_out_q_22  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [22]),
    .Q(\picorv32/alu_out_q [22])
  );
  FD   \picorv32/alu_out_q_21  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [21]),
    .Q(\picorv32/alu_out_q [21])
  );
  FD   \picorv32/alu_out_q_20  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [20]),
    .Q(\picorv32/alu_out_q [20])
  );
  FD   \picorv32/alu_out_q_19  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [19]),
    .Q(\picorv32/alu_out_q [19])
  );
  FD   \picorv32/alu_out_q_18  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [18]),
    .Q(\picorv32/alu_out_q [18])
  );
  FD   \picorv32/alu_out_q_17  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [17]),
    .Q(\picorv32/alu_out_q [17])
  );
  FD   \picorv32/alu_out_q_16  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [16]),
    .Q(\picorv32/alu_out_q [16])
  );
  FD   \picorv32/alu_out_q_15  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [15]),
    .Q(\picorv32/alu_out_q [15])
  );
  FD   \picorv32/alu_out_q_14  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [14]),
    .Q(\picorv32/alu_out_q [14])
  );
  FD   \picorv32/alu_out_q_13  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [13]),
    .Q(\picorv32/alu_out_q [13])
  );
  FD   \picorv32/alu_out_q_12  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [12]),
    .Q(\picorv32/alu_out_q [12])
  );
  FD   \picorv32/alu_out_q_11  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [11]),
    .Q(\picorv32/alu_out_q [11])
  );
  FD   \picorv32/alu_out_q_10  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [10]),
    .Q(\picorv32/alu_out_q [10])
  );
  FD   \picorv32/alu_out_q_9  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [9]),
    .Q(\picorv32/alu_out_q [9])
  );
  FD   \picorv32/alu_out_q_8  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [8]),
    .Q(\picorv32/alu_out_q [8])
  );
  FD   \picorv32/alu_out_q_7  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [7]),
    .Q(\picorv32/alu_out_q [7])
  );
  FD   \picorv32/alu_out_q_6  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [6]),
    .Q(\picorv32/alu_out_q [6])
  );
  FD   \picorv32/alu_out_q_5  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [5]),
    .Q(\picorv32/alu_out_q [5])
  );
  FD   \picorv32/alu_out_q_4  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [4]),
    .Q(\picorv32/alu_out_q [4])
  );
  FD   \picorv32/alu_out_q_3  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [3]),
    .Q(\picorv32/alu_out_q [3])
  );
  FD   \picorv32/alu_out_q_2  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [2]),
    .Q(\picorv32/alu_out_q [2])
  );
  FD   \picorv32/alu_out_q_1  (
    .C(sys_clk),
    .D(\picorv32/_n1798 [1]),
    .Q(\picorv32/alu_out_q [1])
  );
  FD   \picorv32/alu_out_q_0  (
    .C(sys_clk),
    .D(\picorv32/_n1799 ),
    .Q(\picorv32/alu_out_q [0])
  );
  FD   \picorv32/reg_out_31  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31> ),
    .Q(\picorv32/reg_out [31])
  );
  FD   \picorv32/reg_out_30  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30> ),
    .Q(\picorv32/reg_out [30])
  );
  FD   \picorv32/reg_out_29  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29> ),
    .Q(\picorv32/reg_out [29])
  );
  FD   \picorv32/reg_out_28  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28> ),
    .Q(\picorv32/reg_out [28])
  );
  FD   \picorv32/reg_out_27  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27> ),
    .Q(\picorv32/reg_out [27])
  );
  FD   \picorv32/reg_out_26  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26> ),
    .Q(\picorv32/reg_out [26])
  );
  FD   \picorv32/reg_out_25  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25> ),
    .Q(\picorv32/reg_out [25])
  );
  FD   \picorv32/reg_out_24  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24> ),
    .Q(\picorv32/reg_out [24])
  );
  FD   \picorv32/reg_out_23  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23> ),
    .Q(\picorv32/reg_out [23])
  );
  FD   \picorv32/reg_out_22  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22> ),
    .Q(\picorv32/reg_out [22])
  );
  FD   \picorv32/reg_out_21  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21> ),
    .Q(\picorv32/reg_out [21])
  );
  FD   \picorv32/reg_out_20  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20> ),
    .Q(\picorv32/reg_out [20])
  );
  FD   \picorv32/reg_out_19  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19> ),
    .Q(\picorv32/reg_out [19])
  );
  FD   \picorv32/reg_out_18  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18> ),
    .Q(\picorv32/reg_out [18])
  );
  FD   \picorv32/reg_out_17  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17> ),
    .Q(\picorv32/reg_out [17])
  );
  FD   \picorv32/reg_out_16  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16> ),
    .Q(\picorv32/reg_out [16])
  );
  FD   \picorv32/reg_out_15  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15> ),
    .Q(\picorv32/reg_out [15])
  );
  FD   \picorv32/reg_out_14  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<14> ),
    .Q(\picorv32/reg_out [14])
  );
  FD   \picorv32/reg_out_13  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<13> ),
    .Q(\picorv32/reg_out [13])
  );
  FD   \picorv32/reg_out_12  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<12> ),
    .Q(\picorv32/reg_out [12])
  );
  FD   \picorv32/reg_out_11  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<11> ),
    .Q(\picorv32/reg_out [11])
  );
  FD   \picorv32/reg_out_10  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10> ),
    .Q(\picorv32/reg_out [10])
  );
  FD   \picorv32/reg_out_9  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<9> ),
    .Q(\picorv32/reg_out [9])
  );
  FD   \picorv32/reg_out_8  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<8> ),
    .Q(\picorv32/reg_out [8])
  );
  FD   \picorv32/reg_out_7  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7> ),
    .Q(\picorv32/reg_out [7])
  );
  FD   \picorv32/reg_out_6  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6> ),
    .Q(\picorv32/reg_out [6])
  );
  FD   \picorv32/reg_out_5  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5> ),
    .Q(\picorv32/reg_out [5])
  );
  FD   \picorv32/reg_out_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4> ),
    .Q(\picorv32/reg_out [4])
  );
  FD   \picorv32/reg_out_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3> ),
    .Q(\picorv32/reg_out [3])
  );
  FD   \picorv32/reg_out_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2> ),
    .Q(\picorv32/reg_out [2])
  );
  FD   \picorv32/reg_out_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1> ),
    .Q(\picorv32/reg_out [1])
  );
  FD   \picorv32/reg_out_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0> ),
    .Q(\picorv32/reg_out [0])
  );
  FD   \picorv32/reg_sh_4  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<4> ),
    .Q(\picorv32/reg_sh [4])
  );
  FD   \picorv32/reg_sh_3  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<3> ),
    .Q(\picorv32/reg_sh [3])
  );
  FD   \picorv32/reg_sh_2  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<2> ),
    .Q(\picorv32/reg_sh [2])
  );
  FD   \picorv32/reg_sh_1  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<1> ),
    .Q(\picorv32/reg_sh [1])
  );
  FD   \picorv32/reg_sh_0  (
    .C(sys_clk),
    .D(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<0> ),
    .Q(\picorv32/reg_sh [0])
  );
  FD   \picorv32/is_lbu_lhu_lw  (
    .C(sys_clk),
    .D(\picorv32/instr_lbu_reduce_or_152_o ),
    .Q(\picorv32/is_lbu_lhu_lw_7691 )
  );
  FD   \picorv32/is_sltiu_bltu_sltu  (
    .C(sys_clk),
    .D(\picorv32/instr_sltiu_reduce_or_151_o ),
    .Q(\picorv32/is_sltiu_bltu_sltu_7692 )
  );
  FD   \picorv32/is_slti_blt_slt  (
    .C(sys_clk),
    .D(\picorv32/instr_slti_reduce_or_150_o ),
    .Q(\picorv32/is_slti_blt_slt_7693 )
  );
  FD   \picorv32/is_lui_auipc_jal  (
    .C(sys_clk),
    .D(\picorv32/instr_lui_reduce_or_148_o ),
    .Q(\picorv32/is_lui_auipc_jal_7694 )
  );
  FD   \picorv32/mem_rdata_q_31  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [31]),
    .Q(\picorv32/mem_rdata_q [31])
  );
  FD   \picorv32/mem_rdata_q_30  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [30]),
    .Q(\picorv32/mem_rdata_q [30])
  );
  FD   \picorv32/mem_rdata_q_29  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [29]),
    .Q(\picorv32/mem_rdata_q [29])
  );
  FD   \picorv32/mem_rdata_q_28  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [28]),
    .Q(\picorv32/mem_rdata_q [28])
  );
  FD   \picorv32/mem_rdata_q_27  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [27]),
    .Q(\picorv32/mem_rdata_q [27])
  );
  FD   \picorv32/mem_rdata_q_26  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [26]),
    .Q(\picorv32/mem_rdata_q [26])
  );
  FD   \picorv32/mem_rdata_q_25  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [25]),
    .Q(\picorv32/mem_rdata_q [25])
  );
  FD   \picorv32/mem_rdata_q_24  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [24]),
    .Q(\picorv32/mem_rdata_q [24])
  );
  FD   \picorv32/mem_rdata_q_23  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [23]),
    .Q(\picorv32/mem_rdata_q [23])
  );
  FD   \picorv32/mem_rdata_q_22  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [22]),
    .Q(\picorv32/mem_rdata_q [22])
  );
  FD   \picorv32/mem_rdata_q_21  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [21]),
    .Q(\picorv32/mem_rdata_q [21])
  );
  FD   \picorv32/mem_rdata_q_20  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [20]),
    .Q(\picorv32/mem_rdata_q [20])
  );
  FD   \picorv32/mem_rdata_q_19  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [19]),
    .Q(\picorv32/mem_rdata_q [19])
  );
  FD   \picorv32/mem_rdata_q_18  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [18]),
    .Q(\picorv32/mem_rdata_q [18])
  );
  FD   \picorv32/mem_rdata_q_17  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [17]),
    .Q(\picorv32/mem_rdata_q [17])
  );
  FD   \picorv32/mem_rdata_q_16  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [16]),
    .Q(\picorv32/mem_rdata_q [16])
  );
  FD   \picorv32/mem_rdata_q_15  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [15]),
    .Q(\picorv32/mem_rdata_q [15])
  );
  FD   \picorv32/mem_rdata_q_14  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [14]),
    .Q(\picorv32/mem_rdata_q [14])
  );
  FD   \picorv32/mem_rdata_q_13  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [13]),
    .Q(\picorv32/mem_rdata_q [13])
  );
  FD   \picorv32/mem_rdata_q_12  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [12]),
    .Q(\picorv32/mem_rdata_q [12])
  );
  FD   \picorv32/mem_rdata_q_11  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [11]),
    .Q(\picorv32/mem_rdata_q [11])
  );
  FD   \picorv32/mem_rdata_q_10  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [10]),
    .Q(\picorv32/mem_rdata_q [10])
  );
  FD   \picorv32/mem_rdata_q_9  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [9]),
    .Q(\picorv32/mem_rdata_q [9])
  );
  FD   \picorv32/mem_rdata_q_8  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [8]),
    .Q(\picorv32/mem_rdata_q [8])
  );
  FD   \picorv32/mem_rdata_q_7  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [7]),
    .Q(\picorv32/mem_rdata_q [7])
  );
  FD   \picorv32/mem_rdata_q_6  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [6]),
    .Q(\picorv32/mem_rdata_q [6])
  );
  FD   \picorv32/mem_rdata_q_5  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [5]),
    .Q(\picorv32/mem_rdata_q [5])
  );
  FD   \picorv32/mem_rdata_q_4  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [4]),
    .Q(\picorv32/mem_rdata_q [4])
  );
  FD   \picorv32/mem_rdata_q_3  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [3]),
    .Q(\picorv32/mem_rdata_q [3])
  );
  FD   \picorv32/mem_rdata_q_2  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [2]),
    .Q(\picorv32/mem_rdata_q [2])
  );
  FD   \picorv32/mem_rdata_q_1  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [1]),
    .Q(\picorv32/mem_rdata_q [1])
  );
  FD   \picorv32/mem_rdata_q_0  (
    .C(sys_clk),
    .D(\picorv32/mem_rdata_latched_noshuffle [0]),
    .Q(\picorv32/mem_rdata_q [0])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  xilinxasyncresetsynchronizerimpl01 (
    .I0(front_panel_done),
    .I1(cpu_reset_IBUF_1),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  xilinxasyncresetsynchronizerimpl31 (
    .I0(sys_rst),
    .I1(crg_dcm_base50_locked),
    .O(xilinxasyncresetsynchronizerimpl3)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n102411 (
    .I0(phase_sel_1_9090),
    .I1(basesoc_sdram_storage_full_0_1_9089),
    .O(_n10241)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>1  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[7]),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o)
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  basesoc_sdram_cmd_valid9 (
    .I0(refresher_state_FSM_FFd2_1272),
    .I1(refresher_state_FSM_FFd1_1273),
    .I2(basesoc_sdram_generator_done_1140),
    .O(basesoc_sdram_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  suart_sink_valid_suart_sink_ready_AND_997_o1 (
    .I0(suart_sink_ready_908),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_tx_busy_2274),
    .O(suart_sink_valid_suart_sink_ready_AND_997_o)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  half_rate_phy_dqs_t_d01 (
    .I0(half_rate_phy_r_dfi_wrdata_en[5]),
    .I1(half_rate_phy_postamble_234),
    .O(half_rate_phy_dqs_t_d0)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \basesoc_slave_sel<2><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[2])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \basesoc_slave_sel<4><30>1  (
    .I0(\picorv32/mem_addr [29]),
    .I1(\picorv32/mem_addr [30]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[4])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \basesoc_slave_sel<3><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[3])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \basesoc_slave_sel<1><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [29]),
    .O(basesoc_slave_sel[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \spiflash_i1[1]_PWR_1_o_equal_1719_o<1>1  (
    .I0(spiflash_clk_5503),
    .I1(opsis_i2c_samp_carry_5502),
    .O(\spiflash_i1[1]_PWR_1_o_equal_1719_o )
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \_n7028<2>1  (
    .I0(multiplexer_state_FSM_FFd1_1312),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .O(_n7028)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \opsis_i2c_counter[3]_PWR_1_o_equal_1656_o<3>1  (
    .I0(opsis_i2c_counter[3]),
    .I1(opsis_i2c_counter[2]),
    .I2(opsis_i2c_counter[1]),
    .I3(opsis_i2c_counter[0]),
    .O(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \basesoc_slave_sel<0><30>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(\picorv32/mem_addr [29]),
    .I2(\picorv32/mem_addr [28]),
    .O(basesoc_slave_sel[0])
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0012<3>1  (
    .I0(\picorv32/mem_wstrb [3]),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_wstrb [1]),
    .I3(\picorv32/mem_wstrb [0]),
    .O(n0012)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank2_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0197<4>1  (
    .I0(suart_rx_fifo_level0[4]),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[1]),
    .I4(suart_rx_fifo_level0[0]),
    .O(n0197)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_max_time1<3>1  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10988_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_2285),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .O(_n10988_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10998_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_2290),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .O(_n10998_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11008_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_2295),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .O(_n11008_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11018_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_2300),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .O(_n11018_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11028_inv1 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_ready_2305),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .O(_n11028_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11038_inv1 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_ready_2310),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .O(_n11038_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11048_inv1 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_ready_2315),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .O(_n11048_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11058_inv1 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_ready_2320),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .O(_n11058_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n11070_inv1 (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_ready_2333),
    .I2(basesoc_sdram_twtrcon_count[2]),
    .I3(basesoc_sdram_twtrcon_count[1]),
    .O(_n11070_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n10397_inv1 (
    .I0(\dna_cnt[6]_PWR_1_o_LessThan_1649_o ),
    .I1(dna_cnt[0]),
    .O(_n10397_inv)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  spiflash_oe_inv1 (
    .I0(spiflash_bitbang_en_storage_full_2254),
    .I1(spiflash_bitbang_storage_full[3]),
    .I2(spiflash_dq_oe_2281),
    .O(spiflash_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  opsisi2c_sda_oe_inv1 (
    .I0(opsisi2c_storage_full_2185),
    .I1(opsis_i2c_master_storage_full[1]),
    .I2(opsis_i2c_sda_drv_reg_1258),
    .O(opsisi2c_sda_oe_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  opsisi2c_scl_oe_inv1 (
    .I0(opsis_i2c_scl_drv_reg_905),
    .I1(opsisi2c_storage_full_2185),
    .O(opsisi2c_scl_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \opsisi2c_state__n11146<1>1  (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsisi2c_state_FSM_FFd3_1269),
    .O(opsis_i2c_pause_drv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[6]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[7]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[8]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[9]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[10]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[11]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[12]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(\picorv32/mem_addr [4]),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(\picorv32/mem_addr [5]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(\picorv32/mem_addr [6]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(\picorv32/mem_addr [7]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(\picorv32/mem_addr [8]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[13]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(\picorv32/mem_addr [9]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(\picorv32/mem_addr [10]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[1]),
    .O(\basesoc_port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[2]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[3]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[4]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[5]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<23>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(_n6522[14]),
    .O(\basesoc_port_cmd_payload_addr[23] )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  litedramwishbone2native_state_basesoc_ack1 (
    .I0(litedramwishbone2native_state_FSM_FFd1_1316),
    .I1(new_master_wdata_ready1_1183),
    .I2(litedramwishbone2native_state_FSM_FFd2_2985),
    .I3(new_master_rdata_valid4_1185),
    .O(basesoc_ack)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  _n11078_inv1 (
    .I0(front_panel_switches_inv),
    .I1(front_panel_done),
    .O(_n11078_inv)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n10648_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_write_1181),
    .I1(basesoc_sdram_bandwidth_cmd_valid_1178),
    .I2(basesoc_sdram_bandwidth_cmd_ready_1179),
    .I3(basesoc_sdram_bandwidth_counter_23_2387),
    .O(_n10648_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n10642_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_read_1180),
    .I1(basesoc_sdram_bandwidth_cmd_valid_1178),
    .I2(basesoc_sdram_bandwidth_cmd_ready_1179),
    .I3(basesoc_sdram_bandwidth_counter_23_2387),
    .O(_n10642_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_5056),
    .I1(cache_state_FSM_FFd2_5057),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_5057),
    .I1(cache_state_FSM_FFd3_5056),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_1315),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine2_state_basesoc_sdram_bankmachine2_row_close1 (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd2_5062),
    .I2(bankmachine2_state_FSM_FFd3_5061),
    .O(basesoc_sdram_bankmachine2_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine0_state_basesoc_sdram_bankmachine0_row_close1 (
    .I0(bankmachine0_state_FSM_FFd1_1274),
    .I1(bankmachine0_state_FSM_FFd2_5067),
    .I2(bankmachine0_state_FSM_FFd3_5066),
    .O(basesoc_sdram_bankmachine0_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine1_state_basesoc_sdram_bankmachine1_row_close1 (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd2_5072),
    .I2(bankmachine1_state_FSM_FFd3_5071),
    .O(basesoc_sdram_bankmachine1_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine5_state_basesoc_sdram_bankmachine5_row_close1 (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd2_5077),
    .I2(bankmachine5_state_FSM_FFd3_5076),
    .O(basesoc_sdram_bankmachine5_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine3_state_basesoc_sdram_bankmachine3_row_close1 (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd2_5082),
    .I2(bankmachine3_state_FSM_FFd3_5081),
    .O(basesoc_sdram_bankmachine3_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine4_state_basesoc_sdram_bankmachine4_row_close1 (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd2_5087),
    .I2(bankmachine4_state_FSM_FFd3_5086),
    .O(basesoc_sdram_bankmachine4_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine6_state_basesoc_sdram_bankmachine6_row_close1 (
    .I0(bankmachine6_state_FSM_FFd1_1286),
    .I1(bankmachine6_state_FSM_FFd2_5092),
    .I2(bankmachine6_state_FSM_FFd3_5091),
    .O(basesoc_sdram_bankmachine6_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine7_state_basesoc_sdram_bankmachine7_row_close1 (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd2_5097),
    .I2(bankmachine7_state_FSM_FFd3_5096),
    .O(basesoc_sdram_bankmachine7_row_close)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1111  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In211  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In21  (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In11  (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<0>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .O(rhs_array_muxed2[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<1>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .O(rhs_array_muxed2[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<2>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .O(rhs_array_muxed2[2])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<0>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .O(rhs_array_muxed8[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<1>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .O(rhs_array_muxed8[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<2>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .O(rhs_array_muxed8[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  opsis_i2c_slave_addr_re_01 (
    .I0(opsis_i2c_slave_addr_re_1220),
    .I1(sys_rst),
    .O(opsis_i2c_slave_addr_re_0)
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1 (
    .I0(half_rate_phy_phase_half_182),
    .I1(half_rate_phy_phase_sys_324),
    .O(half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1_5143)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[31]),
    .O(basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[30]),
    .O(basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[29]),
    .O(basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[28]),
    .O(basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[27]),
    .O(basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[26]),
    .O(basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[25]),
    .O(basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[24]),
    .O(basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[23]),
    .O(basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[22]),
    .O(basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[21]),
    .O(basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[20]),
    .O(basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[19]),
    .O(basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[18]),
    .O(basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[17]),
    .O(basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[16]),
    .O(basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_sdram_inti_p0_rddata_valid1 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata_valid_1039),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[9]),
    .O(basesoc_sdram_inti_p2_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[8]),
    .O(basesoc_sdram_inti_p2_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[7]),
    .O(basesoc_sdram_inti_p2_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[6]),
    .O(basesoc_sdram_inti_p2_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[5]),
    .O(basesoc_sdram_inti_p2_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[4]),
    .O(basesoc_sdram_inti_p2_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[3]),
    .O(basesoc_sdram_inti_p2_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[31]),
    .O(basesoc_sdram_inti_p2_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[30]),
    .O(basesoc_sdram_inti_p2_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[2]),
    .O(basesoc_sdram_inti_p2_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[29]),
    .O(basesoc_sdram_inti_p2_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[28]),
    .O(basesoc_sdram_inti_p2_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[27]),
    .O(basesoc_sdram_inti_p2_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[26]),
    .O(basesoc_sdram_inti_p2_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[25]),
    .O(basesoc_sdram_inti_p2_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[24]),
    .O(basesoc_sdram_inti_p2_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[23]),
    .O(basesoc_sdram_inti_p2_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[22]),
    .O(basesoc_sdram_inti_p2_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[21]),
    .O(basesoc_sdram_inti_p2_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[20]),
    .O(basesoc_sdram_inti_p2_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[1]),
    .O(basesoc_sdram_inti_p2_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[19]),
    .O(basesoc_sdram_inti_p2_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[18]),
    .O(basesoc_sdram_inti_p2_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[17]),
    .O(basesoc_sdram_inti_p2_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[16]),
    .O(basesoc_sdram_inti_p2_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[15]),
    .O(basesoc_sdram_inti_p2_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[14]),
    .O(basesoc_sdram_inti_p2_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[13]),
    .O(basesoc_sdram_inti_p2_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[12]),
    .O(basesoc_sdram_inti_p2_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[11]),
    .O(basesoc_sdram_inti_p2_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[10]),
    .O(basesoc_sdram_inti_p2_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[0]),
    .O(basesoc_sdram_inti_p2_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[9]),
    .O(basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[8]),
    .O(basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[7]),
    .O(basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[6]),
    .O(basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[5]),
    .O(basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[4]),
    .O(basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[3]),
    .O(basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[31]),
    .O(basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[30]),
    .O(basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[2]),
    .O(basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[29]),
    .O(basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[28]),
    .O(basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[27]),
    .O(basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[26]),
    .O(basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[25]),
    .O(basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[24]),
    .O(basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[23]),
    .O(basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[22]),
    .O(basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[21]),
    .O(basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[20]),
    .O(basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[1]),
    .O(basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[19]),
    .O(basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[18]),
    .O(basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[17]),
    .O(basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[16]),
    .O(basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[15]),
    .O(basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[14]),
    .O(basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[13]),
    .O(basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[12]),
    .O(basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[11]),
    .O(basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[10]),
    .O(basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[0]),
    .O(basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata_valid_1104),
    .O(basesoc_sdram_inti_p2_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[9]),
    .O(basesoc_sdram_inti_p3_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[8]),
    .O(basesoc_sdram_inti_p3_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[7]),
    .O(basesoc_sdram_inti_p3_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[6]),
    .O(basesoc_sdram_inti_p3_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[5]),
    .O(basesoc_sdram_inti_p3_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[4]),
    .O(basesoc_sdram_inti_p3_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[3]),
    .O(basesoc_sdram_inti_p3_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[31]),
    .O(basesoc_sdram_inti_p3_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[30]),
    .O(basesoc_sdram_inti_p3_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[2]),
    .O(basesoc_sdram_inti_p3_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[29]),
    .O(basesoc_sdram_inti_p3_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[28]),
    .O(basesoc_sdram_inti_p3_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[27]),
    .O(basesoc_sdram_inti_p3_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[26]),
    .O(basesoc_sdram_inti_p3_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[25]),
    .O(basesoc_sdram_inti_p3_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[24]),
    .O(basesoc_sdram_inti_p3_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[23]),
    .O(basesoc_sdram_inti_p3_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[22]),
    .O(basesoc_sdram_inti_p3_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[21]),
    .O(basesoc_sdram_inti_p3_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[20]),
    .O(basesoc_sdram_inti_p3_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[1]),
    .O(basesoc_sdram_inti_p3_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[19]),
    .O(basesoc_sdram_inti_p3_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[18]),
    .O(basesoc_sdram_inti_p3_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[17]),
    .O(basesoc_sdram_inti_p3_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[16]),
    .O(basesoc_sdram_inti_p3_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[15]),
    .O(basesoc_sdram_inti_p3_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[14]),
    .O(basesoc_sdram_inti_p3_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[13]),
    .O(basesoc_sdram_inti_p3_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[12]),
    .O(basesoc_sdram_inti_p3_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[11]),
    .O(basesoc_sdram_inti_p3_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[10]),
    .O(basesoc_sdram_inti_p3_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[0]),
    .O(basesoc_sdram_inti_p3_rddata[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_clk11 (
    .I0(spiflash_bitbang_en_storage_full_2254),
    .I1(spiflash_clk_5503),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash4x_clk_OBUF_2996)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_scl_o11 (
    .I0(opsisi2c_storage_full_2185),
    .I1(opsis_i2c_master_storage_full[0]),
    .O(opsisi2c_scl_o)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_2254),
    .I1(spiflash_cs_n_2282),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash4x_cs_n_OBUF_3013)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_sda_o11 (
    .I0(opsisi2c_storage_full_2185),
    .I1(opsis_i2c_master_storage_full[2]),
    .O(opsisi2c_sda_o)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o41 (
    .I0(spiflash_bitbang_en_storage_full_2254),
    .I1(spiflash_sr[31]),
    .O(spiflash_o[3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o31 (
    .I0(spiflash_bitbang_en_storage_full_2254),
    .I1(spiflash_sr[30]),
    .O(spiflash_o[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o21 (
    .I0(spiflash_bitbang_en_storage_full_2254),
    .I1(spiflash_sr[29]),
    .O(spiflash_o[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_o11 (
    .I0(spiflash_bitbang_en_storage_full_2254),
    .I1(spiflash_sr[28]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_o[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_produce_xor<1>11  (
    .I0(suart_tx_fifo_produce[1]),
    .I1(suart_tx_fifo_produce[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_produce_xor<1>11  (
    .I0(suart_rx_fifo_produce[1]),
    .I1(suart_rx_fifo_produce[0]),
    .O(\Result<1>5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_consume_xor<1>11  (
    .I0(suart_tx_fifo_consume[1]),
    .I1(suart_tx_fifo_consume[0]),
    .O(\Result<1>7 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_consume_xor<1>11  (
    .I0(suart_rx_fifo_consume[1]),
    .I1(suart_rx_fifo_consume[0]),
    .O(\Result<1>9 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>14 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>15 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>16 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>19 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>23 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>24 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>25 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>26 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>29 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>30 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>31 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>32 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT321  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[9]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT311  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[8]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT301  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[7]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT291  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[6]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT281  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[5]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT271  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[4]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT261  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[3]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT251  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[31]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT241  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[30]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT231  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[2]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT221  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[29]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT211  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[28]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT201  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[27]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT191  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[26]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT181  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[25]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT171  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[24]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT161  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[23]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT151  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[22]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT141  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[21]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT131  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[20]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT111  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[19]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT101  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[18]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT91  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[17]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT81  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[16]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT71  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[15]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT61  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[14]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT51  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[13]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT41  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[12]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT31  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[11]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT21  (
    .I0(suart_tx_busy_2274),
    .I1(n6126[10]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1680_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0013_MUX_739_o11 (
    .I0(suart_tx_busy_2274),
    .I1(Madd_n6126_cy[31]),
    .O(GND_1_o_BUS_0013_MUX_739_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT321  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[9]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT311  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[8]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT301  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[7]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT291  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[6]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT281  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[5]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT271  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[4]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT261  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[3]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT251  (
    .I0(n6130[31]),
    .I1(suart_rx_busy_2276),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT241  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[30]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT231  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[2]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT221  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[29]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT211  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[28]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT201  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[27]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT191  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[26]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT181  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[25]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT171  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[24]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT161  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[23]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT151  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[22]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT141  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[21]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT131  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[20]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT111  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[19]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT101  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[18]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT91  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[17]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT81  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[16]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT71  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[15]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT61  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[14]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT51  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[13]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT41  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[12]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT31  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[11]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT21  (
    .I0(suart_rx_busy_2276),
    .I1(n6130[10]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1697_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0015_MUX_750_o11 (
    .I0(suart_rx_busy_2276),
    .I1(Madd_n6130_cy[31]),
    .O(GND_1_o_BUS_0015_MUX_750_o)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n7085<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd2_5072),
    .I2(bankmachine1_state_FSM_FFd3_5071),
    .O(_n7085)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n7060<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd2_5062),
    .I2(bankmachine2_state_FSM_FFd3_5061),
    .O(_n7060)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n7457<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd2_5082),
    .I2(bankmachine3_state_FSM_FFd3_5081),
    .O(_n7457)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n7190<2>1  (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd2_5087),
    .I2(bankmachine4_state_FSM_FFd3_5086),
    .O(_n7190)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n7421<2>1  (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd2_5077),
    .I2(bankmachine5_state_FSM_FFd3_5076),
    .O(_n7421)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \_n6990<2>1  (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd2_5097),
    .I2(bankmachine7_state_FSM_FFd3_5096),
    .O(_n6990)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6775<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_1274),
    .I1(bankmachine0_state_FSM_FFd2_5067),
    .I2(bankmachine0_state_FSM_FFd3_5066),
    .O(_n6775)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6782<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd2_5072),
    .I2(bankmachine1_state_FSM_FFd3_5071),
    .O(_n6782)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7035<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd2_5062),
    .I2(bankmachine2_state_FSM_FFd3_5061),
    .O(_n7035)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6807<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd2_5082),
    .I2(bankmachine3_state_FSM_FFd3_5081),
    .O(_n6807)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6540<2>1  (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd2_5087),
    .I2(bankmachine4_state_FSM_FFd3_5086),
    .O(_n6540)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7179<2>1  (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd2_5077),
    .I2(bankmachine5_state_FSM_FFd3_5076),
    .O(_n7179)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6797<2>1  (
    .I0(bankmachine6_state_FSM_FFd1_1286),
    .I1(bankmachine6_state_FSM_FFd2_5092),
    .I2(bankmachine6_state_FSM_FFd3_5091),
    .O(_n6797)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6931<2>1  (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd2_5097),
    .I2(bankmachine7_state_FSM_FFd3_5096),
    .O(_n6931)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT21  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_suart_rx_bitcount_xor<0>11  (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_busy_2276),
    .O(Mcount_suart_rx_bitcount)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_spiflash_i1_cy<0>1  (
    .I0(spiflash_clk_5503),
    .I1(opsis_i2c_samp_carry_5502),
    .O(Mcount_spiflash_i1_cy[0])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re11 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11 (
    .I0(\picorv32/mem_addr [2]),
    .I1(\picorv32/mem_addr [5]),
    .I2(\picorv32/mem_addr [6]),
    .O(N1429)
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11 (
    .I0(\picorv32/mem_addr [2]),
    .I1(\picorv32/mem_addr [3]),
    .I2(\picorv32/mem_addr [6]),
    .O(N1430)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[7]),
    .I2(opsis_i2c_din[7]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT71  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[6]),
    .I2(opsis_i2c_din[6]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT61  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[5]),
    .I2(opsis_i2c_din[5]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT51  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[4]),
    .I2(opsis_i2c_din[4]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT41  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[3]),
    .I2(opsis_i2c_din[3]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT31  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[2]),
    .I2(opsis_i2c_din[2]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT21  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[1]),
    .I2(opsis_i2c_din[1]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT12  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[0]),
    .I2(opsis_i2c_din[0]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In12  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6031 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \basesoc_csrbankarray_csrbank1_sel<13>11  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[11] ),
    .O(\basesoc_csrbankarray_csrbank1_sel<13>1 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  basesoc_port_cmd_ready121 (
    .I0(_n6522[0]),
    .I1(basesoc_sdram_bankmachine6_req_lock),
    .I2(basesoc_sdram_bankmachine7_req_lock),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o_3636),
    .O(basesoc_port_cmd_ready12)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we111 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(\picorv32/mem_addr [12]),
    .I2(_n6522[0]),
    .I3(basesoc_sdram_bankmachine6_req_lock),
    .I4(basesoc_sdram_bankmachine7_req_lock),
    .I5(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6044)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  _n1239311 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .O(_n123931)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  GND_1_o_GND_1_o_MUX_749_o11 (
    .I0(suart_rx_busy_2276),
    .I1(suart_uart_clk_rxen_971),
    .I2(suart_rx_bitcount[2]),
    .I3(suart_rx_bitcount[1]),
    .O(GND_1_o_GND_1_o_MUX_749_o1_6046)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_749_o1 (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_bitcount[3]),
    .I2(xilinxmultiregimpl2_regs1_10),
    .I3(GND_1_o_GND_1_o_MUX_749_o1_6046),
    .O(GND_1_o_GND_1_o_MUX_749_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready2_6029),
    .I1(basesoc_port_cmd_ready14_6047),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0778<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\n0778<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0865<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\n0865<3>1 )
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n10448_inv1 (
    .I0(suart_rx_busy_2276),
    .I1(suart_uart_clk_rxen_971),
    .I2(suart_rx_bitcount[1]),
    .I3(suart_rx_bitcount[0]),
    .I4(suart_rx_bitcount[3]),
    .I5(suart_rx_bitcount[2]),
    .O(_n10448_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  suart_rx_fifo_wrport_we1 (
    .I0(suart_source_valid_940),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(suart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00101010 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine5_req_lock),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6044),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(\n0865<3>1 ),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11001 (
    .I0(multiplexer_state_FSM_FFd1_1312),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .I5(basesoc_sdram_cmd_payload_a[10]),
    .O(array_muxed9[10])
  );
  LUT6 #(
    .INIT ( 64'h2002200000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(opsis_i2c_master_storage_full[7]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1231  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[15]),
    .I4(spiflash_sr[19]),
    .I5(\picorv32/mem_addr [11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_780_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1221  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[14]),
    .I4(spiflash_sr[18]),
    .I5(\picorv32/mem_addr [10]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_781_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1211  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[13]),
    .I4(spiflash_sr[17]),
    .I5(\picorv32/mem_addr [9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_782_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[11]),
    .I4(spiflash_sr[15]),
    .I5(\picorv32/mem_addr [7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_784_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[10]),
    .I4(spiflash_sr[14]),
    .I5(\picorv32/mem_addr [6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_785_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[9]),
    .I4(spiflash_sr[13]),
    .I5(\picorv32/mem_addr [5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_786_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[8]),
    .I4(spiflash_sr[12]),
    .I5(\picorv32/mem_addr [4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_787_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[27]),
    .I4(spiflash_sr[31]),
    .I5(\picorv32/mem_addr [23]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_768_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[26]),
    .I4(spiflash_sr[30]),
    .I5(\picorv32/mem_addr [22]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_769_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[7]),
    .I4(spiflash_sr[11]),
    .I5(\picorv32/mem_addr [3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_788_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1121  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[25]),
    .I4(spiflash_sr[29]),
    .I5(\picorv32/mem_addr [21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_770_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1111  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[24]),
    .I4(spiflash_sr[28]),
    .I5(\picorv32/mem_addr [20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_771_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1101  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[23]),
    .I4(spiflash_sr[27]),
    .I5(\picorv32/mem_addr [19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_772_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[22]),
    .I4(spiflash_sr[26]),
    .I5(\picorv32/mem_addr [18]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_773_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[21]),
    .I4(spiflash_sr[25]),
    .I5(\picorv32/mem_addr [17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_774_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[20]),
    .I4(spiflash_sr[24]),
    .I5(\picorv32/mem_addr [16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_775_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[19]),
    .I4(spiflash_sr[23]),
    .I5(\picorv32/mem_addr [15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_776_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[18]),
    .I4(spiflash_sr[22]),
    .I5(\picorv32/mem_addr [14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_777_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[17]),
    .I4(spiflash_sr[21]),
    .I5(\picorv32/mem_addr [13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_778_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[16]),
    .I4(spiflash_sr[20]),
    .I5(\picorv32/mem_addr [12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_779_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o121  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[6]),
    .I4(spiflash_sr[10]),
    .I5(\picorv32/mem_addr [2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_789_o )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT71  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I2(\Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> ),
    .I3(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT21  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT51  (
    .I0(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .I1(n2279),
    .I2(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> ),
    .I3(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1201  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I3(spiflash_sr[12]),
    .I4(spiflash_sr[16]),
    .I5(\picorv32/mem_addr [8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_783_o )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed811 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed8[2]),
    .I4(rhs_array_muxed2[2]),
    .O(array_muxed8[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed821 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed8[1]),
    .I4(rhs_array_muxed2[1]),
    .O(array_muxed8[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed831 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed8[0]),
    .I4(rhs_array_muxed2[0]),
    .O(array_muxed8[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[6]),
    .I4(rhs_array_muxed1[6]),
    .O(array_muxed9[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux11101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[7]),
    .I4(rhs_array_muxed1[7]),
    .O(array_muxed9[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux12101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[8]),
    .I4(rhs_array_muxed1[8]),
    .O(array_muxed9[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[9]),
    .I4(rhs_array_muxed1[9]),
    .O(array_muxed9[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2681 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[0]),
    .I4(rhs_array_muxed1[0]),
    .O(array_muxed9[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2691 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[11]),
    .I4(rhs_array_muxed1[11]),
    .O(array_muxed9[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux3101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[12]),
    .I4(rhs_array_muxed1[12]),
    .O(array_muxed9[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux4101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[13]),
    .I4(rhs_array_muxed1[13]),
    .O(array_muxed9[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux5101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[1]),
    .I4(rhs_array_muxed1[1]),
    .O(array_muxed9[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux6101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[2]),
    .I4(rhs_array_muxed1[2]),
    .O(array_muxed9[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux7101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[3]),
    .I4(rhs_array_muxed1[3]),
    .O(array_muxed9[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux8101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[4]),
    .I4(rhs_array_muxed1[4]),
    .O(array_muxed9[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux9101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed7[5]),
    .I4(rhs_array_muxed1[5]),
    .O(array_muxed9[5])
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  Mmux_phase_sel_GND_1_o_MUX_1615_o11 (
    .I0(phase_sel_256),
    .I1(phase_sys_1006),
    .I2(phase_sys2x_257),
    .O(phase_sel_GND_1_o_MUX_1615_o)
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address141 (
    .I0(basesoc_sdram_dfi_p0_address[9]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_9_2230),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_9_2200),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_2_9100),
    .O(half_rate_phy_dfi_p0_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address131 (
    .I0(basesoc_sdram_dfi_p0_address[8]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_8_2231),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_8_2201),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_2_9100),
    .O(half_rate_phy_dfi_p0_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address121 (
    .I0(basesoc_sdram_dfi_p0_address[7]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_2_9100),
    .O(half_rate_phy_dfi_p0_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address111 (
    .I0(basesoc_sdram_dfi_p0_address[6]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_2_9100),
    .O(half_rate_phy_dfi_p0_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address101 (
    .I0(basesoc_sdram_dfi_p0_address[5]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_2_9100),
    .O(half_rate_phy_dfi_p0_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address91 (
    .I0(basesoc_sdram_dfi_p0_address[4]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_2_9100),
    .O(half_rate_phy_dfi_p0_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address81 (
    .I0(basesoc_sdram_dfi_p0_address[3]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_2_9100),
    .O(half_rate_phy_dfi_p0_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address71 (
    .I0(basesoc_sdram_dfi_p0_address[2]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p0_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address61 (
    .I0(basesoc_sdram_dfi_p0_address[1]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p0_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address51 (
    .I0(basesoc_sdram_dfi_p0_address[13]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2226),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_13_2196),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p0_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address41 (
    .I0(basesoc_sdram_dfi_p0_address[12]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2227),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_12_2197),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p0_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address31 (
    .I0(basesoc_sdram_dfi_p0_address[11]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2228),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_11_2198),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p0_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address21 (
    .I0(basesoc_sdram_dfi_p0_address[10]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_10_2229),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_10_2199),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p0_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address11 (
    .I0(basesoc_sdram_dfi_p0_address[0]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p0_address[0])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address141 (
    .I0(basesoc_sdram_dfi_p1_address[9]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_9_2245),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_9_2215),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p1_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address131 (
    .I0(basesoc_sdram_dfi_p1_address[8]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_8_2246),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_8_2216),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p1_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address121 (
    .I0(basesoc_sdram_dfi_p1_address[7]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p1_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address111 (
    .I0(basesoc_sdram_dfi_p1_address[6]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p1_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address101 (
    .I0(basesoc_sdram_dfi_p1_address[5]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p1_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address91 (
    .I0(basesoc_sdram_dfi_p1_address[4]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p1_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address81 (
    .I0(basesoc_sdram_dfi_p1_address[3]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_3_9101),
    .O(half_rate_phy_dfi_p1_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address71 (
    .I0(basesoc_sdram_dfi_p1_address[2]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_4_9102),
    .O(half_rate_phy_dfi_p1_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address61 (
    .I0(basesoc_sdram_dfi_p1_address[1]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_4_9102),
    .O(half_rate_phy_dfi_p1_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address51 (
    .I0(basesoc_sdram_dfi_p1_address[13]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_13_2241),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2211),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_4_9102),
    .O(half_rate_phy_dfi_p1_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address41 (
    .I0(basesoc_sdram_dfi_p1_address[12]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_12_2242),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2212),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_4_9102),
    .O(half_rate_phy_dfi_p1_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address31 (
    .I0(basesoc_sdram_dfi_p1_address[11]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_11_2243),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2213),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_4_9102),
    .O(half_rate_phy_dfi_p1_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address21 (
    .I0(basesoc_sdram_dfi_p1_address[10]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_10_2244),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_10_2214),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_4_9102),
    .O(half_rate_phy_dfi_p1_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address11 (
    .I0(basesoc_sdram_dfi_p1_address[0]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(phase_sel_3_9099),
    .I4(basesoc_sdram_storage_full_0_4_9102),
    .O(half_rate_phy_dfi_p1_address[0])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full[0]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<0> ),
    .I4(basesoc_load_storage_full[0]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_10_2601),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<10> ),
    .I4(basesoc_load_storage_full_10_2569),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_11_2600),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<11> ),
    .I4(basesoc_load_storage_full_11_2568),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_12_2599),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<12> ),
    .I4(basesoc_load_storage_full_12_2567),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_13_2598),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<13> ),
    .I4(basesoc_load_storage_full_13_2566),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_16_2595),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<16> ),
    .I4(basesoc_load_storage_full_16_2563),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_14_2597),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<14> ),
    .I4(basesoc_load_storage_full_14_2565),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_15_2596),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<15> ),
    .I4(basesoc_load_storage_full_15_2564),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_17_2594),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<17> ),
    .I4(basesoc_load_storage_full_17_2562),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_18_2593),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<18> ),
    .I4(basesoc_load_storage_full_18_2561),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_20_2591),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<20> ),
    .I4(basesoc_load_storage_full_20_2559),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_19_2592),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<19> ),
    .I4(basesoc_load_storage_full_19_2560),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full[1]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<1> ),
    .I4(basesoc_load_storage_full[1]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_21_2590),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<21> ),
    .I4(basesoc_load_storage_full_21_2558),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_22_2589),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<22> ),
    .I4(basesoc_load_storage_full_22_2557),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_25_2586),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<25> ),
    .I4(basesoc_load_storage_full_25_2554),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_23_2588),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<23> ),
    .I4(basesoc_load_storage_full_23_2556),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_24_2587),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<24> ),
    .I4(basesoc_load_storage_full_24_2555),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_26_2585),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<26> ),
    .I4(basesoc_load_storage_full_26_2553),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_27_2584),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<27> ),
    .I4(basesoc_load_storage_full_27_2552),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9011 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full[2]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<2> ),
    .I4(basesoc_load_storage_full[2]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8811 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_28_2583),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<28> ),
    .I4(basesoc_load_storage_full_28_2551),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8911 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_29_2582),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<29> ),
    .I4(basesoc_load_storage_full_29_2550),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9111 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_30_2581),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<30> ),
    .I4(basesoc_load_storage_full_30_2549),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9211 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_31_2580),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<31> ),
    .I4(basesoc_load_storage_full_31_2548),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9511 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full[5]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<5> ),
    .I4(basesoc_load_storage_full[5]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9311 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full[3]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<3> ),
    .I4(basesoc_load_storage_full[3]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9411 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full[4]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<4> ),
    .I4(basesoc_load_storage_full[4]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9611 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full[6]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<6> ),
    .I4(basesoc_load_storage_full[6]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9711 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full[7]),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<7> ),
    .I4(basesoc_load_storage_full[7]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9811 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_8_2603),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<8> ),
    .I4(basesoc_load_storage_full_8_2571),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9911 (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_reload_storage_full_9_2602),
    .I2(basesoc_zero_trigger_INV_289_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1645_OUT<9> ),
    .I4(basesoc_load_storage_full_9_2570),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1646_OUT<9> )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In121  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  basesoc_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_5056),
    .I1(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I2(n0012),
    .I3(cache_state_FSM_FFd2_5057),
    .O(basesoc_tag_port_we)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \half_rate_phy_dfi_p0_wrdata_mask<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_1316),
    .I2(new_master_wdata_ready1_1183),
    .O(half_rate_phy_dfi_p0_wrdata_mask[0])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<6>11  (
    .I0(dna_cnt[6]),
    .I1(Mcount_dna_cnt_cy[4]),
    .I2(dna_cnt[5]),
    .O(\Result<6>1 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>23 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>24 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>25 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>26 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>29 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>30 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>31 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>32 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>2  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2397),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2405),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>11  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2396),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2404),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>11_5676 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  array_muxed17_INV_394_o21 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed17_INV_394_o2)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_twtrcon_ready_2333),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_half_rate_phy_dfi_p0_wrdata1141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready1_1183),
    .I2(litedramwishbone2native_state_FSM_FFd1_1316),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata114)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT1211  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  suart_rx_clear11 (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_addr [4]),
    .I2(\picorv32/mem_addr [2]),
    .O(N1427)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6071 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In41  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6072 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In112  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6072 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o11 (
    .I0(cache_state_FSM_FFd3_5056),
    .I1(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I2(n0012),
    .I3(cache_state_FSM_FFd2_5057),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1_6078)
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed2011 (
    .I0(array_muxed17_INV_394_o2),
    .I1(multiplexer_state_FSM_FFd3_1314),
    .I2(rhs_array_muxed9),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(array_muxed20)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .I1(basesoc_sdram_bankmachine0_row_opened_2284),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(_n6775),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I1(basesoc_sdram_bankmachine1_row_opened_2289),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(_n6782),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .I1(basesoc_sdram_bankmachine2_row_opened_2294),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(_n7035),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I1(basesoc_sdram_bankmachine3_row_opened_2299),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(_n6807),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I1(basesoc_sdram_bankmachine4_row_opened_2304),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_row_hit),
    .I4(_n6540),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1882),
    .I1(basesoc_sdram_bankmachine5_row_opened_2309),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .I3(_n7179),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1928),
    .I1(basesoc_sdram_bankmachine6_row_opened_2314),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .I3(_n6797),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1974),
    .I1(basesoc_sdram_bankmachine7_row_opened_2319),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .I3(_n6931),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1698),
    .I1(basesoc_sdram_bankmachine1_row_opened_2289),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I3(_n6782),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1744),
    .I1(basesoc_sdram_bankmachine2_row_opened_2294),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .I3(_n7035),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1790),
    .I1(basesoc_sdram_bankmachine3_row_opened_2299),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I3(_n6807),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1836),
    .I1(basesoc_sdram_bankmachine4_row_opened_2304),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I3(_n6540),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1882),
    .I1(basesoc_sdram_bankmachine5_row_opened_2309),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .I3(_n7179),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1928),
    .I1(basesoc_sdram_bankmachine6_row_opened_2314),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .I3(_n6797),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1974),
    .I1(basesoc_sdram_bankmachine7_row_opened_2319),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .I3(_n6931),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1652),
    .I1(basesoc_sdram_bankmachine0_row_opened_2284),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .I3(_n6775),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000008000800080 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we11 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_port_cmd_ready12),
    .I2(basesoc_port_cmd_ready2_6029),
    .I3(basesoc_sdram_bankmachine2_req_lock),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I5(\n0778<3>1 ),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready2_6029),
    .I1(_n6522[0]),
    .I2(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I3(basesoc_port_cmd_ready131),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we12 (
    .I0(basesoc_port_cmd_ready2_6029),
    .I1(_n6522[0]),
    .I2(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0518<3>1  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(n0518)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0693<3>1  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(n0693)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1041<3>1  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(n1041)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we111 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine7_req_lock),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1128<3>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(n1128)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  basesoc_port_cmd_ready1311 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine6_req_lock),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_port_cmd_ready131)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \suart_tx_trigger<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[0]),
    .I4(suart_tx_fifo_level0[1]),
    .O(suart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0176<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[0]),
    .I4(suart_tx_fifo_level0[1]),
    .O(n0176)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In511  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In511  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 )
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine0_row_open),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o )
,
    .I3(basesoc_sdram_bankmachine0_row_close),
    .I4(n0518),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o )
,
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I4(basesoc_sdram_bankmachine1_row_close),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine2_row_open),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o )
,
    .I3(basesoc_sdram_bankmachine2_row_close),
    .I4(n0693),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o )
,
    .I3(basesoc_sdram_bankmachine3_row_close),
    .I4(n0780),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine4_row_open),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o )
,
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I4(basesoc_sdram_bankmachine4_row_close),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o )
,
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .I4(basesoc_sdram_bankmachine5_row_close),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine6_row_open),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o )
,
    .I3(basesoc_sdram_bankmachine6_row_close),
    .I4(n1041),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o )
,
    .I3(basesoc_sdram_bankmachine7_row_close),
    .I4(n1128),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[10])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1  (
    .I0(\picorv32/mem_addr [14]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [15]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [12]),
    .O(N1428)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank0_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \spiflash_counter[7]_GND_1_o_equal_1724_o<7>11  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[4]),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6028 )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  Mmux_rhs_array_muxed4711 (
    .I0(\picorv32/mem_valid_460 ),
    .I1(basesoc_grant_2334),
    .I2(\picorv32/mem_instr_461 ),
    .O(rhs_array_muxed47)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_basesoc_sdram_bankmachine0_row_open11 (
    .I0(bankmachine0_state_FSM_FFd3_5066),
    .I1(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .O(basesoc_sdram_bankmachine0_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_basesoc_sdram_bankmachine1_row_open11 (
    .I0(bankmachine1_state_FSM_FFd3_5071),
    .I1(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .O(basesoc_sdram_bankmachine1_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_basesoc_sdram_bankmachine2_row_open11 (
    .I0(bankmachine2_state_FSM_FFd3_5061),
    .I1(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .O(basesoc_sdram_bankmachine2_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_basesoc_sdram_bankmachine3_row_open11 (
    .I0(bankmachine3_state_FSM_FFd3_5081),
    .I1(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .O(basesoc_sdram_bankmachine3_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_basesoc_sdram_bankmachine4_row_open11 (
    .I0(bankmachine4_state_FSM_FFd3_5086),
    .I1(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .O(basesoc_sdram_bankmachine4_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_basesoc_sdram_bankmachine5_row_open11 (
    .I0(bankmachine5_state_FSM_FFd3_5076),
    .I1(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .O(basesoc_sdram_bankmachine5_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_basesoc_sdram_bankmachine6_row_open11 (
    .I0(bankmachine6_state_FSM_FFd3_5091),
    .I1(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .O(basesoc_sdram_bankmachine6_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  Mmux_basesoc_sdram_bankmachine7_row_open11 (
    .I0(bankmachine7_state_FSM_FFd3_5096),
    .I1(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .O(basesoc_sdram_bankmachine7_row_open)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  Mmux_opsis_i2c_update_is_read11 (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o ),
    .I2(opsisi2c_state_FSM_FFd1_1267),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .I4(opsisi2c_state_FSM_FFd3_1269),
    .I5(opsisi2c_state_FSM_FFd4_1270),
    .O(opsis_i2c_update_is_read)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  _n10676_inv1 (
    .I0(opsisi2c_state_FSM_FFd1_1267),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd2_1268),
    .I3(opsisi2c_state_FSM_FFd3_1269),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .I5(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .O(_n10676_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT111  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(opsisi2c_state_FSM_FFd1_1267),
    .I2(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .I4(opsisi2c_state_FSM_FFd3_1269),
    .I5(opsisi2c_state_FSM_FFd4_1270),
    .O(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2156_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \n2279<5>1  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[5]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[2]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(n2279)
  );
  LUT6 #(
    .INIT ( 64'h7F7F7F7F7F7F7FFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1649_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1649_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_2592_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_2592_o )
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  \opsisi2c_state_FSM_FFd2-In21  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsis_i2c_sda_i_1456),
    .I2(opsis_i2c_sda_r_907),
    .I3(opsis_i2c_scl_i_1455),
    .O(\opsisi2c_state_FSM_FFd2-In2 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \spiflash_counter[7]_GND_1_o_equal_1726_o<7>1  (
    .I0(spiflash_counter[5]),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6028 ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[7]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1726_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1652),
    .I1(basesoc_sdram_bankmachine0_row_opened_2284),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .I3(_n6775),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1836),
    .I1(basesoc_sdram_bankmachine4_row_opened_2304),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I3(_n6540),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1698),
    .I1(basesoc_sdram_bankmachine1_row_opened_2289),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I3(_n6782),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .I1(basesoc_sdram_bankmachine5_row_opened_2309),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_row_hit),
    .I4(_n7179),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1744),
    .I1(basesoc_sdram_bankmachine2_row_opened_2294),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .I3(_n7035),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .I1(basesoc_sdram_bankmachine7_row_opened_2319),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_hit),
    .I4(_n6931),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1790),
    .I1(basesoc_sdram_bankmachine3_row_opened_2299),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I3(_n6807),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .I1(basesoc_sdram_bankmachine6_row_opened_2314),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_row_hit),
    .I4(_n6797),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o1 (
    .I0(n0780),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o_3636),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_port_cmd_ready21 (
    .I0(\n0865<3>1 ),
    .I1(\picorv32/mem_addr [12]),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I5(litedramwishbone2native_state_FSM_FFd3_2986),
    .O(basesoc_port_cmd_ready2_6029)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT31  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5>11  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[0]),
    .O(\Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \spiflash_counter[7]_PWR_1_o_equal_1728_o<7>1  (
    .I0(spiflash_counter[7]),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6028 ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[5]),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1728_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \spiflash_counter[7]_GND_1_o_equal_1724_o<7>1  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6028 ),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[5]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1724_o )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<2>11  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>2 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_dna_cnt_xor<3>11  (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .I3(dna_cnt[2]),
    .O(\Result<3>2 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mcount_dna_cnt_cy<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[2]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[0]),
    .O(Mcount_dna_cnt_cy[4])
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mcount_dna_cnt_xor<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .I3(dna_cnt[2]),
    .I4(dna_cnt[3]),
    .O(\Result<4>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF54 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1111  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(_n124321),
    .I2(\_n12444<5>1 ),
    .I3(_n12423),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT612 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT811 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6111  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(_n124262),
    .I2(_n124321),
    .I3(_n124201_FRB_3407),
    .I4(_n12441),
    .I5(_n12447),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT611 )
  );
  LUT5 #(
    .INIT ( 32'h5454FE54 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2131  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(_n124262),
    .I2(_n124381),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I4(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT213 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank5_bitbang_en0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang_en0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o<5>1  (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[4]),
    .I5(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o<5>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[2]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o<5>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[3]),
    .I4(basesoc_sdram_generator_counter[2]),
    .I5(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3>11  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[0]),
    .O(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> )
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \Mcount_suart_rx_bitcount_xor<1>11  (
    .I0(suart_rx_busy_2276),
    .I1(suart_rx_bitcount[0]),
    .I2(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  Mmux_opsis_i2c_data_drv_en11 (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd3_1269),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .I5(opsis_i2c_scl_i_1455),
    .O(opsis_i2c_data_drv_en)
  );
  LUT6 #(
    .INIT ( 64'hA181A181A189A181 ))
  Mmux_opsis_i2c_data_drv_stop11 (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd3_1269),
    .I2(opsisi2c_state_FSM_FFd1_1267),
    .I3(opsisi2c_state_FSM_FFd4_1270),
    .I4(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I5(opsis_i2c_scl_i_1455),
    .O(opsis_i2c_data_drv_stop)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_suart_tx_reg[0]_PWR_1_o_MUX_730_o11  (
    .I0(suart_tx_reg[0]),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[1]),
    .I3(suart_tx_bitcount[2]),
    .O(\suart_tx_reg[0]_PWR_1_o_MUX_730_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank1_leds_out0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank1_leds_out0_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(front_panel_leds_storage_full[1]),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h8080800000800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT11  (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(xilinxmultiregimpl3_regs1_24),
    .I5(front_panel_leds_storage_full[0]),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2148_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Madd_n6120_cy<2>11  (
    .I0(opsis_i2c_samp_count_1_5504),
    .I1(spiflash_clk_5503),
    .I2(opsis_i2c_samp_carry_5502),
    .O(Madd_n6120_cy[2])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Madd_n6120_xor<2>11  (
    .I0(opsis_i2c_samp_count_1_5504),
    .I1(opsis_i2c_samp_carry_5502),
    .I2(spiflash_clk_5503),
    .O(n6120[2])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  suart_rx_clear1 (
    .I0(basesoc_interface_dat_w[1]),
    .I1(suart_rx_clear11_FRB_6060),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(basesoc_interface_we_1266),
    .O(suart_rx_clear)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  suart_tx_clear1 (
    .I0(basesoc_interface_dat_w[0]),
    .I1(suart_rx_clear11_FRB_6060),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(basesoc_interface_we_1266),
    .O(suart_tx_clear)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \_n12444<5>11  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(\_n12444<5>1 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  _n1243211 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(_n124321)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  _n1243811 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(_n124381)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  _n1242621 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .O(_n124262)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \_n12453<5>1  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n12453)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n124411 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n12441)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n124291 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(_n12429)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_suart_tx_bitcount_xor<3>11  (
    .I0(suart_sink_valid_suart_sink_ready_AND_997_o),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[0]),
    .I3(suart_tx_bitcount[1]),
    .I4(suart_tx_bitcount[2]),
    .O(Mcount_suart_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_bitbang0_re1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT41  (
    .I0(spiflash_bitbang_storage_full[3]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT31  (
    .I0(spiflash_bitbang_storage_full[2]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT21  (
    .I0(spiflash_bitbang_storage_full[1]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<0>111  (
    .I0(dfi_dfi_p0_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[0])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<32>111  (
    .I0(dfi_dfi_p1_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[32])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<64>111  (
    .I0(dfi_dfi_p2_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[64])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<96>111  (
    .I0(dfi_dfi_p3_rddata[0]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [0]),
    .O(basesoc_data_port_dat_w[96])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<100>111  (
    .I0(dfi_dfi_p3_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[100])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<36>111  (
    .I0(dfi_dfi_p1_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[36])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<4>111  (
    .I0(dfi_dfi_p0_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[4])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<68>111  (
    .I0(dfi_dfi_p2_rddata[4]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [4]),
    .O(basesoc_data_port_dat_w[68])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<101>111  (
    .I0(dfi_dfi_p3_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[101])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<37>111  (
    .I0(dfi_dfi_p1_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[37])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<5>111  (
    .I0(dfi_dfi_p0_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[5])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<69>111  (
    .I0(dfi_dfi_p2_rddata[5]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [5]),
    .O(basesoc_data_port_dat_w[69])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<102>111  (
    .I0(dfi_dfi_p3_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[102])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<38>111  (
    .I0(dfi_dfi_p1_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[38])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<6>111  (
    .I0(dfi_dfi_p0_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[6])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<70>111  (
    .I0(dfi_dfi_p2_rddata[6]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [6]),
    .O(basesoc_data_port_dat_w[70])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<103>111  (
    .I0(dfi_dfi_p3_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[103])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<39>111  (
    .I0(dfi_dfi_p1_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[39])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<71>111  (
    .I0(dfi_dfi_p2_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[71])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<7>111  (
    .I0(dfi_dfi_p0_rddata[7]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [7]),
    .O(basesoc_data_port_dat_w[7])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<104>111  (
    .I0(dfi_dfi_p3_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[104])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<40>111  (
    .I0(dfi_dfi_p1_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[40])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<72>111  (
    .I0(dfi_dfi_p2_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[72])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<8>111  (
    .I0(dfi_dfi_p0_rddata[8]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [8]),
    .O(basesoc_data_port_dat_w[8])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<105>111  (
    .I0(dfi_dfi_p3_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[105])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<41>111  (
    .I0(dfi_dfi_p1_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[41])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<73>111  (
    .I0(dfi_dfi_p2_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[73])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<9>111  (
    .I0(dfi_dfi_p0_rddata[9]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [9]),
    .O(basesoc_data_port_dat_w[9])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<106>111  (
    .I0(dfi_dfi_p3_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[106])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<10>111  (
    .I0(dfi_dfi_p0_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[10])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<42>111  (
    .I0(dfi_dfi_p1_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[42])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<74>111  (
    .I0(dfi_dfi_p2_rddata[10]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [10]),
    .O(basesoc_data_port_dat_w[74])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<107>111  (
    .I0(dfi_dfi_p3_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[107])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<11>111  (
    .I0(dfi_dfi_p0_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[11])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<43>111  (
    .I0(dfi_dfi_p1_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[43])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<75>111  (
    .I0(dfi_dfi_p2_rddata[11]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [11]),
    .O(basesoc_data_port_dat_w[75])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<108>111  (
    .I0(dfi_dfi_p3_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[108])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<12>111  (
    .I0(dfi_dfi_p0_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[12])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<44>111  (
    .I0(dfi_dfi_p1_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[44])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<76>111  (
    .I0(dfi_dfi_p2_rddata[12]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [12]),
    .O(basesoc_data_port_dat_w[76])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<109>111  (
    .I0(dfi_dfi_p3_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[109])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<13>111  (
    .I0(dfi_dfi_p0_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[13])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<45>111  (
    .I0(dfi_dfi_p1_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[45])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<77>111  (
    .I0(dfi_dfi_p2_rddata[13]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [13]),
    .O(basesoc_data_port_dat_w[77])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<110>111  (
    .I0(dfi_dfi_p3_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[110])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<14>111  (
    .I0(dfi_dfi_p0_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[14])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<46>111  (
    .I0(dfi_dfi_p1_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[46])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<78>111  (
    .I0(dfi_dfi_p2_rddata[14]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [14]),
    .O(basesoc_data_port_dat_w[78])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<111>111  (
    .I0(dfi_dfi_p3_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[111])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<15>111  (
    .I0(dfi_dfi_p0_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[15])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<47>111  (
    .I0(dfi_dfi_p1_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[47])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<79>111  (
    .I0(dfi_dfi_p2_rddata[15]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [15]),
    .O(basesoc_data_port_dat_w[79])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<112>111  (
    .I0(dfi_dfi_p3_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[112])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<16>111  (
    .I0(dfi_dfi_p0_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[16])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<48>111  (
    .I0(dfi_dfi_p1_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[48])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<80>111  (
    .I0(dfi_dfi_p2_rddata[16]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [16]),
    .O(basesoc_data_port_dat_w[80])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<113>111  (
    .I0(dfi_dfi_p3_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[113])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<17>111  (
    .I0(dfi_dfi_p0_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[17])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<49>111  (
    .I0(dfi_dfi_p1_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[49])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<81>111  (
    .I0(dfi_dfi_p2_rddata[17]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [17]),
    .O(basesoc_data_port_dat_w[81])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<114>111  (
    .I0(dfi_dfi_p3_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[114])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<18>111  (
    .I0(dfi_dfi_p0_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[18])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<50>111  (
    .I0(dfi_dfi_p1_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[50])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<82>111  (
    .I0(dfi_dfi_p2_rddata[18]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [18]),
    .O(basesoc_data_port_dat_w[82])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<115>111  (
    .I0(dfi_dfi_p3_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[115])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<19>111  (
    .I0(dfi_dfi_p0_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[19])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<51>111  (
    .I0(dfi_dfi_p1_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[51])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<83>111  (
    .I0(dfi_dfi_p2_rddata[19]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [19]),
    .O(basesoc_data_port_dat_w[83])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<116>111  (
    .I0(dfi_dfi_p3_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[116])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<20>111  (
    .I0(dfi_dfi_p0_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[20])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<52>111  (
    .I0(dfi_dfi_p1_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[52])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<84>111  (
    .I0(dfi_dfi_p2_rddata[20]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [20]),
    .O(basesoc_data_port_dat_w[84])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<117>111  (
    .I0(dfi_dfi_p3_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[117])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<21>111  (
    .I0(dfi_dfi_p0_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[21])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<53>111  (
    .I0(dfi_dfi_p1_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[53])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<85>111  (
    .I0(dfi_dfi_p2_rddata[21]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [21]),
    .O(basesoc_data_port_dat_w[85])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<118>111  (
    .I0(dfi_dfi_p3_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[118])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<22>111  (
    .I0(dfi_dfi_p0_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[22])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<54>111  (
    .I0(dfi_dfi_p1_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[54])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<86>111  (
    .I0(dfi_dfi_p2_rddata[22]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [22]),
    .O(basesoc_data_port_dat_w[86])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<119>111  (
    .I0(dfi_dfi_p3_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[119])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<23>111  (
    .I0(dfi_dfi_p0_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[23])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<55>111  (
    .I0(dfi_dfi_p1_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[55])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<87>111  (
    .I0(dfi_dfi_p2_rddata[23]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [23]),
    .O(basesoc_data_port_dat_w[87])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<120>111  (
    .I0(dfi_dfi_p3_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[120])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<24>111  (
    .I0(dfi_dfi_p0_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[24])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<56>111  (
    .I0(dfi_dfi_p1_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[56])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<88>111  (
    .I0(dfi_dfi_p2_rddata[24]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [24]),
    .O(basesoc_data_port_dat_w[88])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<121>111  (
    .I0(dfi_dfi_p3_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[121])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<25>111  (
    .I0(dfi_dfi_p0_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[25])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<57>111  (
    .I0(dfi_dfi_p1_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[57])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<89>111  (
    .I0(dfi_dfi_p2_rddata[25]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [25]),
    .O(basesoc_data_port_dat_w[89])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<122>111  (
    .I0(dfi_dfi_p3_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[122])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<26>111  (
    .I0(dfi_dfi_p0_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[26])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<58>111  (
    .I0(dfi_dfi_p1_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[58])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<90>111  (
    .I0(dfi_dfi_p2_rddata[26]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [26]),
    .O(basesoc_data_port_dat_w[90])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<123>111  (
    .I0(dfi_dfi_p3_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[123])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<27>111  (
    .I0(dfi_dfi_p0_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[27])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<59>111  (
    .I0(dfi_dfi_p1_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[59])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<91>111  (
    .I0(dfi_dfi_p2_rddata[27]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [27]),
    .O(basesoc_data_port_dat_w[91])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<124>111  (
    .I0(dfi_dfi_p3_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[124])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<28>111  (
    .I0(dfi_dfi_p0_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[28])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<60>111  (
    .I0(dfi_dfi_p1_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[60])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<92>111  (
    .I0(dfi_dfi_p2_rddata[28]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [28]),
    .O(basesoc_data_port_dat_w[92])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<125>111  (
    .I0(dfi_dfi_p3_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[125])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<29>111  (
    .I0(dfi_dfi_p0_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[29])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<61>111  (
    .I0(dfi_dfi_p1_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[61])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<93>111  (
    .I0(dfi_dfi_p2_rddata[29]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [29]),
    .O(basesoc_data_port_dat_w[93])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<126>111  (
    .I0(dfi_dfi_p3_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[126])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<30>111  (
    .I0(dfi_dfi_p0_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[30])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<62>111  (
    .I0(dfi_dfi_p1_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[62])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<94>111  (
    .I0(dfi_dfi_p2_rddata[30]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [30]),
    .O(basesoc_data_port_dat_w[94])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<127>111  (
    .I0(dfi_dfi_p3_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[127])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<31>111  (
    .I0(dfi_dfi_p0_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[31])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<63>111  (
    .I0(dfi_dfi_p1_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[63])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<95>111  (
    .I0(dfi_dfi_p2_rddata[31]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [31]),
    .O(basesoc_data_port_dat_w[95])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<1>111  (
    .I0(dfi_dfi_p0_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[1])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<33>111  (
    .I0(dfi_dfi_p1_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[33])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<65>111  (
    .I0(dfi_dfi_p2_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[65])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<97>111  (
    .I0(dfi_dfi_p3_rddata[1]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [1]),
    .O(basesoc_data_port_dat_w[97])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<2>111  (
    .I0(dfi_dfi_p0_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[2])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<34>111  (
    .I0(dfi_dfi_p1_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[34])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<66>111  (
    .I0(dfi_dfi_p2_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[66])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<98>111  (
    .I0(dfi_dfi_p3_rddata[2]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [2]),
    .O(basesoc_data_port_dat_w[98])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<35>111  (
    .I0(dfi_dfi_p1_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[35])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<3>111  (
    .I0(dfi_dfi_p0_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[3])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<67>111  (
    .I0(dfi_dfi_p2_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[67])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_basesoc_data_port_dat_w<99>111  (
    .I0(dfi_dfi_p3_rddata[3]),
    .I1(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I2(\Mmux_basesoc_data_port_dat_w<0>111_6058 ),
    .I3(\picorv32/mem_wdata [3]),
    .O(basesoc_data_port_dat_w[99])
  );
  LUT6 #(
    .INIT ( 64'h0400040055550400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT8111  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .I5(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT811 )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_basesoc_sdram_time0_xor<3>11  (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[2]),
    .I3(basesoc_sdram_time0[0]),
    .O(\Result<3>18 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Mcount_basesoc_sdram_time0_xor<4>11  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[2]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[0]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \Mcount_suart_rx_bitcount_xor<2>11  (
    .I0(suart_rx_busy_2276),
    .I1(suart_rx_bitcount[2]),
    .I2(suart_rx_bitcount[0]),
    .I3(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount2)
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \Mcount_suart_rx_bitcount_xor<3>11  (
    .I0(suart_rx_busy_2276),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[0]),
    .I3(suart_rx_bitcount[1]),
    .I4(suart_rx_bitcount[2]),
    .O(Mcount_suart_rx_bitcount3)
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<12>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[12])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<13>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[13])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<14>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[14])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0008 ))
  \Mmux_basesoc_data_port_we<15>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[15])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<8>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[8])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<9>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[9])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<10>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[10])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<11>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[11])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<4>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[4])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<5>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[5])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<6>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \Mmux_basesoc_data_port_we<7>11  (
    .I0(\picorv32/mem_addr [3]),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [2]),
    .I3(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[7])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<0>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [0]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<1>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [1]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[1])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<2>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [2]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[2])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8000 ))
  \Mmux_basesoc_data_port_we<3>11  (
    .I0(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o),
    .I1(\picorv32/mem_wstrb [3]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [2]),
    .I4(basesoc_write_from_slave),
    .O(basesoc_data_port_we[3])
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFDFFA8AA ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_1272),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(basesoc_sdram_timer_done),
    .I5(refresher_state_FSM_FFd1_1273),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0200FFFFFFFF ))
  _n10488_inv1 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(refresher_state_FSM_FFd2_1272),
    .I4(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .I5(n2279),
    .O(_n10488_inv)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_1140),
    .I1(refresher_state_FSM_FFd1_1273),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd1_1312),
    .I4(multiplexer_state_FSM_FFd3_1314),
    .I5(refresher_state_FSM_FFd2_1272),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_basesoc_sdram_time1_xor<3>11  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[2]),
    .I3(basesoc_sdram_time1[0]),
    .O(\Result<3>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_rx_fifo_consume_xor<2>11  (
    .I0(suart_rx_fifo_consume[2]),
    .I1(suart_rx_fifo_consume[0]),
    .I2(suart_rx_fifo_consume[1]),
    .O(\Result<2>9 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_rx_fifo_consume_xor<3>11  (
    .I0(suart_rx_fifo_consume[3]),
    .I1(suart_rx_fifo_consume[0]),
    .I2(suart_rx_fifo_consume[1]),
    .I3(suart_rx_fifo_consume[2]),
    .O(\Result<3>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_rx_fifo_produce_xor<2>11  (
    .I0(suart_rx_fifo_produce[2]),
    .I1(suart_rx_fifo_produce[0]),
    .I2(suart_rx_fifo_produce[1]),
    .O(\Result<2>5 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_rx_fifo_produce_xor<3>11  (
    .I0(suart_rx_fifo_produce[3]),
    .I1(suart_rx_fifo_produce[0]),
    .I2(suart_rx_fifo_produce[1]),
    .I3(suart_rx_fifo_produce[2]),
    .O(\Result<3>5 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_tx_fifo_consume_xor<2>11  (
    .I0(suart_tx_fifo_consume[2]),
    .I1(suart_tx_fifo_consume[0]),
    .I2(suart_tx_fifo_consume[1]),
    .O(\Result<2>7 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_tx_fifo_consume_xor<3>11  (
    .I0(suart_tx_fifo_consume[3]),
    .I1(suart_tx_fifo_consume[0]),
    .I2(suart_tx_fifo_consume[1]),
    .I3(suart_tx_fifo_consume[2]),
    .O(\Result<3>7 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_tx_fifo_produce_xor<2>11  (
    .I0(suart_tx_fifo_produce[2]),
    .I1(suart_tx_fifo_produce[0]),
    .I2(suart_tx_fifo_produce[1]),
    .O(\Result<2>4 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_tx_fifo_produce_xor<3>11  (
    .I0(suart_tx_fifo_produce[3]),
    .I1(suart_tx_fifo_produce[0]),
    .I2(suart_tx_fifo_produce[1]),
    .I3(suart_tx_fifo_produce[2]),
    .O(\Result<3>4 )
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_ras11 (
    .I0(bankmachine0_state_FSM_FFd1_1274),
    .I1(bankmachine0_state_FSM_FFd3_5066),
    .I2(bankmachine0_state_FSM_FFd2_5067),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2288),
    .I4(basesoc_sdram_bankmachine0_twtpcon_ready_2285),
    .I5(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .O(basesoc_sdram_bankmachine0_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_ras11 (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd3_5071),
    .I2(bankmachine1_state_FSM_FFd2_5072),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2293),
    .I4(basesoc_sdram_bankmachine1_twtpcon_ready_2290),
    .I5(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .O(basesoc_sdram_bankmachine1_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_ras11 (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd3_5061),
    .I2(bankmachine2_state_FSM_FFd2_5062),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2298),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2295),
    .I5(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .O(basesoc_sdram_bankmachine2_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_ras11 (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd3_5081),
    .I2(bankmachine3_state_FSM_FFd2_5082),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2303),
    .I4(basesoc_sdram_bankmachine3_twtpcon_ready_2300),
    .I5(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .O(basesoc_sdram_bankmachine3_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_ras11 (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd3_5086),
    .I2(bankmachine4_state_FSM_FFd2_5087),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2308),
    .I4(basesoc_sdram_bankmachine4_twtpcon_ready_2305),
    .I5(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .O(basesoc_sdram_bankmachine4_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_ras11 (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd3_5076),
    .I2(bankmachine5_state_FSM_FFd2_5077),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2313),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2310),
    .I5(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .O(basesoc_sdram_bankmachine5_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_ras11 (
    .I0(bankmachine6_state_FSM_FFd1_1286),
    .I1(bankmachine6_state_FSM_FFd3_5091),
    .I2(bankmachine6_state_FSM_FFd2_5092),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2318),
    .I4(basesoc_sdram_bankmachine6_twtpcon_ready_2315),
    .I5(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .O(basesoc_sdram_bankmachine6_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_ras11 (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd3_5096),
    .I2(bankmachine7_state_FSM_FFd2_5097),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2323),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2320),
    .I5(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .O(basesoc_sdram_bankmachine7_cmd_payload_ras)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine5_req_lock1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine5_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10589_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(_n10589_inv)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank0_scratch1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch2_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank0_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch3_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank0_scratch3_re)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  litedramwishbone2native_state_basesoc_port_cmd_payload_we1 (
    .I0(cache_state_FSM_FFd2_5057),
    .I1(litedramwishbone2native_state_FSM_FFd3_2986),
    .I2(cache_state_FSM_FFd3_5056),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(basesoc_port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_2986),
    .I2(cache_state_FSM_FFd3_5056),
    .I3(cache_state_FSM_FFd2_5057),
    .I4(litedramwishbone2native_state_FSM_FFd2_2985),
    .I5(new_master_rdata_valid4_1185),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(new_master_wdata_ready1_1183),
    .I1(litedramwishbone2native_state_FSM_FFd1_1316),
    .I2(cache_state_FSM_FFd2_5057),
    .I3(litedramwishbone2native_state_FSM_FFd3_2986),
    .I4(cache_state_FSM_FFd3_5056),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4044 ))
  \litedramwishbone2native_state_FSM_FFd4-In1  (
    .I0(cache_state_FSM_FFd1_1315),
    .I1(litedramwishbone2native_state_FSM_FFd4_3912),
    .I2(cache_state_FSM_FFd3_5056),
    .I3(cache_state_FSM_FFd2_5057),
    .I4(basesoc_ack),
    .O(\litedramwishbone2native_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3912),
    .I1(cache_state_FSM_FFd1_1315),
    .I2(cache_state_FSM_FFd2_5057),
    .I3(cache_state_FSM_FFd3_5056),
    .I4(litedramwishbone2native_state_FSM_FFd3_2986),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT21  (
    .I0(opsis_i2c_scl_i_1455),
    .I1(opsis_i2c_scl_r_906),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0220202020202000 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT41  (
    .I0(opsis_i2c_scl_i_1455),
    .I1(opsis_i2c_scl_r_906),
    .I2(opsis_i2c_counter[3]),
    .I3(opsis_i2c_counter[2]),
    .I4(opsis_i2c_counter[0]),
    .I5(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10517_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_port_cmd_ready3_6043),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(_n10517_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10504_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2285),
    .O(_n10504_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10522_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2290),
    .O(_n10522_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10540_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2295),
    .O(_n10540_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10558_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_2300),
    .O(_n10558_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10576_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2305),
    .O(_n10576_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10594_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2310),
    .O(_n10594_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10612_inv1 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_twtpcon_ready_2315),
    .O(_n10612_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10630_inv1 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_twtpcon_ready_2320),
    .O(_n10630_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h1444444444444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT51  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[2]),
    .I5(spiflash_counter[3]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n123871 (
    .I0(suart_rx_clear11_FRB_6060),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(_n12387)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank0_scratch0_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[3] ),
    .I3(suart_rx_clear11_FRB_6060),
    .O(basesoc_csrbankarray_csrbank0_scratch0_re)
  );
  LUT6 #(
    .INIT ( 64'h0010001000100000 ))
  \picorv32/Reset_OR_DriverANDClockEnable1  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_state [1]),
    .I2(sys_rst_INV_494_o_3383),
    .I3(\picorv32/trap_7619 ),
    .I4(\picorv32/mem_do_prefetch_mem_do_rinst_OR_562_o ),
    .I5(\picorv32/mem_do_rdata_7546 ),
    .O(\picorv32/Reset_OR_DriverANDClockEnable )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/resetn_trap_OR_559_o_inv1  (
    .I0(\picorv32/trap_7619 ),
    .I1(sys_rst_INV_494_o_3383),
    .O(\picorv32/resetn_trap_OR_559_o_inv )
  );
  LUT5 #(
    .INIT ( 32'hFFFF15F5 ))
  \picorv32/Mmux__n11701011  (
    .I0(\picorv32/decoder_trigger_7622 ),
    .I1(\picorv32/do_waitirq_7617 ),
    .I2(\picorv32/instr_waitirq_7541 ),
    .I3(\picorv32/irq_pending[31]_reduce_or_392_o ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .O(\picorv32/Mmux__n1170101_6085 )
  );
  LUT5 #(
    .INIT ( 32'hF202A202 ))
  \picorv32/Mmux__n11701101  (
    .I0(\picorv32/decoder_trigger_7622 ),
    .I1(\picorv32/instr_jal_7335 ),
    .I2(\picorv32/instr_waitirq_7541 ),
    .I3(\picorv32/irq_pending[31]_reduce_or_392_o ),
    .I4(\picorv32/do_waitirq_7617 ),
    .O(\picorv32/Mmux__n1170110 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000100000 ))
  \picorv32/Mmux_GND_2_o_GND_2_o_MUX_2248_o11  (
    .I0(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6094 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I2(\picorv32/instr_waitirq_7541 ),
    .I3(\picorv32/irq_pending[31]_reduce_or_392_o ),
    .I4(\picorv32/decoder_trigger_7622 ),
    .I5(\picorv32/do_waitirq_7617 ),
    .O(\picorv32/GND_2_o_GND_2_o_MUX_2248_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<5>1  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I2(\picorv32/is_sb_sh_sw_7540 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7335 ),
    .I5(\picorv32/decoded_imm_uj [5]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<6>1  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I2(\picorv32/is_sb_sh_sw_7540 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7335 ),
    .I5(\picorv32/decoded_imm_uj [6]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<7>1  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I2(\picorv32/is_sb_sh_sw_7540 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7335 ),
    .I5(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<8>1  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I2(\picorv32/is_sb_sh_sw_7540 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7335 ),
    .I5(\picorv32/decoded_imm_uj [8]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<9>1  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I2(\picorv32/is_sb_sh_sw_7540 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7335 ),
    .I5(\picorv32/decoded_imm_uj [9]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<10>1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I2(\picorv32/is_sb_sh_sw_7540 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/instr_jal_7335 ),
    .I5(\picorv32/decoded_imm_uj [10]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFEEEA55554440 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<0>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_imm [0]),
    .I2(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I3(\picorv32/is_lui_auipc_jal_7694 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>11 ),
    .I5(\picorv32/reg_op2_0_6797 ),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_latched_is_lu_Select_522_o1  (
    .I0(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o2 ),
    .I1(\picorv32/latched_is_lu_7553 ),
    .I2(\picorv32/is_lbu_lhu_lw_7691 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I4(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I5(\picorv32/mem_do_rdata_7546 ),
    .O(\picorv32/cpu_state[7]_latched_is_lu_Select_522_o )
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_latched_is_lh_Select_524_o1  (
    .I0(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o2 ),
    .I1(\picorv32/latched_is_lh_7552 ),
    .I2(\picorv32/instr_lh_7506 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I4(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I5(\picorv32/mem_do_rdata_7546 ),
    .O(\picorv32/cpu_state[7]_latched_is_lh_Select_524_o )
  );
  LUT6 #(
    .INIT ( 64'h88888888F8888888 ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_526_o1  (
    .I0(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o2 ),
    .I1(\picorv32/latched_is_lb_7551 ),
    .I2(\picorv32/instr_lb_7507 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I4(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I5(\picorv32/mem_do_rdata_7546 ),
    .O(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/Msub_GND_2_o_GND_2_o_sub_465_OUT<4:0>_cy<2>11  (
    .I0(\picorv32/reg_sh [1]),
    .I1(\picorv32/reg_sh [0]),
    .I2(\picorv32/reg_sh [2]),
    .O(\picorv32/Msub_GND_2_o_GND_2_o_sub_465_OUT<4:0>_cy<2> )
  );
  LUT6 #(
    .INIT ( 64'hA000C0C0F000F0F0 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>111  (
    .I0(\picorv32/mem_do_wdata_7545 ),
    .I1(\picorv32/mem_do_rdata_7546 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I5(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>11 )
  );
  LUT5 #(
    .INIT ( 32'h008022A2 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>31  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I3(\picorv32/mem_do_wdata_7545 ),
    .I4(\picorv32/mem_do_rdata_7546 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/Mmux_GND_2_o_GND_2_o_MUX_2275_o11  (
    .I0(sys_rst_INV_494_o_3383),
    .I1(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I2(\picorv32/mem_do_wdata_7545 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I5(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .O(\picorv32/GND_2_o_GND_2_o_MUX_2275_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/_n1343_inv1  (
    .I0(\picorv32/decoder_trigger_7622 ),
    .I1(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6094 ),
    .I2(sys_rst_INV_494_o_3383),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I5(\picorv32/instr_waitirq_7541 ),
    .O(\picorv32/_n1343_inv )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \picorv32/Mmux__n116811  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/mem_do_prefetch_7438 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I4(sys_rst_INV_494_o_3383),
    .O(\picorv32/_n1168 )
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  \picorv32/mem_do_prefetch_mem_done_OR_795_o1  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(sys_rst_INV_494_o_3383),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .O(\picorv32/mem_do_prefetch_mem_done_OR_795_o )
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1162_o1  (
    .I0(\picorv32/is_alu_reg_imm_7323 ),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[14]_AND_1162_o )
  );
  LUT6 #(
    .INIT ( 64'h0800080000000800 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1167_o1  (
    .I0(\picorv32/is_alu_reg_reg_7539 ),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[14]_AND_1167_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>11  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/mem_rdata_q [31]),
    .I3(\picorv32/mem_rdata_q [29]),
    .I4(\picorv32/mem_rdata_q [27]),
    .I5(\picorv32/mem_rdata_q [28]),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_167_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_167_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_165_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I1(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .I2(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [2]),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_165_o )
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_155_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_155_o )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>2  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I3(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEFF ))
  \picorv32/out71  (
    .I0(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I1(\picorv32/is_lui_auipc_jal_7694 ),
    .I2(\picorv32/is_slli_srli_srai_7496 ),
    .I3(\picorv32/instr_trap_INV_478_o ),
    .I4(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I5(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .O(\picorv32/n0496 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [1]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [6]),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_164_o<6>1  (
    .I0(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [4]),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_164_o )
  );
  LUT4 #(
    .INIT ( 16'hFF9B ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>11  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF455F ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>21  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>11 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 )
  );
  LUT6 #(
    .INIT ( 64'h8BAAABAA8AAAAAAA ))
  \picorv32/cpu_state[7]_irq_active_Select_510_o1  (
    .I0(\picorv32/irq_active_7550 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/instr_retirq_7542 ),
    .I5(\picorv32/irq_state_FSM_FFd2_7544 ),
    .O(\picorv32/cpu_state[7]_irq_active_Select_510_o )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata81  (
    .I0(\picorv32/reg_op2_0_6797 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_16_7277 ),
    .O(\picorv32/mem_la_wdata [16])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata91  (
    .I0(\picorv32/reg_op2_1_6798 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_17_7278 ),
    .O(\picorv32/mem_la_wdata [17])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata101  (
    .I0(\picorv32/reg_op2_2_6799 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_18_7279 ),
    .O(\picorv32/mem_la_wdata [18])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata111  (
    .I0(\picorv32/reg_op2_3_6800 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_19_7280 ),
    .O(\picorv32/mem_la_wdata [19])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata131  (
    .I0(\picorv32/reg_op2_4_6801 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_20_7281 ),
    .O(\picorv32/mem_la_wdata [20])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata141  (
    .I0(\picorv32/reg_op2_5_6802 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_21_7282 ),
    .O(\picorv32/mem_la_wdata [21])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata151  (
    .I0(\picorv32/reg_op2_6_6803 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_22_7283 ),
    .O(\picorv32/mem_la_wdata [22])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \picorv32/Mmux_mem_la_wdata161  (
    .I0(\picorv32/reg_op2_7_6804 ),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/reg_op2_23_7284 ),
    .O(\picorv32/mem_la_wdata [23])
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_word71  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out22),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6532 ),
    .I4(basesoc_done_mmx_out8),
    .O(\picorv32/mem_rdata_word[15] )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/cpu_state_FSM_FFd3-In61  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .O(\picorv32/cpu_state_FSM_FFd3-In5 )
  );
  LUT6 #(
    .INIT ( 64'hDAFA8AFAFFFFFFFF ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>11  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I1(\picorv32/mem_do_wdata_7545 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I4(\picorv32/mem_do_rdata_7546 ),
    .I5(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>1 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \picorv32/cpu_state[7]_irq_active_Select_510_o111  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .O(\picorv32/cpu_state[7]_irq_active_Select_510_o11 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>111  (
    .I0(\picorv32/decoded_rs2[5]_read_port_353_OUT<0> ),
    .I1(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I2(\picorv32/n0496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>11 )
  );
  LUT6 #(
    .INIT ( 64'h4477373344770400 ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_49_OUT21  (
    .I0(\picorv32/mem_do_rinst_7405 ),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_do_rdata_7546 ),
    .I3(\picorv32/mem_xfer ),
    .I4(\picorv32/mem_state [1]),
    .I5(\picorv32/mem_do_wdata_7545 ),
    .O(\picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEE088880000 ))
  \picorv32/mem_xfer_mem_state[1]_OR_549_o1  (
    .I0(\picorv32/mem_state [0]),
    .I1(\picorv32/mem_state [1]),
    .I2(\picorv32/mem_do_wdata_7545 ),
    .I3(\picorv32/mem_do_rdata_7546 ),
    .I4(\picorv32/mem_do_rinst_7405 ),
    .I5(\picorv32/mem_xfer ),
    .O(\picorv32/mem_xfer_mem_state[1]_OR_549_o )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out811  (
    .I0(\picorv32/instr_slt_7332 ),
    .I1(\picorv32/instr_slti_7334 ),
    .I2(\picorv32/instr_sltu_7329 ),
    .I3(\picorv32/instr_sltiu_7331 ),
    .O(\picorv32/out81_6082 )
  );
  LUT4 #(
    .INIT ( 16'hFF67 ))
  \picorv32/_n1416<4>11  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/irq_state_FSM_FFd1_7543 ),
    .O(\picorv32/_n1416<4>1_6106 )
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  \picorv32/instr_jalr_is_alu_reg_imm_OR_667_o1  (
    .I0(\picorv32/is_alu_reg_imm_7323 ),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/instr_jalr_7325 ),
    .O(\picorv32/instr_jalr_is_alu_reg_imm_OR_667_o )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata171  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_8_7269 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_24_7285 ),
    .I4(\picorv32/reg_op2_0_6797 ),
    .O(\picorv32/mem_la_wdata [24])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata181  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_9_7270 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_25_7286 ),
    .I4(\picorv32/reg_op2_1_6798 ),
    .O(\picorv32/mem_la_wdata [25])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata191  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_10_7271 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_26_7287 ),
    .I4(\picorv32/reg_op2_2_6799 ),
    .O(\picorv32/mem_la_wdata [26])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata201  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_11_7272 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_27_7288 ),
    .I4(\picorv32/reg_op2_3_6800 ),
    .O(\picorv32/mem_la_wdata [27])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata211  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_12_7273 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_28_7289 ),
    .I4(\picorv32/reg_op2_4_6801 ),
    .O(\picorv32/mem_la_wdata [28])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata221  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_13_7274 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_29_7290 ),
    .I4(\picorv32/reg_op2_5_6802 ),
    .O(\picorv32/mem_la_wdata [29])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata241  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_14_7275 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_30_7291 ),
    .I4(\picorv32/reg_op2_6_6803 ),
    .O(\picorv32/mem_la_wdata [30])
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \picorv32/Mmux_mem_la_wdata251  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_15_7276 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op2_31_7292 ),
    .I4(\picorv32/reg_op2_7_6804 ),
    .O(\picorv32/mem_la_wdata [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFF540454045404 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<0>1  (
    .I0(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6094 ),
    .I1(\picorv32/decoded_rd [0]),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I3(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .I5(\picorv32/latched_rd [0]),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h54445444FFFF5444 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<0>11 ),
    .I2(\picorv32/is_slli_srli_srai_7496 ),
    .I3(\picorv32/decoded_imm_uj [11]),
    .I4(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I5(\picorv32/reg_sh [0]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h2A3B ))
  \picorv32/Mmux_mem_la_wstrb31  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0_6533 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [2])
  );
  LUT4 #(
    .INIT ( 16'hA2B3 ))
  \picorv32/Mmux_mem_la_wstrb41  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0_6533 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [3])
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<0>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/latched_stalu_7555 ),
    .I3(\picorv32/reg_out [0]),
    .I4(\picorv32/alu_out_q [0]),
    .O(\picorv32/cpuregs_wrdata [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<31>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I2(\picorv32/is_sb_sh_sw_7540 ),
    .I3(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I4(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I5(\picorv32/_n1367 [20]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \picorv32/mem_la_write1  (
    .I0(\picorv32/mem_do_wdata_7545 ),
    .I1(sys_rst_INV_494_o_3383),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_state [0]),
    .O(\picorv32/mem_la_write )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o111  (
    .I0(\picorv32/instr_jal_7335 ),
    .I1(\picorv32/decoder_trigger_7622 ),
    .I2(\picorv32/instr_waitirq_7541 ),
    .O(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 )
  );
  LUT5 #(
    .INIT ( 32'hFFA2FFFF ))
  \picorv32/cpu_state[7]_latched_is_lb_Select_526_o21  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I2(\picorv32/mem_do_rdata_7546 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .O(\picorv32/cpu_state[7]_latched_is_lb_Select_526_o2 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o<31>1  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .O(\picorv32/mem_rdata_q[31]_GND_2_o_equal_203_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/cpu_state_FSM_FFd3-In211  (
    .I0(\picorv32/instr_trap_INV_478_o ),
    .I1(\picorv32/irq_active_7550 ),
    .I2(\picorv32/irq_mask [1]),
    .O(\picorv32/cpu_state_FSM_FFd3-In21 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>211  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/mem_do_wdata_7545 ),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>21 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1095_o2  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1095_o1 ),
    .I1(\picorv32/mem_rdata_latched_noshuffle [12]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [13]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [14]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [3]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1095_o )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1095_o11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [1]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [0]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1095_o1 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \picorv32/mem_rdata_latched[6]_GND_2_o_equal_166_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I1(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_154_o<6>1 ),
    .I2(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [5]),
    .O(\picorv32/mem_rdata_latched[6]_GND_2_o_equal_166_o )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  \picorv32/Mmux_mem_rdata_word1111  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/mem_wordsize [0]),
    .I2(\picorv32/reg_op1_0_6533 ),
    .O(\picorv32/Mmux_mem_rdata_word111 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>2  (
    .I0(\picorv32/mem_rdata_q [8]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [1]),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/mem_rdata_q [21]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<2>1  (
    .I0(\picorv32/mem_rdata_q [9]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [2]),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/mem_rdata_q [22]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<3>1  (
    .I0(\picorv32/mem_rdata_q [10]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [3]),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/mem_rdata_q [23]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<4>1  (
    .I0(\picorv32/mem_rdata_q [11]),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 ),
    .I2(\picorv32/decoded_imm_uj [4]),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/mem_rdata_q [24]),
    .I5(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>11  (
    .I0(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I1(\picorv32/is_sb_sh_sw_7540 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<1>1 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>11  (
    .I0(\picorv32/latched_is_lh_7552 ),
    .I1(\picorv32/latched_is_lu_7553 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>11  (
    .I0(\picorv32/latched_is_lu_7553 ),
    .I1(\picorv32/latched_is_lb_7551 ),
    .I2(\picorv32/latched_is_lh_7552 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>11  (
    .I0(\picorv32/instr_srli_7501 ),
    .I1(\picorv32/instr_srl_7443 ),
    .I2(\picorv32/instr_srai_7500 ),
    .I3(\picorv32/instr_sra_7442 ),
    .O(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<2>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<2> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_2_7557 ),
    .O(\picorv32/cpuregs_wrdata [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<5>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<5> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_5_7560 ),
    .O(\picorv32/cpuregs_wrdata [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<6>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<6> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_6_7561 ),
    .O(\picorv32/cpuregs_wrdata [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<7>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<7> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_7_7562 ),
    .O(\picorv32/cpuregs_wrdata [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<8>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<8> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_8_7563 ),
    .O(\picorv32/cpuregs_wrdata [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<9>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<9> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_9_7564 ),
    .O(\picorv32/cpuregs_wrdata [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<10>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<10> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_10_7565 ),
    .O(\picorv32/cpuregs_wrdata [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<11>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<11> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_11_7566 ),
    .O(\picorv32/cpuregs_wrdata [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<12>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<12> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_12_7567 ),
    .O(\picorv32/cpuregs_wrdata [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<13>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<13> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_13_7568 ),
    .O(\picorv32/cpuregs_wrdata [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<14>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<14> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_14_7569 ),
    .O(\picorv32/cpuregs_wrdata [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<15>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<15> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_15_7570 ),
    .O(\picorv32/cpuregs_wrdata [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<16>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<16> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_16_7571 ),
    .O(\picorv32/cpuregs_wrdata [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<17>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<17> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_17_7572 ),
    .O(\picorv32/cpuregs_wrdata [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<18>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<18> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_18_7573 ),
    .O(\picorv32/cpuregs_wrdata [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<19>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<19> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_19_7574 ),
    .O(\picorv32/cpuregs_wrdata [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<20>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<20> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_20_7575 ),
    .O(\picorv32/cpuregs_wrdata [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<21>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<21> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_21_7576 ),
    .O(\picorv32/cpuregs_wrdata [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<22>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<22> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_22_7577 ),
    .O(\picorv32/cpuregs_wrdata [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<23>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<23> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_23_7578 ),
    .O(\picorv32/cpuregs_wrdata [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<24>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<24> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_24_7579 ),
    .O(\picorv32/cpuregs_wrdata [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<25>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<25> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_25_7580 ),
    .O(\picorv32/cpuregs_wrdata [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<26>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<26> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_26_7581 ),
    .O(\picorv32/cpuregs_wrdata [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<27>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<27> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_27_7582 ),
    .O(\picorv32/cpuregs_wrdata [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<28>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<28> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_28_7583 ),
    .O(\picorv32/cpuregs_wrdata [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<29>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<29> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_29_7584 ),
    .O(\picorv32/cpuregs_wrdata [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<30>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<30> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_30_7585 ),
    .O(\picorv32/cpuregs_wrdata [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD888D888D888 ))
  \picorv32/cpuregs_wrdata<31>1  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<31> ),
    .I2(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/reg_next_pc_31_7586 ),
    .O(\picorv32/cpuregs_wrdata [31])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \picorv32/_n15951  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .O(\picorv32/_n1595 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33110  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [10]),
    .I2(\picorv32/alu_out_q [10]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331110  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [11]),
    .I2(\picorv32/alu_out_q [11]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33124  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [12]),
    .I2(\picorv32/alu_out_q [12]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33131  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [13]),
    .I2(\picorv32/alu_out_q [13]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33141  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [14]),
    .I2(\picorv32/alu_out_q [14]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33151  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [15]),
    .I2(\picorv32/alu_out_q [15]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33161  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [16]),
    .I2(\picorv32/alu_out_q [16]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33171  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [17]),
    .I2(\picorv32/alu_out_q [17]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33181  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [18]),
    .I2(\picorv32/alu_out_q [18]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux33191  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [19]),
    .I2(\picorv32/alu_out_q [19]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331111  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [20]),
    .I2(\picorv32/alu_out_q [20]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331121  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [21]),
    .I2(\picorv32/alu_out_q [21]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331131  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [22]),
    .I2(\picorv32/alu_out_q [22]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331141  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [23]),
    .I2(\picorv32/alu_out_q [23]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331151  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [24]),
    .I2(\picorv32/alu_out_q [24]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331161  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [25]),
    .I2(\picorv32/alu_out_q [25]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331171  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [26]),
    .I2(\picorv32/alu_out_q [26]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331181  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [27]),
    .I2(\picorv32/alu_out_q [27]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331191  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [28]),
    .I2(\picorv32/alu_out_q [28]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331201  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [29]),
    .I2(\picorv32/alu_out_q [29]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331211  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [2]),
    .I2(\picorv32/alu_out_q [2]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331221  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [30]),
    .I2(\picorv32/alu_out_q [30]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331231  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [31]),
    .I2(\picorv32/alu_out_q [31]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331261  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [5]),
    .I2(\picorv32/alu_out_q [5]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331271  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [6]),
    .I2(\picorv32/alu_out_q [6]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331281  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [7]),
    .I2(\picorv32/alu_out_q [7]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331291  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [8]),
    .I2(\picorv32/alu_out_q [8]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/mux331301  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [9]),
    .I2(\picorv32/alu_out_q [9]),
    .O(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata21  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_10_7271 ),
    .I2(\picorv32/reg_op2_2_6799 ),
    .O(\picorv32/mem_la_wdata [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata33  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_11_7272 ),
    .I2(\picorv32/reg_op2_3_6800 ),
    .O(\picorv32/mem_la_wdata [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata41  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_12_7273 ),
    .I2(\picorv32/reg_op2_4_6801 ),
    .O(\picorv32/mem_la_wdata [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata51  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_13_7274 ),
    .I2(\picorv32/reg_op2_5_6802 ),
    .O(\picorv32/mem_la_wdata [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata61  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_14_7275 ),
    .I2(\picorv32/reg_op2_6_6803 ),
    .O(\picorv32/mem_la_wdata [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata71  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_15_7276 ),
    .I2(\picorv32/reg_op2_7_6804 ),
    .O(\picorv32/mem_la_wdata [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata311  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_8_7269 ),
    .I2(\picorv32/reg_op2_0_6797 ),
    .O(\picorv32/mem_la_wdata [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/Mmux_mem_la_wdata321  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op2_9_7270 ),
    .I2(\picorv32/reg_op2_1_6798 ),
    .O(\picorv32/mem_la_wdata [9])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \picorv32/mem_state[1]_mem_valid_Mux_50_o1  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_state [0]),
    .O(\picorv32/mem_state[1]_mem_valid_Mux_50_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1110  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<0> ),
    .O(\picorv32/cpuregs_rs1 [0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1210  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<10> ),
    .O(\picorv32/cpuregs_rs1 [10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs133  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<11> ),
    .O(\picorv32/cpuregs_rs1 [11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs141  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<12> ),
    .O(\picorv32/cpuregs_rs1 [12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs151  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<13> ),
    .O(\picorv32/cpuregs_rs1 [13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs161  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<14> ),
    .O(\picorv32/cpuregs_rs1 [14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs171  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<15> ),
    .O(\picorv32/cpuregs_rs1 [15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs181  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<16> ),
    .O(\picorv32/cpuregs_rs1 [16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs191  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<17> ),
    .O(\picorv32/cpuregs_rs1 [17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1101  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<18> ),
    .O(\picorv32/cpuregs_rs1 [18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1111  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<19> ),
    .O(\picorv32/cpuregs_rs1 [19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1121  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<1> ),
    .O(\picorv32/cpuregs_rs1 [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1131  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<20> ),
    .O(\picorv32/cpuregs_rs1 [20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1141  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<21> ),
    .O(\picorv32/cpuregs_rs1 [21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1151  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<22> ),
    .O(\picorv32/cpuregs_rs1 [22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1161  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<23> ),
    .O(\picorv32/cpuregs_rs1 [23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1171  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<24> ),
    .O(\picorv32/cpuregs_rs1 [24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1181  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<25> ),
    .O(\picorv32/cpuregs_rs1 [25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1191  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<26> ),
    .O(\picorv32/cpuregs_rs1 [26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1201  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<27> ),
    .O(\picorv32/cpuregs_rs1 [27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1211  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<28> ),
    .O(\picorv32/cpuregs_rs1 [28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1221  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<29> ),
    .O(\picorv32/cpuregs_rs1 [29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1231  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<2> ),
    .O(\picorv32/cpuregs_rs1 [2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1241  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<30> ),
    .O(\picorv32/cpuregs_rs1 [30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1251  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<31> ),
    .O(\picorv32/cpuregs_rs1 [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1261  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<3> ),
    .O(\picorv32/cpuregs_rs1 [3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1271  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<4> ),
    .O(\picorv32/cpuregs_rs1 [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1281  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<5> ),
    .O(\picorv32/cpuregs_rs1 [5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1291  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<6> ),
    .O(\picorv32/cpuregs_rs1 [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1301  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<7> ),
    .O(\picorv32/cpuregs_rs1 [7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1311  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<8> ),
    .O(\picorv32/cpuregs_rs1 [8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/Mmux_cpuregs_rs1321  (
    .I0(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I1(\picorv32/decoded_rs1[5]_read_port_350_OUT<9> ),
    .O(\picorv32/cpuregs_rs1 [9])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \picorv32/cpu_state_cpu_state[7]_PWR_11_o_equal_498_o1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .O(\picorv32/cpu_state[7]_PWR_11_o_equal_498_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/cpu_state_cpu_state[7]_GND_2_o_equal_503_o1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_equal_503_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/cpu_state_cpu_state[7]_GND_2_o_equal_505_o1  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .O(\picorv32/cpu_state[7]_GND_2_o_equal_505_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out311  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .I1(\picorv32/is_alu_reg_imm_7323 ),
    .I2(\picorv32/instr_jalr_7325 ),
    .O(\picorv32/PWR_11_o_instr_jalr_equal_273_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out301  (
    .I0(\picorv32/instr_lhu_7327 ),
    .I1(\picorv32/instr_lw_7326 ),
    .I2(\picorv32/instr_lbu_7328 ),
    .O(\picorv32/instr_lbu_reduce_or_152_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out291  (
    .I0(\picorv32/instr_bltu_7330 ),
    .I1(\picorv32/instr_sltu_7329 ),
    .I2(\picorv32/instr_sltiu_7331 ),
    .O(\picorv32/instr_sltiu_reduce_or_151_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out281  (
    .I0(\picorv32/instr_blt_7333 ),
    .I1(\picorv32/instr_slt_7332 ),
    .I2(\picorv32/instr_slti_7334 ),
    .O(\picorv32/instr_slti_reduce_or_150_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/out271  (
    .I0(\picorv32/instr_lui_7337 ),
    .I1(\picorv32/instr_auipc_7336 ),
    .O(\picorv32/PWR_11_o_instr_lui_equal_272_o )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out261  (
    .I0(\picorv32/instr_auipc_7336 ),
    .I1(\picorv32/instr_jal_7335 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/instr_lui_reduce_or_148_o )
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \picorv32/GND_2_o_GND_2_o_equal_459_o<4>1  (
    .I0(\picorv32/reg_sh [4]),
    .I1(\picorv32/reg_sh [3]),
    .I2(\picorv32/reg_sh [2]),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [0]),
    .O(\picorv32/GND_2_o_GND_2_o_equal_459_o )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1373<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .O(\picorv32/_n1373 [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<11>1  (
    .I0(\picorv32/_n1371 [0]),
    .I1(\picorv32/decoded_imm_uj [11]),
    .I2(\picorv32/instr_jal_7335 ),
    .I3(\picorv32/_n1375 [0]),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<20>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [20]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<21>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [21]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<22>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [22]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<23>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [23]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<24>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [24]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<25>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [25]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<26>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<27>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [27]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<28>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<29>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [29]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<30>1  (
    .I0(\picorv32/_n1375 [0]),
    .I1(\picorv32/mem_rdata_q [30]),
    .I2(\picorv32/PWR_11_o_instr_lui_equal_272_o ),
    .I3(\picorv32/_n1367 [20]),
    .I4(\picorv32/_n1371 [0]),
    .I5(\picorv32/_n1373 [0]),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1375<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_sb_sh_sw_7540 ),
    .O(\picorv32/_n1375 [0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out131  (
    .I0(\picorv32/instr_getq_7499 ),
    .I1(\picorv32/instr_setq_7498 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_maskirq_7497 ),
    .O(\picorv32/PWR_11_o_reduce_or_441_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_179_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_179_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_194_o<14>1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [14]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_194_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/mem_rdata_q[14]_GND_2_o_equal_186_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_GND_2_o_equal_186_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_183_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_183_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_182_o<14>1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_182_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_181_o<14>1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_181_o )
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \picorv32/mem_rdata_q[14]_PWR_11_o_equal_180_o<14>1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_180_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/mem_do_prefetch_mem_do_rinst_OR_562_o1  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .O(\picorv32/mem_do_prefetch_mem_do_rinst_OR_562_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_instr_ori_equal_327_o1  (
    .I0(\picorv32/instr_ori_7449 ),
    .I1(\picorv32/instr_or_7441 ),
    .O(\picorv32/PWR_11_o_instr_ori_equal_327_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_instr_xori_equal_326_o1  (
    .I0(\picorv32/instr_xori_7450 ),
    .I1(\picorv32/instr_xor_7444 ),
    .O(\picorv32/PWR_11_o_instr_xori_equal_326_o )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/PWR_11_o_instr_slli_equal_461_o1  (
    .I0(\picorv32/instr_slli_7502 ),
    .I1(\picorv32/instr_sll_7445 ),
    .O(\picorv32/PWR_11_o_instr_slli_equal_461_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/out21  (
    .I0(\picorv32/decoded_imm_uj [11]),
    .I1(\picorv32/decoded_imm_uj [4]),
    .I2(\picorv32/decoded_imm_uj [3]),
    .I3(\picorv32/decoded_imm_uj [2]),
    .I4(\picorv32/decoded_imm_uj [1]),
    .O(\picorv32/decoded_rs2[5]_reduce_or_353_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out11  (
    .I0(\picorv32/decoded_rs1 [1]),
    .I1(\picorv32/decoded_rs1 [0]),
    .I2(\picorv32/decoded_rs1 [5]),
    .I3(\picorv32/decoded_rs1 [4]),
    .I4(\picorv32/decoded_rs1 [3]),
    .I5(\picorv32/decoded_rs1 [2]),
    .O(\picorv32/decoded_rs1[5]_reduce_or_350_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/_n1367<20>1  (
    .I0(\picorv32/decoded_imm_uj [20]),
    .I1(\picorv32/instr_jal_7335 ),
    .O(\picorv32/_n1367 [20])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/_n14451  (
    .I0(\picorv32/instr_retirq_7542 ),
    .I1(\picorv32/instr_setq_7498 ),
    .I2(\picorv32/instr_getq_7499 ),
    .O(\picorv32/_n1445 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/out341  (
    .I0(\picorv32/irq_pending[1] ),
    .I1(\picorv32/irq_pending[4] ),
    .I2(\picorv32/irq_pending[3] ),
    .O(\picorv32/irq_pending[31]_reduce_or_392_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/latched_store_latched_branch_AND_1174_o1  (
    .I0(\picorv32/latched_store_7556 ),
    .I1(\picorv32/latched_branch_7554 ),
    .O(\picorv32/latched_store_latched_branch_AND_1174_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o1  (
    .I0(\picorv32/decoder_pseudo_trigger_7618 ),
    .I1(\picorv32/decoder_trigger_7622 ),
    .O(\picorv32/decoder_trigger_decoder_pseudo_trigger_AND_1100_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_xfer1  (
    .I0(\picorv32/mem_valid_460 ),
    .I1(basesoc_picorv32_mem_ready),
    .O(\picorv32/mem_xfer )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[2]),
    .I1(crg_por[3]),
    .I2(crg_por[10]),
    .I3(crg_por[6]),
    .I4(crg_por[8]),
    .I5(crg_por[9]),
    .O(xilinxasyncresetsynchronizerimpl11_7762)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEFF ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_por[1]),
    .I1(crg_por[7]),
    .I2(crg_por[0]),
    .I3(crg_pll_lckd),
    .I4(crg_por[4]),
    .I5(crg_por[5]),
    .O(xilinxasyncresetsynchronizerimpl12_7763)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_7762),
    .I1(xilinxasyncresetsynchronizerimpl12_7763),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>_SW0  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .O(N1102)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAAAAAA ))
  \basesoc_csrcon_dat_r<3>  (
    .I0(N1102),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_sel_r_1203),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>1  (
    .I0(front_panel_count[1]),
    .I1(front_panel_count[0]),
    .I2(front_panel_count[2]),
    .I3(front_panel_count[3]),
    .I4(front_panel_count[4]),
    .I5(front_panel_count[5]),
    .O(front_panel_done_12[25])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>2  (
    .I0(front_panel_count[7]),
    .I1(front_panel_count[6]),
    .I2(front_panel_count[8]),
    .I3(front_panel_count[9]),
    .I4(front_panel_count[10]),
    .I5(front_panel_count[11]),
    .O(\front_panel_done<25>1_7766 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>3  (
    .I0(front_panel_count[13]),
    .I1(front_panel_count[12]),
    .I2(front_panel_count[14]),
    .I3(front_panel_count[15]),
    .I4(front_panel_count[16]),
    .I5(front_panel_count[17]),
    .O(\front_panel_done<25>2_7767 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>4  (
    .I0(front_panel_count[19]),
    .I1(front_panel_count[18]),
    .I2(front_panel_count[20]),
    .I3(front_panel_count[21]),
    .I4(front_panel_count[22]),
    .I5(front_panel_count[23]),
    .O(\front_panel_done<25>3_7768 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \front_panel_done<25>5  (
    .I0(front_panel_count[25]),
    .I1(front_panel_done_12[25]),
    .I2(front_panel_count[24]),
    .I3(\front_panel_done<25>3_7768 ),
    .I4(\front_panel_done<25>1_7766 ),
    .I5(\front_panel_done<25>2_7767 ),
    .O(front_panel_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_289_o<31>1  (
    .I0(basesoc_value[13]),
    .I1(basesoc_value[12]),
    .I2(basesoc_value[14]),
    .I3(basesoc_value[15]),
    .I4(basesoc_value[16]),
    .I5(basesoc_value[17]),
    .O(basesoc_zero_trigger_INV_289_o_13[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_289_o<31>2  (
    .I0(basesoc_value[19]),
    .I1(basesoc_value[18]),
    .I2(basesoc_value[20]),
    .I3(basesoc_value[21]),
    .I4(basesoc_value[22]),
    .I5(basesoc_value[23]),
    .O(\basesoc_zero_trigger_INV_289_o<31>1_7770 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_289_o<31>3  (
    .I0(basesoc_value[1]),
    .I1(basesoc_value[0]),
    .I2(basesoc_value[2]),
    .I3(basesoc_value[3]),
    .I4(basesoc_value[4]),
    .I5(basesoc_value[5]),
    .O(\basesoc_zero_trigger_INV_289_o<31>2_7771 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_289_o<31>4  (
    .I0(basesoc_value[7]),
    .I1(basesoc_value[6]),
    .I2(basesoc_value[8]),
    .I3(basesoc_value[9]),
    .I4(basesoc_value[10]),
    .I5(basesoc_value[11]),
    .O(\basesoc_zero_trigger_INV_289_o<31>3_7772 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_289_o<31>5  (
    .I0(basesoc_value[25]),
    .I1(basesoc_value[24]),
    .I2(basesoc_value[26]),
    .I3(basesoc_value[27]),
    .I4(basesoc_value[28]),
    .I5(basesoc_value[29]),
    .O(\basesoc_zero_trigger_INV_289_o<31>4_7773 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_zero_trigger_INV_289_o<31>6  (
    .I0(basesoc_value[31]),
    .I1(basesoc_value[30]),
    .O(\basesoc_zero_trigger_INV_289_o<31>5_7774 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_zero_trigger_INV_289_o<31>7  (
    .I0(basesoc_zero_trigger_INV_289_o_13[31]),
    .I1(\basesoc_zero_trigger_INV_289_o<31>1_7770 ),
    .I2(\basesoc_zero_trigger_INV_289_o<31>2_7771 ),
    .I3(\basesoc_zero_trigger_INV_289_o<31>3_7772 ),
    .I4(\basesoc_zero_trigger_INV_289_o<31>4_7773 ),
    .I5(\basesoc_zero_trigger_INV_289_o<31>5_7774 ),
    .O(basesoc_zero_trigger_INV_289_o)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_timer_done<8>_SW0  (
    .I0(basesoc_sdram_timer_count[5]),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(basesoc_sdram_timer_count[7]),
    .I3(basesoc_sdram_timer_count[8]),
    .O(N1104)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .O(basesoc_sdram_read_available1_7776)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available2 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .O(basesoc_sdram_read_available2_7777)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_read_available3 (
    .I0(basesoc_sdram_read_available2_7777),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_read_available1_7776),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .I5(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .O(basesoc_sdram_read_available)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(basesoc_sdram_write_available1_7778)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available2 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .O(basesoc_sdram_write_available2_7779)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_write_available3 (
    .I0(basesoc_sdram_write_available2_7779),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_write_available1_7778),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .I5(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .O(basesoc_sdram_write_available)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_14[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_7781 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_7782 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_count[19]),
    .I1(basesoc_done_14[19]),
    .I2(\basesoc_done<19>2_7782 ),
    .I3(basesoc_count[18]),
    .I4(\basesoc_done<19>1_7781 ),
    .O(basesoc_done)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2016_inv_SW0 (
    .I0(crg_por[1]),
    .I1(crg_por[10]),
    .I2(crg_por[0]),
    .I3(crg_por[7]),
    .I4(crg_por[3]),
    .I5(crg_por[2]),
    .O(N1106)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2016_inv (
    .I0(crg_por[9]),
    .I1(crg_por[8]),
    .I2(crg_por[6]),
    .I3(crg_por[5]),
    .I4(crg_por[4]),
    .I5(N1106),
    .O(n2016_inv_3992)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1 (
    .I0(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6035),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2 (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6042),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_7785)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3 (
    .I0(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6041),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_7786)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4 (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6040),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_7786),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_7787)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5 (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I2(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6039),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_7788)
  );
  LUT6 #(
    .INIT ( 64'h0000FF004040FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6 (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6038),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_7788),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_7789)
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7 (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I2(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6037),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_7790)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we8 (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6036),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_7790),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_7791)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we9 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_7791),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_7789),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_7787),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_7785),
    .O(basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h0000C0C0AA00EAC0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h0000C0C0AA00EAC0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine6_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_7793)
  );
  LUT6 #(
    .INIT ( 64'h0000CC00A0A0ECA0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_7794)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_7795)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras5 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_7795),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_7794),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_7793),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(_n6931),
    .I2(basesoc_sdram_cmd_valid_mmx_out7),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_7797)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I1(_n7179),
    .I2(basesoc_sdram_cmd_valid_mmx_out5),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_7798),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_7799)
  );
  LUT6 #(
    .INIT ( 64'h0000FF000808FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(_n6807),
    .I2(basesoc_sdram_cmd_valid_mmx_out3),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_7800),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_7801)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas8 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I1(_n6782),
    .I2(basesoc_sdram_cmd_valid_mmx_out1),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_7802),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_7803)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas9 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_7803),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_7801),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_7799),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_7797),
    .O(basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_7805 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_7805 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .O(rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_7807 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_7807 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .O(rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_7809 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_7809 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .O(rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_7811 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_7811 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .O(rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_7813 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_7813 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .O(rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_7815 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_7815 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .O(rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_7817 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_7818 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_7819 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_7817 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_7818 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_7819 ),
    .O(rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_7821 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_7822 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_7823 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_7821 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_7822 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_7823 ),
    .O(rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_7825 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_7826 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_7827 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_7825 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_7826 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_7827 ),
    .O(rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_7829 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_7830 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_7831 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_7829 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_7830 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_7831 ),
    .O(rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_7833 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_7834 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_7835 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_7833 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_7834 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_7835 ),
    .O(rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_7837 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_7837 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .O(rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_7839 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_7839 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .O(rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_7841 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_7842 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_7843 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_7841 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_7842 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_7843 ),
    .O(rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'h00CCAAEEF0FCFAFE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed01 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h00AAF0FACCEEFCFE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed02 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_7845)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0CAE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed03 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_7845),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0),
    .O(rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed91 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed92 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed91_7847)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed93 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed91_7847),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed9),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .O(rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_7849 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_7849 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .O(rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_7851 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_7851 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .O(rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_7853 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_7853 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .O(rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_7855 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_7855 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .O(rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_7857 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_7857 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .O(rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_7859 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_7859 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .O(rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_7861 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_7862 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_7863 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_7861 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_7862 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_7863 ),
    .O(rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_7865 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_7866 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_7867 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_7865 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_7866 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_7867 ),
    .O(rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_7869 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_7870 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_7871 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_7869 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_7870 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_7871 ),
    .O(rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_7873 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_7874 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_7875 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_7873 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_7874 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_7875 ),
    .O(rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_7877 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_7878 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_7879 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_7877 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_7878 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_7879 ),
    .O(rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_7881 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_7881 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .O(rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_7883 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_7883 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .O(rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_7885 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_7886 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_7887 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_7885 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_7886 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_7887 ),
    .O(rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'h00AACCEEF0FAFCFE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'h00AACCEEF0FAFCFE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed62 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed61_7889)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0CAE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed63 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I4(basesoc_sdram_choose_req_grant_rhs_array_muxed61_7889),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed6),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed101 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed102 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed101_7891)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed103 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed101_7891),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_req_grant_rhs_array_muxed10),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .O(rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10385_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n10385_inv1_7892)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n10385_inv2 (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(basesoc_ctrl_bus_errors[10]),
    .I2(_n10385_inv1_7892),
    .O(_n10385_inv2_7893)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10385_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n10385_inv3_7894)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10385_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n10385_inv4_7895)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10385_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n10385_inv5_7896)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10385_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n10385_inv6_7897)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n10385_inv7 (
    .I0(basesoc_done),
    .I1(_n10385_inv3_7894),
    .I2(_n10385_inv4_7895),
    .I3(_n10385_inv5_7896),
    .I4(_n10385_inv6_7897),
    .I5(_n10385_inv2_7893),
    .O(_n10385_inv)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1_7898),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out1),
    .I5(_n6782),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2_7899)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3_7900),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out4),
    .I5(_n6540),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4_7901)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7_7903),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out3),
    .I5(_n6807),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8_7904)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1 (
    .I0(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6038),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1_7905)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o1_7905),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I4(bankmachine2_state_FSM_FFd1_1278),
    .I5(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6037),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2_7906)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3 (
    .I0(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6036),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3_7907)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o3_7907),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I4(bankmachine0_state_FSM_FFd1_1274),
    .I5(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6035),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4_7908)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5 (
    .I0(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6042),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5_7909)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o5_7909),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I4(bankmachine6_state_FSM_FFd1_1286),
    .I5(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6041),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6_7910)
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7 (
    .I0(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6040),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7_7911)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o7_7911),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I4(bankmachine4_state_FSM_FFd1_1282),
    .I5(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6039),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8_7912)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2_7913)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3_7914)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4_7915)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11 (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11_7916)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12_7917)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o13 (
    .I0(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o12_7917),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o11_7916),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11  (
    .I0(opsisi2c_storage_full_2185),
    .I1(N1403),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT1 ),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .I4(opsis_i2c_status_storage_full[0]),
    .I5(opsis_i2c_master_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11_7919 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT13  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(opsis_i2c_fx2_reset_storage_full_2169),
    .I3(opsisi2c_storage_full_2185),
    .I4(opsis_i2c_shift_reg_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12_7920 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT14  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT11_7919 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT12_7920 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_rx_fifo_readable_2280),
    .I4(suart_tx_pending_2277),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_eventmanager_storage_full[0]),
    .I4(suart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21_7922 )
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_7923 )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6030 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_7923 ),
    .I3(basesoc_sdram_choose_cmd_grant_SF2),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_7924 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5102 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_7924 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6031 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_7925 ),
    .I3(basesoc_sdram_choose_req_grant_SF90),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_7926 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done311 (
    .I0(basesoc_bus_wishbone_dat_r[3]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[3]),
    .O(basesoc_done31_7927)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done312 (
    .I0(basesoc_done),
    .I1(basesoc_done31_7927),
    .I2(basesoc_rom_bus_dat_r[3]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done311_7928)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done313 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[67]),
    .I3(basesoc_dat_w[3]),
    .I4(basesoc_dat_w[35]),
    .I5(basesoc_dat_w[99]),
    .O(basesoc_done312_7929)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done314 (
    .I0(basesoc_done311_7928),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done312_7929),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[3]),
    .O(basesoc_done_mmx_out9)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done301 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[31]),
    .I3(basesoc_rom_bus_dat_r[31]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done30)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done302 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[95]),
    .I3(basesoc_dat_w[31]),
    .I4(basesoc_dat_w[63]),
    .I5(basesoc_dat_w[127]),
    .O(basesoc_done301_7931)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done303 (
    .I0(basesoc_done30),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done301_7931),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[31]),
    .O(basesoc_done_mmx_out8)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done291 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[30]),
    .I3(basesoc_rom_bus_dat_r[30]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done29)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done292 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[94]),
    .I3(basesoc_dat_w[30]),
    .I4(basesoc_dat_w[62]),
    .I5(basesoc_dat_w[126]),
    .O(basesoc_done291_7933)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done293 (
    .I0(basesoc_done29),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done291_7933),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[30]),
    .O(basesoc_done_mmx_out7)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done281 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[29]),
    .I3(basesoc_rom_bus_dat_r[29]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done28)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done282 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[93]),
    .I3(basesoc_dat_w[29]),
    .I4(basesoc_dat_w[61]),
    .I5(basesoc_dat_w[125]),
    .O(basesoc_done281_7935)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done283 (
    .I0(basesoc_done28),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done281_7935),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[29]),
    .O(basesoc_done_mmx_out6)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done271 (
    .I0(basesoc_bus_wishbone_dat_r[2]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[2]),
    .O(basesoc_done27)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done272 (
    .I0(basesoc_done),
    .I1(basesoc_done27),
    .I2(basesoc_rom_bus_dat_r[2]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done271_7937)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done273 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[66]),
    .I3(basesoc_dat_w[2]),
    .I4(basesoc_dat_w[34]),
    .I5(basesoc_dat_w[98]),
    .O(basesoc_done272_7938)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done274 (
    .I0(basesoc_done271_7937),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done272_7938),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[2]),
    .O(basesoc_done_mmx_out5)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done261 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[28]),
    .I3(basesoc_rom_bus_dat_r[28]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done26)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done262 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[92]),
    .I3(basesoc_dat_w[28]),
    .I4(basesoc_dat_w[60]),
    .I5(basesoc_dat_w[124]),
    .O(basesoc_done261_7940)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done263 (
    .I0(basesoc_done26),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done261_7940),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[28]),
    .O(basesoc_done_mmx_out4)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done251 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[23]),
    .I3(basesoc_rom_bus_dat_r[23]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done25)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done252 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[87]),
    .I3(basesoc_dat_w[23]),
    .I4(basesoc_dat_w[55]),
    .I5(basesoc_dat_w[119]),
    .O(basesoc_done251_7942)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done253 (
    .I0(basesoc_done25),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done251_7942),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[23]),
    .O(basesoc_done_mmx_out31)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done241 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[22]),
    .I3(basesoc_rom_bus_dat_r[22]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done24_7943)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done242 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[86]),
    .I3(basesoc_dat_w[22]),
    .I4(basesoc_dat_w[54]),
    .I5(basesoc_dat_w[118]),
    .O(basesoc_done241_7944)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done243 (
    .I0(basesoc_done24_7943),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done241_7944),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[22]),
    .O(basesoc_done_mmx_out30)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done231 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[27]),
    .I3(basesoc_rom_bus_dat_r[27]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done23_7945)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done232 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[91]),
    .I3(basesoc_dat_w[27]),
    .I4(basesoc_dat_w[59]),
    .I5(basesoc_dat_w[123]),
    .O(basesoc_done231_7946)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done233 (
    .I0(basesoc_done23_7945),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done231_7946),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[27]),
    .O(basesoc_done_mmx_out3)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done221 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[21]),
    .I3(basesoc_rom_bus_dat_r[21]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done22_7947)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done222 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[85]),
    .I3(basesoc_dat_w[21]),
    .I4(basesoc_dat_w[53]),
    .I5(basesoc_dat_w[117]),
    .O(basesoc_done221_7948)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done223 (
    .I0(basesoc_done22_7947),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done221_7948),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[21]),
    .O(basesoc_done_mmx_out29)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done211 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[20]),
    .I3(basesoc_rom_bus_dat_r[20]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done21_7949)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done212 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[84]),
    .I3(basesoc_dat_w[20]),
    .I4(basesoc_dat_w[52]),
    .I5(basesoc_dat_w[116]),
    .O(basesoc_done211_7950)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done213 (
    .I0(basesoc_done21_7949),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done211_7950),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[20]),
    .O(basesoc_done_mmx_out28)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done201 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[19]),
    .I3(basesoc_rom_bus_dat_r[19]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done20)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done202 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[83]),
    .I3(basesoc_dat_w[19]),
    .I4(basesoc_dat_w[51]),
    .I5(basesoc_dat_w[115]),
    .O(basesoc_done201_7952)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done203 (
    .I0(basesoc_done20),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done201_7952),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[19]),
    .O(basesoc_done_mmx_out27)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done191 (
    .I0(basesoc_bus_wishbone_dat_r[1]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[1]),
    .O(basesoc_done19)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done192 (
    .I0(basesoc_done),
    .I1(basesoc_done19),
    .I2(basesoc_rom_bus_dat_r[1]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done191_7954)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done193 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[65]),
    .I3(basesoc_dat_w[1]),
    .I4(basesoc_dat_w[33]),
    .I5(basesoc_dat_w[97]),
    .O(basesoc_done192_7955)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done194 (
    .I0(basesoc_done191_7954),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done192_7955),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[1]),
    .O(basesoc_done_mmx_out26)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done181 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[18]),
    .I3(basesoc_rom_bus_dat_r[18]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done18)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done182 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[82]),
    .I3(basesoc_dat_w[18]),
    .I4(basesoc_dat_w[50]),
    .I5(basesoc_dat_w[114]),
    .O(basesoc_done181_7957)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done183 (
    .I0(basesoc_done18),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done181_7957),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[18]),
    .O(basesoc_done_mmx_out25)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done171 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[17]),
    .I3(basesoc_rom_bus_dat_r[17]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done17)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done172 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[81]),
    .I3(basesoc_dat_w[17]),
    .I4(basesoc_dat_w[49]),
    .I5(basesoc_dat_w[113]),
    .O(basesoc_done171_7959)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done173 (
    .I0(basesoc_done17),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done171_7959),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[17]),
    .O(basesoc_done_mmx_out24)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done161 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[16]),
    .I3(basesoc_rom_bus_dat_r[16]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done16)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done162 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[80]),
    .I3(basesoc_dat_w[16]),
    .I4(basesoc_dat_w[48]),
    .I5(basesoc_dat_w[112]),
    .O(basesoc_done161_7961)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done163 (
    .I0(basesoc_done16),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done161_7961),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[16]),
    .O(basesoc_done_mmx_out23)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done151 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[15]),
    .I3(basesoc_rom_bus_dat_r[15]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done15)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done152 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[79]),
    .I3(basesoc_dat_w[15]),
    .I4(basesoc_dat_w[47]),
    .I5(basesoc_dat_w[111]),
    .O(basesoc_done151_7963)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done153 (
    .I0(basesoc_done15),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done151_7963),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[15]),
    .O(basesoc_done_mmx_out22)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done141 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[14]),
    .I3(basesoc_rom_bus_dat_r[14]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done14)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done142 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[78]),
    .I3(basesoc_dat_w[14]),
    .I4(basesoc_dat_w[46]),
    .I5(basesoc_dat_w[110]),
    .O(basesoc_done141_7965)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done143 (
    .I0(basesoc_done14),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done141_7965),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[14]),
    .O(basesoc_done_mmx_out21)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done131 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[13]),
    .I3(basesoc_rom_bus_dat_r[13]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done13_7966)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done132 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[77]),
    .I3(basesoc_dat_w[13]),
    .I4(basesoc_dat_w[45]),
    .I5(basesoc_dat_w[109]),
    .O(basesoc_done131_7967)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done133 (
    .I0(basesoc_done13_7966),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done131_7967),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[13]),
    .O(basesoc_done_mmx_out20)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done121 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[26]),
    .I3(basesoc_rom_bus_dat_r[26]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done12_7968)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[90]),
    .I3(basesoc_dat_w[26]),
    .I4(basesoc_dat_w[58]),
    .I5(basesoc_dat_w[122]),
    .O(basesoc_done121_7969)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done123 (
    .I0(basesoc_done12_7968),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done121_7969),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[26]),
    .O(basesoc_done_mmx_out2)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done111 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[12]),
    .I3(basesoc_rom_bus_dat_r[12]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done11_7970)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[76]),
    .I3(basesoc_dat_w[12]),
    .I4(basesoc_dat_w[44]),
    .I5(basesoc_dat_w[108]),
    .O(basesoc_done111_7971)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done113 (
    .I0(basesoc_done11_7970),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done111_7971),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[12]),
    .O(basesoc_done_mmx_out19)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done101 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[11]),
    .I3(basesoc_rom_bus_dat_r[11]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done102 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[75]),
    .I3(basesoc_dat_w[11]),
    .I4(basesoc_dat_w[43]),
    .I5(basesoc_dat_w[107]),
    .O(basesoc_done101_7973)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done103 (
    .I0(basesoc_done10),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done101_7973),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[11]),
    .O(basesoc_done_mmx_out18)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done91 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[10]),
    .I3(basesoc_rom_bus_dat_r[10]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done92 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[74]),
    .I3(basesoc_dat_w[10]),
    .I4(basesoc_dat_w[42]),
    .I5(basesoc_dat_w[106]),
    .O(basesoc_done91_7975)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done93 (
    .I0(basesoc_done9),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done91_7975),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[10]),
    .O(basesoc_done_mmx_out17)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done81 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[9]),
    .I3(basesoc_rom_bus_dat_r[9]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done82 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[73]),
    .I3(basesoc_dat_w[9]),
    .I4(basesoc_dat_w[41]),
    .I5(basesoc_dat_w[105]),
    .O(basesoc_done81_7977)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done83 (
    .I0(basesoc_done8),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done81_7977),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[9]),
    .O(basesoc_done_mmx_out16)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done71 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[8]),
    .I3(basesoc_rom_bus_dat_r[8]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done7)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done72 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[72]),
    .I3(basesoc_dat_w[8]),
    .I4(basesoc_dat_w[40]),
    .I5(basesoc_dat_w[104]),
    .O(basesoc_done71_7979)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done73 (
    .I0(basesoc_done7),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done71_7979),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[8]),
    .O(basesoc_done_mmx_out15)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done61 (
    .I0(basesoc_bus_wishbone_dat_r[7]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[7]),
    .O(basesoc_done6)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done62 (
    .I0(basesoc_done),
    .I1(basesoc_done6),
    .I2(basesoc_rom_bus_dat_r[7]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done61_7981)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done63 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[71]),
    .I3(basesoc_dat_w[7]),
    .I4(basesoc_dat_w[39]),
    .I5(basesoc_dat_w[103]),
    .O(basesoc_done62_7982)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done64 (
    .I0(basesoc_done61_7981),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done62_7982),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[7]),
    .O(basesoc_done_mmx_out14)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done51 (
    .I0(basesoc_bus_wishbone_dat_r[0]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[0]),
    .O(basesoc_done5)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done52 (
    .I0(basesoc_done),
    .I1(basesoc_done5),
    .I2(basesoc_rom_bus_dat_r[0]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done51_7984)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done53 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[64]),
    .I3(basesoc_dat_w[0]),
    .I4(basesoc_dat_w[32]),
    .I5(basesoc_dat_w[96]),
    .O(basesoc_done52_7985)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done54 (
    .I0(basesoc_done51_7984),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done52_7985),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[0]),
    .O(basesoc_done_mmx_out13)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done41 (
    .I0(basesoc_bus_wishbone_dat_r[6]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[6]),
    .O(basesoc_done4)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done42 (
    .I0(basesoc_done),
    .I1(basesoc_done4),
    .I2(basesoc_rom_bus_dat_r[6]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done41_7987)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done43 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[70]),
    .I3(basesoc_dat_w[6]),
    .I4(basesoc_dat_w[38]),
    .I5(basesoc_dat_w[102]),
    .O(basesoc_done42_7988)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done44 (
    .I0(basesoc_done41_7987),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done42_7988),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[6]),
    .O(basesoc_done_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done31 (
    .I0(basesoc_bus_wishbone_dat_r[5]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[5]),
    .O(basesoc_done3)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done32 (
    .I0(basesoc_done),
    .I1(basesoc_done3),
    .I2(basesoc_rom_bus_dat_r[5]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done32_7990)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done33 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[69]),
    .I3(basesoc_dat_w[5]),
    .I4(basesoc_dat_w[37]),
    .I5(basesoc_dat_w[101]),
    .O(basesoc_done33_7991)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done34 (
    .I0(basesoc_done32_7990),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done33_7991),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[5]),
    .O(basesoc_done_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_done21 (
    .I0(basesoc_bus_wishbone_dat_r[4]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[4]),
    .O(basesoc_done2)
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  basesoc_done22 (
    .I0(basesoc_done),
    .I1(basesoc_done2),
    .I2(basesoc_rom_bus_dat_r[4]),
    .I3(basesoc_slave_sel_r[0]),
    .O(basesoc_done210)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done23 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[68]),
    .I3(basesoc_dat_w[4]),
    .I4(basesoc_dat_w[36]),
    .I5(basesoc_dat_w[100]),
    .O(basesoc_done212_7994)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done24 (
    .I0(basesoc_done210),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done212_7994),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[4]),
    .O(basesoc_done_mmx_out10)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done11 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[25]),
    .I3(basesoc_rom_bus_dat_r[25]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done1)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[89]),
    .I3(basesoc_dat_w[25]),
    .I4(basesoc_dat_w[57]),
    .I5(basesoc_dat_w[121]),
    .O(basesoc_done110)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done13 (
    .I0(basesoc_done1),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done110),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[25]),
    .O(basesoc_done_mmx_out1)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done35 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[24]),
    .I3(basesoc_rom_bus_dat_r[24]),
    .I4(basesoc_slave_sel_r[0]),
    .O(basesoc_done34_7997)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_done36 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[88]),
    .I3(basesoc_dat_w[24]),
    .I4(basesoc_dat_w[56]),
    .I5(basesoc_dat_w[120]),
    .O(basesoc_done35_7998)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_done37 (
    .I0(basesoc_done34_7997),
    .I1(basesoc_slave_sel_r[4]),
    .I2(basesoc_done35_7998),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[24]),
    .O(basesoc_done_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux107_6_5672),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux107_71_5663),
    .I5(N1108),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux106_6_5618),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux106_71_5609),
    .I5(N1110),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT6  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux105_8_5642),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux105_71_5646),
    .I5(N1112),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT5_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux104_6_5637),
    .I2(mux104_7_5632),
    .O(N1114)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT5  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux104_8_5623),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux104_71_5627),
    .I5(N1114),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT4_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux103_6_5601),
    .I2(mux103_7_5596),
    .O(N1116)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT4  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux103_8_5587),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux103_71_5591),
    .I5(N1116),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT3_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux102_6_5582),
    .I2(mux102_7_5577),
    .O(N1118)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT3  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux102_8_5568),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux102_71_5572),
    .I5(N1118),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT2_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux101_6_5544),
    .I2(mux101_7_5539),
    .O(N1120)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT2  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux101_8_5530),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux101_71_5534),
    .I5(N1120),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT1_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux100_6_5563),
    .I2(mux100_7_5558),
    .O(N1122)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT1  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux100_8_5549),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux100_71_5553),
    .I5(N1122),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed1311 (
    .I0(array_muxed17_INV_394_o2),
    .I1(multiplexer_state_FSM_FFd3_1314),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_889_o1),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I5(rhs_array_muxed9),
    .O(array_muxed13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N1126)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_1203),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(N1126),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N1128)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_1203),
    .I1(memadr_2[1]),
    .I2(memadr_2[2]),
    .I3(memadr_2[0]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[5]),
    .I5(N1128),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_8009 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_1203),
    .I1(memadr_2[0]),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_8010 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_8009 ),
    .I1(\basesoc_csrcon_dat_r<1>2_8010 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT14  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_8012 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT15  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT12 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_8012 ),
    .I4(basesoc_ctrl_bus_errors[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_8014 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT25  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT22 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_8014 ),
    .I4(basesoc_ctrl_bus_errors[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[26]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_26_2152),
    .I5(basesoc_ctrl_storage_full_10_2266),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_2_2164),
    .I4(basesoc_ctrl_storage_full_18_2263),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31_8016 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[10]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33_8018 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT35  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32_8017 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33_8018 ),
    .I4(basesoc_ctrl_bus_errors[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_27_2151),
    .I5(basesoc_ctrl_storage_full_11_2161),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_3_2271),
    .I4(basesoc_ctrl_storage_full_19_2156),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41_8020 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[11]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43_8022 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT45  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42_8021 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43_8022 ),
    .I4(basesoc_ctrl_bus_errors[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[28]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_28_2259),
    .I5(basesoc_ctrl_storage_full_12_2265),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_4_2270),
    .I4(basesoc_ctrl_storage_full_20_2262),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51_8024 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[12]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53_8026 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT55  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52_8025 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53_8026 ),
    .I4(basesoc_ctrl_bus_errors[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[29]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_29_2150),
    .I5(basesoc_ctrl_storage_full_13_2160),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_5_2269),
    .I4(basesoc_ctrl_storage_full_21_2261),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61_8028 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63_8030 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT65  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62_8029 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63_8030 ),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[30]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_30_2149),
    .I5(basesoc_ctrl_storage_full_14_2264),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_6_2268),
    .I4(basesoc_ctrl_storage_full_22_2155),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT71_8032 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT74  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[14]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_8034 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT75  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72_8033 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73_8034 ),
    .I4(basesoc_ctrl_bus_errors[6]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[31]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_31_2148),
    .I5(basesoc_ctrl_storage_full_15_2159),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_7_2163),
    .I4(basesoc_ctrl_storage_full_23_2154),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT81_8036 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT84  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_bus_errors[15]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_8038 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT85  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82_8037 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83_8038 ),
    .I4(basesoc_ctrl_bus_errors[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5100 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5102 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8040 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8040 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5122 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8043 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5124 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8044 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8044 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6030 ),
    .I4(basesoc_sdram_choose_cmd_grant_SF2),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8045 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I4(basesoc_sdram_choose_cmd_grant_SF2),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8046 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8045 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8046 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6031 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8047 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8048 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8047 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8048 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT12 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_reload_storage_full_24_2587),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_8050 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_value_status[8]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14_8051 )
  );
  LUT6 #(
    .INIT ( 64'hD800AAAAD8000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_zero_pending_2272),
    .I2(basesoc_value_status[16]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_value_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15_8052 )
  );
  LUT6 #(
    .INIT ( 64'h1555145405450444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT17  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_zero_trigger_INV_289_o),
    .I4(basesoc_en_storage_full_2255),
    .I5(basesoc_value_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16_8053 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I3(N1130),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5100 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In11_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .O(N1132)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(N1132),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5122 )
  );
  LUT6 #(
    .INIT ( 64'h0202020257020202 ))
  \cache_state_FSM_FFd3-In1  (
    .I0(cache_state_FSM_FFd3_5056),
    .I1(_n6522[23]),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I3(basesoc_slave_sel[4]),
    .I4(rhs_array_muxed47),
    .I5(cache_state_FSM_FFd1_1315),
    .O(\cache_state_FSM_FFd3-In1_8056 )
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd2_5057),
    .I2(cache_state_FSM_FFd3_5056),
    .I3(cache_state_FSM_FFd1_1315),
    .I4(\cache_state_FSM_FFd3-In1_8056 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  _n10403_inv_SW0 (
    .I0(opsis_i2c_scl_r_906),
    .I1(opsis_i2c_sda_r_907),
    .I2(opsis_i2c_sda_i_1456),
    .O(N1134)
  );
  LUT6 #(
    .INIT ( 64'hEFE6EFE6FFFFEFE6 ))
  _n10403_inv (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsisi2c_state_FSM_FFd2_1268),
    .I2(opsisi2c_state_FSM_FFd4_1270),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsis_i2c_scl_i_1455),
    .I5(N1134),
    .O(_n10403_inv_3877)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[9]),
    .I2(basesoc_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[25]),
    .I4(basesoc_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21_8059 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[1]),
    .I4(basesoc_reload_storage_full[1]),
    .I5(basesoc_load_storage_full_17_2562),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22_8060 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_25_2554),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_9_2570),
    .I5(basesoc_reload_storage_full_9_2602),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23_8061 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_17_2594),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6060),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT22_8060 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT23_8061 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24_8062 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT26  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_25_2586),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25_8063 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT27  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT25_8063 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT24_8062 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT21_8059 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[10]),
    .I2(basesoc_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[26]),
    .I4(basesoc_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31_8065 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[2]),
    .I4(basesoc_reload_storage_full[2]),
    .I5(basesoc_load_storage_full_18_2561),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32_8066 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_26_2553),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_10_2569),
    .I5(basesoc_reload_storage_full_10_2601),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33_8067 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_18_2593),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6060),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT32_8066 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT33_8067 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34_8068 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT36  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_26_2585),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35_8069 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT37  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT35_8069 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT34_8068 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT31_8065 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[11]),
    .I2(basesoc_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[27]),
    .I4(basesoc_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41_8071 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[3]),
    .I4(basesoc_reload_storage_full[3]),
    .I5(basesoc_load_storage_full_19_2560),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42_8072 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_27_2552),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_11_2568),
    .I5(basesoc_reload_storage_full_11_2600),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43_8073 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_19_2592),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6060),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT42_8072 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT43_8073 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44_8074 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT46  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_27_2584),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45_8075 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT47  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT45_8075 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT44_8074 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT41_8071 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[12]),
    .I2(basesoc_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[28]),
    .I4(basesoc_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51_8077 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[4]),
    .I4(basesoc_reload_storage_full[4]),
    .I5(basesoc_load_storage_full_20_2559),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52_8078 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_28_2551),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_12_2567),
    .I5(basesoc_reload_storage_full_12_2599),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53_8079 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_20_2591),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6060),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT52_8078 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT53_8079 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54_8080 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT56  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_28_2583),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55_8081 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT57  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT55_8081 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT54_8080 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT51_8077 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[13]),
    .I2(basesoc_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[29]),
    .I4(basesoc_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61_8083 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[5]),
    .I4(basesoc_reload_storage_full[5]),
    .I5(basesoc_load_storage_full_21_2558),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62_8084 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_29_2550),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_13_2566),
    .I5(basesoc_reload_storage_full_13_2598),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63_8085 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_21_2590),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6060),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT62_8084 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT63_8085 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64_8086 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT66  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_29_2582),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65_8087 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT67  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT65_8087 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT64_8086 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT61_8083 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[14]),
    .I2(basesoc_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT72  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[30]),
    .I4(basesoc_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71_8089 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT73  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[6]),
    .I4(basesoc_reload_storage_full[6]),
    .I5(basesoc_load_storage_full_22_2557),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT72_8090 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_30_2549),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_14_2565),
    .I5(basesoc_reload_storage_full_14_2597),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT73_8091 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_22_2589),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6060),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT72_8090 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT73_8091 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74_8092 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT76  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_30_2581),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_8093 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT77  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT75_8093 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT74_8092 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT71_8089 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[15]),
    .I2(basesoc_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT82  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[31]),
    .I4(basesoc_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81_8095 )
  );
  LUT6 #(
    .INIT ( 64'h8A820A0288800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT83  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_load_storage_full[7]),
    .I4(basesoc_reload_storage_full[7]),
    .I5(basesoc_load_storage_full_23_2556),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT82_8096 )
  );
  LUT6 #(
    .INIT ( 64'h5554550404540404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_load_storage_full_31_2548),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_load_storage_full_15_2564),
    .I5(basesoc_reload_storage_full_15_2596),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT83_8097 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_reload_storage_full_23_2588),
    .I2(\basesoc_interface_adr[2] ),
    .I3(suart_rx_clear11_FRB_6060),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT82_8096 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT83_8097 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84_8098 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT86  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_31_2580),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_8099 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT87  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT85_8099 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT84_8098 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT81_8095 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71  (
    .I0(opsis_i2c_din[2]),
    .I1(opsis_i2c_slave_addr_storage_full[1]),
    .I2(opsis_i2c_din[7]),
    .I3(opsis_i2c_slave_addr_storage_full[6]),
    .I4(opsis_i2c_din[6]),
    .I5(opsis_i2c_slave_addr_storage_full[5]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o7 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o72  (
    .I0(opsis_i2c_din[5]),
    .I1(opsis_i2c_slave_addr_storage_full[4]),
    .I2(opsis_i2c_din[4]),
    .I3(opsis_i2c_slave_addr_storage_full[3]),
    .I4(opsis_i2c_din[3]),
    .I5(opsis_i2c_slave_addr_storage_full[2]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71_8101 )
  );
  LUT4 #(
    .INIT ( 16'h8008 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o73  (
    .I0(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o7 ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o71_8101 ),
    .I2(opsis_i2c_din[1]),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6072 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In5  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In5_8103 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata110 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata111 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[0]),
    .I3(basesoc_dat_w[64]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata1),
    .O(half_rate_phy_dfi_p0_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2409),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2489),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[18]),
    .I3(basesoc_dat_w[82]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata10),
    .O(half_rate_phy_dfi_p0_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2408),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2488),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata113 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[19]),
    .I3(basesoc_dat_w[83]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata11),
    .O(half_rate_phy_dfi_p0_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata12)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[1]),
    .I3(basesoc_dat_w[65]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata12),
    .O(half_rate_phy_dfi_p0_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2407),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2487),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[20]),
    .I3(basesoc_dat_w[84]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata13),
    .O(half_rate_phy_dfi_p0_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2406),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2486),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[21]),
    .I3(basesoc_dat_w[85]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata14),
    .O(half_rate_phy_dfi_p0_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2405),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2485),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[22]),
    .I3(basesoc_dat_w[86]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata15),
    .O(half_rate_phy_dfi_p0_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2404),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2484),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[23]),
    .I3(basesoc_dat_w[87]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata16),
    .O(half_rate_phy_dfi_p0_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2403),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2483),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[24]),
    .I3(basesoc_dat_w[88]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata17),
    .O(half_rate_phy_dfi_p0_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2402),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2482),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[25]),
    .I3(basesoc_dat_w[89]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata18),
    .O(half_rate_phy_dfi_p0_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2401),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2481),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[26]),
    .I3(basesoc_dat_w[90]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata19),
    .O(half_rate_phy_dfi_p0_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata210 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2417),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2497),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata211 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[10]),
    .I3(basesoc_dat_w[74]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata2),
    .O(half_rate_phy_dfi_p0_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2400),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2480),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[27]),
    .I3(basesoc_dat_w[91]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata20),
    .O(half_rate_phy_dfi_p0_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata212 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2399),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2479),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata21)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata213 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[28]),
    .I3(basesoc_dat_w[92]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata21),
    .O(half_rate_phy_dfi_p0_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2398),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2478),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata22)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[29]),
    .I3(basesoc_dat_w[93]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata22),
    .O(half_rate_phy_dfi_p0_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[2]),
    .I3(basesoc_dat_w[66]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata23),
    .O(half_rate_phy_dfi_p0_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2397),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2477),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[30]),
    .I3(basesoc_dat_w[94]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata24),
    .O(half_rate_phy_dfi_p0_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2396),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2476),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[31]),
    .I3(basesoc_dat_w[95]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata25),
    .O(half_rate_phy_dfi_p0_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[3]),
    .I3(basesoc_dat_w[67]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata26),
    .O(half_rate_phy_dfi_p0_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[4]),
    .I3(basesoc_dat_w[68]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata27),
    .O(half_rate_phy_dfi_p0_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[5]),
    .I3(basesoc_dat_w[69]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata28),
    .O(half_rate_phy_dfi_p0_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[6]),
    .I3(basesoc_dat_w[70]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata29),
    .O(half_rate_phy_dfi_p0_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata33 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2416),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2496),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata34 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[11]),
    .I3(basesoc_dat_w[75]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata3),
    .O(half_rate_phy_dfi_p0_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[7]),
    .I3(basesoc_dat_w[71]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata30),
    .O(half_rate_phy_dfi_p0_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2419),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2499),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata31)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[8]),
    .I3(basesoc_dat_w[72]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata31),
    .O(half_rate_phy_dfi_p0_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2418),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2498),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata32)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[9]),
    .I3(basesoc_dat_w[73]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata32),
    .O(half_rate_phy_dfi_p0_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2415),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2495),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[12]),
    .I3(basesoc_dat_w[76]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata4),
    .O(half_rate_phy_dfi_p0_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2414),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2494),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[13]),
    .I3(basesoc_dat_w[77]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata5),
    .O(half_rate_phy_dfi_p0_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2413),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2493),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[14]),
    .I3(basesoc_dat_w[78]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata6),
    .O(half_rate_phy_dfi_p0_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2412),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2492),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[15]),
    .I3(basesoc_dat_w[79]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata7),
    .O(half_rate_phy_dfi_p0_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2411),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2491),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[16]),
    .I3(basesoc_dat_w[80]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata8),
    .O(half_rate_phy_dfi_p0_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2410),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2490),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[17]),
    .I3(basesoc_dat_w[81]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata9),
    .O(half_rate_phy_dfi_p0_wrdata[17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata110 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata111 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[32]),
    .I3(basesoc_dat_w[96]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata1),
    .O(half_rate_phy_dfi_p1_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2449),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2529),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[50]),
    .I3(basesoc_dat_w[114]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata10),
    .O(half_rate_phy_dfi_p1_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2448),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2528),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata113 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[51]),
    .I3(basesoc_dat_w[115]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata11),
    .O(half_rate_phy_dfi_p1_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata12)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[33]),
    .I3(basesoc_dat_w[97]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata12),
    .O(half_rate_phy_dfi_p1_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2447),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2527),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[52]),
    .I3(basesoc_dat_w[116]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata13),
    .O(half_rate_phy_dfi_p1_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2446),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2526),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[53]),
    .I3(basesoc_dat_w[117]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata14),
    .O(half_rate_phy_dfi_p1_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2445),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2525),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[54]),
    .I3(basesoc_dat_w[118]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata15),
    .O(half_rate_phy_dfi_p1_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2444),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2524),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[55]),
    .I3(basesoc_dat_w[119]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata16),
    .O(half_rate_phy_dfi_p1_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2443),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2523),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[56]),
    .I3(basesoc_dat_w[120]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata17),
    .O(half_rate_phy_dfi_p1_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2442),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2522),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[57]),
    .I3(basesoc_dat_w[121]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata18),
    .O(half_rate_phy_dfi_p1_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2441),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2521),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[58]),
    .I3(basesoc_dat_w[122]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata19),
    .O(half_rate_phy_dfi_p1_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata210 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2457),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2537),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata211 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[42]),
    .I3(basesoc_dat_w[106]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata2),
    .O(half_rate_phy_dfi_p1_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2440),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2520),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[59]),
    .I3(basesoc_dat_w[123]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata20),
    .O(half_rate_phy_dfi_p1_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata212 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2439),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2519),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata21)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata213 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[60]),
    .I3(basesoc_dat_w[124]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata21),
    .O(half_rate_phy_dfi_p1_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2438),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2518),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata22)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[61]),
    .I3(basesoc_dat_w[125]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata22),
    .O(half_rate_phy_dfi_p1_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[34]),
    .I3(basesoc_dat_w[98]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata23),
    .O(half_rate_phy_dfi_p1_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2437),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2517),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[62]),
    .I3(basesoc_dat_w[126]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata24),
    .O(half_rate_phy_dfi_p1_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2436),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2516),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[63]),
    .I3(basesoc_dat_w[127]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata25),
    .O(half_rate_phy_dfi_p1_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[35]),
    .I3(basesoc_dat_w[99]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata26),
    .O(half_rate_phy_dfi_p1_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[36]),
    .I3(basesoc_dat_w[100]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata27),
    .O(half_rate_phy_dfi_p1_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[37]),
    .I3(basesoc_dat_w[101]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata28),
    .O(half_rate_phy_dfi_p1_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[38]),
    .I3(basesoc_dat_w[102]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata29),
    .O(half_rate_phy_dfi_p1_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata33 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2456),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2536),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata34 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[43]),
    .I3(basesoc_dat_w[107]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata3),
    .O(half_rate_phy_dfi_p1_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[39]),
    .I3(basesoc_dat_w[103]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata30),
    .O(half_rate_phy_dfi_p1_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2459),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2539),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata31)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[40]),
    .I3(basesoc_dat_w[104]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata31),
    .O(half_rate_phy_dfi_p1_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2458),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2538),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata32)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[41]),
    .I3(basesoc_dat_w[105]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata32),
    .O(half_rate_phy_dfi_p1_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2455),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2535),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[44]),
    .I3(basesoc_dat_w[108]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata4),
    .O(half_rate_phy_dfi_p1_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2454),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2534),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[45]),
    .I3(basesoc_dat_w[109]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata5),
    .O(half_rate_phy_dfi_p1_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2453),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2533),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[46]),
    .I3(basesoc_dat_w[110]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata6),
    .O(half_rate_phy_dfi_p1_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2452),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2532),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[47]),
    .I3(basesoc_dat_w[111]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata7),
    .O(half_rate_phy_dfi_p1_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2451),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2531),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[48]),
    .I3(basesoc_dat_w[112]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata8),
    .O(half_rate_phy_dfi_p1_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2450),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2530),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[49]),
    .I3(basesoc_dat_w[113]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata9),
    .O(half_rate_phy_dfi_p1_wrdata[17])
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[2]),
    .I4(opsis_i2c_slave_addr_storage_full[2]),
    .I5(opsis_i2c_master_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[3]),
    .I4(opsis_i2c_slave_addr_storage_full[3]),
    .I5(opsis_i2c_master_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_slave_addr_storage_full[4]),
    .I5(opsis_i2c_master_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[5]),
    .I4(opsis_i2c_slave_addr_storage_full[5]),
    .I5(opsis_i2c_master_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[6]),
    .I4(opsis_i2c_slave_addr_storage_full[6]),
    .I5(opsis_i2c_master_storage_full[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(opsis_i2c_status_storage_full[1]),
    .I3(opsis_i2c_slave_addr_storage_full[1]),
    .I4(opsis_i2c_master_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h2A22222208000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT22  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[1]),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hB931A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT41  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(suart_rx_pending_2278),
    .I3(suart_eventmanager_storage_full[1]),
    .I4(memdat_3[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT42  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(suart_rx_fifo_readable_2280),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFBFBBA9AFAFABA9A ))
  \opsisi2c_state_FSM_FFd4-In11  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsisi2c_state_FSM_FFd2_1268),
    .I3(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I4(opsisi2c_state_FSM_FFd1_1267),
    .I5(opsis_i2c_scl_r_906),
    .O(\opsisi2c_state_FSM_FFd4-In11_8177 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \opsisi2c_state_FSM_FFd4-In12  (
    .I0(opsis_i2c_status_storage_full[1]),
    .I1(opsis_i2c_is_read_1465),
    .O(\opsisi2c_state_FSM_FFd4-In12_8178 )
  );
  LUT6 #(
    .INIT ( 64'hFF11BA1155111011 ))
  \opsisi2c_state_FSM_FFd4-In13  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd1_1267),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .I4(\opsisi2c_state_FSM_FFd4-In12_8178 ),
    .I5(opsis_i2c_scl_r_906),
    .O(\opsisi2c_state_FSM_FFd4-In13_8179 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \opsisi2c_state_FSM_FFd4-In14  (
    .I0(\opsisi2c_state_FSM_FFd4-In11_8177 ),
    .I1(opsis_i2c_scl_i_1455),
    .I2(opsis_i2c_sda_i_1456),
    .I3(opsis_i2c_sda_r_907),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .I5(\opsisi2c_state_FSM_FFd4-In13_8179 ),
    .O(\opsisi2c_state_FSM_FFd4-In1 )
  );
  LUT6 #(
    .INIT ( 64'h0100010101010101 ))
  \opsisi2c_state_FSM_FFd1-In31  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsis_i2c_status_storage_full[0]),
    .I2(opsis_i2c_is_read_1465),
    .I3(opsis_i2c_sda_i_1456),
    .I4(opsis_i2c_scl_i_1455),
    .I5(opsis_i2c_sda_r_907),
    .O(\opsisi2c_state_FSM_FFd1-In31_8180 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \opsisi2c_state_FSM_FFd1-In32  (
    .I0(opsis_i2c_sda_r_907),
    .I1(opsis_i2c_scl_i_1455),
    .I2(opsis_i2c_sda_i_1456),
    .I3(opsisi2c_state_FSM_FFd3_1269),
    .I4(opsis_i2c_scl_r_906),
    .O(\opsisi2c_state_FSM_FFd1-In32_8181 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \opsisi2c_state_FSM_FFd1-In33  (
    .I0(opsisi2c_state_FSM_FFd4_1270),
    .I1(opsisi2c_state_FSM_FFd2_1268),
    .I2(\opsisi2c_state_FSM_FFd1-In31_8180 ),
    .I3(\opsisi2c_state_FSM_FFd1-In32_8181 ),
    .O(\opsisi2c_state_FSM_FFd1-In33_8182 )
  );
  LUT4 #(
    .INIT ( 16'hEEEF ))
  \opsisi2c_state_FSM_FFd1-In34  (
    .I0(opsisi2c_state_FSM_FFd4_1270),
    .I1(opsisi2c_state_FSM_FFd3_1269),
    .I2(opsis_i2c_scl_r_906),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .O(\opsisi2c_state_FSM_FFd1-In34_8183 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA2A8808 ))
  \opsisi2c_state_FSM_FFd1-In35  (
    .I0(opsisi2c_state_FSM_FFd1_1267),
    .I1(opsis_i2c_scl_i_1455),
    .I2(opsis_i2c_sda_r_907),
    .I3(opsis_i2c_sda_i_1456),
    .I4(\opsisi2c_state_FSM_FFd1-In34_8183 ),
    .I5(\opsisi2c_state_FSM_FFd1-In33_8182 ),
    .O(\opsisi2c_state_FSM_FFd1-In3 )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \opsisi2c_state_FSM_FFd2-In51  (
    .I0(opsis_i2c_scl_i_1455),
    .I1(opsisi2c_state_FSM_FFd1_1267),
    .I2(opsisi2c_state_FSM_FFd3_1269),
    .I3(opsisi2c_state_FSM_FFd4_1270),
    .O(\opsisi2c_state_FSM_FFd2-In51_8184 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \opsisi2c_state_FSM_FFd2-In52  (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(\opsisi2c_state_FSM_FFd2-In2 ),
    .I2(opsis_i2c_is_read_1465),
    .I3(opsis_i2c_status_storage_full[0]),
    .I4(\opsisi2c_state_FSM_FFd2-In51_8184 ),
    .O(\opsisi2c_state_FSM_FFd2-In52_8185 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \opsisi2c_state_FSM_FFd2-In53  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(opsis_i2c_scl_r_906),
    .I2(opsisi2c_state_FSM_FFd4_1270),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsis_i2c_scl_i_1455),
    .O(\opsisi2c_state_FSM_FFd2-In53_8186 )
  );
  LUT6 #(
    .INIT ( 64'hFD88AAAAA888AAAA ))
  \opsisi2c_state_FSM_FFd2-In54  (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd1_1267),
    .I2(opsis_i2c_scl_r_906),
    .I3(opsisi2c_state_FSM_FFd3_1269),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .I5(opsis_i2c_scl_i_1455),
    .O(\opsisi2c_state_FSM_FFd2-In54_8187 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF8A ))
  \opsisi2c_state_FSM_FFd2-In55  (
    .I0(\opsisi2c_state_FSM_FFd2-In54_8187 ),
    .I1(opsis_i2c_sda_i_1456),
    .I2(opsis_i2c_sda_r_907),
    .I3(\opsisi2c_state_FSM_FFd2-In53_8186 ),
    .I4(\opsisi2c_state_FSM_FFd2-In52_8185 ),
    .O(\opsisi2c_state_FSM_FFd2-In5 )
  );
  LUT5 #(
    .INIT ( 32'h00202020 ))
  basesoc_port_cmd_ready1 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_port_cmd_ready12),
    .I3(\n0778<3>1 ),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready1_8188)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  basesoc_port_cmd_ready2 (
    .I0(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I1(_n6522[0]),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I3(basesoc_port_cmd_ready131),
    .I4(basesoc_port_cmd_ready14_6047),
    .I5(basesoc_port_cmd_ready1_8188),
    .O(basesoc_port_cmd_ready5_8189)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  basesoc_port_cmd_ready5 (
    .I0(basesoc_port_cmd_ready4),
    .I1(basesoc_port_cmd_ready2_6029),
    .I2(basesoc_port_cmd_ready5_8189),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_port_cmd_ready3_6043),
    .O(basesoc_port_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8190 ),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6071 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8191 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In3  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5100 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8191 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8192 ),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6072 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8193 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I3(N1136),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5102 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8195 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8196 ),
    .I2(basesoc_sdram_choose_cmd_ce),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8197 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8197 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .O(N1138)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I3(N1138),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5124 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8200 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8199 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8200 ),
    .I2(basesoc_sdram_choose_req_ce),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8201 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2285),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_2290),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(bankmachine0_state_FSM_FFd1_1274),
    .I5(bankmachine0_state_FSM_FFd2_5067),
    .O(\multiplexer_state_FSM_FFd2-In1_8202 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2315),
    .I1(basesoc_sdram_bankmachine7_twtpcon_ready_2320),
    .I2(basesoc_sdram_bankmachine4_twtpcon_ready_2305),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2310),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2295),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2300),
    .O(\multiplexer_state_FSM_FFd2-In3_8204 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2300),
    .I1(bankmachine6_state_FSM_FFd2_5092),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd3_5091),
    .I4(bankmachine0_state_FSM_FFd3_5066),
    .I5(bankmachine0_state_FSM_FFd2_5067),
    .O(\multiplexer_state_FSM_FFd1-In11_8206 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \multiplexer_state_FSM_FFd1-In12  (
    .I0(_n7085),
    .I1(_n7060),
    .I2(_n6990),
    .I3(_n7421),
    .I4(_n7190),
    .O(\multiplexer_state_FSM_FFd1-In12_8207 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In13  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2295),
    .I1(bankmachine0_state_FSM_FFd1_1274),
    .I2(basesoc_sdram_bankmachine1_twtpcon_ready_2290),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2285),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2320),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2315),
    .O(\multiplexer_state_FSM_FFd1-In13_8208 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  \multiplexer_state_FSM_FFd1-In14  (
    .I0(_n7457),
    .I1(\multiplexer_state_FSM_FFd1-In11_8206 ),
    .I2(\multiplexer_state_FSM_FFd1-In13_8208 ),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2305),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2310),
    .I5(\multiplexer_state_FSM_FFd1-In12_8207 ),
    .O(\multiplexer_state_FSM_FFd1-In1 )
  );
  LUT6 #(
    .INIT ( 64'hB000BBBBFFFFFFFF ))
  \opsisi2c_state_FSM_FFd3-In31  (
    .I0(opsis_i2c_sda_i_1456),
    .I1(opsis_i2c_sda_r_907),
    .I2(opsis_i2c_scl_r_906),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .I5(opsis_i2c_scl_i_1455),
    .O(\opsisi2c_state_FSM_FFd3-In31_8209 )
  );
  LUT6 #(
    .INIT ( 64'hAA08FAF8AA08AA08 ))
  \opsisi2c_state_FSM_FFd3-In32  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_27_o ),
    .I2(opsisi2c_state_FSM_FFd2_1268),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsis_i2c_status_storage_full[1]),
    .I5(opsis_i2c_is_read_1465),
    .O(\opsisi2c_state_FSM_FFd3-In32_8210 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \opsisi2c_state_FSM_FFd3-In33  (
    .I0(opsisi2c_state_FSM_FFd3_1269),
    .I1(\opsisi2c_state_FSM_FFd3-In31_8209 ),
    .I2(\opsisi2c_state_FSM_FFd3-In32_8210 ),
    .I3(\opsisi2c_state_FSM_FFd2-In2 ),
    .I4(opsisi2c_state_FSM_FFd4_1270),
    .O(\opsisi2c_state_FSM_FFd3-In3 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \spiflash_counter[7]_GND_1_o_equal_1727_o<7>_SW0  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[6]),
    .O(N1140)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \spiflash_counter[7]_GND_1_o_equal_1727_o<7>  (
    .I0(spiflash_counter[3]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[1]),
    .I4(N1140),
    .I5(spiflash_counter[4]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1727_o )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \spiflash_counter[7]_PWR_1_o_equal_1731_o<7>_SW0  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[6]),
    .O(N1142)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  \spiflash_counter[7]_PWR_1_o_equal_1731_o<7>  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .I5(N1142),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1731_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(basesoc_sdram_read_available),
    .I1(basesoc_sdram_time0[4]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[2]),
    .I5(basesoc_sdram_time0[1]),
    .O(N1144)
  );
  LUT6 #(
    .INIT ( 64'hC4C4C4C4C5C4C4C4 ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_write_available),
    .I5(N1144),
    .O(\multiplexer_state_FSM_FFd1-In_3907 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1744),
    .I1(basesoc_sdram_bankmachine2_row_opened_2294),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .I3(_n7035),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o1_8214)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o2 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1882),
    .I1(basesoc_sdram_bankmachine5_row_opened_2309),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .I3(_n7179),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o2_8215)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o3 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1790),
    .I1(basesoc_sdram_bankmachine3_row_opened_2299),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I3(_n6807),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o3_8216)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o4 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_row_hit),
    .I2(_n6931),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1974),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .I5(basesoc_sdram_bankmachine7_row_opened_2319),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o4_8217)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o5 (
    .I0(roundrobin0_grant_roundrobin7_grant_OR_536_o1_8214),
    .I1(roundrobin0_grant_roundrobin7_grant_OR_536_o2_8215),
    .I2(roundrobin0_grant_roundrobin7_grant_OR_536_o3_8216),
    .I3(roundrobin0_grant_roundrobin7_grant_OR_536_o4_8217),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o5_8218)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o6 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_row_hit),
    .I2(_n6782),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1698),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I5(basesoc_sdram_bankmachine1_row_opened_2289),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o6_8219)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o7 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_row_hit),
    .I2(_n6797),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1928),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .I5(basesoc_sdram_bankmachine6_row_opened_2314),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o7_8220)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o8 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_row_hit),
    .I2(_n6540),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1836),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I5(basesoc_sdram_bankmachine4_row_opened_2304),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o8_8221)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o9 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_row_hit),
    .I2(_n6775),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1652),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .I5(basesoc_sdram_bankmachine0_row_opened_2284),
    .O(roundrobin0_grant_roundrobin7_grant_OR_536_o9_8222)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_536_o10 (
    .I0(new_master_wdata_ready0_BRB0_8905),
    .I1(new_master_wdata_ready0_BRB1_8906),
    .I2(new_master_wdata_ready0_BRB2_8907),
    .I3(new_master_wdata_ready0_BRB3_8908),
    .I4(new_master_wdata_ready0_BRB4_8909),
    .I5(new_master_wdata_ready0_BRB5_8910),
    .O(new_master_wdata_ready0)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o1 (
    .I0(new_master_rdata_valid1_BRB5_8973),
    .I1(new_master_rdata_valid1_BRB30_8974),
    .I2(new_master_rdata_valid1_BRB31_8975),
    .I3(new_master_rdata_valid1_BRB32_8976),
    .I4(new_master_rdata_valid1_BRB33_8977),
    .I5(new_master_rdata_valid1_BRB34_8978),
    .O(N1571)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o2 (
    .I0(new_master_rdata_valid1_BRB6_8979),
    .I1(new_master_rdata_valid1_BRB35_8980),
    .I2(new_master_rdata_valid1_BRB36_8981),
    .I3(new_master_rdata_valid1_BRB37_8982),
    .I4(new_master_rdata_valid1_BRB38_8983),
    .I5(new_master_rdata_valid1_BRB39_8984),
    .O(N1572)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o3 (
    .I0(new_master_rdata_valid1_BRB7_8985),
    .I1(new_master_rdata_valid1_BRB40_8986),
    .I2(new_master_rdata_valid1_BRB41_8987),
    .I3(new_master_rdata_valid1_BRB42_8988),
    .I4(new_master_rdata_valid1_BRB43_8989),
    .I5(new_master_rdata_valid1_BRB44_8990),
    .O(N1573)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o4 (
    .I0(new_master_rdata_valid1_BRB8_8991),
    .I1(new_master_rdata_valid1_BRB45_8992),
    .I2(new_master_rdata_valid1_BRB46_8993),
    .I3(new_master_rdata_valid1_BRB47_8994),
    .I4(new_master_rdata_valid1_BRB48_8995),
    .I5(new_master_rdata_valid1_BRB49_8996),
    .O(N1574)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o5 (
    .I0(new_master_rdata_valid2_BRB6_8931),
    .I1(new_master_rdata_valid2_BRB7_8932),
    .I2(new_master_rdata_valid2_BRB8_8933),
    .I3(new_master_rdata_valid2_BRB9_8934),
    .O(N1566)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o6 (
    .I0(new_master_rdata_valid2_BRB3_8960),
    .I1(new_master_rdata_valid2_BRB25_8961),
    .I2(new_master_rdata_valid2_BRB26_8962),
    .I3(new_master_rdata_valid2_BRB27_8963),
    .I4(new_master_rdata_valid2_BRB28_8964),
    .I5(new_master_rdata_valid2_BRB29_8965),
    .O(N1567)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o7 (
    .I0(new_master_rdata_valid2_BRB4_8942),
    .I1(new_master_rdata_valid2_BRB10_8943),
    .I2(new_master_rdata_valid2_BRB11_8944),
    .I3(new_master_rdata_valid2_BRB12_8945),
    .I4(new_master_rdata_valid2_BRB13_8946),
    .I5(new_master_rdata_valid2_BRB14_8947),
    .O(N1563)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o8 (
    .I0(new_master_rdata_valid2_BRB1_8948),
    .I1(new_master_rdata_valid2_BRB15_8949),
    .I2(new_master_rdata_valid2_BRB16_8950),
    .I3(new_master_rdata_valid2_BRB17_8951),
    .I4(new_master_rdata_valid2_BRB18_8952),
    .I5(new_master_rdata_valid2_BRB19_8953),
    .O(N1564)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o9 (
    .I0(new_master_rdata_valid2_BRB2_8954),
    .I1(new_master_rdata_valid2_BRB20_8955),
    .I2(new_master_rdata_valid2_BRB21_8956),
    .I3(new_master_rdata_valid2_BRB22_8957),
    .I4(new_master_rdata_valid2_BRB23_8958),
    .I5(new_master_rdata_valid2_BRB24_8959),
    .O(N1565)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_543_o10 (
    .I0(new_master_rdata_valid3_BRB0_8925),
    .I1(new_master_rdata_valid3_BRB1_8926),
    .I2(new_master_rdata_valid3_BRB2_8927),
    .I3(new_master_rdata_valid3_BRB3_8928),
    .I4(new_master_rdata_valid3_BRB4_8929),
    .I5(new_master_rdata_valid3_BRB5_8930),
    .O(new_master_rdata_valid3)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  basesoc_port_cmd_ready14_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(N1146)
  );
  LUT6 #(
    .INIT ( 64'h0000000800080008 ))
  basesoc_port_cmd_ready14 (
    .I0(basesoc_port_cmd_ready12),
    .I1(n0780),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I5(N1146),
    .O(basesoc_port_cmd_ready14_6047)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  basesoc_port_cmd_ready32 (
    .I0(basesoc_sdram_bankmachine7_req_lock),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(n0780),
    .I3(basesoc_sdram_bankmachine6_req_lock),
    .I4(basesoc_sdram_bankmachine5_req_lock),
    .I5(N1148),
    .O(basesoc_port_cmd_ready32_6073)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT6_SW0  (
    .I0(spiflash_counter[1]),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[0]),
    .O(N1150)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  half_rate_phy_rddata_en1 (
    .I0(half_rate_phy_rddata_sr_3_BRB4_8997),
    .I1(half_rate_phy_rddata_sr_3_BRB9_8998),
    .I2(half_rate_phy_rddata_sr_3_BRB13_8999),
    .I3(half_rate_phy_rddata_sr_3_BRB14_9000),
    .O(N1653)
  );
  LUT5 #(
    .INIT ( 32'hA8202020 ))
  half_rate_phy_rddata_en2 (
    .I0(half_rate_phy_rddata_sr_2_BRB5_8969),
    .I1(half_rate_phy_rddata_sr_2_BRB8_8968),
    .I2(half_rate_phy_rddata_sr_2_BRB10_8970),
    .I3(half_rate_phy_rddata_sr_2_BRB11_8971),
    .I4(half_rate_phy_rddata_sr_2_BRB12_8972),
    .O(N1584)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  half_rate_phy_rddata_en3 (
    .I0(half_rate_phy_rddata_sr_2_BRB6_8966),
    .I1(half_rate_phy_rddata_sr_2_BRB7_8967),
    .I2(half_rate_phy_rddata_sr_2_BRB8_8968),
    .O(N1585)
  );
  LUT6 #(
    .INIT ( 64'h7775777577752220 ))
  half_rate_phy_rddata_en4 (
    .I0(half_rate_phy_rddata_sr_1_BRB0_8936),
    .I1(half_rate_phy_rddata_sr_1_BRB1_8937),
    .I2(half_rate_phy_rddata_sr_1_BRB2_8938),
    .I3(half_rate_phy_rddata_sr_1_BRB3_8939),
    .I4(half_rate_phy_rddata_sr_1_BRB4_8940),
    .I5(half_rate_phy_rddata_sr_1_BRB5_8941),
    .O(half_rate_phy_rddata_sr[1])
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT8_SW0  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[0]),
    .O(N1152)
  );
  LUT6 #(
    .INIT ( 64'h1050145014501450 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT8  (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I1(spiflash_counter[6]),
    .I2(spiflash_counter[7]),
    .I3(\Madd_spiflash_counter[7]_GND_1_o_add_1732_OUT_cy<5> ),
    .I4(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6028 ),
    .I5(N1152),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2111  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\_n12444<5>1 ),
    .I2(_n124321),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2111_8228 )
  );
  LUT6 #(
    .INIT ( 64'h0040044000400040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2112  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2112_8229 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2113  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2111_8228 ),
    .I1(_n123931),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2112_8229 ),
    .I4(_n12471),
    .I5(_n12447),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT211 )
  );
  LUT6 #(
    .INIT ( 64'hBBBB2AAABBBB7FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_en_storage_full_2254),
    .I2(N1400),
    .I3(spiflash_bitbang_storage_full[1]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(spiflash_bitbang_storage_full[0]),
    .O(N1154)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_8231 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_1203),
    .I1(memadr_2[2]),
    .I2(memadr_2[0]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_8232 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_8231 ),
    .I1(\basesoc_csrcon_dat_r<0>2_8232 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N1156)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1203),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[4]),
    .I5(N1156),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .O(N1158)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1203),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(N1158),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6123  (
    .I0(_n124591_FRB_3410),
    .I1(\_n12444<5>1 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6122_8235 ),
    .I4(_n123931),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT612 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_SW0 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[2] ),
    .O(N1160)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(N1160),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re_3515)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  basesoc_sdram_bandwidth_update_re_SW0 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[5] ),
    .O(N1162)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_sdram_bandwidth_update_re (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(N1162),
    .I5(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o),
    .O(basesoc_sdram_bandwidth_update_re_3530)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed10_INV_391_o (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(N1164),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed10_INV_391_o_3571)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed11_INV_392_o (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I4(N1166),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed11_INV_392_o_3572)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed12_INV_393_o (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(N1168),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed12_INV_393_o_3573)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  Mmux_basesoc_picorv32_mem_ready1_SW0 (
    .I0(spiflash_bus_ack_2283),
    .I1(basesoc_sram_bus_ack_846),
    .I2(basesoc_rom_bus_ack_845),
    .I3(basesoc_bus_wishbone_ack_1365),
    .I4(basesoc_done),
    .O(N1172)
  );
  LUT6 #(
    .INIT ( 64'h6666666606000000 ))
  Mmux_basesoc_picorv32_mem_ready1 (
    .I0(basesoc_grant_2334),
    .I1(\picorv32/mem_instr_461 ),
    .I2(cache_state_FSM_FFd2_5057),
    .I3(cache_state_FSM_FFd3_5056),
    .I4(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I5(N1172),
    .O(basesoc_picorv32_mem_ready)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine0_state_FSM_FFd3-In1  (
    .I0(bankmachine0_state_FSM_FFd3_5066),
    .I1(bankmachine0_state_FSM_FFd2_5067),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_row_opened_2284),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(\bankmachine0_state_FSM_FFd3-In1_8242 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine0_state_FSM_FFd3-In2  (
    .I0(bankmachine0_state_FSM_FFd2_5067),
    .I1(bankmachine0_state_FSM_FFd3_5066),
    .I2(basesoc_sdram_bankmachine0_trascon_ready_2288),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2285),
    .I4(bankmachine0_state_FSM_FFd1_1274),
    .I5(\bankmachine0_state_FSM_FFd3-In1_8242 ),
    .O(\bankmachine0_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine0_row_hit),
    .I1(bankmachine0_state_FSM_FFd2_5067),
    .I2(bankmachine0_state_FSM_FFd3_5066),
    .I3(N1174),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2288),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2285),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6035)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine0_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(bankmachine0_state_FSM_FFd3_5066),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2288),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2285),
    .O(\bankmachine0_state_FSM_FFd1-In1_8244 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine0_state_FSM_FFd1-In2  (
    .I0(bankmachine0_state_FSM_FFd3_5066),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .I4(\bankmachine0_state_FSM_FFd1-In1_8244 ),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2285),
    .I1(basesoc_sdram_bankmachine0_trascon_ready_2288),
    .O(N1176)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I1(bankmachine0_state_FSM_FFd1_1274),
    .I2(bankmachine0_state_FSM_FFd3_5066),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .I4(N1176),
    .I5(basesoc_sdram_cmd_valid_mmx_out),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine1_state_FSM_FFd3-In1  (
    .I0(bankmachine1_state_FSM_FFd3_5071),
    .I1(bankmachine1_state_FSM_FFd2_5072),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_row_opened_2289),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(\bankmachine1_state_FSM_FFd3-In1_8246 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine1_state_FSM_FFd3-In2  (
    .I0(bankmachine1_state_FSM_FFd2_5072),
    .I1(bankmachine1_state_FSM_FFd3_5071),
    .I2(basesoc_sdram_bankmachine1_trascon_ready_2293),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2290),
    .I4(bankmachine1_state_FSM_FFd1_1276),
    .I5(\bankmachine1_state_FSM_FFd3-In1_8246 ),
    .O(\bankmachine1_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine1_row_hit),
    .I1(bankmachine1_state_FSM_FFd2_5072),
    .I2(bankmachine1_state_FSM_FFd3_5071),
    .I3(N1178),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2293),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2290),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6036)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(bankmachine1_state_FSM_FFd3_5071),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2293),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2290),
    .O(\bankmachine1_state_FSM_FFd1-In1_8248 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine1_state_FSM_FFd1-In2  (
    .I0(bankmachine1_state_FSM_FFd3_5071),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .I4(\bankmachine1_state_FSM_FFd1-In1_8248 ),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_2290),
    .I1(basesoc_sdram_bankmachine1_trascon_ready_2293),
    .O(N1180)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I1(bankmachine1_state_FSM_FFd1_1276),
    .I2(bankmachine1_state_FSM_FFd3_5071),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .I4(N1180),
    .I5(basesoc_sdram_cmd_valid_mmx_out1),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine2_state_FSM_FFd3-In1  (
    .I0(bankmachine2_state_FSM_FFd3_5061),
    .I1(bankmachine2_state_FSM_FFd2_5062),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_row_opened_2294),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(\bankmachine2_state_FSM_FFd3-In1_8250 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine2_state_FSM_FFd3-In2  (
    .I0(bankmachine2_state_FSM_FFd2_5062),
    .I1(bankmachine2_state_FSM_FFd3_5061),
    .I2(basesoc_sdram_bankmachine2_trascon_ready_2298),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2295),
    .I4(bankmachine2_state_FSM_FFd1_1278),
    .I5(\bankmachine2_state_FSM_FFd3-In1_8250 ),
    .O(\bankmachine2_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000800F80008000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine2_trascon_ready_2298),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_2295),
    .I2(bankmachine2_state_FSM_FFd3_5061),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(N1182),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6037)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(bankmachine2_state_FSM_FFd3_5061),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(basesoc_sdram_bankmachine2_trascon_ready_2298),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2295),
    .O(\bankmachine2_state_FSM_FFd1-In1_8252 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine2_state_FSM_FFd1-In2  (
    .I0(bankmachine2_state_FSM_FFd3_5061),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(\bankmachine2_state_FSM_FFd1-In1_8252 ),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2295),
    .I1(basesoc_sdram_bankmachine2_trascon_ready_2298),
    .O(N1184)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I1(bankmachine2_state_FSM_FFd1_1278),
    .I2(bankmachine2_state_FSM_FFd3_5061),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(N1184),
    .I5(basesoc_sdram_cmd_valid_mmx_out2),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine3_state_FSM_FFd3-In1  (
    .I0(bankmachine3_state_FSM_FFd3_5081),
    .I1(bankmachine3_state_FSM_FFd2_5082),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_row_opened_2299),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(\bankmachine3_state_FSM_FFd3-In1_8254 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine3_state_FSM_FFd3-In2  (
    .I0(bankmachine3_state_FSM_FFd2_5082),
    .I1(bankmachine3_state_FSM_FFd3_5081),
    .I2(basesoc_sdram_bankmachine3_trascon_ready_2303),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_2300),
    .I4(bankmachine3_state_FSM_FFd1_1280),
    .I5(\bankmachine3_state_FSM_FFd3-In1_8254 ),
    .O(\bankmachine3_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine3_row_hit),
    .I1(bankmachine3_state_FSM_FFd2_5082),
    .I2(bankmachine3_state_FSM_FFd3_5081),
    .I3(N1186),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2303),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2300),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6038)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(bankmachine3_state_FSM_FFd3_5081),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2303),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2300),
    .O(\bankmachine3_state_FSM_FFd1-In1_8256 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine3_state_FSM_FFd1-In2  (
    .I0(bankmachine3_state_FSM_FFd3_5081),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .I4(\bankmachine3_state_FSM_FFd1-In1_8256 ),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2300),
    .I1(basesoc_sdram_bankmachine3_trascon_ready_2303),
    .O(N1188)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I1(bankmachine3_state_FSM_FFd1_1280),
    .I2(bankmachine3_state_FSM_FFd3_5081),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .I4(N1188),
    .I5(basesoc_sdram_cmd_valid_mmx_out3),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine4_state_FSM_FFd3-In1  (
    .I0(bankmachine4_state_FSM_FFd3_5086),
    .I1(bankmachine4_state_FSM_FFd2_5087),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_row_opened_2304),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(\bankmachine4_state_FSM_FFd3-In1_8258 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine4_state_FSM_FFd3-In2  (
    .I0(bankmachine4_state_FSM_FFd2_5087),
    .I1(bankmachine4_state_FSM_FFd3_5086),
    .I2(basesoc_sdram_bankmachine4_trascon_ready_2308),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2305),
    .I4(bankmachine4_state_FSM_FFd1_1282),
    .I5(\bankmachine4_state_FSM_FFd3-In1_8258 ),
    .O(\bankmachine4_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000800F80008000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine4_trascon_ready_2308),
    .I1(basesoc_sdram_bankmachine4_twtpcon_ready_2305),
    .I2(bankmachine4_state_FSM_FFd3_5086),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(N1190),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6039)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine4_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(bankmachine4_state_FSM_FFd3_5086),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(basesoc_sdram_bankmachine4_trascon_ready_2308),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2305),
    .O(\bankmachine4_state_FSM_FFd1-In1_8260 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine4_state_FSM_FFd1-In2  (
    .I0(bankmachine4_state_FSM_FFd3_5086),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(\bankmachine4_state_FSM_FFd1-In1_8260 ),
    .O(\bankmachine4_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_ready_2305),
    .I1(basesoc_sdram_bankmachine4_trascon_ready_2308),
    .O(N1192)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I1(bankmachine4_state_FSM_FFd1_1282),
    .I2(bankmachine4_state_FSM_FFd3_5086),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(N1192),
    .I5(basesoc_sdram_cmd_valid_mmx_out4),
    .O(basesoc_sdram_bankmachine4_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine5_state_FSM_FFd3-In1  (
    .I0(bankmachine5_state_FSM_FFd3_5076),
    .I1(bankmachine5_state_FSM_FFd2_5077),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_row_opened_2309),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(\bankmachine5_state_FSM_FFd3-In1_8262 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine5_state_FSM_FFd3-In2  (
    .I0(bankmachine5_state_FSM_FFd2_5077),
    .I1(bankmachine5_state_FSM_FFd3_5076),
    .I2(basesoc_sdram_bankmachine5_trascon_ready_2313),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2310),
    .I4(bankmachine5_state_FSM_FFd1_1284),
    .I5(\bankmachine5_state_FSM_FFd3-In1_8262 ),
    .O(\bankmachine5_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine5_row_hit),
    .I1(bankmachine5_state_FSM_FFd2_5077),
    .I2(bankmachine5_state_FSM_FFd3_5076),
    .I3(N1194),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2313),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2310),
    .O(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6040)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine5_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(bankmachine5_state_FSM_FFd3_5076),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2313),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2310),
    .O(\bankmachine5_state_FSM_FFd1-In1_8264 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine5_state_FSM_FFd1-In2  (
    .I0(bankmachine5_state_FSM_FFd3_5076),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .I4(\bankmachine5_state_FSM_FFd1-In1_8264 ),
    .O(\bankmachine5_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_ready_2310),
    .I1(basesoc_sdram_bankmachine5_trascon_ready_2313),
    .O(N1196)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I1(bankmachine5_state_FSM_FFd1_1284),
    .I2(bankmachine5_state_FSM_FFd3_5076),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .I4(N1196),
    .I5(basesoc_sdram_cmd_valid_mmx_out5),
    .O(basesoc_sdram_bankmachine5_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine6_state_FSM_FFd3-In1  (
    .I0(bankmachine6_state_FSM_FFd3_5091),
    .I1(bankmachine6_state_FSM_FFd2_5092),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_row_opened_2314),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(\bankmachine6_state_FSM_FFd3-In1_8266 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine6_state_FSM_FFd3-In2  (
    .I0(bankmachine6_state_FSM_FFd2_5092),
    .I1(bankmachine6_state_FSM_FFd3_5091),
    .I2(basesoc_sdram_bankmachine6_trascon_ready_2318),
    .I3(basesoc_sdram_bankmachine6_twtpcon_ready_2315),
    .I4(bankmachine6_state_FSM_FFd1_1286),
    .I5(\bankmachine6_state_FSM_FFd3-In1_8266 ),
    .O(\bankmachine6_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine6_row_hit),
    .I1(bankmachine6_state_FSM_FFd2_5092),
    .I2(bankmachine6_state_FSM_FFd3_5091),
    .I3(N1198),
    .I4(basesoc_sdram_bankmachine6_trascon_ready_2318),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2315),
    .O(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6041)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine6_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(bankmachine6_state_FSM_FFd3_5091),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(basesoc_sdram_bankmachine6_trascon_ready_2318),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2315),
    .O(\bankmachine6_state_FSM_FFd1-In1_8268 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine6_state_FSM_FFd1-In2  (
    .I0(bankmachine6_state_FSM_FFd3_5091),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(\bankmachine6_state_FSM_FFd1-In1_8268 ),
    .O(\bankmachine6_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2315),
    .I1(basesoc_sdram_bankmachine6_trascon_ready_2318),
    .O(N1200)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I1(bankmachine6_state_FSM_FFd1_1286),
    .I2(bankmachine6_state_FSM_FFd3_5091),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(N1200),
    .I5(basesoc_sdram_cmd_valid_mmx_out6),
    .O(basesoc_sdram_bankmachine6_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000001000100010 ))
  \bankmachine7_state_FSM_FFd3-In1  (
    .I0(bankmachine7_state_FSM_FFd3_5096),
    .I1(bankmachine7_state_FSM_FFd2_5097),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .I3(basesoc_sdram_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_row_opened_2319),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(\bankmachine7_state_FSM_FFd3-In1_8270 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine7_state_FSM_FFd3-In2  (
    .I0(bankmachine7_state_FSM_FFd2_5097),
    .I1(bankmachine7_state_FSM_FFd3_5096),
    .I2(basesoc_sdram_bankmachine7_trascon_ready_2323),
    .I3(basesoc_sdram_bankmachine7_twtpcon_ready_2320),
    .I4(bankmachine7_state_FSM_FFd1_1288),
    .I5(\bankmachine7_state_FSM_FFd3-In1_8270 ),
    .O(\bankmachine7_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine7_row_hit),
    .I1(bankmachine7_state_FSM_FFd2_5097),
    .I2(bankmachine7_state_FSM_FFd3_5096),
    .I3(N1202),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2323),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2320),
    .O(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6042)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine7_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(bankmachine7_state_FSM_FFd3_5096),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2323),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2320),
    .O(\bankmachine7_state_FSM_FFd1-In1_8272 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine7_state_FSM_FFd1-In2  (
    .I0(bankmachine7_state_FSM_FFd3_5096),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .I4(\bankmachine7_state_FSM_FFd1-In1_8272 ),
    .O(\bankmachine7_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_ready_2320),
    .I1(basesoc_sdram_bankmachine7_trascon_ready_2323),
    .O(N1204)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I1(bankmachine7_state_FSM_FFd1_1288),
    .I2(bankmachine7_state_FSM_FFd3_5096),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .I4(N1204),
    .I5(basesoc_sdram_cmd_valid_mmx_out7),
    .O(basesoc_sdram_bankmachine7_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  _n11086_inv_SW0 (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsis_i2c_scl_i_1455),
    .O(N1210)
  );
  LUT6 #(
    .INIT ( 64'hFFFF045004500450 ))
  _n11086_inv (
    .I0(N1210),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I2(opsisi2c_state_FSM_FFd1_1267),
    .I3(opsisi2c_state_FSM_FFd3_1269),
    .I4(suart_rx_clear11_FRB_6060),
    .I5(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .O(_n11086_inv_3889)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  sys_rst_INV_494_o_SW0 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_interface_we_1266),
    .O(N1214)
  );
  LUT6 #(
    .INIT ( 64'h5555555155555555 ))
  sys_rst_INV_494_o (
    .I0(sys_rst),
    .I1(basesoc_csrbankarray_csrbank0_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(N1214),
    .O(sys_rst_INV_494_o_3383)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  basesoc_port_cmd_ready41 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(basesoc_port_cmd_ready41_8276)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  basesoc_port_cmd_ready42 (
    .I0(basesoc_port_cmd_ready41_8276),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(basesoc_port_cmd_ready42_8277)
  );
  LUT6 #(
    .INIT ( 64'h0808080808080888 ))
  basesoc_port_cmd_ready43 (
    .I0(basesoc_port_cmd_ready32_6073),
    .I1(basesoc_port_cmd_ready42_8277),
    .I2(litedramwishbone2native_state_FSM_FFd3_2986),
    .I3(\picorv32/mem_addr [12]),
    .I4(_n6522[0]),
    .I5(\picorv32/mem_addr [11]),
    .O(basesoc_port_cmd_ready4)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55555755 ))
  basesoc_port_cmd_ready3_SW0 (
    .I0(basesoc_port_cmd_ready32_6073),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I5(\picorv32/mem_addr [12]),
    .O(N1216)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_port_cmd_ready3 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(\picorv32/mem_addr [11]),
    .I2(_n6522[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .I4(N1216),
    .I5(n0518),
    .O(basesoc_port_cmd_ready3_6043)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N1218)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFEFF ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .I3(n0518),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I5(N1218),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_415_o_3636)
  );
  LUT5 #(
    .INIT ( 32'h80808000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT31  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT32  (
    .I0(_n12447),
    .I1(_n12387),
    .I2(dna_status[26]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT3 ),
    .I4(_n124591_FRB_3410),
    .I5(_n12429),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT31_8281 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT33  (
    .I0(_n124321),
    .I1(_n123811_FRB_3413),
    .I2(dna_status[42]),
    .I3(_n12423),
    .I4(_n124262),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT31_8281 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT32_8282 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT34  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(dna_status[50]),
    .I2(dna_status[18]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT33_8283 )
  );
  LUT6 #(
    .INIT ( 64'hBF828E82B3828282 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT35  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT33_8283 ),
    .I5(dna_status[34]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT34_8284 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA22202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT36  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT34_8284 ),
    .I3(dna_status[10]),
    .I4(_n123931),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT32_8282 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[35]),
    .I3(dna_status[3]),
    .I4(dna_status[19]),
    .I5(dna_status[51]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT81  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT611 ),
    .I1(_n123811_FRB_3413),
    .I2(dna_status[47]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT811 ),
    .I4(_n12387),
    .I5(dna_status[31]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT8 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT82  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I1(\basesoc_interface_adr[3] ),
    .I2(dna_status[15]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT81_8288 )
  );
  LUT4 #(
    .INIT ( 16'hAA08 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT85  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT83 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT8 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT12  (
    .I0(_n12429),
    .I1(_n12453),
    .I2(_n124321),
    .I3(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT11_8291 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT13  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 ),
    .I1(_n12387),
    .I2(dna_status[24]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT11_8291 ),
    .I4(_n123811_FRB_3413),
    .I5(dna_status[40]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT12_8292 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[32]),
    .I3(dna_status[0]),
    .I4(dna_status[16]),
    .I5(dna_status[48]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT14 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT17  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT12_8292 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15_8294 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2111 (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .O(Mmux_array_muxed211)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2112 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .O(Mmux_array_muxed2111_8296)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  Mmux_array_muxed2113 (
    .I0(Mmux_array_muxed2111_8296),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I3(Mmux_array_muxed211),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .O(Mmux_array_muxed2112_8297)
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed2114 (
    .I0(array_muxed17_INV_394_o2),
    .I1(multiplexer_state_FSM_FFd3_1314),
    .I2(rhs_array_muxed10),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I4(Mmux_array_muxed2112_8297),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(array_muxed21)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[38]),
    .I3(dna_status[6]),
    .I4(dna_status[22]),
    .I5(dna_status[54]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT71 )
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT74  (
    .I0(suart_rx_clear11_FRB_6060),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[30]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73_8300 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT75  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(_n124262),
    .I2(_n124381),
    .I3(_n12441),
    .I4(_n12471),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73_8300 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT74_8301 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT76  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT111 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT74_8301 ),
    .I3(_n123811_FRB_3413),
    .I4(dna_status[46]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72_8299 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT62  (
    .I0(_n124381),
    .I1(_n123811_FRB_3413),
    .I2(dna_status[45]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT611 ),
    .I5(_n12453),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT61_8303 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT63  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[37]),
    .I3(dna_status[5]),
    .I4(dna_status[21]),
    .I5(dna_status[53]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT62_8304 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT64  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT62_8304 ),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .I3(_n123931),
    .I4(dna_status[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT63_8305 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT65  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT612 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT63_8305 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT61_8303 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[36]),
    .I3(dna_status[4]),
    .I4(dna_status[20]),
    .I5(dna_status[52]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hF888F888FFFFF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT53  (
    .I0(_n123811_FRB_3413),
    .I1(dna_status[44]),
    .I2(_n123931),
    .I3(dna_status[12]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT51_8307 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT52_8308 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT21  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[33]),
    .I3(dna_status[1]),
    .I4(dna_status[17]),
    .I5(dna_status[49]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT22  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT213 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT2 ),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .I3(\basesoc_interface_adr[5] ),
    .I4(_n123931),
    .I5(dna_status[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT21_8310 )
  );
  LUT6 #(
    .INIT ( 64'h1054104410101000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(suart_rx_clear11_FRB_6060),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[25]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT22_8311 )
  );
  LUT5 #(
    .INIT ( 32'hFFFEFEFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT24  (
    .I0(_n124201_FRB_3407),
    .I1(_n124591_FRB_3410),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT22_8311 ),
    .I3(_n123811_FRB_3413),
    .I4(dna_status[41]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23_8312 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT25  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT211 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT21_8310 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT23_8312 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_SF2),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6071 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_8314 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22222220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_8314 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_8313 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_8315 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_8315 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \picorv32/_n1217_inv_SW0  (
    .I0(\picorv32/trap_7619 ),
    .I1(sys_rst_INV_494_o_3383),
    .O(N1220)
  );
  LUT6 #(
    .INIT ( 64'h5555555501010100 ))
  \picorv32/_n1217_inv  (
    .I0(N1220),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_do_prefetch_mem_do_rinst_OR_562_o ),
    .I4(\picorv32/mem_do_rdata_7546 ),
    .I5(\picorv32/mem_la_write ),
    .O(\picorv32/_n1217_inv_6550 )
  );
  LUT6 #(
    .INIT ( 64'h0040404400404000 ))
  \picorv32/_n1284_inv  (
    .I0(\picorv32/trap_7619 ),
    .I1(sys_rst_INV_494_o_3383),
    .I2(\picorv32/mem_xfer ),
    .I3(\picorv32/mem_state [1]),
    .I4(\picorv32/mem_state [0]),
    .I5(N1222),
    .O(\picorv32/_n1284_inv_6540 )
  );
  LUT6 #(
    .INIT ( 64'hFF5DAA08FF5DFF5D ))
  \picorv32/cpu_state[7]_latched_store_Select_516_o1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/alu_out_0_6966 ),
    .I5(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_516_o1_8325 )
  );
  LUT6 #(
    .INIT ( 64'h4000400040000000 ))
  \picorv32/cpu_state[7]_latched_store_Select_516_o2  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/instr_waitirq_7541 ),
    .I2(\picorv32/irq_pending[31]_reduce_or_392_o ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/do_waitirq_7617 ),
    .I5(\picorv32/decoder_trigger_7622 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_516_o2_8326 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFFEFE54F554F4 ))
  \picorv32/cpu_state[7]_latched_store_Select_516_o3  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I1(\picorv32/cpu_state[7]_latched_store_Select_516_o2_8326 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/latched_store_7556 ),
    .I5(\picorv32/cpu_state[7]_latched_store_Select_516_o1_8325 ),
    .O(\picorv32/cpu_state[7]_latched_store_Select_516_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>3  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op1_0_6533 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8334 )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>4  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(basesoc_done_mmx_out7),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8334 ),
    .I3(basesoc_done_mmx_out30),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out21),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>4_8328 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>5  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>4_8328 ),
    .I3(basesoc_done_mmx_out12),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>2_8327 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>4  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(basesoc_done_mmx_out6),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8334 ),
    .I3(basesoc_done_mmx_out29),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out20),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>4_8330 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>5  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>4_8330 ),
    .I3(basesoc_done_mmx_out11),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>2_8329 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>4  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(basesoc_done_mmx_out2),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8334 ),
    .I3(basesoc_done_mmx_out25),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out17),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>4_8332 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>5  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>4_8332 ),
    .I3(basesoc_done_mmx_out5),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>2_8331 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFAD0D0D0AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(basesoc_done_mmx_out),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>4_8334 ),
    .I3(basesoc_done_mmx_out23),
    .I4(\picorv32/Mmux_mem_rdata_word111 ),
    .I5(basesoc_done_mmx_out15),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>5_8335 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>5  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>5_8335 ),
    .I3(basesoc_done_mmx_out13),
    .I4(\picorv32/Mmux_mem_rdata_word110 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>3 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<28>_SW0  (
    .I0(basesoc_zero_pending_2272),
    .I1(basesoc_eventmanager_storage_full_2256),
    .O(N1232)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFCFFAAAAA8AA ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<28>  (
    .I0(N1232),
    .I1(\picorv32/irq_mask [3]),
    .I2(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I3(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I5(\picorv32/irq_pending[3] ),
    .O(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<27>_SW0  (
    .I0(suart_eventmanager_storage_full[1]),
    .I1(suart_rx_pending_2278),
    .I2(suart_eventmanager_storage_full[0]),
    .I3(suart_tx_pending_2277),
    .O(N1234)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFCFFAAAAA8AA ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<27>  (
    .I0(N1234),
    .I1(\picorv32/irq_mask [4]),
    .I2(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I3(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I5(\picorv32/irq_pending[4] ),
    .O(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h5555100010001000 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<2>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/n0496 ),
    .I2(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<2> ),
    .I4(\picorv32/decoded_imm_uj [2]),
    .I5(\picorv32/is_slli_srli_srai_7496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<2>1_8338 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40404004 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<2>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/reg_sh [2]),
    .I3(\picorv32/reg_sh [1]),
    .I4(\picorv32/reg_sh [0]),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<2>1_8338 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFF0F330355051101 ))
  \picorv32/decoder_trigger_irq_state[1]_OR_751_o_SW0  (
    .I0(\picorv32/irq_pending[1] ),
    .I1(\picorv32/irq_pending[3] ),
    .I2(\picorv32/irq_pending[4] ),
    .I3(\picorv32/irq_mask [4]),
    .I4(\picorv32/irq_mask [3]),
    .I5(\picorv32/irq_mask [1]),
    .O(N1238)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAABA ))
  \picorv32/decoder_trigger_irq_state[1]_OR_751_o  (
    .I0(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I1(\picorv32/irq_delay_7439 ),
    .I2(\picorv32/decoder_trigger_7622 ),
    .I3(\picorv32/irq_active_7550 ),
    .I4(N1238),
    .I5(\picorv32/irq_state_FSM_FFd1_7543 ),
    .O(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<4>1  (
    .I0(\picorv32/irq_pending[4] ),
    .I1(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I2(\picorv32/irq_mask [4]),
    .O(\picorv32/cpuregs_wrdata<4>1_8340 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<4>2  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/latched_stalu_7555 ),
    .I3(\picorv32/reg_out [4]),
    .I4(\picorv32/alu_out_q [4]),
    .O(\picorv32/cpuregs_wrdata<4>2_8341 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<4>3  (
    .I0(\picorv32/cpuregs_wrdata<4>1_8340 ),
    .I1(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I2(\picorv32/reg_next_pc_4_7559 ),
    .I3(\picorv32/cpuregs_wrdata<4>2_8341 ),
    .I4(\picorv32/latched_branch_7554 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<4> ),
    .O(\picorv32/cpuregs_wrdata [4])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<3>1  (
    .I0(\picorv32/irq_pending[3] ),
    .I1(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I2(\picorv32/irq_mask [3]),
    .O(\picorv32/cpuregs_wrdata<3>1_8342 )
  );
  LUT5 #(
    .INIT ( 32'h44400400 ))
  \picorv32/cpuregs_wrdata<3>2  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/latched_stalu_7555 ),
    .I3(\picorv32/reg_out [3]),
    .I4(\picorv32/alu_out_q [3]),
    .O(\picorv32/cpuregs_wrdata<3>2_8343 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEAFFEAFFEA ))
  \picorv32/cpuregs_wrdata<3>3  (
    .I0(\picorv32/cpuregs_wrdata<3>1_8342 ),
    .I1(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I2(\picorv32/reg_next_pc_3_7558 ),
    .I3(\picorv32/cpuregs_wrdata<3>2_8343 ),
    .I4(\picorv32/latched_branch_7554 ),
    .I5(\picorv32/reg_pc[31]_GND_2_o_add_333_OUT<3> ),
    .O(\picorv32/cpuregs_wrdata [3])
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpuregs_wrdata<1>_SW0  (
    .I0(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I1(\picorv32/irq_pending[1] ),
    .I2(\picorv32/irq_mask [1]),
    .O(N1240)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44044000 ))
  \picorv32/cpuregs_wrdata<1>  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/latched_stalu_7555 ),
    .I3(\picorv32/alu_out_q [1]),
    .I4(\picorv32/reg_out [1]),
    .I5(N1240),
    .O(\picorv32/cpuregs_wrdata [1])
  );
  LUT6 #(
    .INIT ( 64'h88EA88EA882A88AA ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>1  (
    .I0(\picorv32/mem_do_rinst_7405 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I5(\picorv32/mem_do_prefetch_7438 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0> )
  );
  LUT6 #(
    .INIT ( 64'hAAFFAA8AAFFFAF8F ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>3  (
    .I0(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I1(\picorv32/instr_waitirq_7541 ),
    .I2(\picorv32/decoder_trigger_7622 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I4(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>1_8346 ),
    .I5(\picorv32/do_waitirq_7617 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>3_8347 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAABA ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>4  (
    .I0(\picorv32/is_slli_srli_srai_7496 ),
    .I1(\picorv32/is_lui_auipc_jal_7694 ),
    .I2(\picorv32/is_sll_srl_sra_7494 ),
    .I3(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I4(\picorv32/PWR_11_o_reduce_or_441_o ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>4_8348 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>5  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>5_8349 )
  );
  LUT6 #(
    .INIT ( 64'h0010001055550010 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>6  (
    .I0(\picorv32/is_slli_srli_srai_7496 ),
    .I1(\picorv32/is_lui_auipc_jal_7694 ),
    .I2(\picorv32/is_sb_sh_sw_7540 ),
    .I3(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I4(\picorv32/mem_do_prefetch_7438 ),
    .I5(\picorv32/is_sll_srl_sra_7494 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>6_8350 )
  );
  LUT6 #(
    .INIT ( 64'hFFA2EEA2FFA2A2A2 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>8  (
    .I0(\picorv32/mem_do_rinst_7405 ),
    .I1(\picorv32/instr_trap_INV_478_o ),
    .I2(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>4_8348 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>5_8349 ),
    .I5(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>7_8351 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>8_8352 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \picorv32/_n1416<4>_SW0  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/reg_out [4]),
    .I2(\picorv32/alu_out_q [4]),
    .O(N1244)
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \picorv32/_n1416<3>  (
    .I0(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I1(\picorv32/latched_stalu_7555 ),
    .I2(\picorv32/alu_out_q [3]),
    .I3(\picorv32/reg_out [3]),
    .I4(\picorv32/reg_next_pc_3_7558 ),
    .I5(\picorv32/_n1416<4>1_6106 ),
    .O(\picorv32/_n1416 [3])
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1156_o_SW0  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/mem_rdata_q [26]),
    .I2(\picorv32/mem_rdata_q [27]),
    .O(N1248)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1156_o  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o ),
    .I3(\picorv32/mem_rdata_q [29]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(N1248),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1156_o_6728 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1157_o_SW0  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_rdata_q [31]),
    .I2(\picorv32/mem_rdata_q [27]),
    .O(N1250)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1157_o  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_rdata_q [28]),
    .I2(\picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o ),
    .I3(\picorv32/mem_rdata_q [29]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(N1250),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1157_o_6729 )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA88A ))
  \picorv32/cpu_state[7]_latched_branch_Select_520_o3  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/cpu_state[7]_latched_branch_Select_520_o2_8356 ),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_520_o )
  );
  LUT5 #(
    .INIT ( 32'hF7A2A2A2 ))
  \picorv32/cpu_state_FSM_FFd2-In42  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I2(\picorv32/mem_do_prefetch_7438 ),
    .I3(\picorv32/instr_trap_INV_478_o ),
    .I4(\picorv32/cpu_state_FSM_FFd2-In41_8357 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In42_8358 )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \picorv32/cpu_state_FSM_FFd2-In43  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/decoder_trigger_7622 ),
    .I2(\picorv32/instr_waitirq_7541 ),
    .I3(\picorv32/instr_jal_7335 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In43_8359 )
  );
  LUT6 #(
    .INIT ( 64'h101010BA10101010 ))
  \picorv32/cpu_state_FSM_FFd2-In44  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I2(\picorv32/cpu_state_FSM_FFd2-In43_8359 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I5(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In44_8360 )
  );
  LUT6 #(
    .INIT ( 64'hF2FE222E222E222E ))
  \picorv32/cpu_state_FSM_FFd2-In45  (
    .I0(\picorv32/cpu_state_FSM_FFd2-In44_8360 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I3(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I4(\picorv32/cpu_state_FSM_FFd2-In42_8358 ),
    .I5(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In4 )
  );
  LUT6 #(
    .INIT ( 64'h5555100010001000 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<4>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/n0496 ),
    .I2(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<4> ),
    .I4(\picorv32/decoded_imm_uj [4]),
    .I5(\picorv32/is_slli_srli_srai_7496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<4>1_8361 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF40404004 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<4>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/reg_sh [4]),
    .I3(\picorv32/reg_sh [3]),
    .I4(\picorv32/Msub_GND_2_o_GND_2_o_sub_465_OUT<4:0>_cy<2> ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<4>1_8361 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h5555100010001000 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<3>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/n0496 ),
    .I2(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<3> ),
    .I4(\picorv32/decoded_imm_uj [3]),
    .I5(\picorv32/is_slli_srli_srai_7496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<3>1_8362 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF2002 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<3>2  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/reg_sh [3]),
    .I3(\picorv32/Msub_GND_2_o_GND_2_o_sub_465_OUT<4:0>_cy<2> ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<3>1_8362 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h5555100010001000 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<1>1  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/n0496 ),
    .I2(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<1> ),
    .I4(\picorv32/decoded_imm_uj [1]),
    .I5(\picorv32/is_slli_srli_srai_7496 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<1>1_8363 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF2002 ))
  \picorv32/cpu_state[7]_X_2_o_select_540_OUT<1>2  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/reg_sh [1]),
    .I3(\picorv32/reg_sh [0]),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<1>1_8363 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_540_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o11  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [0]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [6]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [4]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [5]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [1]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o11_8364 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o12  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [25]),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched_noshuffle [28]),
    .I3(\picorv32/mem_rdata_latched_noshuffle [29]),
    .I4(\picorv32/mem_rdata_latched_noshuffle [30]),
    .I5(\picorv32/mem_rdata_latched_noshuffle [31]),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o12_8365 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o13  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o11_8364 ),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o12_8365 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o1 )
  );
  LUT6 #(
    .INIT ( 64'h5555555544444544 ))
  \picorv32/cpu_state_FSM_FFd3-In1  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I2(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I3(\picorv32/is_sb_sh_sw_7540 ),
    .I4(\picorv32/is_slli_srli_srai_7496 ),
    .I5(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .O(\picorv32/cpu_state_FSM_FFd3-In1_8366 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAA80AAAA ))
  \picorv32/cpu_state_FSM_FFd3-In2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd3-In1_8366 ),
    .I2(\picorv32/instr_trap_INV_478_o ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I5(\picorv32/cpu_state_FSM_FFd3-In21 ),
    .O(\picorv32/cpu_state_FSM_FFd3-In2_8367 )
  );
  LUT5 #(
    .INIT ( 32'hFFA2FFFF ))
  \picorv32/cpu_state_FSM_FFd3-In3  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I3(\picorv32/cpu_state_FSM_FFd3-In2_8367 ),
    .I4(sys_rst_INV_494_o_3383),
    .O(\picorv32/cpu_state_FSM_FFd3-In3_8368 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF04000404 ))
  \picorv32/cpu_state_FSM_FFd3-In4  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I5(\picorv32/cpu_state_FSM_FFd3-In3_8368 ),
    .O(\picorv32/cpu_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>1_8369 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<17> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_17_7308 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>2_8370 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>2_8370 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out24),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>1_8371 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<18> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_18_7309 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>2_8372 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>2_8372 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out25),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>1_8373 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<19> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_19_7310 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>2_8374 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>2_8374 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out27),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>1_8375 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<20> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_20_7311 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>2_8376 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>2_8376 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out28),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>1_8377 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<21> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_21_7312 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>2_8378 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>2_8378 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out29),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>1_8379 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<22> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_22_7313 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>2_8380 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>2_8380 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out30),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>1_8381 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<23> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_23_7314 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>2_8382 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>2_8382 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out31),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>1_8383 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<24> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_24_7315 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>2_8384 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>2_8384 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>1_8385 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<25> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_25_7316 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>2_8386 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>2_8386 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out1),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>1_8387 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<26> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_26_7317 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>2_8388 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>2_8388 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out2),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>1_8389 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<27> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_27_7318 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>2_8390 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>2_8390 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out3),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>1_8391 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<28> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_28_7319 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>2_8392 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>2_8392 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out4),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>1_8393 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<29> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_29_7320 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>2_8394 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>2_8394 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out6),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>1_8395 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<30> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_30_7321 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>2_8396 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>2_8396 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out7),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>1_8397 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<31> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_31_7322 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>2_8398 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>2_8398 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out8),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>3_8399 ),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<16> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_16_7307 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>5 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>3  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>5 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 ),
    .I3(basesoc_done_mmx_out23),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/_n1445 ),
    .I2(\picorv32/cpuregs_rs1 [4]),
    .I3(\picorv32/instr_maskirq_7497 ),
    .I4(\picorv32/irq_mask [4]),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<4> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>1_8401 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>2  (
    .I0(\picorv32/reg_op1_0_6533 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6532 ),
    .I3(basesoc_done_mmx_out19),
    .I4(basesoc_done_mmx_out4),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>2_8402 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>3  (
    .I0(\picorv32/Mmux_mem_rdata_word110 ),
    .I1(basesoc_done_mmx_out10),
    .I2(basesoc_done_mmx_out28),
    .I3(\picorv32/Mmux_mem_rdata_word111 ),
    .I4(\picorv32/reg_op1_1_6532 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>2_8402 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>3_8403 )
  );
  LUT5 #(
    .INIT ( 32'h0808FF08 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>4  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>3_8403 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/reg_op1_4_7295 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>4_8404 )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/_n1445 ),
    .I2(\picorv32/cpuregs_rs1 [3]),
    .I3(\picorv32/instr_maskirq_7497 ),
    .I4(\picorv32/irq_mask [3]),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<3> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>1_8405 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>2  (
    .I0(\picorv32/reg_op1_0_6533 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6532 ),
    .I3(basesoc_done_mmx_out18),
    .I4(basesoc_done_mmx_out3),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>2_8406 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>3  (
    .I0(\picorv32/Mmux_mem_rdata_word110 ),
    .I1(basesoc_done_mmx_out9),
    .I2(basesoc_done_mmx_out27),
    .I3(\picorv32/Mmux_mem_rdata_word111 ),
    .I4(\picorv32/reg_op1_1_6532 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>2_8406 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>3_8407 )
  );
  LUT5 #(
    .INIT ( 32'h0808FF08 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>4  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>3_8407 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/reg_op1_3_7294 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>4_8408 )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/_n1445 ),
    .I2(\picorv32/cpuregs_rs1 [1]),
    .I3(\picorv32/instr_maskirq_7497 ),
    .I4(\picorv32/irq_mask [1]),
    .I5(\picorv32/decoded_imm [1]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>1_8409 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>2  (
    .I0(\picorv32/reg_op1_0_6533 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6532 ),
    .I3(basesoc_done_mmx_out16),
    .I4(basesoc_done_mmx_out1),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>2_8410 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>3  (
    .I0(\picorv32/Mmux_mem_rdata_word110 ),
    .I1(basesoc_done_mmx_out26),
    .I2(basesoc_done_mmx_out24),
    .I3(\picorv32/Mmux_mem_rdata_word111 ),
    .I4(\picorv32/reg_op1_1_6532 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>2_8410 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>3_8411 )
  );
  LUT5 #(
    .INIT ( 32'h0808FF08 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>4  (
    .I0(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>1 ),
    .I1(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>3_8411 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/reg_op1_1_6532 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>4_8412 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>3  (
    .I0(\picorv32/reg_op1_0_6533 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<0> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>2_8413 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/_n1445 ),
    .I2(\picorv32/cpuregs_rs1 [15]),
    .I3(\picorv32/instr_maskirq_7497 ),
    .I4(\picorv32/irq_mask [15]),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<15> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>1_8414 )
  );
  LUT6 #(
    .INIT ( 64'hFFD5D5D5AA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/_n1445 ),
    .I2(\picorv32/cpuregs_rs1 [7]),
    .I3(\picorv32/instr_maskirq_7497 ),
    .I4(\picorv32/irq_mask [7]),
    .I5(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<7> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>1_8416 )
  );
  LUT5 #(
    .INIT ( 32'h88800800 ))
  \picorv32/Mmux_mem_rdata_word301  (
    .I0(\picorv32/reg_op1_0_6533 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_1_6532 ),
    .I3(basesoc_done_mmx_out22),
    .I4(basesoc_done_mmx_out8),
    .O(\picorv32/Mmux_mem_rdata_word30 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8888888 ))
  \picorv32/Mmux_mem_rdata_word302  (
    .I0(\picorv32/Mmux_mem_rdata_word110 ),
    .I1(basesoc_done_mmx_out14),
    .I2(basesoc_done_mmx_out31),
    .I3(\picorv32/Mmux_mem_rdata_word111 ),
    .I4(\picorv32/reg_op1_1_6532 ),
    .I5(\picorv32/Mmux_mem_rdata_word30 ),
    .O(\picorv32/mem_rdata_word[7] )
  );
  LUT6 #(
    .INIT ( 64'h5555555555551110 ))
  \picorv32/cpu_state_FSM_FFd1-In32  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_sb_sh_sw_7540 ),
    .I3(\picorv32/is_sll_srl_sra_7494 ),
    .I4(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .I5(\picorv32/is_slli_srli_srai_7496 ),
    .O(\picorv32/cpu_state_FSM_FFd1-In32_8419 )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_10_7301 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_8_7299 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>1_8420 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_9_7594 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>2_8421 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>4  (
    .I0(\picorv32/reg_op1_9_7300 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<9> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>3_8422 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_9_7300 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_7_7298 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>1_8423 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_8_7593 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>2_8424 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>4  (
    .I0(\picorv32/reg_op1_8_7299 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<8> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>3_8425 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_8_7299 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_6_7297 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>1_8426 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_7_7592 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>2_8427 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>4  (
    .I0(\picorv32/reg_op1_7_7298 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<7> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>3_8428 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_7_7298 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_5_7296 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>1_8429 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_6_7591 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>2_8430 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>4  (
    .I0(\picorv32/reg_op1_6_7297 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<6> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>3_8431 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_6_7297 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_4_7295 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>1_8432 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_5_7590 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>2_8433 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>4  (
    .I0(\picorv32/reg_op1_5_7296 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<5> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>3_8434 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_5_7296 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_3_7294 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>1_8435 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_4_7589 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>2_8436 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>4  (
    .I0(\picorv32/reg_op1_4_7295 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<4> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>3_8437 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_4_7295 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_2_7293 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>1_8438 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_3_7588 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>2_8439 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>4  (
    .I0(\picorv32/reg_op1_3_7294 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<3> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>3_8440 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_31_7322 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_29_7320 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>1_8441 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_30_7615 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>2_8442 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>4  (
    .I0(\picorv32/reg_op1_30_7321 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<30> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>3_8443 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_3_7294 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_1_6532 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>1_8444 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_2_7587 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>2_8445 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>4  (
    .I0(\picorv32/reg_op1_2_7293 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<2> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>3_8446 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_30_7321 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_28_7319 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>1_8447 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_29_7614 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>2_8448 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>4  (
    .I0(\picorv32/reg_op1_29_7320 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<29> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>3_8449 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_29_7320 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_27_7318 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>1_8450 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_28_7613 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>2_8451 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>4  (
    .I0(\picorv32/reg_op1_28_7319 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<28> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>3_8452 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_28_7319 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_26_7317 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>1_8453 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_27_7612 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>2_8454 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>4  (
    .I0(\picorv32/reg_op1_27_7318 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<27> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>3_8455 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_27_7318 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_25_7316 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>1_8456 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_26_7611 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>2_8457 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>4  (
    .I0(\picorv32/reg_op1_26_7317 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<26> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>3_8458 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_26_7317 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_24_7315 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>1_8459 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_25_7610 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>2_8460 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>4  (
    .I0(\picorv32/reg_op1_25_7316 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<25> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>3_8461 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_25_7316 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_23_7314 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>1_8462 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_24_7609 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>2_8463 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>4  (
    .I0(\picorv32/reg_op1_24_7315 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<24> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>3_8464 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_24_7315 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_22_7313 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>1_8465 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_23_7608 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>2_8466 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>4  (
    .I0(\picorv32/reg_op1_23_7314 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<23> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>3_8467 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_23_7314 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_21_7312 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>1_8468 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_22_7607 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>2_8469 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>4  (
    .I0(\picorv32/reg_op1_22_7313 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<22> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>3_8470 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_22_7313 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_20_7311 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>1_8471 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_21_7606 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>2_8472 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>4  (
    .I0(\picorv32/reg_op1_21_7312 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<21> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>3_8473 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_21_7312 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_19_7310 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>1_8474 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_20_7605 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>2_8475 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>4  (
    .I0(\picorv32/reg_op1_20_7311 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<20> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>3_8476 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_20_7311 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_18_7309 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>1_8477 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_19_7604 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>2_8478 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>4  (
    .I0(\picorv32/reg_op1_19_7310 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<19> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>3_8479 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_19_7310 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_17_7308 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>1_8480 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_18_7603 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>2_8481 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>4  (
    .I0(\picorv32/reg_op1_18_7309 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<18> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>3_8482 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_18_7309 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_16_7307 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>1_8483 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_17_7602 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>2_8484 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>4  (
    .I0(\picorv32/reg_op1_17_7308 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<17> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>3_8485 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_17_7308 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_15_7306 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>1_8486 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_16_7601 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>2_8487 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>4  (
    .I0(\picorv32/reg_op1_16_7307 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<16> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>3_8488 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_16_7307 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_14_7305 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>1_8489 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_15_7600 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>2_8490 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>4  (
    .I0(\picorv32/reg_op1_15_7306 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<15> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>3_8491 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_15_7306 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_13_7304 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>1_8492 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_14_7599 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>2_8493 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>4  (
    .I0(\picorv32/reg_op1_14_7305 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<14> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>3_8494 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_14_7305 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_12_7303 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>1_8495 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_13_7598 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>2_8496 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>4  (
    .I0(\picorv32/reg_op1_13_7304 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<13> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>3_8497 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_13_7304 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_11_7302 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>1_8498 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_12_7597 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>2_8499 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>4  (
    .I0(\picorv32/reg_op1_12_7303 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<12> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>3_8500 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_12_7303 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_10_7301 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>1_8501 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_11_7596 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>2_8502 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>4  (
    .I0(\picorv32/reg_op1_11_7302 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<11> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>3_8503 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_11_7302 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_9_7300 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>1_8504 )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/reg_pc_10_7595 ),
    .I2(\picorv32/instr_lui_7337 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>4_8505 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>4  (
    .I0(\picorv32/reg_op1_10_7301 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<10> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>5 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAA022A ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>2  (
    .I0(\picorv32/reg_op1_31_7322 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>11 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>1_8507 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>2_8508 )
  );
  LUT6 #(
    .INIT ( 64'h5555100010001000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/instr_lui_7337 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/reg_pc_31_7616 ),
    .I4(\picorv32/_n1425 ),
    .I5(\picorv32/cpuregs_rs1 [31]),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>3_8509 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEAAA ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>5  (
    .I0(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>4_8510 ),
    .I1(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I2(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<31> ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>2_8508 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>1  (
    .I0(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I1(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I2(\picorv32/reg_op1_2_7293 ),
    .I3(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I4(\picorv32/PWR_11_o_instr_slli_equal_461_o ),
    .I5(\picorv32/reg_op1_0_6533 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>1_8511 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAFFAAFFC0FF00 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>3  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(\picorv32/reg_op1[31]_decoded_imm[31]_add_473_OUT<1> ),
    .I2(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3_6084 ),
    .I3(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>2_8512 ),
    .I4(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>2_6086 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out81  (
    .I0(\picorv32/instr_lui_7337 ),
    .I1(\picorv32/instr_or_7441 ),
    .I2(\picorv32/instr_jal_7335 ),
    .I3(\picorv32/instr_auipc_7336 ),
    .I4(\picorv32/instr_lbu_7328 ),
    .I5(\picorv32/instr_lh_7506 ),
    .O(\picorv32/out8 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out82  (
    .I0(\picorv32/instr_slli_7502 ),
    .I1(\picorv32/instr_blt_7333 ),
    .I2(\picorv32/instr_sh_7504 ),
    .I3(\picorv32/instr_sll_7445 ),
    .I4(\picorv32/instr_ori_7449 ),
    .I5(\picorv32/instr_sb_7505 ),
    .O(\picorv32/out82_8514 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out83  (
    .I0(\picorv32/instr_beq_7455 ),
    .I1(\picorv32/instr_bge_7453 ),
    .I2(\picorv32/instr_and_7440 ),
    .I3(\picorv32/instr_andi_7448 ),
    .I4(\picorv32/instr_add_7447 ),
    .I5(\picorv32/instr_addi_7451 ),
    .O(\picorv32/out83_8515 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out84  (
    .I0(\picorv32/instr_lw_7326 ),
    .I1(\picorv32/instr_lhu_7327 ),
    .I2(\picorv32/instr_jalr_7325 ),
    .I3(\picorv32/instr_lb_7507 ),
    .I4(\picorv32/instr_bgeu_7452 ),
    .I5(\picorv32/instr_bne_7454 ),
    .O(\picorv32/out84_8516 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/out85  (
    .I0(\picorv32/out8 ),
    .I1(\picorv32/out82_8514 ),
    .I2(\picorv32/out83_8515 ),
    .I3(\picorv32/out84_8516 ),
    .O(\picorv32/out85_8517 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/out86  (
    .I0(\picorv32/instr_xor_7444 ),
    .I1(\picorv32/instr_xori_7450 ),
    .I2(\picorv32/instr_sw_7503 ),
    .I3(\picorv32/instr_waitirq_7541 ),
    .I4(\picorv32/instr_bltu_7330 ),
    .I5(\picorv32/instr_sub_7446 ),
    .O(\picorv32/out86_8518 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \picorv32/out87  (
    .I0(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I1(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I2(\picorv32/out81_6082 ),
    .I3(\picorv32/out86_8518 ),
    .I4(\picorv32/out85_8517 ),
    .O(\picorv32/instr_trap_INV_478_o )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  \picorv32/_n1799<0>  (
    .I0(N1306),
    .I1(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .I2(\picorv32/alu_add_sub [0]),
    .I3(\picorv32/is_compare_7620 ),
    .I4(\picorv32/alu_out_0_6966 ),
    .O(\picorv32/_n1799 )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<9>  (
    .I0(N1308),
    .I1(\picorv32/alu_add_sub [9]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [9])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<8>  (
    .I0(N1310),
    .I1(\picorv32/alu_add_sub [8]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [8])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<7>  (
    .I0(N1312),
    .I1(\picorv32/alu_add_sub [7]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [7])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<6>  (
    .I0(N1314),
    .I1(\picorv32/alu_add_sub [6]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [6])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<5>  (
    .I0(N1316),
    .I1(\picorv32/alu_add_sub [5]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [5])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<4>  (
    .I0(N1318),
    .I1(\picorv32/alu_add_sub [4]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [4])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<3>  (
    .I0(N1320),
    .I1(\picorv32/alu_add_sub [3]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [3])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<31>  (
    .I0(N1322),
    .I1(\picorv32/alu_add_sub [31]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [31])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<30>  (
    .I0(N1324),
    .I1(\picorv32/alu_add_sub [30]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [30])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<2>  (
    .I0(N1326),
    .I1(\picorv32/alu_add_sub [2]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [2])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<29>  (
    .I0(N1328),
    .I1(\picorv32/alu_add_sub [29]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [29])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<28>  (
    .I0(N1330),
    .I1(\picorv32/alu_add_sub [28]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [28])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<27>  (
    .I0(N1332),
    .I1(\picorv32/alu_add_sub [27]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [27])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<26>  (
    .I0(N1334),
    .I1(\picorv32/alu_add_sub [26]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [26])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<25>  (
    .I0(N1336),
    .I1(\picorv32/alu_add_sub [25]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [25])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<24>  (
    .I0(N1338),
    .I1(\picorv32/alu_add_sub [24]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [24])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<23>  (
    .I0(N1340),
    .I1(\picorv32/alu_add_sub [23]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [23])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<22>  (
    .I0(N1342),
    .I1(\picorv32/alu_add_sub [22]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [22])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<21>  (
    .I0(N1344),
    .I1(\picorv32/alu_add_sub [21]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [21])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<20>  (
    .I0(N1346),
    .I1(\picorv32/alu_add_sub [20]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [20])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<1>  (
    .I0(N1348),
    .I1(\picorv32/alu_add_sub [1]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [1])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<19>  (
    .I0(N1350),
    .I1(\picorv32/alu_add_sub [19]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [19])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<18>  (
    .I0(N1352),
    .I1(\picorv32/alu_add_sub [18]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [18])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<17>  (
    .I0(N1354),
    .I1(\picorv32/alu_add_sub [17]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [17])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<16>  (
    .I0(N1356),
    .I1(\picorv32/alu_add_sub [16]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [16])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<15>  (
    .I0(N1358),
    .I1(\picorv32/alu_add_sub [15]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [15])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<14>  (
    .I0(N1360),
    .I1(\picorv32/alu_add_sub [14]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [14])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<13>  (
    .I0(N1362),
    .I1(\picorv32/alu_add_sub [13]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [13])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<12>  (
    .I0(N1364),
    .I1(\picorv32/alu_add_sub [12]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [12])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<11>  (
    .I0(N1366),
    .I1(\picorv32/alu_add_sub [11]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [11])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \picorv32/_n1798<10>  (
    .I0(N1368),
    .I1(\picorv32/alu_add_sub [10]),
    .I2(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 ),
    .O(\picorv32/_n1798 [10])
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n117081  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<13> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [13]),
    .O(\picorv32/Mmux__n11708 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170601  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<9> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [9]),
    .O(\picorv32/Mmux__n117060 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n117061  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<12> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [12]),
    .O(\picorv32/Mmux__n11706 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170581  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<8> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [8]),
    .O(\picorv32/Mmux__n117058 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170561  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<7> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [7]),
    .O(\picorv32/Mmux__n117056 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170541  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<6> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [6]),
    .O(\picorv32/Mmux__n117054 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170521  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<5> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [5]),
    .O(\picorv32/Mmux__n117052 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170501  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<4> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [4]),
    .O(\picorv32/Mmux__n117050 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170481  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<3> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [3]),
    .O(\picorv32/Mmux__n117048 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170461  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<31> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [31]),
    .O(\picorv32/Mmux__n117046 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170441  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<30> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [30]),
    .O(\picorv32/Mmux__n117044 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170421  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<2> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [2]),
    .O(\picorv32/Mmux__n117042_8562 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170401  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<29> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [29]),
    .O(\picorv32/Mmux__n117040 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n117041  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<11> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [11]),
    .O(\picorv32/Mmux__n11704 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170381  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<28> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [28]),
    .O(\picorv32/Mmux__n117038 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170361  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<27> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [27]),
    .O(\picorv32/Mmux__n117036 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170341  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<26> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [26]),
    .O(\picorv32/Mmux__n117034 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170321  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<25> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [25]),
    .O(\picorv32/Mmux__n117032 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170301  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<24> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [24]),
    .O(\picorv32/Mmux__n117030 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170281  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<23> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [23]),
    .O(\picorv32/Mmux__n117028 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170261  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<22> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [22]),
    .O(\picorv32/Mmux__n117026 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170241  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<21> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [21]),
    .O(\picorv32/Mmux__n117024 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170221  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<20> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [20]),
    .O(\picorv32/Mmux__n117022_8573 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170201  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<19> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [19]),
    .O(\picorv32/Mmux__n117020 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n117021  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<10> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [10]),
    .O(\picorv32/Mmux__n11702 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170181  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<18> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [18]),
    .O(\picorv32/Mmux__n117018 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170161  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<17> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [17]),
    .O(\picorv32/Mmux__n117016 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170141  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<16> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [16]),
    .O(\picorv32/Mmux__n117014 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170121  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<15> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [15]),
    .O(\picorv32/Mmux__n117012 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \picorv32/Mmux__n1170101  (
    .I0(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I1(\picorv32/PWR_11_o_decoded_imm_uj[31]_add_398_OUT<14> ),
    .I2(\picorv32/Mmux_decoder_trigger_decoder_trigger_MUX_2209_o11 ),
    .I3(\picorv32/Mmux__n1170110 ),
    .I4(\picorv32/PWR_11_o_GND_2_o_add_397_OUT [14]),
    .O(\picorv32/Mmux__n117010 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF540454045404 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .I5(\picorv32/latched_rd [5]),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>_6791 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF111011101110 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<1>_SW0  (
    .I0(\picorv32/mem_do_rdata_7546 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/instr_lbu_7328 ),
    .I3(\picorv32/instr_lb_7507 ),
    .I4(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>21 ),
    .I5(\picorv32/instr_sb_7505 ),
    .O(N1372)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<1>  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>1 ),
    .I2(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1372),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<1>_6793 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF111011101110 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>_SW0  (
    .I0(\picorv32/mem_do_rdata_7546 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/instr_lh_7506 ),
    .I3(\picorv32/instr_lhu_7327 ),
    .I4(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>21 ),
    .I5(\picorv32/instr_sh_7504 ),
    .O(N1374)
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>  (
    .I0(\picorv32/mem_wordsize [0]),
    .I1(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>1 ),
    .I2(\picorv32/mem_do_prefetch_mem_done_OR_795_o ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1374),
    .O(\picorv32/cpu_state[7]_mem_wordsize[1]_select_508_OUT<0>_6792 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \picorv32/resetn_latched_rd[5]_AND_1177_o1  (
    .I0(\picorv32/latched_rd [4]),
    .I1(\picorv32/latched_rd [5]),
    .I2(\picorv32/latched_rd [2]),
    .I3(\picorv32/latched_rd [3]),
    .I4(\picorv32/latched_rd [0]),
    .I5(\picorv32/latched_rd [1]),
    .O(\picorv32/resetn_latched_rd[5]_AND_1177_o1_8583 )
  );
  LUT6 #(
    .INIT ( 64'h4444444444444440 ))
  \picorv32/resetn_latched_rd[5]_AND_1177_o2  (
    .I0(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6094 ),
    .I1(\picorv32/resetn_latched_rd[5]_AND_1177_o1_8583 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I5(\picorv32/irq_state_FSM_FFd1_7543 ),
    .O(\picorv32/resetn_latched_rd[5]_AND_1177_o2_8584 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \picorv32/resetn_latched_rd[5]_AND_1177_o3  (
    .I0(sys_rst_INV_494_o_3383),
    .I1(\picorv32/resetn_latched_rd[5]_AND_1177_o2_8584 ),
    .O(\picorv32/resetn_latched_rd[5]_AND_1177_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFD8D8FFD8D8 ))
  \picorv32/alu_out_0_SW0  (
    .I0(\picorv32/Mcompar_alu_ltu_cy [15]),
    .I1(\picorv32/instr_bgeu_7452 ),
    .I2(\picorv32/is_sltiu_bltu_sltu_7692 ),
    .I3(\picorv32/alu_eq ),
    .I4(\picorv32/instr_bne_7454 ),
    .I5(\picorv32/instr_beq_7455 ),
    .O(N1394)
  );
  LUT4 #(
    .INIT ( 16'hFEF4 ))
  \picorv32/alu_out_0  (
    .I0(\picorv32/Mcompar_alu_lts_cy [15]),
    .I1(\picorv32/is_slti_blt_slt_7693 ),
    .I2(N1394),
    .I3(\picorv32/instr_bge_7453 ),
    .O(\picorv32/alu_out_0_6966 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o<6>_SW0  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_rdata_q [5]),
    .O(N1396)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o<6>  (
    .I0(\picorv32/mem_rdata_q [1]),
    .I1(\picorv32/mem_rdata_q [3]),
    .I2(\picorv32/mem_rdata_q [2]),
    .I3(\picorv32/mem_rdata_q [6]),
    .I4(N1396),
    .I5(\picorv32/mem_rdata_q [0]),
    .O(\picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_7),
    .I(base50_clk)
  );
  IBUF   cpu_reset_IBUF (
    .I(cpu_reset),
    .O(cpu_reset_IBUF_1)
  );
  IBUF   fx2_serial_rx_IBUF (
    .I(fx2_serial_rx),
    .O(fx2_serial_rx_IBUF_2)
  );
  IBUF   pwrsw_IBUF (
    .I(pwrsw),
    .O(front_panel_switches_inv)
  );
  IOBUF   spiflash4x_dq_3_IOBUF (
    .I(spiflash_o[3]),
    .T(spiflash_oe_inv),
    .O(N1398),
    .IO(spiflash4x_dq[3])
  );
  IOBUF   spiflash4x_dq_2_IOBUF (
    .I(spiflash_o[2]),
    .T(spiflash_oe_inv),
    .O(N1399),
    .IO(spiflash4x_dq[2])
  );
  IOBUF   spiflash4x_dq_1_IOBUF (
    .I(spiflash_o[1]),
    .T(spiflash_oe_inv),
    .O(N1400),
    .IO(spiflash4x_dq[1])
  );
  IOBUF   spiflash4x_dq_0_IOBUF (
    .I(spiflash_o[0]),
    .T(spiflash_oe_inv),
    .O(N1401),
    .IO(spiflash4x_dq[0])
  );
  IOBUF   opsis_i2c_scl_IOBUF (
    .I(opsisi2c_scl_o),
    .T(opsisi2c_scl_oe_inv),
    .O(N1402),
    .IO(opsis_i2c_scl)
  );
  IOBUF   opsis_i2c_sda_IOBUF (
    .I(opsisi2c_sda_o),
    .T(opsisi2c_sda_oe_inv),
    .O(N1403),
    .IO(opsis_i2c_sda)
  );
  OBUFT   fx2_reset_OBUFT (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T(opsis_i2c_fx2_reset_storage_full_inv),
    .O(fx2_reset)
  );
  OBUF   ddram_ba_2_OBUF (
    .I(ddram_ba_2_225),
    .O(ddram_ba[2])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_226),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_227),
    .O(ddram_ba[0])
  );
  OBUF   ddram_a_14_OBUF (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(ddram_a[14])
  );
  OBUF   ddram_a_13_OBUF (
    .I(ddram_a_13_211),
    .O(ddram_a[13])
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_212),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_213),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_214),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_215),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_216),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_217),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_218),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_219),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_220),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_221),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_222),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_223),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_224),
    .O(ddram_a[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_111),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_110),
    .O(ddram_dm[0])
  );
  OBUF   fx2_serial_tx_OBUF (
    .I(suart_tx_2275),
    .O(fx2_serial_tx)
  );
  OBUF   spiflash4x_cs_n_OBUF (
    .I(spiflash4x_cs_n_OBUF_3013),
    .O(spiflash4x_cs_n)
  );
  OBUF   spiflash4x_clk_OBUF (
    .I(spiflash4x_clk_OBUF_2996),
    .O(spiflash4x_clk)
  );
  OBUF   hdled_OBUF (
    .I(hdled_OBUF_3709),
    .O(hdled)
  );
  OBUF   pwled_OBUF (
    .I(pwled_OBUF_3710),
    .O(pwled)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_228),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_229),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_230),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_231),
    .O(ddram_we_n)
  );
  OBUF   ddram_odt_OBUF (
    .I(ddram_odt_OBUF_233),
    .O(ddram_odt)
  );
  OBUF   ddram_reset_n_OBUF (
    .I(ddram_reset_n_OBUF_232),
    .O(ddram_reset_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_8628),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_1259)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1750_o ),
    .I1(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1751_o ),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_8628)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_drv (
    .C(sys_clk),
    .D(opsis_i2c_data_drv_glue_set_8629),
    .R(sys_rst),
    .Q(opsis_i2c_data_drv_2273)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_pending (
    .C(sys_clk),
    .D(basesoc_zero_pending_glue_set_8630),
    .R(sys_rst),
    .Q(basesoc_zero_pending_2272)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_busy (
    .C(sys_clk),
    .D(suart_rx_busy_glue_set_8631),
    .R(sys_rst),
    .Q(suart_rx_busy_2276)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_busy (
    .C(sys_clk),
    .D(suart_tx_busy_glue_set_8632),
    .R(sys_rst),
    .Q(suart_tx_busy_2274)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_pending (
    .C(sys_clk),
    .D(suart_tx_pending_glue_set_8633),
    .R(sys_rst),
    .Q(suart_tx_pending_2277)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_pending (
    .C(sys_clk),
    .D(suart_rx_pending_glue_set_8634),
    .R(sys_rst),
    .Q(suart_rx_pending_2278)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_readable (
    .C(sys_clk),
    .D(suart_rx_fifo_readable_glue_set_8635),
    .R(sys_rst),
    .Q(suart_rx_fifo_readable_2280)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_8636),
    .R(sys_rst),
    .Q(spiflash_bus_ack_2283)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_dq_oe (
    .C(sys_clk),
    .D(spiflash_dq_oe_glue_set_8637),
    .R(sys_rst),
    .Q(spiflash_dq_oe_2281)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n (
    .C(sys_clk),
    .D(spiflash_cs_n_glue_rst_8638),
    .S(sys_rst),
    .Q(spiflash_cs_n_2282)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_8639),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_ready_2287)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8640),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_2285)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8641),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_2290)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_8642),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_ready_2288)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_8643),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_ready_2292)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_8644),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_ready_2293)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8645),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_2295)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_8646),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_ready_2297)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_8647),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_ready_2298)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_8648),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_ready_2303)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8649),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_2300)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_8650),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_ready_2302)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_8651),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_ready_2307)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_8652),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_ready_2305)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_8653),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_ready_2308)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_8654),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_ready_2310)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_8655),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_ready_2312)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_8656),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_ready_2315)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_8657),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_ready_2313)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_8658),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_ready_2317)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_8659),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_ready_2318)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_8660),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_ready_2320)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_trrdcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_ready_glue_rst_8661),
    .S(sys_rst),
    .Q(basesoc_sdram_trrdcon_ready_2332)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_8662),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_ready_2322)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_8663),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_ready_2323)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_8664),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_2333)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_8665),
    .R(sys_rst),
    .Q(basesoc_grant_2334)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_readable (
    .C(sys_clk),
    .D(suart_tx_fifo_readable_glue_set_8666),
    .R(sys_rst),
    .Q(suart_tx_fifo_readable_2279)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_reset_n_glue_set (
    .I0(half_rate_phy_record0_reset_n_BRB0_8899),
    .I1(half_rate_phy_record0_reset_n_BRB1_8900),
    .O(half_rate_phy_record0_reset_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_odt_glue_set (
    .I0(half_rate_phy_record0_odt_BRB0_8901),
    .I1(half_rate_phy_record0_reset_n_BRB1_8900),
    .O(half_rate_phy_record0_odt)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_cke_glue_set (
    .I0(half_rate_phy_record0_cke_BRB0_8902),
    .I1(half_rate_phy_record0_reset_n_BRB1_8900),
    .O(half_rate_phy_record0_cke)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_sda_drv_reg_glue_set_8667),
    .R(sys_rst),
    .Q(opsis_i2c_sda_drv_reg_1258)
  );
  FDS #(
    .INIT ( 1'b1 ))
  suart_tx (
    .C(sys_clk),
    .D(suart_tx_glue_rst_8668),
    .S(sys_rst),
    .Q(suart_tx_2275)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_8669),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_2284)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_8670),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_2289)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_8671),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_2294)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_8672),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_2299)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_glue_set_8673),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row_opened_2304)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_glue_set_8674),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row_opened_2309)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_glue_set_8675),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row_opened_2314)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_glue_set_8676),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row_opened_2319)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_8677),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_8678),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_8679),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_8680),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_8681),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_8682),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_8683),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_8684),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_8685),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_8686),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_8687),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_8688),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_8689),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_8690),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_8691),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_8692),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_trrdcon_count (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_count_glue_set_8693),
    .R(sys_rst),
    .Q(basesoc_sdram_trrdcon_count_2331)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_8694),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_8695),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_8696),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_8697),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_8698),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_8699),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_8700),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_8701),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_8702),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt  (
    .I0(basesoc_value[0]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_cy<0>_rt_8703 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<3>_rt  (
    .I0(suart_phase_accumulator_tx[3]),
    .O(\Madd_n6126_cy<3>_rt_8704 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<6>_rt  (
    .I0(suart_phase_accumulator_tx[6]),
    .O(\Madd_n6126_cy<6>_rt_8705 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<8>_rt  (
    .I0(suart_phase_accumulator_tx[8]),
    .O(\Madd_n6126_cy<8>_rt_8706 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<16>_rt  (
    .I0(suart_phase_accumulator_tx[16]),
    .O(\Madd_n6126_cy<16>_rt_8707 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<19>_rt  (
    .I0(suart_phase_accumulator_tx[19]),
    .O(\Madd_n6126_cy<19>_rt_8708 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<21>_rt  (
    .I0(suart_phase_accumulator_tx[21]),
    .O(\Madd_n6126_cy<21>_rt_8709 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<22>_rt  (
    .I0(suart_phase_accumulator_tx[22]),
    .O(\Madd_n6126_cy<22>_rt_8710 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<24>_rt  (
    .I0(suart_phase_accumulator_tx[24]),
    .O(\Madd_n6126_cy<24>_rt_8711 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<25>_rt  (
    .I0(suart_phase_accumulator_tx[25]),
    .O(\Madd_n6126_cy<25>_rt_8712 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<26>_rt  (
    .I0(suart_phase_accumulator_tx[26]),
    .O(\Madd_n6126_cy<26>_rt_8713 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<27>_rt  (
    .I0(suart_phase_accumulator_tx[27]),
    .O(\Madd_n6126_cy<27>_rt_8714 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<28>_rt  (
    .I0(suart_phase_accumulator_tx[28]),
    .O(\Madd_n6126_cy<28>_rt_8715 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<29>_rt  (
    .I0(suart_phase_accumulator_tx[29]),
    .O(\Madd_n6126_cy<29>_rt_8716 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<30>_rt  (
    .I0(suart_phase_accumulator_tx[30]),
    .O(\Madd_n6126_cy<30>_rt_8717 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6126_cy<31>_rt  (
    .I0(suart_phase_accumulator_tx[31]),
    .O(\Madd_n6126_cy<31>_rt_8718 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<3>_rt  (
    .I0(suart_phase_accumulator_rx[3]),
    .O(\Madd_n6130_cy<3>_rt_8719 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<6>_rt  (
    .I0(suart_phase_accumulator_rx[6]),
    .O(\Madd_n6130_cy<6>_rt_8720 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<8>_rt  (
    .I0(suart_phase_accumulator_rx[8]),
    .O(\Madd_n6130_cy<8>_rt_8721 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<16>_rt  (
    .I0(suart_phase_accumulator_rx[16]),
    .O(\Madd_n6130_cy<16>_rt_8722 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<19>_rt  (
    .I0(suart_phase_accumulator_rx[19]),
    .O(\Madd_n6130_cy<19>_rt_8723 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<21>_rt  (
    .I0(suart_phase_accumulator_rx[21]),
    .O(\Madd_n6130_cy<21>_rt_8724 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<22>_rt  (
    .I0(suart_phase_accumulator_rx[22]),
    .O(\Madd_n6130_cy<22>_rt_8725 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<24>_rt  (
    .I0(suart_phase_accumulator_rx[24]),
    .O(\Madd_n6130_cy<24>_rt_8726 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<25>_rt  (
    .I0(suart_phase_accumulator_rx[25]),
    .O(\Madd_n6130_cy<25>_rt_8727 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<26>_rt  (
    .I0(suart_phase_accumulator_rx[26]),
    .O(\Madd_n6130_cy<26>_rt_8728 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<27>_rt  (
    .I0(suart_phase_accumulator_rx[27]),
    .O(\Madd_n6130_cy<27>_rt_8729 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<28>_rt  (
    .I0(suart_phase_accumulator_rx[28]),
    .O(\Madd_n6130_cy<28>_rt_8730 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<29>_rt  (
    .I0(suart_phase_accumulator_rx[29]),
    .O(\Madd_n6130_cy<29>_rt_8731 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<30>_rt  (
    .I0(suart_phase_accumulator_rx[30]),
    .O(\Madd_n6130_cy<30>_rt_8732 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6130_cy<31>_rt  (
    .I0(suart_phase_accumulator_rx[31]),
    .O(\Madd_n6130_cy<31>_rt_8733 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<1>_rt  (
    .I0(spiflash_clk_5503),
    .O(\Madd_n6202_cy<1>_rt_8734 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<2>_rt  (
    .I0(opsis_i2c_samp_count_1_5504),
    .O(\Madd_n6202_cy<2>_rt_8735 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<3>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_2_2386),
    .O(\Madd_n6202_cy<3>_rt_8736 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<4>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_3_2385),
    .O(\Madd_n6202_cy<4>_rt_8737 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<5>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_4_2384),
    .O(\Madd_n6202_cy<5>_rt_8738 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<6>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_5_2383),
    .O(\Madd_n6202_cy<6>_rt_8739 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<7>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_6_2382),
    .O(\Madd_n6202_cy<7>_rt_8740 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<8>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_7_2381),
    .O(\Madd_n6202_cy<8>_rt_8741 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<9>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_8_2380),
    .O(\Madd_n6202_cy<9>_rt_8742 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<10>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_9_2379),
    .O(\Madd_n6202_cy<10>_rt_8743 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<11>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_10_2378),
    .O(\Madd_n6202_cy<11>_rt_8744 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<12>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_11_2377),
    .O(\Madd_n6202_cy<12>_rt_8745 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<13>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_12_2376),
    .O(\Madd_n6202_cy<13>_rt_8746 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<14>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_13_2375),
    .O(\Madd_n6202_cy<14>_rt_8747 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<15>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_14_2374),
    .O(\Madd_n6202_cy<15>_rt_8748 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<16>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_15_2373),
    .O(\Madd_n6202_cy<16>_rt_8749 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<17>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_16_2372),
    .O(\Madd_n6202_cy<17>_rt_8750 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<18>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_17_2371),
    .O(\Madd_n6202_cy<18>_rt_8751 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<19>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_18_2370),
    .O(\Madd_n6202_cy<19>_rt_8752 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<20>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_19_2369),
    .O(\Madd_n6202_cy<20>_rt_8753 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<21>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_20_2368),
    .O(\Madd_n6202_cy<21>_rt_8754 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<22>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_21_2367),
    .O(\Madd_n6202_cy<22>_rt_8755 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6202_cy<23>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_22_2366),
    .O(\Madd_n6202_cy<23>_rt_8756 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_8757 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_8758 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_8759 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_8760 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_8761 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_8762 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_8763 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_8764 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_8765 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_8766 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_8767 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_8768 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_8769 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_8770 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_8771 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_8772 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_8773 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_8774 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_8775 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_8776 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_8777 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_8778 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_8779 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_8780 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_8781 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_8782 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_8783 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_8784 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_8785 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_8786 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_8787 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFA280A280A280 ))
  \picorv32/_n1416<3>1  (
    .I0(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I1(\picorv32/latched_stalu_7555 ),
    .I2(\picorv32/alu_out_q [3]),
    .I3(\picorv32/reg_out [3]),
    .I4(\picorv32/reg_next_pc_3_7558 ),
    .I5(\picorv32/_n1416<4>1_6106 ),
    .O(\picorv32/_n1416<3>1_8815 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_rt  (
    .I0(\picorv32/reg_pc_30_7615 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<30>_rt_8816 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_rt  (
    .I0(\picorv32/reg_pc_29_7614 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<29>_rt_8817 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_rt  (
    .I0(\picorv32/reg_pc_28_7613 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<28>_rt_8818 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_rt  (
    .I0(\picorv32/reg_pc_27_7612 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<27>_rt_8819 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_rt  (
    .I0(\picorv32/reg_pc_26_7611 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<26>_rt_8820 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_rt  (
    .I0(\picorv32/reg_pc_25_7610 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<25>_rt_8821 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_rt  (
    .I0(\picorv32/reg_pc_24_7609 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<24>_rt_8822 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_rt  (
    .I0(\picorv32/reg_pc_23_7608 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<23>_rt_8823 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_rt  (
    .I0(\picorv32/reg_pc_22_7607 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<22>_rt_8824 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_rt  (
    .I0(\picorv32/reg_pc_21_7606 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<21>_rt_8825 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_rt  (
    .I0(\picorv32/reg_pc_20_7605 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<20>_rt_8826 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_rt  (
    .I0(\picorv32/reg_pc_19_7604 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<19>_rt_8827 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_rt  (
    .I0(\picorv32/reg_pc_18_7603 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<18>_rt_8828 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_rt  (
    .I0(\picorv32/reg_pc_17_7602 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<17>_rt_8829 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_rt  (
    .I0(\picorv32/reg_pc_16_7601 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<16>_rt_8830 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_rt  (
    .I0(\picorv32/reg_pc_15_7600 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<15>_rt_8831 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_rt  (
    .I0(\picorv32/reg_pc_14_7599 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<14>_rt_8832 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_rt  (
    .I0(\picorv32/reg_pc_13_7598 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<13>_rt_8833 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_rt  (
    .I0(\picorv32/reg_pc_12_7597 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<12>_rt_8834 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_rt  (
    .I0(\picorv32/reg_pc_11_7596 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<11>_rt_8835 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_rt  (
    .I0(\picorv32/reg_pc_10_7595 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<10>_rt_8836 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_rt  (
    .I0(\picorv32/reg_pc_9_7594 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<9>_rt_8837 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_rt  (
    .I0(\picorv32/reg_pc_8_7593 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<8>_rt_8838 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_rt  (
    .I0(\picorv32/reg_pc_7_7592 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<7>_rt_8839 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_rt  (
    .I0(\picorv32/reg_pc_6_7591 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<6>_rt_8840 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_rt  (
    .I0(\picorv32/reg_pc_5_7590 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<5>_rt_8841 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_rt  (
    .I0(\picorv32/reg_pc_4_7589 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<4>_rt_8842 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_rt  (
    .I0(\picorv32/reg_pc_3_7588 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_cy<3>_rt_8843 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_8844 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<31>_rt  (
    .I0(\picorv32/reg_pc_31_7616 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_xor<31>_rt_8846 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk (
    .C(sys_clk),
    .D(spiflash_clk_rstpot_8847),
    .R(sys_rst),
    .Q(spiflash_clk_5503)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_8848),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_1365)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_fx2_reset_storage_full (
    .C(sys_clk),
    .D(opsis_i2c_fx2_reset_storage_full_rstpot_8849),
    .R(sys_rst),
    .Q(opsis_i2c_fx2_reset_storage_full_2169)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_storage_full (
    .C(sys_clk),
    .D(opsisi2c_storage_full_rstpot_8850),
    .R(sys_rst),
    .Q(opsisi2c_storage_full_2185)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_en_storage_full (
    .C(sys_clk),
    .D(basesoc_en_storage_full_rstpot_8851),
    .R(sys_rst),
    .Q(basesoc_en_storage_full_2255)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_2254),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_8852)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_8852),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_2254)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_eventmanager_storage_full_rstpot_8853),
    .R(sys_rst),
    .Q(basesoc_eventmanager_storage_full_2256)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  opsis_i2c_is_read_rstpot (
    .I0(opsis_i2c_update_is_read),
    .I1(opsis_i2c_is_read_1465),
    .I2(opsis_i2c_din[0]),
    .O(opsis_i2c_is_read_rstpot_8854)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_is_read (
    .C(sys_clk),
    .D(opsis_i2c_is_read_rstpot_8854),
    .R(sys_rst),
    .Q(opsis_i2c_is_read_1465)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_bit (
    .C(sys_clk),
    .D(opsis_i2c_data_bit_rstpot_8855),
    .R(sys_rst),
    .Q(opsis_i2c_data_bit_1466)
  );
  FDR   \picorv32/irq_delay  (
    .C(sys_clk),
    .D(\picorv32/irq_delay_rstpot_8856 ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/irq_delay_7439 )
  );
  FDR   \picorv32/is_beq_bne_blt_bge_bltu_bgeu  (
    .C(sys_clk),
    .D(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot_8857 ),
    .R(\picorv32/resetn_0 ),
    .Q(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_8858),
    .Q(basesoc_sram_bus_ack_846)
  );
  FD #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_re (
    .C(sys_clk),
    .D(opsis_i2c_slave_addr_re_rstpot_8859),
    .Q(opsis_i2c_slave_addr_re_1220)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_8860),
    .Q(basesoc_interface_we_1266)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  half_rate_phy_phase_sel_rstpot (
    .I0(half_rate_phy_phase_sel_BRB0_8903),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .O(half_rate_phy_phase_sel)
  );
  FD   \picorv32/is_lui_auipc_jal_jalr_addi_add_sub  (
    .C(sys_clk),
    .D(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_8861 ),
    .Q(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_7621 )
  );
  FD   \picorv32/mem_do_rinst  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rinst_rstpot_8862 ),
    .Q(\picorv32/mem_do_rinst_7405 )
  );
  FD   \picorv32/mem_do_wdata  (
    .C(sys_clk),
    .D(\picorv32/mem_do_wdata_rstpot_8863 ),
    .Q(\picorv32/mem_do_wdata_7545 )
  );
  FD   \picorv32/mem_do_rdata  (
    .C(sys_clk),
    .D(\picorv32/mem_do_rdata_rstpot_8864 ),
    .Q(\picorv32/mem_do_rdata_7546 )
  );
  FD   \picorv32/mem_valid  (
    .C(sys_clk),
    .D(\picorv32/mem_valid_rstpot1_8865 ),
    .Q(\picorv32/mem_valid_460 )
  );
  FD   \picorv32/mem_do_prefetch  (
    .C(sys_clk),
    .D(\picorv32/mem_do_prefetch_rstpot1_8866 ),
    .Q(\picorv32/mem_do_prefetch_7438 )
  );
  FD   \picorv32/mem_instr  (
    .C(sys_clk),
    .D(\picorv32/mem_instr_rstpot1_8867 ),
    .Q(\picorv32/mem_instr_461 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_clear11_FRB (
    .C(sys_clk),
    .D(N1427),
    .R(sys_rst),
    .Q(suart_rx_clear11_FRB_6060)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB  (
    .C(sys_clk),
    .D(N1428),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB (
    .C(sys_clk),
    .D(N1429),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB (
    .C(sys_clk),
    .D(N1430),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n124591_FRB (
    .C(sys_clk),
    .D(N1431),
    .R(sys_rst),
    .Q(_n124591_FRB_3410)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_cas_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_cas_n_1251),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I2(basesoc_sdram_storage_full_0_2_9100),
    .O(N1432)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_ras_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_ras_n_1252),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I2(basesoc_sdram_storage_full_0_2_9100),
    .O(N1434)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_ras_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_8882),
    .I1(half_rate_phy_record0_cas_n_BRB1_8883),
    .I2(half_rate_phy_record0_ras_n_BRB2_8887),
    .I3(half_rate_phy_record0_ras_n_BRB3_8888),
    .I4(half_rate_phy_record0_cas_n_BRB4_8886),
    .O(half_rate_phy_record0_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_we_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_we_n_1253),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I2(basesoc_sdram_storage_full_0_2_9100),
    .O(N1436)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_we_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_8882),
    .I1(half_rate_phy_record0_cas_n_BRB1_8883),
    .I2(half_rate_phy_record0_we_n_BRB2_8889),
    .I3(half_rate_phy_record0_we_n_BRB3_8890),
    .I4(half_rate_phy_record0_cas_n_BRB4_8886),
    .O(half_rate_phy_record0_we_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p1_cas_n11_SW0 (
    .I0(basesoc_sdram_dfi_p1_cas_n_1254),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I2(basesoc_sdram_storage_full_0_2_9100),
    .O(N1438)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p1_ras_n11_SW0 (
    .I0(basesoc_sdram_dfi_p1_ras_n_1255),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I2(basesoc_sdram_storage_full_0_2_9100),
    .O(N1440)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_ras_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_8882),
    .I1(half_rate_phy_record1_cas_n_BRB1_8891),
    .I2(half_rate_phy_record1_ras_n_BRB2_8895),
    .I3(half_rate_phy_record1_ras_n_BRB3_8896),
    .I4(half_rate_phy_record1_cas_n_BRB4_8894),
    .O(half_rate_phy_record1_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p1_we_n11_SW0 (
    .I0(basesoc_sdram_dfi_p1_we_n_1256),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I2(basesoc_sdram_storage_full_0_2_9100),
    .O(N1442)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record1_we_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_8882),
    .I1(half_rate_phy_record1_cas_n_BRB1_8891),
    .I2(half_rate_phy_record1_we_n_BRB2_8897),
    .I3(half_rate_phy_record1_we_n_BRB3_8898),
    .I4(half_rate_phy_record1_cas_n_BRB4_8894),
    .O(half_rate_phy_record1_we_n)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_phaseinjector2_command_issue_re1 (
    .I0(basesoc_interface_we_3_9113),
    .I1(_n124591_FRB_3410),
    .I2(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .O(basesoc_sdram_phaseinjector2_command_issue_re)
  );
  LUT6 #(
    .INIT ( 64'h1000000000000000 ))
  basesoc_sdram_phaseinjector3_command_issue_re1 (
    .I0(basesoc_interface_adr_2_1_9105),
    .I1(basesoc_interface_adr_1_1_9104),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_9111 ),
    .I4(basesoc_interface_adr_5_1_9109),
    .I5(basesoc_interface_we_2_9110),
    .O(basesoc_sdram_phaseinjector3_command_issue_re)
  );
  LUT5 #(
    .INIT ( 32'h89999999 ))
  _n103121 (
    .I0(phase_sel_4_9107),
    .I1(basesoc_sdram_storage_full_0_5_9106),
    .I2(_n123811_FRB_3413),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_9111 ),
    .I4(basesoc_interface_we_2_9110),
    .O(_n10312)
  );
  LUT5 #(
    .INIT ( 32'h89999999 ))
  _n103301 (
    .I0(phase_sel_4_9107),
    .I1(basesoc_sdram_storage_full_0_5_9106),
    .I2(_n124201_FRB_3407),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_9111 ),
    .I4(basesoc_interface_we_2_9110),
    .O(_n10330)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n124201_FRB (
    .C(sys_clk),
    .D(N1447),
    .R(sys_rst),
    .Q(_n124201_FRB_3407)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n123811_FRB (
    .C(sys_clk),
    .D(N1448),
    .R(sys_rst),
    .Q(_n123811_FRB_3413)
  );
  FDS #(
    .INIT ( 1'b1 ))
  half_rate_phy_drive_dq_n1_BRB0 (
    .C(sys2x_clk),
    .D(\half_rate_phy_r_drive_dq[4] ),
    .S(sys2x_rst),
    .Q(half_rate_phy_drive_dq_n1_BRB0_8881)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(phase_sel_5_9112),
    .Q(half_rate_phy_record0_cas_n_BRB0_8882)
  );
  FD   half_rate_phy_record0_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_issue_re),
    .Q(half_rate_phy_record0_cas_n_BRB1_8883)
  );
  FD   half_rate_phy_record0_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .Q(half_rate_phy_record0_cas_n_BRB2_8884)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1432),
    .Q(half_rate_phy_record0_cas_n_BRB3_8885)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(_n10312),
    .Q(half_rate_phy_record0_cas_n_BRB4_8886)
  );
  FD   half_rate_phy_record0_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .Q(half_rate_phy_record0_ras_n_BRB2_8887)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1434),
    .Q(half_rate_phy_record0_ras_n_BRB3_8888)
  );
  FD   half_rate_phy_record0_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .Q(half_rate_phy_record0_we_n_BRB2_8889)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_we_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1436),
    .Q(half_rate_phy_record0_we_n_BRB3_8890)
  );
  FD   half_rate_phy_record1_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(half_rate_phy_record1_cas_n_BRB1_8891)
  );
  FD   half_rate_phy_record1_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .Q(half_rate_phy_record1_cas_n_BRB2_8892)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1438),
    .Q(half_rate_phy_record1_cas_n_BRB3_8893)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(_n10330),
    .Q(half_rate_phy_record1_cas_n_BRB4_8894)
  );
  FD   half_rate_phy_record1_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .Q(half_rate_phy_record1_ras_n_BRB2_8895)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1440),
    .Q(half_rate_phy_record1_ras_n_BRB3_8896)
  );
  FD   half_rate_phy_record1_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .Q(half_rate_phy_record1_we_n_BRB2_8897)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_we_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1442),
    .Q(half_rate_phy_record1_we_n_BRB3_8898)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[3]),
    .Q(half_rate_phy_record0_reset_n_BRB0_8899)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full_0_6_9108),
    .Q(half_rate_phy_record0_reset_n_BRB1_8900)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_odt_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[2]),
    .Q(half_rate_phy_record0_odt_BRB0_8901)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[1]),
    .Q(half_rate_phy_record0_cke_BRB0_8902)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_phase_sel_BRB0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1621_o1_5143),
    .Q(half_rate_phy_phase_sel_BRB0_8903)
  );
  FD   half_rate_phy_phase_sel_BRB1 (
    .C(sdram_half_clk),
    .D(Result2),
    .Q(half_rate_phy_phase_sel_BRB1_8904)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_wdata_ready0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_valid),
    .S(sys_rst),
    .Q(new_master_wdata_ready0_BRB0_8905)
  );
  FD   new_master_wdata_ready0_BRB1 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o7_8220),
    .Q(new_master_wdata_ready0_BRB1_8906)
  );
  FD   new_master_wdata_ready0_BRB2 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o8_8221),
    .Q(new_master_wdata_ready0_BRB2_8907)
  );
  FD   new_master_wdata_ready0_BRB3 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o9_8222),
    .Q(new_master_wdata_ready0_BRB3_8908)
  );
  FD   new_master_wdata_ready0_BRB4 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o5_8218),
    .Q(new_master_wdata_ready0_BRB4_8909)
  );
  FD   new_master_wdata_ready0_BRB5 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_536_o6_8219),
    .Q(new_master_wdata_ready0_BRB5_8910)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  half_rate_phy_dfi_p1_wrdata_en1_SW0 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_9103 ),
    .I1(basesoc_interface_we_1_9097),
    .I2(_n124201_FRB_3407),
    .O(N1506)
  );
  LUT6 #(
    .INIT ( 64'hAAEEAAFAAAEEAAAA ))
  half_rate_phy_dfi_p1_wrdata_en1 (
    .I0(wr_data_en_d_258),
    .I1(basesoc_sdram_dfi_p1_wrdata_en_1177),
    .I2(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I3(phase_sel_2_9098),
    .I4(basesoc_sdram_storage_full_0_2_9100),
    .I5(N1506),
    .O(half_rate_phy_dfi_p1_wrdata_en)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid1_BRB0 (
    .C(sys_clk),
    .D(new_master_wdata_ready0_BRB0_8905),
    .S(sys_rst),
    .Q(new_master_rdata_valid1_BRB0_8912)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid2_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid1_BRB0_8912),
    .S(sys_rst),
    .Q(new_master_rdata_valid2_BRB0_8913)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid3_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid2_BRB0_8913),
    .S(sys_rst),
    .Q(new_master_rdata_valid3_BRB0_8925)
  );
  FD   new_master_rdata_valid3_BRB1 (
    .C(sys_clk),
    .D(N1563),
    .Q(new_master_rdata_valid3_BRB1_8926)
  );
  FD   new_master_rdata_valid3_BRB2 (
    .C(sys_clk),
    .D(N1564),
    .Q(new_master_rdata_valid3_BRB2_8927)
  );
  FD   new_master_rdata_valid3_BRB3 (
    .C(sys_clk),
    .D(N1565),
    .Q(new_master_rdata_valid3_BRB3_8928)
  );
  FD   new_master_rdata_valid3_BRB4 (
    .C(sys_clk),
    .D(N1566),
    .Q(new_master_rdata_valid3_BRB4_8929)
  );
  FD   new_master_rdata_valid3_BRB5 (
    .C(sys_clk),
    .D(N1567),
    .Q(new_master_rdata_valid3_BRB5_8930)
  );
  FD   new_master_rdata_valid2_BRB6 (
    .C(sys_clk),
    .D(N1571),
    .Q(new_master_rdata_valid2_BRB6_8931)
  );
  FD   new_master_rdata_valid2_BRB7 (
    .C(sys_clk),
    .D(N1572),
    .Q(new_master_rdata_valid2_BRB7_8932)
  );
  FD   new_master_rdata_valid2_BRB8 (
    .C(sys_clk),
    .D(N1573),
    .Q(new_master_rdata_valid2_BRB8_8933)
  );
  FD   new_master_rdata_valid2_BRB9 (
    .C(sys_clk),
    .D(N1574),
    .Q(new_master_rdata_valid2_BRB9_8934)
  );
  FD   half_rate_phy_rddata_sr_1_BRB4 (
    .C(sys2x_clk),
    .D(N1584),
    .Q(half_rate_phy_rddata_sr_1_BRB4_8940)
  );
  FD   half_rate_phy_rddata_sr_1_BRB5 (
    .C(sys2x_clk),
    .D(N1585),
    .Q(half_rate_phy_rddata_sr_1_BRB5_8941)
  );
  FD   half_rate_phy_rddata_sr_2_BRB10 (
    .C(sys2x_clk),
    .D(N1653),
    .Q(half_rate_phy_rddata_sr_2_BRB10_8970)
  );
  FD #(
    .INIT ( 1'b0 ))
  wr_data_en_d (
    .C(sys2x_clk),
    .D(wr_data_en_d_rstpot_9001),
    .Q(wr_data_en_d_258)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_6 (
    .C(base50_clk_BUFG_7),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(xilinxasyncresetsynchronizerimpl3_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_9_6952 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_10 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(encoder_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(sys_rst),
    .Q(xilinxasyncresetsynchronizerimpl4_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(sys2x_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(sys2x_clk),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys2x_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102531 (
    .I0(basesoc_sdram_bankmachine0_cmd_valid),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n10253)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102591 (
    .I0(basesoc_sdram_bankmachine1_cmd_valid),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(_n10259)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102651 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(_n10265)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102711 (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(_n10271)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102771 (
    .I0(basesoc_sdram_bankmachine4_cmd_valid),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .O(_n10277)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102831 (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .O(_n10283)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102891 (
    .I0(basesoc_sdram_bankmachine6_cmd_valid),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(_n10289)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  _n102951 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .O(_n10295)
  );
  LUT6 #(
    .INIT ( 64'hCC00CC00CC008C00 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o1 (
    .I0(basesoc_sdram_trrdcon_ready_2332),
    .I1(_n7028),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(rhs_array_muxed0),
    .I4(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_we),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I2(_n7028),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine0_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1302),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I2(_n7028),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I2(_n7028),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine2_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I2(_n7028),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I2(_n7028),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine4_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I2(_n7028),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine5_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I2(_n7028),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine6_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I2(_n7028),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .O(basesoc_sdram_bankmachine7_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .I1(basesoc_sdram_bankmachine0_row_opened_2284),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I1(basesoc_sdram_bankmachine1_row_opened_2289),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .I1(basesoc_sdram_bankmachine2_row_opened_2294),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I1(basesoc_sdram_bankmachine3_row_opened_2299),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid51 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I1(basesoc_sdram_bankmachine4_row_opened_2304),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid61 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .I1(basesoc_sdram_bankmachine5_row_opened_2309),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid71 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .I1(basesoc_sdram_bankmachine6_row_opened_2314),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .I1(basesoc_sdram_bankmachine7_row_opened_2319),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine0_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(_n10988_inv),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2285),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8640)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine1_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(_n10998_inv),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2290),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8641)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine2_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(_n11008_inv),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2295),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8645)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine3_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(_n11018_inv),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2300),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8649)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine4_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(_n11028_inv),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2305),
    .O(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_8652)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine5_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(_n11038_inv),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2310),
    .O(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_8654)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine6_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(_n11048_inv),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2315),
    .O(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_8656)
  );
  LUT6 #(
    .INIT ( 64'hF7FFF7FFF7FF0000 ))
  basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I1(basesoc_sdram_bankmachine7_cmd_ready),
    .I2(sys_rst),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(_n11058_inv),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2320),
    .O(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_8660)
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(_n11070_inv),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o),
    .I2(sys_rst),
    .I3(rhs_array_muxed10),
    .I4(basesoc_sdram_twtrcon_ready_2333),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_8664)
  );
  LUT6 #(
    .INIT ( 64'h00A2A2A200808080 ))
  \picorv32/mem_valid_rstpot1  (
    .I0(sys_rst_INV_494_o_3383),
    .I1(\picorv32/_n1284_inv_6540 ),
    .I2(\picorv32/mem_state[1]_mem_valid_Mux_50_o ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(\picorv32/trap_7619 ),
    .I5(\picorv32/mem_valid_460 ),
    .O(\picorv32/mem_valid_rstpot1_8865 )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_zero_pending_glue_set (
    .I0(basesoc_zero_trigger_INV_289_o),
    .I1(basesoc_zero_old_trigger_904),
    .I2(basesoc_zero_clear),
    .I3(basesoc_zero_pending_2272),
    .O(basesoc_zero_pending_glue_set_8630)
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  spiflash_dq_oe_glue_set (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1727_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I2(spiflash_dq_oe_2281),
    .O(spiflash_dq_oe_glue_set_8637)
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  spiflash_cs_n_glue_rst (
    .I0(spiflash_cs_n_2282),
    .I1(sys_rst),
    .I2(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I3(\spiflash_counter[7]_PWR_1_o_equal_1728_o ),
    .O(spiflash_cs_n_glue_rst_8638)
  );
  LUT4 #(
    .INIT ( 16'h4F44 ))
  suart_tx_pending_glue_set (
    .I0(suart_tx_trigger),
    .I1(suart_tx_old_trigger_972),
    .I2(suart_tx_clear),
    .I3(suart_tx_pending_2277),
    .O(suart_tx_pending_glue_set_8633)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  suart_rx_pending_glue_set (
    .I0(suart_rx_old_trigger_973),
    .I1(suart_rx_fifo_readable_2280),
    .I2(suart_rx_clear),
    .I3(suart_rx_pending_2278),
    .O(suart_rx_pending_glue_set_8634)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  basesoc_interface_we_rstpot (
    .I0(basesoc_counter[0]),
    .I1(basesoc_counter[1]),
    .I2(n0012),
    .I3(sys_rst),
    .O(basesoc_interface_we_rstpot_8860)
  );
  LUT6 #(
    .INIT ( 64'hEA42FFFFEA42EA42 ))
  opsis_i2c_sda_drv_reg_glue_set (
    .I0(opsisi2c_state_FSM_FFd2_1268),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsisi2c_state_FSM_FFd3_1269),
    .I3(opsisi2c_state_FSM_FFd1_1267),
    .I4(opsis_i2c_data_bit_1466),
    .I5(opsis_i2c_data_drv_2273),
    .O(opsis_i2c_sda_drv_reg_glue_set_8667)
  );
  LUT4 #(
    .INIT ( 16'h2722 ))
  suart_tx_busy_glue_set (
    .I0(suart_tx_busy_2274),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_738_o11),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_fifo_readable_2279),
    .O(suart_tx_busy_glue_set_8632)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  opsis_i2c_slave_addr_re_rstpot (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .I3(sys_rst),
    .I4(\basesoc_interface_adr[0] ),
    .O(opsis_i2c_slave_addr_re_rstpot_8859)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  wr_data_en_d_rstpot_SW0 (
    .I0(phase_sel_256),
    .I1(sys2x_rst),
    .O(N1728)
  );
  LUT6 #(
    .INIT ( 64'h5444444410000000 ))
  wr_data_en_d_rstpot (
    .I0(N1728),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(_n124201_FRB_3407),
    .I3(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o),
    .I4(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I5(basesoc_sdram_dfi_p1_wrdata_en_1177),
    .O(wr_data_en_d_rstpot_9001)
  );
  LUT3 #(
    .INIT ( 8'h75 ))
  suart_tx_fifo_readable_glue_set (
    .I0(n0176),
    .I1(suart_sink_ready_908),
    .I2(suart_tx_fifo_readable_2279),
    .O(suart_tx_fifo_readable_glue_set_8666)
  );
  LUT6 #(
    .INIT ( 64'h0008200000080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6122  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6122_8235 )
  );
  LUT5 #(
    .INIT ( 32'h55750020 ))
  \picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot  (
    .I0(\picorv32/mem_do_rinst_mem_done_AND_1094_o ),
    .I1(\picorv32/mem_rdata_latched_noshuffle [2]),
    .I2(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1095_o1 ),
    .I3(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .O(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_rstpot_8857 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_suart_tx_fifo_level0_xor<4>11  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_wrport_we),
    .I2(Mcount_suart_tx_fifo_level0_lut[3]),
    .I3(suart_tx_fifo_level0[3]),
    .I4(Mcount_suart_tx_fifo_level0_cy[2]),
    .O(\Result<4>3 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_suart_rx_fifo_level0_xor<4>11  (
    .I0(suart_rx_fifo_level0[4]),
    .I1(suart_rx_fifo_wrport_we),
    .I2(Mcount_suart_rx_fifo_level0_lut[3]),
    .I3(suart_rx_fifo_level0[3]),
    .I4(Mcount_suart_rx_fifo_level0_cy[2]),
    .O(\Result<4>4 )
  );
  LUT6 #(
    .INIT ( 64'h777FF7FF88800800 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<1>  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/latched_stalu_7555 ),
    .I3(\picorv32/reg_out [1]),
    .I4(\picorv32/alu_out_q [1]),
    .I5(\picorv32/decoded_imm_uj [1]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<1>_6526 )
  );
  LUT6 #(
    .INIT ( 64'hAEAAAAAAA2AAAAAA ))
  basesoc_en_storage_full_rstpot (
    .I0(basesoc_en_storage_full_2255),
    .I1(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_en_storage_full_rstpot_8851)
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  opsis_i2c_data_drv_glue_set (
    .I0(opsis_i2c_data_drv_en),
    .I1(opsis_i2c_data_drv_2273),
    .I2(opsis_i2c_data_drv_stop),
    .O(opsis_i2c_data_drv_glue_set_8629)
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  opsis_i2c_fx2_reset_storage_full_rstpot (
    .I0(opsis_i2c_fx2_reset_storage_full_2169),
    .I1(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(opsis_i2c_fx2_reset_storage_full_rstpot_8849)
  );
  LUT6 #(
    .INIT ( 64'hAEAAAAAAA2AAAAAA ))
  opsisi2c_storage_full_rstpot (
    .I0(opsisi2c_storage_full_2185),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o),
    .I5(basesoc_interface_dat_w[0]),
    .O(opsisi2c_storage_full_rstpot_8850)
  );
  LUT6 #(
    .INIT ( 64'hAAABAAAAAAA8AAAA ))
  \picorv32/irq_delay_rstpot  (
    .I0(\picorv32/irq_delay_7439 ),
    .I1(\picorv32/instr_waitirq_7541 ),
    .I2(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I3(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6094 ),
    .I4(\picorv32/decoder_trigger_7622 ),
    .I5(\picorv32/irq_active_7550 ),
    .O(\picorv32/irq_delay_rstpot_8856 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  opsis_i2c_data_bit_rstpot (
    .I0(opsis_i2c_data_drv_en),
    .I1(opsis_i2c_shift_reg_storage_full[0]),
    .I2(opsis_i2c_counter[3]),
    .I3(_n10015),
    .I4(opsis_i2c_data_bit_1466),
    .O(opsis_i2c_data_bit_rstpot_8855)
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine0_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine0_row_opened_2284),
    .I1(n0518),
    .I2(basesoc_sdram_bankmachine0_row_close),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_235_o )
,
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(N1730)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .I1(bankmachine0_state_FSM_FFd1_1274),
    .I2(bankmachine0_state_FSM_FFd2_5067),
    .I3(bankmachine0_state_FSM_FFd3_5066),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1730),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h08AA00AA00AA00AA ))
  \bankmachine1_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine1_row_opened_2289),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I2(basesoc_sdram_bankmachine1_row_close),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_278_o )
,
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(N1732)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I1(bankmachine1_state_FSM_FFd1_1276),
    .I2(bankmachine1_state_FSM_FFd2_5072),
    .I3(bankmachine1_state_FSM_FFd3_5071),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1732),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine2_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine2_row_opened_2294),
    .I1(n0693),
    .I2(basesoc_sdram_bankmachine2_row_close),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_321_o )
,
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(N1734)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .I1(bankmachine2_state_FSM_FFd1_1278),
    .I2(bankmachine2_state_FSM_FFd2_5062),
    .I3(bankmachine2_state_FSM_FFd3_5061),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1734),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine3_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine3_row_opened_2299),
    .I1(n0780),
    .I2(basesoc_sdram_bankmachine3_row_close),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_364_o )
,
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(N1736)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I1(bankmachine3_state_FSM_FFd1_1280),
    .I2(bankmachine3_state_FSM_FFd2_5082),
    .I3(bankmachine3_state_FSM_FFd3_5081),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1736),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h08AA00AA00AA00AA ))
  \bankmachine4_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine4_row_opened_2304),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .I2(basesoc_sdram_bankmachine4_row_close),
    .I3(basesoc_sdram_bankmachine4_row_hit),
    .I4
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_407_o )
,
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(N1738)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine4_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I1(bankmachine4_state_FSM_FFd1_1282),
    .I2(bankmachine4_state_FSM_FFd2_5087),
    .I3(bankmachine4_state_FSM_FFd3_5086),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1738),
    .O(\bankmachine4_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h08AA00AA00AA00AA ))
  \bankmachine5_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine5_row_opened_2309),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .I2(basesoc_sdram_bankmachine5_row_close),
    .I3(basesoc_sdram_bankmachine5_row_hit),
    .I4
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_450_o )
,
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(N1740)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine5_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .I1(bankmachine5_state_FSM_FFd1_1284),
    .I2(bankmachine5_state_FSM_FFd2_5077),
    .I3(bankmachine5_state_FSM_FFd3_5076),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1740),
    .O(\bankmachine5_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine6_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine6_row_opened_2314),
    .I1(n1041),
    .I2(basesoc_sdram_bankmachine6_row_close),
    .I3(basesoc_sdram_bankmachine6_row_hit),
    .I4
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_493_o )
,
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(N1742)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine6_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .I1(bankmachine6_state_FSM_FFd1_1286),
    .I2(bankmachine6_state_FSM_FFd2_5092),
    .I3(bankmachine6_state_FSM_FFd3_5091),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1742),
    .O(\bankmachine6_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h02AA00AA00AA00AA ))
  \bankmachine7_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine7_row_opened_2319),
    .I1(n1128),
    .I2(basesoc_sdram_bankmachine7_row_close),
    .I3(basesoc_sdram_bankmachine7_row_hit),
    .I4
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_536_o )
,
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(N1744)
  );
  LUT6 #(
    .INIT ( 64'h30FF303A30FF3030 ))
  \bankmachine7_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .I1(bankmachine7_state_FSM_FFd1_1288),
    .I2(bankmachine7_state_FSM_FFd2_5097),
    .I3(bankmachine7_state_FSM_FFd3_5096),
    .I4(basesoc_sdram_cmd_valid),
    .I5(N1744),
    .O(\bankmachine7_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_SW0  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6071 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(N1746)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I3(N1746),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'h8888080008000800 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In4_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6072 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .O(N1748)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In4  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I3(N1748),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In4_SW0  (
    .I0(basesoc_sdram_choose_req_grant_SF90),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6072 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(N1750)
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I4(N1750),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In5_8103 )
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine0_trccon_ready_glue_rst (
    .I0(_n10253),
    .I1(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine0_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .O(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_8639)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine0_trascon_ready_glue_rst (
    .I0(_n10253),
    .I1(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine0_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2288),
    .O(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_8642)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine1_trccon_ready_glue_rst (
    .I0(_n10259),
    .I1(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine1_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .O(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_8643)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine1_trascon_ready_glue_rst (
    .I0(_n10259),
    .I1(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine1_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2293),
    .O(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_8644)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine2_trccon_ready_glue_rst (
    .I0(_n10265),
    .I1(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine2_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .O(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_8646)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine2_trascon_ready_glue_rst (
    .I0(_n10265),
    .I1(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine2_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2298),
    .O(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_8647)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine3_trascon_ready_glue_rst (
    .I0(_n10271),
    .I1(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine3_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2303),
    .O(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_8648)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine3_trccon_ready_glue_rst (
    .I0(_n10271),
    .I1(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine3_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .O(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_8650)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine4_trccon_ready_glue_rst (
    .I0(_n10277),
    .I1(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine4_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .O(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_8651)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine4_trascon_ready_glue_rst (
    .I0(_n10277),
    .I1(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine4_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2308),
    .O(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_8653)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine5_trccon_ready_glue_rst (
    .I0(_n10283),
    .I1(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine5_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .O(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_8655)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine5_trascon_ready_glue_rst (
    .I0(_n10283),
    .I1(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine5_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2313),
    .O(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_8657)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine6_trccon_ready_glue_rst (
    .I0(_n10289),
    .I1(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine6_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .O(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_8658)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine6_trascon_ready_glue_rst (
    .I0(_n10289),
    .I1(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine6_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2318),
    .O(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_8659)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine7_trccon_ready_glue_rst (
    .I0(_n10295),
    .I1(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine7_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .O(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_8662)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine7_trascon_ready_glue_rst (
    .I0(_n10295),
    .I1(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine7_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2323),
    .O(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_8663)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT46_SW0  (
    .I0(_n124321),
    .I1(_n12387),
    .I2(dna_status[27]),
    .I3(\_n12444<5>1 ),
    .I4(_n124591_FRB_3410),
    .I5(_n12423),
    .O(N1752)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8A8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT46  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT213 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42_8286 ),
    .I3(_n123811_FRB_3413),
    .I4(dna_status[43]),
    .I5(N1752),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hBF0B2F02 ))
  \picorv32/Mcompar_alu_ltu_cy<15>  (
    .I0(\picorv32/reg_op1_30_7321 ),
    .I1(\picorv32/reg_op2_30_7291 ),
    .I2(\picorv32/reg_op2_31_7292 ),
    .I3(\picorv32/reg_op1_31_7322 ),
    .I4(\picorv32/Mcompar_alu_ltu_cy [14]),
    .O(\picorv32/Mcompar_alu_ltu_cy [15])
  );
  LUT5 #(
    .INIT ( 32'hBF0B2F02 ))
  \picorv32/Mcompar_alu_lts_cy<15>  (
    .I0(\picorv32/reg_op1_30_7321 ),
    .I1(\picorv32/reg_op2_30_7291 ),
    .I2(\picorv32/reg_op1_31_7322 ),
    .I3(\picorv32/reg_op2_31_7292 ),
    .I4(\picorv32/Mcompar_alu_lts_cy [14]),
    .O(\picorv32/Mcompar_alu_lts_cy [15])
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready2_6029),
    .I2(basesoc_port_cmd_ready14_6047),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>18 )
  );
  LUT4 #(
    .INIT ( 16'hBF2A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready4),
    .I2(litedramwishbone2native_state_FSM_FFd3_2986),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 )
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(litedramwishbone2native_state_FSM_FFd3_2986),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>12 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4>_01  (
    .I0(\picorv32/decoded_rs1 [4]),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I3(sys_rst_INV_494_o_3383),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [19]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3>_01  (
    .I0(\picorv32/decoded_rs1 [3]),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I3(sys_rst_INV_494_o_3383),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [18]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2>_01  (
    .I0(\picorv32/decoded_rs1 [2]),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I3(sys_rst_INV_494_o_3383),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [17]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1>_01  (
    .I0(\picorv32/decoded_rs1 [1]),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I3(sys_rst_INV_494_o_3383),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [16]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0>_01  (
    .I0(\picorv32/decoded_rs1 [0]),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I3(sys_rst_INV_494_o_3383),
    .I4(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .I5(\picorv32/mem_rdata_latched_noshuffle [15]),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0>_0_0 )
  );
  LUT6 #(
    .INIT ( 64'h2AAAEAAA2AAA2AAA ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5>_01  (
    .I0(\picorv32/decoded_rs1 [5]),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I3(sys_rst_INV_494_o_3383),
    .I4(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I5(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o1 ),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5>_0_0 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2273_o12_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .O(N1754)
  );
  LUT6 #(
    .INIT ( 64'hFFF3FFFF55515555 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o9_SW0 (
    .I0(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5_7902),
    .I1(_n7035),
    .I2(basesoc_sdram_cmd_valid_mmx_out2),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .O(N1756)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888088 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o9 (
    .I0(rhs_array_muxed6),
    .I1(_n7028),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o4_7901),
    .I3(N1756),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o8_7904),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o2_7899),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFF40 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o5_SW0 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o4_7915),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o2_7913),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o3_7914),
    .O(N1758)
  );
  LUT6 #(
    .INIT ( 64'h8888888800008000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o5 (
    .I0(rhs_array_muxed6),
    .I1(_n7028),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I5(N1758),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7551 ),
    .I3(N1760),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>2_8318 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7551 ),
    .I3(N1762),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>2_8319 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7551 ),
    .I3(N1764),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>2_8320 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7551 ),
    .I3(N1766),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>2_8321 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7551 ),
    .I3(N1768),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>2_8322 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7551 ),
    .I3(N1770),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>2_8323 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA808080 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>4  (
    .I0(\picorv32/cpu_state[7]_GND_2_o_equal_505_o ),
    .I1(\picorv32/mem_rdata_word[7] ),
    .I2(\picorv32/latched_is_lb_7551 ),
    .I3(N1772),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>1 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>3 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  \picorv32/cpu_state[7]_latched_branch_Select_520_o2_SW0  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I1(\picorv32/instr_retirq_7542 ),
    .I2(\picorv32/instr_jal_7335 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I4(\picorv32/instr_waitirq_7541 ),
    .I5(\picorv32/decoder_trigger_7622 ),
    .O(N1774)
  );
  LUT6 #(
    .INIT ( 64'hEEAEEAAA44044000 ))
  \picorv32/cpu_state[7]_latched_branch_Select_520_o2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/alu_out_0_6966 ),
    .I4(\picorv32/instr_jalr_7325 ),
    .I5(N1774),
    .O(\picorv32/cpu_state[7]_latched_branch_Select_520_o2_8356 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>22 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>27 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_port_cmd_ready3_6043),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>13 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAA999 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(litedramwishbone2native_state_FSM_FFd3_2986),
    .I3(basesoc_port_cmd_ready4),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>22 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>27 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_port_cmd_ready3_6043),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>13 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFDFD00FD ))
  basesoc_sdram_choose_cmd_grant_SF21 (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .O(basesoc_sdram_choose_cmd_grant_SF2)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>21 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>21 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>28 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>33 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank6_reload1_re1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_reload1_re)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_suart_tx_fifo_level0_xor<2>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .I3(suart_tx_fifo_level0[2]),
    .O(\Result<2>6 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_tx_fifo_level0_xor<1>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .O(\Result<1>6 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  basesoc_csrbankarray_csrbank3_master_w0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank3_master_w0_re)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_rx_fifo_level0_xor<1>11  (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_level0[0]),
    .I2(suart_rx_fifo_level0[1]),
    .O(\Result<1>10 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<12>_SW1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/instr_auipc_7336 ),
    .I2(\picorv32/instr_lui_7337 ),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/decoded_imm_uj [12]),
    .O(N1776)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<12>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/is_sb_sh_sw_7540 ),
    .I4(N1776),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<12>_6841 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<13>_SW1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/instr_auipc_7336 ),
    .I2(\picorv32/instr_lui_7337 ),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/decoded_imm_uj [13]),
    .O(N1778)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<13>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/is_sb_sh_sw_7540 ),
    .I4(N1778),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<13>_6842 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<14>_SW1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/instr_auipc_7336 ),
    .I2(\picorv32/instr_lui_7337 ),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/decoded_imm_uj [14]),
    .O(N1780)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<14>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/is_sb_sh_sw_7540 ),
    .I4(N1780),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<14>_6843 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<15>_SW1  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(\picorv32/instr_auipc_7336 ),
    .I2(\picorv32/instr_lui_7337 ),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/decoded_imm_uj [15]),
    .O(N1782)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<15>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/is_sb_sh_sw_7540 ),
    .I4(N1782),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<15>_6844 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<16>_SW1  (
    .I0(\picorv32/mem_rdata_q [16]),
    .I1(\picorv32/instr_auipc_7336 ),
    .I2(\picorv32/instr_lui_7337 ),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/decoded_imm_uj [16]),
    .O(N1784)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<16>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/is_sb_sh_sw_7540 ),
    .I4(N1784),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<16>_6845 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<17>_SW1  (
    .I0(\picorv32/mem_rdata_q [17]),
    .I1(\picorv32/instr_auipc_7336 ),
    .I2(\picorv32/instr_lui_7337 ),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/decoded_imm_uj [17]),
    .O(N1786)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<17>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/is_sb_sh_sw_7540 ),
    .I4(N1786),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<17>_6846 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<18>_SW1  (
    .I0(\picorv32/mem_rdata_q [18]),
    .I1(\picorv32/instr_auipc_7336 ),
    .I2(\picorv32/instr_lui_7337 ),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/decoded_imm_uj [18]),
    .O(N1788)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<18>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/is_sb_sh_sw_7540 ),
    .I4(N1788),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<18>_6847 )
  );
  LUT5 #(
    .INIT ( 32'hFFA8A8A8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<19>_SW1  (
    .I0(\picorv32/mem_rdata_q [19]),
    .I1(\picorv32/instr_auipc_7336 ),
    .I2(\picorv32/instr_lui_7337 ),
    .I3(\picorv32/instr_jal_7335 ),
    .I4(\picorv32/decoded_imm_uj [19]),
    .O(N1790)
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<19>  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/PWR_11_o_instr_jalr_equal_273_o ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/is_sb_sh_sw_7540 ),
    .I4(N1790),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<19>_6848 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1124_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/is_alu_reg_imm_7323 ),
    .I4(\picorv32/mem_rdata_q [14]),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1124_o )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1126_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/is_alu_reg_imm_7323 ),
    .I4(\picorv32/mem_rdata_q [14]),
    .I5(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1126_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1122_o1  (
    .I0(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .I1(\picorv32/is_alu_reg_imm_7323 ),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_alu_reg_imm_mem_rdata_q[31]_AND_1122_o )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1146_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [13]),
    .I4(\picorv32/mem_rdata_q [14]),
    .I5(\picorv32/is_alu_reg_reg_7539 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1146_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1138_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/mem_rdata_q [13]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/is_alu_reg_reg_7539 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1138_o )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1136_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [13]),
    .I4(\picorv32/is_alu_reg_reg_7539 ),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1136_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1134_o1  (
    .I0(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .I1(\picorv32/mem_rdata_q [13]),
    .I2(\picorv32/mem_rdata_q [12]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/is_alu_reg_reg_7539 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1134_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1132_o1  (
    .I0(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .I1(\picorv32/is_alu_reg_reg_7539 ),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [14]),
    .I4(\picorv32/mem_rdata_q [30]),
    .I5(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1132_o )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1144_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/is_alu_reg_reg_7539 ),
    .I2(\picorv32/mem_rdata_q [30]),
    .I3(\picorv32/mem_rdata_q [13]),
    .I4(\picorv32/mem_rdata_q [14]),
    .I5(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .O(\picorv32/is_alu_reg_reg_mem_rdata_q[31]_AND_1144_o )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT1_SW1  (
    .I0(opsisi2c_state_FSM_FFd1_1267),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsisi2c_state_FSM_FFd3_1269),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .O(N1792)
  );
  LUT6 #(
    .INIT ( 64'hF111111101111111 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT1  (
    .I0(opsis_i2c_scl_i_1455),
    .I1(N1792),
    .I2(basesoc_interface_we_1266),
    .I3(suart_rx_clear11_FRB_6060),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .I5(basesoc_interface_dat_w[0]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFEFFFFFF ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT2_SW1  (
    .I0(opsisi2c_state_FSM_FFd1_1267),
    .I1(opsisi2c_state_FSM_FFd4_1270),
    .I2(opsis_i2c_scl_i_1455),
    .I3(opsisi2c_state_FSM_FFd2_1268),
    .I4(opsisi2c_state_FSM_FFd3_1269),
    .O(N1794)
  );
  LUT6 #(
    .INIT ( 64'hF222222202222222 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT2  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1656_o ),
    .I1(N1794),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(basesoc_interface_we_1266),
    .I4(suart_rx_clear11_FRB_6060),
    .I5(basesoc_interface_dat_w[1]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2158_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  _n10422_inv1 (
    .I0(suart_tx_busy_2274),
    .I1(suart_uart_clk_txen_939),
    .I2(suart_tx_fifo_readable_2279),
    .I3(suart_sink_ready_908),
    .O(_n10422_inv)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o2  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [26]),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o12_8365 ),
    .I2(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o11_8364 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2811  (
    .I0(\picorv32/mem_rdata_q [6]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out12),
    .O(\picorv32/mem_rdata_latched_noshuffle [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2611  (
    .I0(\picorv32/mem_rdata_q [4]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out10),
    .O(\picorv32/mem_rdata_latched_noshuffle [4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2511  (
    .I0(\picorv32/mem_rdata_q [3]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out9),
    .O(\picorv32/mem_rdata_latched_noshuffle [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2711  (
    .I0(\picorv32/mem_rdata_q [5]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out11),
    .O(\picorv32/mem_rdata_latched_noshuffle [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2411  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out8),
    .O(\picorv32/mem_rdata_latched_noshuffle [31])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2311  (
    .I0(\picorv32/mem_rdata_q [30]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out7),
    .O(\picorv32/mem_rdata_latched_noshuffle [30])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux21111  (
    .I0(\picorv32/mem_rdata_q [29]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out6),
    .O(\picorv32/mem_rdata_latched_noshuffle [29])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2011  (
    .I0(\picorv32/mem_rdata_q [28]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out4),
    .O(\picorv32/mem_rdata_latched_noshuffle [28])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2211  (
    .I0(\picorv32/mem_rdata_q [2]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out5),
    .O(\picorv32/mem_rdata_latched_noshuffle [2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1711  (
    .I0(\picorv32/mem_rdata_q [25]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out1),
    .O(\picorv32/mem_rdata_latched_noshuffle [25])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux11111  (
    .I0(\picorv32/mem_rdata_q [1]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out26),
    .O(\picorv32/mem_rdata_latched_noshuffle [1])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1101  (
    .I0(\picorv32/mem_rdata_q [0]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out13),
    .O(\picorv32/mem_rdata_latched_noshuffle [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2FFFFFFFF ))
  basesoc_sdram_choose_cmd_ce1 (
    .I0(_n7028),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(basesoc_sdram_trrdcon_ready_2332),
    .I5(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_ce)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10506_inv1 (
    .I0(basesoc_sdram_bankmachine0_row_open),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2288),
    .O(_n10506_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10524_inv1 (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2293),
    .O(_n10524_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10542_inv1 (
    .I0(basesoc_sdram_bankmachine2_row_open),
    .I1(basesoc_sdram_bankmachine2_cmd_valid),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2298),
    .O(_n10542_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10560_inv1 (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2303),
    .O(_n10560_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10578_inv1 (
    .I0(basesoc_sdram_bankmachine4_row_open),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2308),
    .O(_n10578_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10596_inv1 (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_bankmachine5_cmd_valid),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2313),
    .O(_n10596_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10614_inv1 (
    .I0(basesoc_sdram_bankmachine6_row_open),
    .I1(basesoc_sdram_bankmachine6_cmd_valid),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2318),
    .O(_n10614_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10632_inv1 (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_bankmachine7_cmd_valid),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2323),
    .O(_n10632_inv)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_row_open),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_row_open),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_row_open),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_row_open),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o9 (
    .I0(rhs_array_muxed6),
    .I1(_n7028),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o2_7906),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o4_7908),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o6_7910),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o8_7912),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o)
  );
  LUT6 #(
    .INIT ( 64'h0B0B0B0B0B000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In1  (
    .I0(_n7028),
    .I1(rhs_array_muxed6),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I3(basesoc_sdram_choose_req_grant_SF90),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1304),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_7925 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1911  (
    .I0(\picorv32/mem_rdata_q [27]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out3),
    .O(\picorv32/mem_rdata_latched_noshuffle [27])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1811  (
    .I0(\picorv32/mem_rdata_q [26]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out2),
    .O(\picorv32/mem_rdata_latched_noshuffle [26])
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [27]),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o12_8365 ),
    .I2(\picorv32/mem_rdata_latched_noshuffle [26]),
    .I3(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o11_8364 ),
    .O(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1097_o )
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .I1(basesoc_sdram_bankmachine0_row_opened_2284),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1652),
    .O(N1174)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_2294),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1744),
    .O(N1182)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine4_row_opened_2304),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1836),
    .O(N1190)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine6_row_opened_2314),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1928),
    .O(N1198)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In311  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In31 )
  );
  LUT6 #(
    .INIT ( 64'h0B0B0B0B0B000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In1  (
    .I0(_n7028),
    .I1(rhs_array_muxed6),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2 )
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0151 (
    .I0(half_rate_phy_record0_address[9]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0141 (
    .I0(half_rate_phy_record0_address[8]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0131 (
    .I0(half_rate_phy_record0_address[7]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0121 (
    .I0(half_rate_phy_record0_address[6]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0111 (
    .I0(half_rate_phy_record0_address[5]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0101 (
    .I0(half_rate_phy_record0_address[4]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed091 (
    .I0(half_rate_phy_record0_address[3]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed081 (
    .I0(half_rate_phy_record0_address[2]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed071 (
    .I0(half_rate_phy_record0_address[1]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed051 (
    .I0(half_rate_phy_record0_address[13]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[13]),
    .O(array_muxed0[13])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed041 (
    .I0(half_rate_phy_record0_address[12]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed031 (
    .I0(half_rate_phy_record0_address[11]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed021 (
    .I0(half_rate_phy_record0_address[10]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed011 (
    .I0(half_rate_phy_record0_address[0]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed1312 (
    .I0(half_rate_phy_record0_bank[2]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_bank[2]),
    .O(array_muxed1[2])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed1211 (
    .I0(half_rate_phy_record0_bank[1]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed1111 (
    .I0(half_rate_phy_record0_bank[0]),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mcount_half_rate_phy_phase_sel_xor<0>11  (
    .I0(half_rate_phy_phase_sel_BRB0_8903),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .O(Result2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1011  (
    .I0(\picorv32/mem_rdata_q [15]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out22),
    .O(\picorv32/mem_rdata_latched_noshuffle [15])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1021  (
    .I0(\picorv32/mem_rdata_q [16]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out23),
    .O(\picorv32/mem_rdata_latched_noshuffle [16])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1031  (
    .I0(\picorv32/mem_rdata_q [17]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out24),
    .O(\picorv32/mem_rdata_latched_noshuffle [17])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1041  (
    .I0(\picorv32/mem_rdata_q [18]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out25),
    .O(\picorv32/mem_rdata_latched_noshuffle [18])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1051  (
    .I0(\picorv32/mem_rdata_q [19]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out27),
    .O(\picorv32/mem_rdata_latched_noshuffle [19])
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .I1(basesoc_sdram_bankmachine1_row_opened_2289),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1698),
    .O(N1178)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine3_row_opened_2299),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1790),
    .O(N1186)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine5_row_opened_2309),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1882),
    .O(N1194)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine7_row_opened_2319),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .I2(refresher_state_FSM_FFd2_1272),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_generator_done_1140),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1974),
    .O(N1202)
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In121  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 )
  );
  LUT6 #(
    .INIT ( 64'hA8AA8A82AAAAAAAA ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In121  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(array_muxed17_INV_394_o2),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In311  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 )
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<1>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_count[1]),
    .I2(rhs_array_muxed6),
    .I3(_n7028),
    .I4(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<2>11  (
    .I0(basesoc_sdram_twtrcon_count[2]),
    .I1(basesoc_sdram_twtrcon_count[0]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(rhs_array_muxed6),
    .I4(_n7028),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In4 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8192 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8195 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8199 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux5111  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out21),
    .O(\picorv32/mem_rdata_latched_noshuffle [14])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux4111  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out20),
    .O(\picorv32/mem_rdata_latched_noshuffle [13])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux3111  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out19),
    .O(\picorv32/mem_rdata_latched_noshuffle [12])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine6_req_lock1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine6_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine7_req_lock1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine7_req_lock)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0780<3>1  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(n0780)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  basesoc_port_cmd_ready32_SW0 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .O(N1148)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1 (
    .I0(n0012),
    .I1(cache_state_FSM_FFd3_5056),
    .I2(cache_state_FSM_FFd2_5057),
    .I3(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I4(basesoc_slave_sel[4]),
    .I5(rhs_array_muxed47),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux31111  (
    .I0(\picorv32/mem_rdata_q [9]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out16),
    .O(\picorv32/mem_rdata_latched_noshuffle [9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2911  (
    .I0(\picorv32/mem_rdata_q [7]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out14),
    .O(\picorv32/mem_rdata_latched_noshuffle [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux3011  (
    .I0(\picorv32/mem_rdata_q [8]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out15),
    .O(\picorv32/mem_rdata_latched_noshuffle [8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1611  (
    .I0(\picorv32/mem_rdata_q [24]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out),
    .O(\picorv32/mem_rdata_latched_noshuffle [24])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1511  (
    .I0(\picorv32/mem_rdata_q [23]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out31),
    .O(\picorv32/mem_rdata_latched_noshuffle [23])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1411  (
    .I0(\picorv32/mem_rdata_q [22]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out30),
    .O(\picorv32/mem_rdata_latched_noshuffle [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1311  (
    .I0(\picorv32/mem_rdata_q [21]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out29),
    .O(\picorv32/mem_rdata_latched_noshuffle [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1211  (
    .I0(\picorv32/mem_rdata_q [20]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out28),
    .O(\picorv32/mem_rdata_latched_noshuffle [20])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux1111  (
    .I0(\picorv32/mem_rdata_q [10]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out17),
    .O(\picorv32/mem_rdata_latched_noshuffle [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \picorv32/mux2111  (
    .I0(\picorv32/mem_rdata_q [11]),
    .I1(\picorv32/mem_valid_460 ),
    .I2(basesoc_picorv32_mem_ready),
    .I3(basesoc_done_mmx_out18),
    .O(\picorv32/mem_rdata_latched_noshuffle [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF888A ))
  \picorv32/_n14251  (
    .I0(\picorv32/instr_trap_INV_478_o ),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .I2(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I3(\picorv32/is_lui_auipc_jal_7694 ),
    .I4(\picorv32/is_slli_srli_srai_7496 ),
    .I5(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .O(\picorv32/_n1425 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2  (
    .I0(\picorv32/instr_waitirq_7541 ),
    .I1(\picorv32/irq_pending[1] ),
    .I2(\picorv32/irq_pending[4] ),
    .I3(\picorv32/irq_pending[3] ),
    .I4(\picorv32/instr_jal_7335 ),
    .I5(\picorv32/decoder_trigger_7622 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>1_8346 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<2>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_2_7557 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> ),
    .I5(\picorv32/decoded_imm_uj [2]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<2>_6524 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>1  (
    .I0(\picorv32/irq_mask [17]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<17> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<17>1_8369 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>1  (
    .I0(\picorv32/irq_mask [18]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<18> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<18>1_8371 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>1  (
    .I0(\picorv32/irq_mask [19]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<19> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<19>1_8373 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>1  (
    .I0(\picorv32/irq_mask [20]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<20> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<20>1_8375 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>1  (
    .I0(\picorv32/irq_mask [21]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<21> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<21>1_8377 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>1  (
    .I0(\picorv32/irq_mask [22]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<22> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<22>1_8379 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>1  (
    .I0(\picorv32/irq_mask [23]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<23> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<23>1_8381 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>1  (
    .I0(\picorv32/irq_mask [24]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<24> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<24>1_8383 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>1  (
    .I0(\picorv32/irq_mask [25]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<25> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<25>1_8385 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>1  (
    .I0(\picorv32/irq_mask [26]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<26> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<26>1_8387 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>1  (
    .I0(\picorv32/irq_mask [27]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<27> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<27>1_8389 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>1  (
    .I0(\picorv32/irq_mask [28]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<28> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<28>1_8391 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>1  (
    .I0(\picorv32/irq_mask [29]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<29> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<29>1_8393 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>1  (
    .I0(\picorv32/irq_mask [30]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<30> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<30>1_8395 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>1  (
    .I0(\picorv32/irq_mask [31]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<31> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<31>1_8397 )
  );
  LUT5 #(
    .INIT ( 32'hF8888888 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>1  (
    .I0(\picorv32/irq_mask [16]),
    .I1(\picorv32/instr_maskirq_7497 ),
    .I2(\picorv32/_n1445 ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I4(\picorv32/decoded_rs1[5]_read_port_350_OUT<16> ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>3_8399 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<5>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_5_7560 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> ),
    .I5(\picorv32/decoded_imm_uj [5]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<5>_6518 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<6>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_6_7561 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> ),
    .I5(\picorv32/decoded_imm_uj [6]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<6>_6516 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<7>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_7_7562 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> ),
    .I5(\picorv32/decoded_imm_uj [7]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<7>_6514 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<8>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_8_7563 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> ),
    .I5(\picorv32/decoded_imm_uj [8]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<8>_6512 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<9>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_9_7564 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> ),
    .I5(\picorv32/decoded_imm_uj [9]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<9>_6510 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<10>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_10_7565 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> ),
    .I5(\picorv32/decoded_imm_uj [10]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<10>_6508 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<11>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_11_7566 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> ),
    .I5(\picorv32/decoded_imm_uj [11]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<11>_6506 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<12>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_12_7567 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> ),
    .I5(\picorv32/decoded_imm_uj [12]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<12>_6504 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<13>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_13_7568 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> ),
    .I5(\picorv32/decoded_imm_uj [13]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<13>_6502 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<14>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_14_7569 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> ),
    .I5(\picorv32/decoded_imm_uj [14]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<14>_6500 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<15>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_15_7570 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> ),
    .I5(\picorv32/decoded_imm_uj [15]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<15>_6498 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<16>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_16_7571 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> ),
    .I5(\picorv32/decoded_imm_uj [16]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<16>_6496 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<17>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_17_7572 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> ),
    .I5(\picorv32/decoded_imm_uj [17]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<17>_6494 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<18>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_18_7573 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> ),
    .I5(\picorv32/decoded_imm_uj [18]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<18>_6492 )
  );
  LUT4 #(
    .INIT ( 16'h1537 ))
  \picorv32/Mmux_mem_rdata_word1101  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(\picorv32/reg_op1_1_6532 ),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_0_6533 ),
    .O(\picorv32/Mmux_mem_rdata_word110 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_zero_clear1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(basesoc_interface_we_1266),
    .I2(basesoc_interface_dat_w[0]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .O(basesoc_zero_clear)
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<19>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_19_7574 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> ),
    .I5(\picorv32/decoded_imm_uj [19]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<19>_6490 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<20>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_20_7575 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<20>_6488 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<21>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_21_7576 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<21>_6486 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<22>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_22_7577 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<22>_6484 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<23>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_23_7578 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<23>_6482 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<24>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_24_7579 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<24>_6480 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<25>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_25_7580 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<25>_6478 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<26>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_26_7581 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<26>_6476 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<27>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_27_7582 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<27>_6474 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<28>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_28_7583 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<28>_6472 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<29>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_29_7584 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<29>_6470 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<30>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_30_7585 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<30>_6468 )
  );
  LUT6 #(
    .INIT ( 64'h07777777F8888888 ))
  \picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<31>  (
    .I0(\picorv32/_n1416<4>1_6106 ),
    .I1(\picorv32/reg_next_pc_31_7586 ),
    .I2(\picorv32/latched_branch_7554 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> ),
    .I5(\picorv32/decoded_imm_uj [20]),
    .O(\picorv32/Madd_PWR_11_o_decoded_imm_uj[31]_add_398_OUT_lut<31>_6466 )
  );
  LUT5 #(
    .INIT ( 32'h02028280 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT11  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(dna_status[56]),
    .I4(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h0404545004044440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT61  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(suart_rx_clear11_FRB_6060),
    .I2(\basesoc_interface_adr[5] ),
    .I3(dna_status[29]),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h55955555 ))
  \Mcount_suart_tx_fifo_level0_lut<3>1  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I3(suart_tx_trigger),
    .I4(basesoc_interface_we_1266),
    .O(Mcount_suart_tx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd3_5066),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd3_5066),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd3_5066),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd3_5066),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd3_5066),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd3_5066),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd3_5066),
    .I2(bankmachine0_state_FSM_FFd1_1274),
    .I3(bankmachine0_state_FSM_FFd2_5067),
    .I4(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd3_5071),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd3_5071),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd3_5071),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd3_5071),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd3_5071),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd3_5071),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd3_5071),
    .I2(bankmachine1_state_FSM_FFd1_1276),
    .I3(bankmachine1_state_FSM_FFd2_5072),
    .I4(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd3_5061),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd3_5061),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd3_5061),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd3_5061),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd3_5061),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd3_5061),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd3_5061),
    .I2(bankmachine2_state_FSM_FFd1_1278),
    .I3(bankmachine2_state_FSM_FFd2_5062),
    .I4(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_5081),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd3_5081),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_5081),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_5081),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_5081),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_5081),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_5081),
    .I2(bankmachine3_state_FSM_FFd1_1280),
    .I3(bankmachine3_state_FSM_FFd2_5082),
    .I4(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine4_state_FSM_FFd3_5086),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine4_state_FSM_FFd3_5086),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine4_state_FSM_FFd3_5086),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine4_state_FSM_FFd3_5086),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine4_state_FSM_FFd3_5086),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine4_state_FSM_FFd3_5086),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine4_state_FSM_FFd3_5086),
    .I2(bankmachine4_state_FSM_FFd1_1282),
    .I3(bankmachine4_state_FSM_FFd2_5087),
    .I4(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine7_state_FSM_FFd3_5096),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine7_state_FSM_FFd3_5096),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine7_state_FSM_FFd3_5096),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine7_state_FSM_FFd3_5096),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine7_state_FSM_FFd3_5096),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine7_state_FSM_FFd3_5096),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine7_state_FSM_FFd3_5096),
    .I2(bankmachine7_state_FSM_FFd1_1288),
    .I3(bankmachine7_state_FSM_FFd2_5097),
    .I4(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[3])
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \picorv32/_n1284_inv_SW0  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/mem_do_wdata_7545 ),
    .I3(\picorv32/mem_do_rdata_7546 ),
    .O(N1222)
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n10462_inv1 (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_readable_2280),
    .I2(suart_rx_clear),
    .I3(n0197),
    .O(_n10462_inv)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \picorv32/_n1221_inv1  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_do_wdata_7545 ),
    .I2(\picorv32/mem_state [0]),
    .I3(sys_rst_INV_494_o_3383),
    .I4(\picorv32/trap_7619 ),
    .O(\picorv32/_n1221_inv )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank6_load0_re1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_interface_we_1266),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .O(basesoc_csrbankarray_csrbank6_load0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .I2(basesoc_interface_we_1266),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(basesoc_csrbankarray_csrbank6_load2_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_update_value_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .I2(basesoc_interface_we_1266),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(basesoc_update_value_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_load1_re)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank6_reload2_re1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_interface_we_1266),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .O(basesoc_csrbankarray_csrbank6_reload2_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank6_reload0_re1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .O(basesoc_csrbankarray_csrbank6_reload0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_load3_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_reload3_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(suart_rx_clear11_FRB_6060),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'h99999999999D9999 ))
  \Mcount_suart_rx_fifo_level0_lut<3>1  (
    .I0(suart_rx_fifo_level0[3]),
    .I1(suart_source_valid_940),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(Mcount_suart_rx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT81  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[3]),
    .I5(spiflash_sr[7]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT71  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[2]),
    .I5(spiflash_sr[6]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT61  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[1]),
    .I5(spiflash_sr[5]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT51  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[0]),
    .I5(spiflash_sr[4]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT41  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[3]),
    .I5(spiflash_sr[3]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT31  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[2]),
    .I5(spiflash_sr[2]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT21  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[1]),
    .I5(spiflash_sr[1]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1724_OUT11  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(rhs_array_muxed47),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[0]),
    .I5(spiflash_sr[0]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1724_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_max_time1_inv1 (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine5_state_FSM_FFd3_5076),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine5_state_FSM_FFd3_5076),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine5_state_FSM_FFd3_5076),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine5_state_FSM_FFd3_5076),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine5_state_FSM_FFd3_5076),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine5_state_FSM_FFd3_5076),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine5_state_FSM_FFd3_5076),
    .I2(bankmachine5_state_FSM_FFd1_1284),
    .I3(bankmachine5_state_FSM_FFd2_5077),
    .I4(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine6_state_FSM_FFd3_5091),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine6_state_FSM_FFd3_5091),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine6_state_FSM_FFd3_5091),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine6_state_FSM_FFd3_5091),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine6_state_FSM_FFd3_5091),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine6_state_FSM_FFd3_5091),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAEAAAAAAA2AAAA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine6_state_FSM_FFd3_5091),
    .I2(bankmachine6_state_FSM_FFd1_1286),
    .I3(bankmachine6_state_FSM_FFd2_5092),
    .I4(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_738_o111 (
    .I0(suart_tx_bitcount[1]),
    .I1(suart_tx_busy_2274),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_tx_bitcount[3]),
    .I4(suart_uart_clk_txen_939),
    .I5(suart_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_738_o11)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAAB ))
  \picorv32/cpu_state_FSM_FFd2-In41  (
    .I0(\picorv32/is_lui_auipc_jal_7694 ),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .I2(\picorv32/instr_getq_7499 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_retirq_7542 ),
    .I5(\picorv32/instr_maskirq_7497 ),
    .O(\picorv32/cpu_state_FSM_FFd2-In41_8357 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00020000 ))
  \picorv32/resetn_01  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(N1214),
    .I5(sys_rst),
    .O(\picorv32/resetn_0 )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  suart_tx_fifo_do_read1 (
    .I0(n0176),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_sink_ready_908),
    .O(suart_tx_fifo_do_read)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Mmux_basesoc_data_port_dat_w<0>1131  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_1315),
    .I2(litedramwishbone2native_state_FSM_FFd2_2985),
    .I3(new_master_rdata_valid4_1185),
    .O(\Mmux_basesoc_data_port_dat_w<0>113 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  litedramwishbone2native_state_basesoc_write_from_slave1 (
    .I0(cache_state_FSM_FFd1_1315),
    .I1(litedramwishbone2native_state_FSM_FFd1_1316),
    .I2(new_master_wdata_ready1_1183),
    .I3(litedramwishbone2native_state_FSM_FFd2_2985),
    .I4(new_master_rdata_valid4_1185),
    .O(basesoc_write_from_slave)
  );
  LUT5 #(
    .INIT ( 32'h0777FFFF ))
  \Mmux_basesoc_data_port_dat_w<0>1111  (
    .I0(litedramwishbone2native_state_FSM_FFd1_1316),
    .I1(new_master_wdata_ready1_1183),
    .I2(litedramwishbone2native_state_FSM_FFd2_2985),
    .I3(new_master_rdata_valid4_1185),
    .I4(cache_state_FSM_FFd1_1315),
    .O(\Mmux_basesoc_data_port_dat_w<0>111_6058 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_zero_trigger1 (
    .I0(basesoc_zero_trigger_INV_289_o_13[31]),
    .I1(\basesoc_zero_trigger_INV_289_o<31>1_7770 ),
    .I2(\basesoc_zero_trigger_INV_289_o<31>2_7771 ),
    .I3(\basesoc_zero_trigger_INV_289_o<31>3_7772 ),
    .I4(\basesoc_zero_trigger_INV_289_o<31>4_7773 ),
    .I5(\basesoc_zero_trigger_INV_289_o<31>5_7774 ),
    .O(basesoc_zero_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>41  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I1(\picorv32/latched_is_lu_7553 ),
    .I2(\picorv32/mem_wordsize [1]),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(\picorv32/mem_wordsize [0]),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>4 )
  );
  LUT4 #(
    .INIT ( 16'h88D8 ))
  _n10427_inv1 (
    .I0(suart_rx_busy_2276),
    .I1(suart_uart_clk_rxen_971),
    .I2(suart_rx_r_23),
    .I3(xilinxmultiregimpl2_regs1_10),
    .O(_n10427_inv)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(suart_rx_clear11_FRB_6060),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I4(basesoc_interface_we_1266),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I4(basesoc_interface_we_1266),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I4(basesoc_interface_we_1266),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I4(basesoc_interface_we_1266),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h2222222222202222 ))
  _n10407_inv1 (
    .I0(opsis_i2c_scl_i_1455),
    .I1(opsis_i2c_scl_r_906),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[1]),
    .I4(opsis_i2c_counter[3]),
    .I5(opsis_i2c_counter[2]),
    .O(_n10407_inv)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I4(basesoc_interface_we_1266),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I4(basesoc_interface_we_1266),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1266),
    .I4(\basesoc_interface_adr[4] ),
    .I5(suart_rx_clear11_FRB_6060),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/_n1347_inv1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/instr_maskirq_7497 ),
    .O(\picorv32/_n1347_inv )
  );
  LUT5 #(
    .INIT ( 32'h02202020 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT31  (
    .I0(opsis_i2c_scl_i_1455),
    .I1(opsis_i2c_scl_r_906),
    .I2(opsis_i2c_counter[2]),
    .I3(opsis_i2c_counter[0]),
    .I4(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0202020002020202 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT11  (
    .I0(opsis_i2c_scl_i_1455),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_scl_r_906),
    .I3(opsis_i2c_counter[1]),
    .I4(opsis_i2c_counter[2]),
    .I5(opsis_i2c_counter[3]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1659_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h5173 ))
  \picorv32/Mmux_mem_la_wstrb21  (
    .I0(\picorv32/reg_op1_1_6532 ),
    .I1(\picorv32/mem_wordsize [1]),
    .I2(\picorv32/reg_op1_0_6533 ),
    .I3(\picorv32/mem_wordsize [0]),
    .O(\picorv32/mem_la_wstrb [1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk_rstpot (
    .I0(opsis_i2c_samp_carry_5502),
    .I1(spiflash_clk_5503),
    .O(spiflash_clk_rstpot_8847)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable)
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT81  (
    .I0(suart_tx_fifo_readable_2279),
    .I1(memdat_1[7]),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2274),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT71  (
    .I0(suart_tx_reg[7]),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2274),
    .I4(memdat_1[6]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT61  (
    .I0(suart_tx_reg[6]),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2274),
    .I4(memdat_1[5]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT51  (
    .I0(suart_tx_reg[5]),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2274),
    .I4(memdat_1[4]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT41  (
    .I0(suart_tx_reg[4]),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2274),
    .I4(memdat_1[3]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT31  (
    .I0(suart_tx_reg[3]),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2274),
    .I4(memdat_1[2]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT21  (
    .I0(suart_tx_reg[2]),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2274),
    .I4(memdat_1[1]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT11  (
    .I0(suart_tx_reg[1]),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_busy_2274),
    .I4(memdat_1[0]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1677_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Mcount_dna_cnt_xor<5>11  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[4]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[2]),
    .I4(dna_cnt[1]),
    .I5(dna_cnt[0]),
    .O(\Result<5>1 )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \Mcount_suart_tx_bitcount_xor<0>11  (
    .I0(suart_tx_bitcount[0]),
    .I1(suart_sink_ready_908),
    .I2(suart_tx_busy_2274),
    .I3(suart_tx_fifo_readable_2279),
    .O(Mcount_suart_tx_bitcount)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  _n124201 (
    .I0(\picorv32/mem_addr [7]),
    .I1(\picorv32/mem_addr [4]),
    .I2(\picorv32/mem_addr [6]),
    .I3(\picorv32/mem_addr [2]),
    .I4(\picorv32/mem_addr [5]),
    .I5(\picorv32/mem_addr [3]),
    .O(N1447)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  _n123811 (
    .I0(\picorv32/mem_addr [2]),
    .I1(\picorv32/mem_addr [6]),
    .I2(\picorv32/mem_addr [3]),
    .I3(\picorv32/mem_addr [7]),
    .I4(\picorv32/mem_addr [4]),
    .I5(\picorv32/mem_addr [5]),
    .O(N1448)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n124591 (
    .I0(\picorv32/mem_addr [4]),
    .I1(\picorv32/mem_addr [6]),
    .I2(\picorv32/mem_addr [7]),
    .I3(\picorv32/mem_addr [3]),
    .I4(\picorv32/mem_addr [2]),
    .I5(\picorv32/mem_addr [5]),
    .O(N1431)
  );
  LUT5 #(
    .INIT ( 32'h00FBFB00 ))
  \Mcount_suart_tx_bitcount_xor<1>11  (
    .I0(suart_sink_ready_908),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_tx_busy_2274),
    .I3(suart_tx_bitcount[0]),
    .I4(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h00FBFB00FB00FB00 ))
  \Mcount_suart_tx_bitcount_xor<2>11  (
    .I0(suart_sink_ready_908),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_tx_busy_2274),
    .I3(suart_tx_bitcount[2]),
    .I4(suart_tx_bitcount[0]),
    .I5(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount2)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1111_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/mem_rdata_q [12]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1111_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1110_o1  (
    .I0(\picorv32/mem_rdata_q [14]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1110_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1109_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .I2(\picorv32/mem_rdata_q [14]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1109_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1108_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .I2(\picorv32/mem_rdata_q [14]),
    .I3(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1108_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1107_o1  (
    .I0(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_lb_lh_lw_lbu_lhu_mem_rdata_q[14]_AND_1107_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<0>1  (
    .I0(\picorv32/mem_rdata_q [20]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .I2(\picorv32/is_alu_reg_imm_7323 ),
    .I3(\picorv32/instr_jalr_7325 ),
    .I4(\picorv32/mem_rdata_q [7]),
    .I5(\picorv32/is_sb_sh_sw_7540 ),
    .O(\picorv32/PWR_11_o_decoded_imm_uj[31]_select_276_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1114_o1  (
    .I0(\picorv32/mem_rdata_q [13]),
    .I1(\picorv32/is_sb_sh_sw_7540 ),
    .I2(\picorv32/mem_rdata_q [14]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1114_o )
  );
  LUT4 #(
    .INIT ( 16'h0008 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1113_o1  (
    .I0(\picorv32/mem_rdata_q [12]),
    .I1(\picorv32/is_sb_sh_sw_7540 ),
    .I2(\picorv32/mem_rdata_q [14]),
    .I3(\picorv32/mem_rdata_q [13]),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1113_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1112_o1  (
    .I0(\picorv32/is_sb_sh_sw_7540 ),
    .I1(\picorv32/mem_rdata_q [14]),
    .I2(\picorv32/mem_rdata_q [13]),
    .I3(\picorv32/mem_rdata_q [12]),
    .O(\picorv32/is_sb_sh_sw_mem_rdata_q[14]_AND_1112_o )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_bus_wishbone_ack_1365),
    .I2(basesoc_counter[0]),
    .O(basesoc_bus_wishbone_ack_rstpot_8848)
  );
  LUT6 #(
    .INIT ( 64'hAFBCAFAF00130000 ))
  _n10571_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\n0865<3>1 ),
    .I3(basesoc_sdram_bankmachine5_req_lock),
    .I4(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6044),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(_n10571_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h93A0 ))
  _n10499_inv1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2986),
    .I1(n0518),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(_n10499_inv)
  );
  LUT4 #(
    .INIT ( 16'h95C0 ))
  _n10535_inv1 (
    .I0(n0693),
    .I1(basesoc_port_cmd_ready2_6029),
    .I2(basesoc_port_cmd_ready14_6047),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(_n10535_inv)
  );
  LUT6 #(
    .INIT ( 64'h555595550000C000 ))
  _n10607_inv1 (
    .I0(n1041),
    .I1(_n6522[0]),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I3(basesoc_port_cmd_ready2_6029),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(_n10607_inv)
  );
  LUT6 #(
    .INIT ( 64'h555595550000C000 ))
  _n10625_inv1 (
    .I0(n1128),
    .I1(_n6522[0]),
    .I2(basesoc_port_cmd_ready131),
    .I3(basesoc_port_cmd_ready2_6029),
    .I4(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(_n10625_inv)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1111  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEF11FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In211  (
    .I0(multiplexer_state_FSM_FFd1_1312),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFE11FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In21  (
    .I0(multiplexer_state_FSM_FFd1_1312),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEF11FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In11  (
    .I0(multiplexer_state_FSM_FFd1_1312),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In11  (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1290),
    .I1(bankmachine0_state_FSM_FFd1_1274),
    .I2(bankmachine0_state_FSM_FFd2_5067),
    .I3(bankmachine0_state_FSM_FFd3_5066),
    .I4(basesoc_sdram_cmd_valid_mmx_out),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I1(bankmachine6_state_FSM_FFd1_1286),
    .I2(bankmachine6_state_FSM_FFd2_5092),
    .I3(bankmachine6_state_FSM_FFd3_5091),
    .I4(basesoc_sdram_cmd_valid_mmx_out6),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_7798)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .I1(bankmachine4_state_FSM_FFd1_1282),
    .I2(bankmachine4_state_FSM_FFd2_5087),
    .I3(bankmachine4_state_FSM_FFd3_5086),
    .I4(basesoc_sdram_cmd_valid_mmx_out4),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_7800)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .I1(bankmachine2_state_FSM_FFd1_1278),
    .I2(bankmachine2_state_FSM_FFd2_5062),
    .I3(bankmachine2_state_FSM_FFd3_5061),
    .I4(basesoc_sdram_cmd_valid_mmx_out2),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_7802)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5124 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5129 ),
    .I2(rhs_array_muxed6),
    .I3(_n7028),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1303),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_7926 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed10_INV_391_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(refresher_state_FSM_FFd2_1272),
    .I2(basesoc_sdram_generator_done_1140),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_cmd_payload_cas_1138),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o),
    .O(N1164)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed11_INV_392_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(refresher_state_FSM_FFd2_1272),
    .I2(basesoc_sdram_generator_done_1140),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_cmd_payload_ras_1259),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o),
    .O(N1166)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed12_INV_393_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(refresher_state_FSM_FFd2_1272),
    .I2(basesoc_sdram_generator_done_1140),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(basesoc_sdram_cmd_payload_we_1139),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o),
    .O(N1168)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed17_INV_394_o1 (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o),
    .I4(multiplexer_state_FSM_FFd2_1313),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed17_INV_394_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed18_INV_395_o1 (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_879_o),
    .I4(multiplexer_state_FSM_FFd2_1313),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed18_INV_395_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed19_INV_396_o1 (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_885_o),
    .I4(multiplexer_state_FSM_FFd2_1313),
    .I5(multiplexer_state_FSM_FFd1_1312),
    .O(array_muxed19_INV_396_o)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5122 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .I2(rhs_array_muxed6),
    .I3(_n7028),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8193 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In4  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I2(rhs_array_muxed6),
    .I3(_n7028),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8201 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed311 (
    .I0(half_rate_phy_record0_ras_n),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_ras_n),
    .O(array_muxed3)
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed511 (
    .I0(half_rate_phy_record0_we_n),
    .I1(half_rate_phy_phase_sel_BRB1_8904),
    .I2(half_rate_phy_phase_sel_BRB0_8903),
    .I3(half_rate_phy_record1_we_n),
    .O(array_muxed5)
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In121  (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1291),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5107 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1292),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_SW0  (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5109 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1293),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1294),
    .O(N1130)
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(basesoc_sdram_choose_cmd_grant_SF2),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8190 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_SW0  (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .O(N1136)
  );
  LUT6 #(
    .INIT ( 64'h8080800080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1297),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6071 ),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_8313 )
  );
  LUT6 #(
    .INIT ( 64'hABAAA9AA54555655 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(\picorv32/mem_addr [11]),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6044),
    .I4(\n0865<3>1 ),
    .I5(Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>14 )
  );
  LUT6 #(
    .INIT ( 64'h22202220FFFF2220 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>2  (
    .I0(\picorv32/mem_rdata_word[7] ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/latched_is_lu_7553 ),
    .I3(\picorv32/latched_is_lh_7552 ),
    .I4(\picorv32/reg_op1_7_7298 ),
    .I5(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>2_8417 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1307),
    .I1(bankmachine6_state_FSM_FFd1_1286),
    .I2(bankmachine6_state_FSM_FFd2_5092),
    .I3(bankmachine6_state_FSM_FFd3_5091),
    .I4(basesoc_sdram_cmd_valid_mmx_out6),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o1_7898)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1301),
    .I1(bankmachine0_state_FSM_FFd1_1274),
    .I2(bankmachine0_state_FSM_FFd2_5067),
    .I3(bankmachine0_state_FSM_FFd3_5066),
    .I4(basesoc_sdram_cmd_valid_mmx_out),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o3_7900)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1306),
    .I1(bankmachine5_state_FSM_FFd1_1284),
    .I2(bankmachine5_state_FSM_FFd2_5077),
    .I3(bankmachine5_state_FSM_FFd3_5076),
    .I4(basesoc_sdram_cmd_valid_mmx_out5),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o5_7902)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1308),
    .I1(bankmachine7_state_FSM_FFd1_1288),
    .I2(bankmachine7_state_FSM_FFd2_5097),
    .I3(bankmachine7_state_FSM_FFd3_5096),
    .I4(basesoc_sdram_cmd_valid_mmx_out7),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_873_o7_7903)
  );
  LUT6 #(
    .INIT ( 64'h0202020002000200 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2  (
    .I0(basesoc_sdram_bankmachine4_cmd_valid),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1296),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1295),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8196 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready2_6029),
    .I2(_n6522[0]),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I4(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I5(Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>16 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready2_6029),
    .I2(_n6522[0]),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I4(basesoc_port_cmd_ready131),
    .I5(Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>17 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20202000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>4  (
    .I0(\picorv32/reg_op1_30_7321 ),
    .I1(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I2(\picorv32/cpu_state[7]_GND_2_o_equal_503_o ),
    .I3(\picorv32/instr_sll_7445 ),
    .I4(\picorv32/instr_slli_7502 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>3_8509 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>4_8510 )
  );
  LUT6 #(
    .INIT ( 64'h22202220FFFF2220 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>2  (
    .I0(\picorv32/mem_rdata_word[15] ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/latched_is_lu_7553 ),
    .I3(\picorv32/latched_is_lh_7552 ),
    .I4(\picorv32/reg_op1_15_7306 ),
    .I5(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>2_8415 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux15101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .O(array_muxed16[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00000002 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>7  (
    .I0(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>6_8350 ),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_setq_7498 ),
    .I3(\picorv32/instr_retirq_7542 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>7_8351 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<9> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>2_8421 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>1_8420 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<9>3_8422 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<8> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>2_8424 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>1_8423 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<8>3_8425 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<7> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>2_8427 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>1_8426 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<7>3_8428 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<6> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>2_8430 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>1_8429 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<6>3_8431 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<5> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>2_8433 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>1_8432 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<5>3_8434 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<4> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>2_8436 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>1_8435 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<4>3_8437 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<3> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>2_8439 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>1_8438 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<3>3_8440 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<30> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>2_8442 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>1_8441 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<30>3_8443 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<2> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>2_8445 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>1_8444 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<2>3_8446 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<29> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>2_8448 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>1_8447 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<29>3_8449 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<28> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>2_8451 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>1_8450 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<28>3_8452 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<27> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>2_8454 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>1_8453 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<27>3_8455 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<26> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>2_8457 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>1_8456 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<26>3_8458 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<25> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>2_8460 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>1_8459 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<25>3_8461 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<24> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>2_8463 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>1_8462 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<24>3_8464 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<23> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>2_8466 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>1_8465 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<23>3_8467 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<22> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>2_8469 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>1_8468 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<22>3_8470 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<21> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>2_8472 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>1_8471 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<21>3_8473 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<20> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>2_8475 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>1_8474 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<20>3_8476 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<19> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>2_8478 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>1_8477 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<19>3_8479 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<18> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>2_8481 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>1_8480 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<18>3_8482 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<17> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>2_8484 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>1_8483 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<17>3_8485 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<16> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>2_8487 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>1_8486 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<16>3_8488 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<15> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>2_8490 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>1_8489 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<15>3_8491 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<14> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>2_8493 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>1_8492 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<14>3_8494 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<13> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>2_8496 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>1_8495 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<13>3_8497 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<12> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>2_8499 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>1_8498 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<12>3_8500 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<11> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>2_8502 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>1_8501 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<11>3_8503 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF55554000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>3  (
    .I0(\picorv32/_n1595 ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<10> ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>4_8505 ),
    .I5(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>1_8504 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<10>5 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0800 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>2  (
    .I0(\picorv32/decoded_rs1[5]_read_port_350_OUT<1> ),
    .I1(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .I2(\picorv32/_n1595 ),
    .I3(\picorv32/_n1425 ),
    .I4(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>1_8511 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<1>2_8512 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170462  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117046 ),
    .I3(\picorv32/_n1416<31>1_8845 ),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_31_7586 ),
    .O(\picorv32/_n1170 [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170442  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117044 ),
    .I3(\picorv32/_n1416 [30]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_30_7585 ),
    .O(\picorv32/_n1170 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEAAA2AA ))
  \picorv32/_n1416<4>  (
    .I0(\picorv32/reg_next_pc_4_7559 ),
    .I1(\picorv32/latched_branch_7554 ),
    .I2(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(N1244),
    .I5(\picorv32/irq_state_FSM_FFd2_7544 ),
    .O(\picorv32/_n1416 [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170402  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117040 ),
    .I3(\picorv32/_n1416 [29]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_29_7584 ),
    .O(\picorv32/_n1170 [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170382  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117038 ),
    .I3(\picorv32/_n1416 [28]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_28_7583 ),
    .O(\picorv32/_n1170 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170362  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117036 ),
    .I3(\picorv32/_n1416 [27]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_27_7582 ),
    .O(\picorv32/_n1170 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170342  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117034 ),
    .I3(\picorv32/_n1416 [26]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_26_7581 ),
    .O(\picorv32/_n1170 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170322  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117032 ),
    .I3(\picorv32/_n1416 [25]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_25_7580 ),
    .O(\picorv32/_n1170 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170302  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117030 ),
    .I3(\picorv32/_n1416 [24]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_24_7579 ),
    .O(\picorv32/_n1170 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170282  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117028 ),
    .I3(\picorv32/_n1416 [23]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_23_7578 ),
    .O(\picorv32/_n1170 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170262  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117026 ),
    .I3(\picorv32/_n1416 [22]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_22_7577 ),
    .O(\picorv32/_n1170 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170242  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117024 ),
    .I3(\picorv32/_n1416 [21]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_21_7576 ),
    .O(\picorv32/_n1170 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170222  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117022_8573 ),
    .I3(\picorv32/_n1416 [20]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_20_7575 ),
    .O(\picorv32/_n1170 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170202  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117020 ),
    .I3(\picorv32/_n1416 [19]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_19_7574 ),
    .O(\picorv32/_n1170 [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170182  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117018 ),
    .I3(\picorv32/_n1416 [18]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_18_7573 ),
    .O(\picorv32/_n1170 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170162  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117016 ),
    .I3(\picorv32/_n1416 [17]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_17_7572 ),
    .O(\picorv32/_n1170 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170142  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117014 ),
    .I3(\picorv32/_n1416 [16]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_16_7571 ),
    .O(\picorv32/_n1170 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170122  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117012 ),
    .I3(\picorv32/_n1416 [15]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_15_7570 ),
    .O(\picorv32/_n1170 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170102  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117010 ),
    .I3(\picorv32/_n1416 [14]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_14_7569 ),
    .O(\picorv32/_n1170 [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n117082  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n11708 ),
    .I3(\picorv32/_n1416 [13]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_13_7568 ),
    .O(\picorv32/_n1170 [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n117062  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n11706 ),
    .I3(\picorv32/_n1416 [12]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_12_7567 ),
    .O(\picorv32/_n1170 [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n117042  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n11704 ),
    .I3(\picorv32/_n1416 [11]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_11_7566 ),
    .O(\picorv32/_n1170 [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n117022  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n11702 ),
    .I3(\picorv32/_n1416 [10]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_10_7565 ),
    .O(\picorv32/_n1170 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170602  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117060 ),
    .I3(\picorv32/_n1416 [9]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_9_7564 ),
    .O(\picorv32/_n1170 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170582  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117058 ),
    .I3(\picorv32/_n1416 [8]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_8_7563 ),
    .O(\picorv32/_n1170 [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170562  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117056 ),
    .I3(\picorv32/_n1416 [7]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_7_7562 ),
    .O(\picorv32/_n1170 [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170542  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117054 ),
    .I3(\picorv32/_n1416 [6]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_6_7561 ),
    .O(\picorv32/_n1170 [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170522  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117052 ),
    .I3(\picorv32/_n1416 [5]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_5_7560 ),
    .O(\picorv32/_n1170 [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170502  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117050 ),
    .I3(\picorv32/_n1416 [4]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_4_7559 ),
    .O(\picorv32/_n1170 [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170482  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117048 ),
    .I3(\picorv32/_n1416 [3]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_3_7558 ),
    .O(\picorv32/_n1170 [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEEAAA2AA ))
  \picorv32/_n1416<4>1  (
    .I0(\picorv32/reg_next_pc_4_7559 ),
    .I1(\picorv32/latched_branch_7554 ),
    .I2(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I3(\picorv32/latched_store_7556 ),
    .I4(N1244),
    .I5(\picorv32/irq_state_FSM_FFd2_7544 ),
    .O(\picorv32/_n1416<4>2 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<5>11  (
    .I0(\picorv32/reg_next_pc_5_7560 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> ),
    .O(\picorv32/_n1416<5>1_8813 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<6>11  (
    .I0(\picorv32/reg_next_pc_6_7561 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> ),
    .O(\picorv32/_n1416<6>1_8812 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<7>11  (
    .I0(\picorv32/reg_next_pc_7_7562 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> ),
    .O(\picorv32/_n1416<7>1_8811 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<8>11  (
    .I0(\picorv32/reg_next_pc_8_7563 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> ),
    .O(\picorv32/_n1416<8>1_8810 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<9>11  (
    .I0(\picorv32/reg_next_pc_9_7564 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> ),
    .O(\picorv32/_n1416<9>1_8809 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<10>11  (
    .I0(\picorv32/reg_next_pc_10_7565 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> ),
    .O(\picorv32/_n1416<10>1_8808 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<11>11  (
    .I0(\picorv32/reg_next_pc_11_7566 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> ),
    .O(\picorv32/_n1416<11>1_8807 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEFEFE11101010 ))
  \picorv32/Mmux__n1170422  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/Mmux__n117042_8562 ),
    .I3(\picorv32/_n1416 [2]),
    .I4(\picorv32/Mmux__n1170101_6085 ),
    .I5(\picorv32/reg_next_pc_2_7557 ),
    .O(\picorv32/_n1170 [2])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<12>11  (
    .I0(\picorv32/reg_next_pc_12_7567 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> ),
    .O(\picorv32/_n1416<12>1_8806 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<13>11  (
    .I0(\picorv32/reg_next_pc_13_7568 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> ),
    .O(\picorv32/_n1416<13>1_8805 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<14>11  (
    .I0(\picorv32/reg_next_pc_14_7569 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> ),
    .O(\picorv32/_n1416<14>1_8804 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<15>11  (
    .I0(\picorv32/reg_next_pc_15_7570 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> ),
    .O(\picorv32/_n1416<15>1_8803 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<16>11  (
    .I0(\picorv32/reg_next_pc_16_7571 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> ),
    .O(\picorv32/_n1416<16>1_8802 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<17>11  (
    .I0(\picorv32/reg_next_pc_17_7572 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> ),
    .O(\picorv32/_n1416<17>1_8801 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<18>11  (
    .I0(\picorv32/reg_next_pc_18_7573 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> ),
    .O(\picorv32/_n1416<18>1_8800 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux24101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[6]),
    .I4(rhs_array_muxed7[6]),
    .O(array_muxed16[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux25101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[7]),
    .I4(rhs_array_muxed7[7]),
    .O(array_muxed16[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux26101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[8]),
    .I4(rhs_array_muxed7[8]),
    .O(array_muxed16[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2711 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[9]),
    .I4(rhs_array_muxed7[9]),
    .O(array_muxed16[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux21101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[3]),
    .I4(rhs_array_muxed7[3]),
    .O(array_muxed16[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux22101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[4]),
    .I4(rhs_array_muxed7[4]),
    .O(array_muxed16[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux23101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[5]),
    .I4(rhs_array_muxed7[5]),
    .O(array_muxed16[5])
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd2_5077),
    .I2(bankmachine5_state_FSM_FFd3_5076),
    .I3(_n7457),
    .I4(_n7085),
    .I5(_n7190),
    .O(\multiplexer_state_FSM_FFd2-In2_8203 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<19>11  (
    .I0(\picorv32/reg_next_pc_19_7574 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> ),
    .O(\picorv32/_n1416<19>1_8799 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<20>11  (
    .I0(\picorv32/reg_next_pc_20_7575 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> ),
    .O(\picorv32/_n1416<20>1_8798 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<21>11  (
    .I0(\picorv32/reg_next_pc_21_7576 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> ),
    .O(\picorv32/_n1416<21>1_8797 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<22>11  (
    .I0(\picorv32/reg_next_pc_22_7577 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> ),
    .O(\picorv32/_n1416<22>1_8796 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<23>11  (
    .I0(\picorv32/reg_next_pc_23_7578 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> ),
    .O(\picorv32/_n1416<23>1_8795 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<24>11  (
    .I0(\picorv32/reg_next_pc_24_7579 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> ),
    .O(\picorv32/_n1416<24>1_8794 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<25>11  (
    .I0(\picorv32/reg_next_pc_25_7580 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> ),
    .O(\picorv32/_n1416<25>1_8793 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<26>11  (
    .I0(\picorv32/reg_next_pc_26_7581 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> ),
    .O(\picorv32/_n1416<26>1_8792 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<27>11  (
    .I0(\picorv32/reg_next_pc_27_7582 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> ),
    .O(\picorv32/_n1416<27>1_8791 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<28>11  (
    .I0(\picorv32/reg_next_pc_28_7583 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> ),
    .O(\picorv32/_n1416<28>1_8790 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<29>11  (
    .I0(\picorv32/reg_next_pc_29_7584 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> ),
    .O(\picorv32/_n1416<29>1_8789 )
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<30>11  (
    .I0(\picorv32/reg_next_pc_30_7585 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> ),
    .O(\picorv32/_n1416<30>1_8788 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl2 (
    .I0(basesoc_sram_we[2]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl2_4474)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl3 (
    .I0(basesoc_sram_we[3]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl3_4475)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl6 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl6_4478)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl7 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl7_4479)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl10 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl10_4482)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl11 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl11_4483)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl14 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl14_4486)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl15 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl15_4487)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl18 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl18_4490)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl19 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl19_4491)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl22 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl22_4494)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl23 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl23_4495)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl26 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl26_4498)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl27 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl27_4499)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl30 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl30_4502)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl31 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl31_4503)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl34 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[2]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl34_4506)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl35 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[3]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl35_4507)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl38 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl38_4510)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl39 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl39_4511)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl42 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl42_4514)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl43 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl43_4515)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl46 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl46_4518)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl47 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl47_4519)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl50 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl50_4522)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl51 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl51_4523)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl54 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl54_4526)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl55 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl55_4527)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl58 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl58_4530)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl59 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl59_4531)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl62 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl62_4534)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl63 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl63_4535)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl64 (
    .I0(basesoc_sram_we[0]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl1 (
    .I0(basesoc_sram_we[1]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl1_4473)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl4 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl4_4476)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl5 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl5_4477)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl8 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl8_4480)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl9 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl9_4481)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl12 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl12_4484)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl13 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl13_4485)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl16 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl16_4488)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl17 (
    .I0(\picorv32/mem_addr [11]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(\picorv32/mem_addr [14]),
    .O(write_ctrl17_4489)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl20 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl20_4492)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl21 (
    .I0(\picorv32/mem_addr [12]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl21_4493)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl24 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl24_4496)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl25 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl25_4497)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl28 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl28_4500)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl29 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [13]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl29_4501)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl32 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[0]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl32_4504)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl33 (
    .I0(\picorv32/mem_addr [13]),
    .I1(basesoc_sram_we[1]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [14]),
    .I4(\picorv32/mem_addr [12]),
    .O(write_ctrl33_4505)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl36 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl36_4508)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl37 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [11]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl37_4509)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl40 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl40_4512)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl41 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [11]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl41_4513)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl44 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl44_4516)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl45 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [13]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl45_4517)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl48 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl48_4520)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl49 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [14]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl49_4521)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl52 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl52_4524)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl53 (
    .I0(\picorv32/mem_addr [11]),
    .I1(\picorv32/mem_addr [12]),
    .I2(\picorv32/mem_addr [13]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl53_4525)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl56 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl56_4528)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  write_ctrl57 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl57_4529)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl60 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl60_4532)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl61 (
    .I0(\picorv32/mem_addr [13]),
    .I1(\picorv32/mem_addr [11]),
    .I2(\picorv32/mem_addr [12]),
    .I3(\picorv32/mem_addr [14]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl61_4533)
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<31>11  (
    .I0(\picorv32/reg_next_pc_31_7586 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> ),
    .O(\picorv32/_n1416<31>11_9002 )
  );
  LUT6 #(
    .INIT ( 64'h22BB22A822A822A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT52  (
    .I0(suart_rx_clear11_FRB_6060),
    .I1(\basesoc_interface_adr[3] ),
    .I2(dna_status[28]),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT5 ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT51_8307 )
  );
  LUT6 #(
    .INIT ( 64'h5555544455550444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o1261  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_clk_5503),
    .I3(opsis_i2c_samp_carry_5502),
    .I4(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I5(spiflash_sr[5]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_790_o )
  );
  LUT6 #(
    .INIT ( 64'h1110101000101010 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_790_o111  (
    .I0(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1726_o ),
    .I2(spiflash_sr[8]),
    .I3(spiflash_clk_5503),
    .I4(opsis_i2c_samp_carry_5502),
    .I5(spiflash_sr[4]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_791_o )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux14101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[0]),
    .I4(rhs_array_muxed7[0]),
    .O(array_muxed16[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux16101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[11]),
    .I4(rhs_array_muxed7[11]),
    .O(array_muxed16[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux17101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[12]),
    .I4(rhs_array_muxed7[12]),
    .O(array_muxed16[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux18101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[13]),
    .I4(rhs_array_muxed7[13]),
    .O(array_muxed16[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux19101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[1]),
    .I4(rhs_array_muxed7[1]),
    .O(array_muxed16[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux20101 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed1[2]),
    .I4(rhs_array_muxed7[2]),
    .O(array_muxed16[2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAA20 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT54  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2174_OUT31 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT211 ),
    .I4(_n124381),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT52_8308 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h44444440 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>1  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I3(\picorv32/instr_sra_7442 ),
    .I4(\picorv32/instr_srai_7500 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<31>1_8507 )
  );
  LUT5 #(
    .INIT ( 32'h0444FFFF ))
  \picorv32/Reset_OR_DriverANDClockEnable141  (
    .I0(\picorv32/decoder_pseudo_trigger_7618 ),
    .I1(\picorv32/decoder_trigger_7622 ),
    .I2(\picorv32/mem_rdata_q[14]_PWR_11_o_equal_181_o ),
    .I3(\picorv32/is_alu_reg_reg_7539 ),
    .I4(sys_rst_INV_494_o_3383),
    .O(\picorv32/Reset_OR_DriverANDClockEnable14 )
  );
  LUT5 #(
    .INIT ( 32'h0444FFFF ))
  \picorv32/Reset_OR_DriverANDClockEnable121  (
    .I0(\picorv32/decoder_pseudo_trigger_7618 ),
    .I1(\picorv32/decoder_trigger_7622 ),
    .I2(\picorv32/mem_rdata_q[14]_GND_2_o_equal_178_o ),
    .I3(\picorv32/is_alu_reg_reg_7539 ),
    .I4(sys_rst_INV_494_o_3383),
    .O(\picorv32/Reset_OR_DriverANDClockEnable12 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \picorv32/Reset_OR_DriverANDClockEnable161  (
    .I0(\picorv32/decoder_pseudo_trigger_7618 ),
    .I1(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I2(\picorv32/decoder_trigger_7622 ),
    .I3(sys_rst_INV_494_o_3383),
    .O(\picorv32/Reset_OR_DriverANDClockEnable16 )
  );
  LUT4 #(
    .INIT ( 16'h10FF ))
  \picorv32/Reset_OR_DriverANDClockEnable101  (
    .I0(\picorv32/decoder_pseudo_trigger_7618 ),
    .I1(\picorv32/is_alu_reg_imm_7323 ),
    .I2(\picorv32/decoder_trigger_7622 ),
    .I3(sys_rst_INV_494_o_3383),
    .O(\picorv32/Reset_OR_DriverANDClockEnable10 )
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n10455_inv1 (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_readable_2279),
    .I2(suart_sink_ready_908),
    .I3(n0176),
    .O(_n10455_inv)
  );
  LUT6 #(
    .INIT ( 64'hFBBBBBBBBBBBBBBB ))
  _n10476_inv1 (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_1731_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I2(opsis_i2c_samp_carry_5502),
    .I3(rhs_array_muxed47),
    .I4(basesoc_slave_sel[3]),
    .I5(spiflash_clk_5503),
    .O(_n10476_inv)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT41  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h41444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT6  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I1(spiflash_counter[5]),
    .I2(N1150),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[4]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[18]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT31_8016 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT32_8017 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[19]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT41_8020 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT42_8021 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[20]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT51_8024 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT52_8025 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[21]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT61_8028 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT62_8029 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT73  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[22]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT71_8032 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT72_8033 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT83  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[23]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT81_8036 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT82_8037 )
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  Mmux_GND_1_o_GND_1_o_MUX_738_o12 (
    .I0(Mmux_GND_1_o_GND_1_o_MUX_738_o11),
    .I1(suart_tx_busy_2274),
    .I2(suart_sink_ready_908),
    .I3(suart_tx_fifo_readable_2279),
    .O(GND_1_o_GND_1_o_MUX_738_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFF001000100010 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<4>1  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/decoded_rd [4]),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I4(\picorv32/latched_rd [4]),
    .I5(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF001000100010 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<3>1  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/decoded_rd [3]),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I4(\picorv32/latched_rd [3]),
    .I5(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF001000100010 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<2>1  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/decoded_rd [2]),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I4(\picorv32/latched_rd [2]),
    .I5(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF001000100010 ))
  \picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<1>1  (
    .I0(\picorv32/cpu_state[7]_irq_active_Select_510_o11 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/decoded_rd [1]),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I4(\picorv32/latched_rd [1]),
    .I5(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<5>1 ),
    .O(\picorv32/cpu_state[7]_latched_rd[5]_select_527_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1155_o1  (
    .I0(\picorv32/mem_rdata_q[31]_GND_2_o_equal_199_o<31>1_6087 ),
    .I1(\picorv32/mem_rdata_q[6]_GND_2_o_equal_240_o ),
    .I2(\picorv32/mem_rdata_q [30]),
    .O(\picorv32/mem_rdata_q[6]_mem_rdata_q[31]_AND_1155_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT23  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT21_7922 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1799<0>_SW0  (
    .I0(\picorv32/reg_op2_0_6797 ),
    .I1(\picorv32/reg_op1_0_6533 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1306)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<9>_SW0  (
    .I0(\picorv32/reg_op2_9_7270 ),
    .I1(\picorv32/reg_op1_9_7300 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1308)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<8>_SW0  (
    .I0(\picorv32/reg_op2_8_7269 ),
    .I1(\picorv32/reg_op1_8_7299 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1310)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<7>_SW0  (
    .I0(\picorv32/reg_op2_7_6804 ),
    .I1(\picorv32/reg_op1_7_7298 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1312)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<6>_SW0  (
    .I0(\picorv32/reg_op2_6_6803 ),
    .I1(\picorv32/reg_op1_6_7297 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1314)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<5>_SW0  (
    .I0(\picorv32/reg_op2_5_6802 ),
    .I1(\picorv32/reg_op1_5_7296 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1316)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<4>_SW0  (
    .I0(\picorv32/reg_op2_4_6801 ),
    .I1(\picorv32/reg_op1_4_7295 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1318)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<3>_SW0  (
    .I0(\picorv32/reg_op2_3_6800 ),
    .I1(\picorv32/reg_op1_3_7294 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1320)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<31>_SW0  (
    .I0(\picorv32/reg_op2_31_7292 ),
    .I1(\picorv32/reg_op1_31_7322 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1322)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<30>_SW0  (
    .I0(\picorv32/reg_op2_30_7291 ),
    .I1(\picorv32/reg_op1_30_7321 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1324)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<2>_SW0  (
    .I0(\picorv32/reg_op2_2_6799 ),
    .I1(\picorv32/reg_op1_2_7293 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1326)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<29>_SW0  (
    .I0(\picorv32/reg_op2_29_7290 ),
    .I1(\picorv32/reg_op1_29_7320 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1328)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<28>_SW0  (
    .I0(\picorv32/reg_op1_28_7319 ),
    .I1(\picorv32/reg_op2_28_7289 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1330)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<27>_SW0  (
    .I0(\picorv32/reg_op1_27_7318 ),
    .I1(\picorv32/reg_op2_27_7288 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1332)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<26>_SW0  (
    .I0(\picorv32/reg_op1_26_7317 ),
    .I1(\picorv32/reg_op2_26_7287 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1334)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<25>_SW0  (
    .I0(\picorv32/reg_op1_25_7316 ),
    .I1(\picorv32/reg_op2_25_7286 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1336)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<24>_SW0  (
    .I0(\picorv32/reg_op1_24_7315 ),
    .I1(\picorv32/reg_op2_24_7285 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1338)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<23>_SW0  (
    .I0(\picorv32/reg_op1_23_7314 ),
    .I1(\picorv32/reg_op2_23_7284 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1340)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<22>_SW0  (
    .I0(\picorv32/reg_op1_22_7313 ),
    .I1(\picorv32/reg_op2_22_7283 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1342)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<21>_SW0  (
    .I0(\picorv32/reg_op2_21_7282 ),
    .I1(\picorv32/reg_op1_21_7312 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1344)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<20>_SW0  (
    .I0(\picorv32/reg_op2_20_7281 ),
    .I1(\picorv32/reg_op1_20_7311 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1346)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<1>_SW0  (
    .I0(\picorv32/reg_op2_1_6798 ),
    .I1(\picorv32/reg_op1_1_6532 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1348)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<19>_SW0  (
    .I0(\picorv32/reg_op2_19_7280 ),
    .I1(\picorv32/reg_op1_19_7310 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1350)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<18>_SW0  (
    .I0(\picorv32/reg_op2_18_7279 ),
    .I1(\picorv32/reg_op1_18_7309 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1352)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<17>_SW0  (
    .I0(\picorv32/reg_op2_17_7278 ),
    .I1(\picorv32/reg_op1_17_7308 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1354)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<16>_SW0  (
    .I0(\picorv32/reg_op2_16_7277 ),
    .I1(\picorv32/reg_op1_16_7307 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1356)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<15>_SW0  (
    .I0(\picorv32/reg_op2_15_7276 ),
    .I1(\picorv32/reg_op1_15_7306 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1358)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<14>_SW0  (
    .I0(\picorv32/reg_op2_14_7275 ),
    .I1(\picorv32/reg_op1_14_7305 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1360)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<13>_SW0  (
    .I0(\picorv32/reg_op2_13_7274 ),
    .I1(\picorv32/reg_op1_13_7304 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1362)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<12>_SW0  (
    .I0(\picorv32/reg_op2_12_7273 ),
    .I1(\picorv32/reg_op1_12_7303 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1364)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<11>_SW0  (
    .I0(\picorv32/reg_op2_11_7272 ),
    .I1(\picorv32/reg_op1_11_7302 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1366)
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEEEE68880 ))
  \picorv32/_n1798<10>_SW0  (
    .I0(\picorv32/reg_op2_10_7271 ),
    .I1(\picorv32/reg_op1_10_7301 ),
    .I2(\picorv32/instr_andi_7448 ),
    .I3(\picorv32/instr_and_7440 ),
    .I4(\picorv32/PWR_11_o_instr_xori_equal_326_o ),
    .I5(\picorv32/PWR_11_o_instr_ori_equal_327_o ),
    .O(N1368)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(_n124262),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(basesoc_interface_we_1266),
    .I2(_n12429),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(basesoc_interface_we_1266),
    .I2(_n12441),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[3] ),
    .I3(_n124381),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\_n12444<5>1 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAAAAAA ))
  _n10391_inv1 (
    .I0(basesoc_counter[0]),
    .I1(\picorv32/mem_addr [28]),
    .I2(\picorv32/mem_addr [29]),
    .I3(\picorv32/mem_addr [30]),
    .I4(rhs_array_muxed47),
    .I5(basesoc_counter[1]),
    .O(_n10391_inv)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(_n124381),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I4(basesoc_interface_we_1266),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(_n124321),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[3] ),
    .I3(_n124321),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n10419_inv1 (
    .I0(suart_uart_clk_txen_939),
    .I1(suart_tx_busy_2274),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_tx_bitcount[3]),
    .I4(suart_tx_bitcount[1]),
    .I5(suart_sink_valid_suart_sink_ready_AND_997_o),
    .O(_n10419_inv)
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  basesoc_csrbankarray_csrbank7_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_csrbankarray_csrbank7_sel),
    .I4(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank7_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_control0_re1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_control0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I4(basesoc_interface_we_1266),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_interface_we_1266),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re)
  );
  LUT4 #(
    .INIT ( 16'h1444 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT61  (
    .I0(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[4]),
    .I3(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1754_OUT_cy<3> ),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h1444 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT31  (
    .I0(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1752_o ),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o1 (
    .I0(rhs_array_muxed47),
    .I1(\picorv32/mem_addr [30]),
    .I2(\picorv32/mem_addr [29]),
    .I3(\picorv32/mem_addr [28]),
    .I4(basesoc_rom_bus_ack_845),
    .O(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_983_o)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT101  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[7]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[2]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[3]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[4]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT81  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[5]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT91  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(memdat_3[6]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2177_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1511 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed2[2]),
    .I4(rhs_array_muxed8[2]),
    .O(array_muxed15[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1521 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed2[1]),
    .I4(rhs_array_muxed8[1]),
    .O(array_muxed15[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1531 (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed2[0]),
    .I4(rhs_array_muxed8[0]),
    .O(array_muxed15[0])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr110  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [10]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_10_7565 ),
    .I5(\picorv32/reg_op1_10_7301 ),
    .O(\picorv32/mem_la_addr [10])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr210  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [11]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_11_7566 ),
    .I5(\picorv32/reg_op1_11_7302 ),
    .O(\picorv32/mem_la_addr [11])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr31  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [12]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_12_7567 ),
    .I5(\picorv32/reg_op1_12_7303 ),
    .O(\picorv32/mem_la_addr [12])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr41  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [13]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_13_7568 ),
    .I5(\picorv32/reg_op1_13_7304 ),
    .O(\picorv32/mem_la_addr [13])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr51  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [14]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_14_7569 ),
    .I5(\picorv32/reg_op1_14_7305 ),
    .O(\picorv32/mem_la_addr [14])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr61  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [15]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_15_7570 ),
    .I5(\picorv32/reg_op1_15_7306 ),
    .O(\picorv32/mem_la_addr [15])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr71  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [16]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_16_7571 ),
    .I5(\picorv32/reg_op1_16_7307 ),
    .O(\picorv32/mem_la_addr [16])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr81  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [17]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_17_7572 ),
    .I5(\picorv32/reg_op1_17_7308 ),
    .O(\picorv32/mem_la_addr [17])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr91  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [18]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_18_7573 ),
    .I5(\picorv32/reg_op1_18_7309 ),
    .O(\picorv32/mem_la_addr [18])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr101  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [19]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_19_7574 ),
    .I5(\picorv32/reg_op1_19_7310 ),
    .O(\picorv32/mem_la_addr [19])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr111  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [20]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_20_7575 ),
    .I5(\picorv32/reg_op1_20_7311 ),
    .O(\picorv32/mem_la_addr [20])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr121  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [21]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_21_7576 ),
    .I5(\picorv32/reg_op1_21_7312 ),
    .O(\picorv32/mem_la_addr [21])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr131  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [22]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_22_7577 ),
    .I5(\picorv32/reg_op1_22_7313 ),
    .O(\picorv32/mem_la_addr [22])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr141  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [23]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_23_7578 ),
    .I5(\picorv32/reg_op1_23_7314 ),
    .O(\picorv32/mem_la_addr [23])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr151  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [24]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_24_7579 ),
    .I5(\picorv32/reg_op1_24_7315 ),
    .O(\picorv32/mem_la_addr [24])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr161  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [25]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_25_7580 ),
    .I5(\picorv32/reg_op1_25_7316 ),
    .O(\picorv32/mem_la_addr [25])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr171  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [26]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_26_7581 ),
    .I5(\picorv32/reg_op1_26_7317 ),
    .O(\picorv32/mem_la_addr [26])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr181  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [27]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_27_7582 ),
    .I5(\picorv32/reg_op1_27_7318 ),
    .O(\picorv32/mem_la_addr [27])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr191  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [28]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_28_7583 ),
    .I5(\picorv32/reg_op1_28_7319 ),
    .O(\picorv32/mem_la_addr [28])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr201  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [29]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_29_7584 ),
    .I5(\picorv32/reg_op1_29_7320 ),
    .O(\picorv32/mem_la_addr [29])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr211  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [2]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_2_7557 ),
    .I5(\picorv32/reg_op1_2_7293 ),
    .O(\picorv32/mem_la_addr [2])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr221  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [30]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_30_7585 ),
    .I5(\picorv32/reg_op1_30_7321 ),
    .O(\picorv32/mem_la_addr [30])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr231  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [31]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_31_7586 ),
    .I5(\picorv32/reg_op1_31_7322 ),
    .O(\picorv32/mem_la_addr [31])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr241  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [3]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_3_7558 ),
    .I5(\picorv32/reg_op1_3_7294 ),
    .O(\picorv32/mem_la_addr [3])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr251  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [4]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_4_7559 ),
    .I5(\picorv32/reg_op1_4_7295 ),
    .O(\picorv32/mem_la_addr [4])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr261  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [5]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_5_7560 ),
    .I5(\picorv32/reg_op1_5_7296 ),
    .O(\picorv32/mem_la_addr [5])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr271  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [6]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_6_7561 ),
    .I5(\picorv32/reg_op1_6_7297 ),
    .O(\picorv32/mem_la_addr [6])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr281  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [7]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_7_7562 ),
    .I5(\picorv32/reg_op1_7_7298 ),
    .O(\picorv32/mem_la_addr [7])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr291  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [8]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_8_7563 ),
    .I5(\picorv32/reg_op1_8_7299 ),
    .O(\picorv32/mem_la_addr [8])
  );
  LUT6 #(
    .INIT ( 64'hF1FFF111E0EEE000 ))
  \picorv32/Mmux_mem_la_addr301  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/reg_out [9]),
    .I3(\picorv32/latched_store_latched_branch_AND_1174_o ),
    .I4(\picorv32/reg_next_pc_9_7564 ),
    .I5(\picorv32/reg_op1_9_7300 ),
    .O(\picorv32/mem_la_addr [9])
  );
  LUT4 #(
    .INIT ( 16'hBBB0 ))
  \picorv32/Mmux_is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_1805_o11  (
    .I0(\picorv32/decoder_pseudo_trigger_7618 ),
    .I1(\picorv32/decoder_trigger_7622 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/out81_6082 ),
    .O(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_GND_2_o_MUX_1805_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT32  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT3 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT42  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT52  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT5 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT62  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT72  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT7 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2153_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(N1154),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2172_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAFFFFFFFF ))
  basesoc_wait_inv_SW1 (
    .I0(basesoc_sram_bus_ack_846),
    .I1(\basesoc_tag_do_tag[22]_GND_1_o_equal_824_o ),
    .I2(cache_state_FSM_FFd3_5056),
    .I3(cache_state_FSM_FFd2_5057),
    .I4(spiflash_bus_ack_2283),
    .I5(\picorv32/mem_valid_460 ),
    .O(N1798)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFF ))
  basesoc_wait_inv (
    .I0(basesoc_rom_bus_ack_845),
    .I1(N1798),
    .I2(basesoc_bus_wishbone_ack_1365),
    .I3(basesoc_done),
    .I4(basesoc_grant_2334),
    .I5(\picorv32/mem_instr_461 ),
    .O(basesoc_wait_inv_4405)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>2_SW0  (
    .I0(\picorv32/_n1425 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/decoded_rs1[5]_read_port_350_OUT<0> ),
    .I3(\picorv32/decoded_rs1[5]_reduce_or_350_o ),
    .O(N1800)
  );
  LUT6 #(
    .INIT ( 64'h4062404040404040 ))
  \picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>2  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(N1800),
    .I3(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .I4(\picorv32/PWR_11_o_reg_op1[30]_select_463_OUT<10>1 ),
    .I5(\picorv32/reg_op1_1_6532 ),
    .O(\picorv32/cpu_state[7]_reg_op1[31]_select_535_OUT<0>2_8413 )
  );
  LUT6 #(
    .INIT ( 64'h55575555FFFFFFFF ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1_SW1 (
    .I0(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6044),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I5(\picorv32/mem_addr [11]),
    .O(N1802)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .I5(N1802),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<4>_SW1  (
    .I0(\picorv32/decoded_imm [4]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<4> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1804)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<4>  (
    .I0(\picorv32/reg_op2_4_6801 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1804),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<4>_6599 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<3>_SW1  (
    .I0(\picorv32/decoded_imm [3]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<3> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1806)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<3>  (
    .I0(\picorv32/reg_op2_3_6800 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1806),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<3>_6598 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<2>_SW1  (
    .I0(\picorv32/decoded_imm [2]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<2> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1808)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<2>  (
    .I0(\picorv32/reg_op2_2_6799 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1808),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<2>_6597 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<1>_SW1  (
    .I0(\picorv32/decoded_imm [1]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<1> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1810)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<1>  (
    .I0(\picorv32/reg_op2_1_6798 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1810),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<1>_6596 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<5>_SW1  (
    .I0(\picorv32/decoded_imm [5]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<5> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1812)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<5>  (
    .I0(\picorv32/reg_op2_5_6802 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1812),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<5>_6600 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<6>_SW1  (
    .I0(\picorv32/decoded_imm [6]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<6> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1814)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<6>  (
    .I0(\picorv32/reg_op2_6_6803 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1814),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<6>_6601 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<7>_SW1  (
    .I0(\picorv32/decoded_imm [7]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<7> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1816)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<7>  (
    .I0(\picorv32/reg_op2_7_6804 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1816),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<7>_6602 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<8>_SW1  (
    .I0(\picorv32/decoded_imm [8]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<8> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1818)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<8>  (
    .I0(\picorv32/reg_op2_8_7269 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1818),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<8>_6603 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<9>_SW1  (
    .I0(\picorv32/decoded_imm [9]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<9> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1820)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<9>  (
    .I0(\picorv32/reg_op2_9_7270 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1820),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<9>_6604 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<10>_SW1  (
    .I0(\picorv32/decoded_imm [10]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<10> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1822)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<10>  (
    .I0(\picorv32/reg_op2_10_7271 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1822),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<10>_6605 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<11>_SW1  (
    .I0(\picorv32/decoded_imm [11]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<11> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1824)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<11>  (
    .I0(\picorv32/reg_op2_11_7272 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1824),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<11>_6606 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<12>_SW1  (
    .I0(\picorv32/decoded_imm [12]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<12> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1826)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<12>  (
    .I0(\picorv32/reg_op2_12_7273 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1826),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<12>_6607 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<13>_SW1  (
    .I0(\picorv32/decoded_imm [13]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<13> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1828)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<13>  (
    .I0(\picorv32/reg_op2_13_7274 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1828),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<13>_6608 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<14>_SW1  (
    .I0(\picorv32/decoded_imm [14]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<14> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1830)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<14>  (
    .I0(\picorv32/reg_op2_14_7275 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1830),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<14>_6609 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<15>_SW1  (
    .I0(\picorv32/decoded_imm [15]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<15> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1832)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<15>  (
    .I0(\picorv32/reg_op2_15_7276 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1832),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<15>_6610 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<16>_SW1  (
    .I0(\picorv32/decoded_imm [16]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<16> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1834)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<16>  (
    .I0(\picorv32/reg_op2_16_7277 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1834),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<16>_6611 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<17>_SW1  (
    .I0(\picorv32/decoded_imm [17]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<17> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1836)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<17>  (
    .I0(\picorv32/reg_op2_17_7278 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1836),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<17>_6612 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<18>_SW1  (
    .I0(\picorv32/decoded_imm [18]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<18> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1838)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<18>  (
    .I0(\picorv32/reg_op2_18_7279 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1838),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<18>_6613 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<19>_SW1  (
    .I0(\picorv32/decoded_imm [19]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<19> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1840)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<19>  (
    .I0(\picorv32/reg_op2_19_7280 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1840),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<19>_6614 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<20>_SW1  (
    .I0(\picorv32/decoded_imm [20]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<20> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1842)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<20>  (
    .I0(\picorv32/reg_op2_20_7281 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1842),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<20>_6615 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<21>_SW1  (
    .I0(\picorv32/decoded_imm [21]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<21> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1844)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<21>  (
    .I0(\picorv32/reg_op2_21_7282 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1844),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<21>_6616 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<22>_SW1  (
    .I0(\picorv32/decoded_imm [22]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<22> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1846)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<22>  (
    .I0(\picorv32/reg_op2_22_7283 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1846),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<22>_6617 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<23>_SW1  (
    .I0(\picorv32/decoded_imm [23]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<23> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1848)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<23>  (
    .I0(\picorv32/reg_op2_23_7284 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1848),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<23>_6618 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<24>_SW1  (
    .I0(\picorv32/decoded_imm [24]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<24> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1850)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<24>  (
    .I0(\picorv32/reg_op2_24_7285 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1850),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<24>_6619 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<25>_SW1  (
    .I0(\picorv32/decoded_imm [25]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<25> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1852)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<25>  (
    .I0(\picorv32/reg_op2_25_7286 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1852),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<25>_6620 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<26>_SW1  (
    .I0(\picorv32/decoded_imm [26]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<26> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1854)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<26>  (
    .I0(\picorv32/reg_op2_26_7287 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1854),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<26>_6621 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<27>_SW1  (
    .I0(\picorv32/decoded_imm [27]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<27> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1856)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<27>  (
    .I0(\picorv32/reg_op2_27_7288 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1856),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<27>_6622 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<28>_SW1  (
    .I0(\picorv32/decoded_imm [28]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<28> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1858)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<28>  (
    .I0(\picorv32/reg_op2_28_7289 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1858),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<28>_6623 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<29>_SW1  (
    .I0(\picorv32/decoded_imm [29]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<29> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1860)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<29>  (
    .I0(\picorv32/reg_op2_29_7290 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1860),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<29>_6624 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<30>_SW1  (
    .I0(\picorv32/decoded_imm [30]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<30> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1862)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<30>  (
    .I0(\picorv32/reg_op2_30_7291 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1862),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<30>_6625 )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A8FFA8A8A8 ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<31>_SW1  (
    .I0(\picorv32/decoded_imm [31]),
    .I1(\picorv32/is_jalr_addi_slti_sltiu_xori_ori_andi_7495 ),
    .I2(\picorv32/is_lui_auipc_jal_7694 ),
    .I3(\picorv32/decoded_rs2[5]_read_port_353_OUT<31> ),
    .I4(\picorv32/decoded_rs2[5]_reduce_or_353_o ),
    .I5(\picorv32/n0496 ),
    .O(N1864)
  );
  LUT5 #(
    .INIT ( 32'hAAEAAA2A ))
  \picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<31>  (
    .I0(\picorv32/reg_op2_31_7292 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I4(N1864),
    .O(\picorv32/cpu_state[7]_reg_op2[31]_select_536_OUT<31>_6626 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFF ))
  \multiplexer_state_FSM_FFd2-In5_SW0  (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(\multiplexer_state_FSM_FFd2-In1_8202 ),
    .I2(\multiplexer_state_FSM_FFd2-In2_8203 ),
    .I3(\multiplexer_state_FSM_FFd2-In3_8204 ),
    .I4(bankmachine7_state_FSM_FFd3_5096),
    .O(N1866)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \multiplexer_state_FSM_FFd2-In5  (
    .I0(bankmachine7_state_FSM_FFd2_5097),
    .I1(bankmachine7_state_FSM_FFd1_1288),
    .I2(bankmachine0_state_FSM_FFd3_5066),
    .I3(bankmachine6_state_FSM_FFd3_5091),
    .I4(N1866),
    .I5(_n7060),
    .O(\multiplexer_state_FSM_FFd2-In5_8205 )
  );
  LUT6 #(
    .INIT ( 64'h2AAA3FFF3FFF3FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[8]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT14 ),
    .I5(\basesoc_interface_adr[0] ),
    .O(N1868)
  );
  LUT5 #(
    .INIT ( 32'h00401151 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT16  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(suart_rx_clear11_FRB_6060),
    .I3(\basesoc_interface_adr[4] ),
    .I4(N1868),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT15_8294 )
  );
  LUT6 #(
    .INIT ( 64'h2AAA3FFF3FFF3FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT43_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[11]),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT41 ),
    .I5(\basesoc_interface_adr[0] ),
    .O(N1870)
  );
  LUT5 #(
    .INIT ( 32'h04040455 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT43  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(N1870),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT42_8286 )
  );
  LUT6 #(
    .INIT ( 64'h0000004055555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT71 ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(N1872),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT72_8299 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_suart_tx_fifo_level0_cy<2>12  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[1]),
    .I2(suart_tx_fifo_level0[0]),
    .I3(suart_tx_fifo_level0[2]),
    .O(Mcount_suart_tx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  basesoc_sdram_trrdcon_ready_glue_rst (
    .I0(basesoc_sdram_trrdcon_ready_2332),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o),
    .I2(sys_rst),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I4(basesoc_sdram_trrdcon_count_2331),
    .O(basesoc_sdram_trrdcon_ready_glue_rst_8661)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  basesoc_grant_glue_set (
    .I0(\picorv32/mem_valid_460 ),
    .I1(basesoc_grant_2334),
    .I2(\picorv32/mem_instr_461 ),
    .O(basesoc_grant_glue_set_8665)
  );
  LUT6 #(
    .INIT ( 64'h4DB2B2B2B24D4D4D ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I2(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ),
    .I3(litedramwishbone2native_state_FSM_FFd3_2986),
    .I4(basesoc_port_cmd_ready4),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(\Result<3>10 )
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  suart_rx_busy_glue_set (
    .I0(suart_rx_busy_2276),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[0]),
    .I3(xilinxmultiregimpl2_regs1_10),
    .I4(GND_1_o_GND_1_o_MUX_749_o1_6046),
    .I5(suart_rx_r_23),
    .O(suart_rx_busy_glue_set_8631)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA6 ))
  basesoc_sdram_time0_2_glue_set (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(array_muxed17_INV_394_o2),
    .I5(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time0_2_glue_set_8696)
  );
  LUT6 #(
    .INIT ( 64'hF7F700F780800080 ))
  suart_tx_glue_rst (
    .I0(suart_uart_clk_txen_939),
    .I1(suart_tx_busy_2274),
    .I2(\suart_tx_reg[0]_PWR_1_o_MUX_730_o ),
    .I3(suart_sink_valid_suart_sink_ready_AND_997_o),
    .I4(sys_rst),
    .I5(suart_tx_2275),
    .O(suart_tx_glue_rst_8668)
  );
  LUT6 #(
    .INIT ( 64'h0404044400000040 ))
  \picorv32/mem_do_prefetch_rstpot1  (
    .I0(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I1(sys_rst_INV_494_o_3383),
    .I2(\picorv32/_n1343_inv ),
    .I3(\picorv32/instr_jalr_7325 ),
    .I4(\picorv32/instr_retirq_7542 ),
    .I5(\picorv32/mem_do_prefetch_7438 ),
    .O(\picorv32/mem_do_prefetch_rstpot1_8866 )
  );
  LUT4 #(
    .INIT ( 16'hF999 ))
  basesoc_sdram_trrdcon_count_glue_set (
    .I0(basesoc_sdram_trrdcon_count_2331),
    .I1(basesoc_sdram_trrdcon_ready_2332),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_244_o),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o),
    .O(basesoc_sdram_trrdcon_count_glue_set_8693)
  );
  LUT5 #(
    .INIT ( 32'hFFFF1011 ))
  \picorv32/mem_instr_rstpot1_SW1  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/mem_do_rdata_7546 ),
    .I3(\picorv32/mem_instr_461 ),
    .I4(\picorv32/mem_do_wdata_7545 ),
    .O(N1874)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA8AAAAAAABAA ))
  \picorv32/mem_instr_rstpot1  (
    .I0(\picorv32/mem_instr_461 ),
    .I1(\picorv32/mem_state [0]),
    .I2(\picorv32/mem_state [1]),
    .I3(sys_rst_INV_494_o_3383),
    .I4(\picorv32/trap_7619 ),
    .I5(N1874),
    .O(\picorv32/mem_instr_rstpot1_8867 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_SW1  (
    .I0(\picorv32/instr_jal_7335 ),
    .I1(\picorv32/instr_jalr_7325 ),
    .I2(\picorv32/instr_lui_7337 ),
    .I3(\picorv32/instr_sub_7446 ),
    .O(N1876)
  );
  LUT6 #(
    .INIT ( 64'hAAAAA8AAFFFFFCFF ))
  \picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot  (
    .I0(\picorv32/decoder_pseudo_trigger_7618 ),
    .I1(\picorv32/instr_addi_7451 ),
    .I2(\picorv32/instr_add_7447 ),
    .I3(N1876),
    .I4(\picorv32/instr_auipc_7336 ),
    .I5(\picorv32/decoder_trigger_7622 ),
    .O(\picorv32/is_lui_auipc_jal_jalr_addi_add_sub_rstpot_8861 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT11  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .I1(\picorv32/mem_rdata_q [15]),
    .I2(\picorv32/mem_valid_460 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out22),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT21  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .I1(\picorv32/mem_rdata_q [16]),
    .I2(\picorv32/mem_valid_460 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out23),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT31  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .I1(\picorv32/mem_rdata_q [17]),
    .I2(\picorv32/mem_valid_460 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out24),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT41  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .I1(\picorv32/mem_rdata_q [18]),
    .I2(\picorv32/mem_valid_460 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out25),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT51  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o ),
    .I1(\picorv32/mem_rdata_q [19]),
    .I2(\picorv32/mem_valid_460 ),
    .I3(basesoc_picorv32_mem_ready),
    .I4(basesoc_done_mmx_out27),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_suart_tx_fifo_level0_xor<3>11  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I3(suart_tx_trigger),
    .I4(basesoc_interface_we_1266),
    .I5(Mcount_suart_tx_fifo_level0_cy[2]),
    .O(\Result<3>6 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8AAAEEEE8AAA ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2273_o13_SW0  (
    .I0(\picorv32/mem_do_rinst_7405 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/alu_out_0_6966 ),
    .I4(N1754),
    .I5(\picorv32/mem_do_prefetch_7438 ),
    .O(N1878)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \picorv32/Mmux_cpu_state[7]_mem_do_rinst_MUX_2273_o13  (
    .I0(sys_rst_INV_494_o_3383),
    .I1(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I2(N1878),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_MUX_2273_o )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1305),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5132 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5128 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5130 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8043 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o1 (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT6 #(
    .INIT ( 64'hA8AA8A82AAAAAAAA ))
  basesoc_sdram_choose_req_grant_SF901 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5131 ),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(array_muxed17_INV_394_o2),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(basesoc_sdram_choose_req_grant_SF90)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_port_cmd_ready32_6073),
    .I1(litedramwishbone2native_state_FSM_FFd3_2986),
    .I2(\picorv32/mem_addr [12]),
    .I3(_n6522[0]),
    .I4(\picorv32/mem_addr [11]),
    .I5(basesoc_port_cmd_ready42_8277),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>21  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>2_6094 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o2 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_610_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \_n12447<5>1  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n12447)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  _n124711 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n12471)
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \picorv32/_n1371<0>1  (
    .I0(\picorv32/mem_rdata_q [31]),
    .I1(\picorv32/is_lb_lh_lw_lbu_lhu_7324 ),
    .I2(\picorv32/is_alu_reg_imm_7323 ),
    .I3(\picorv32/instr_jalr_7325 ),
    .O(\picorv32/_n1371 [0])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o1 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_7797),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_7799),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_7801),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_7803),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_we),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_279_o)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10553_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(_n10553_inv)
  );
  LUT4 #(
    .INIT ( 16'h8202 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o1 (
    .I0(rhs_array_muxed6),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_246_o)
  );
  LUT4 #(
    .INIT ( 16'h91FF ))
  basesoc_sdram_choose_req_ce1 (
    .I0(multiplexer_state_FSM_FFd1_1312),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_ce)
  );
  LUT6 #(
    .INIT ( 64'h8880808000808080 ))
  \picorv32/mem_rdata_latched[6]_PWR_11_o_equal_156_o<6>1  (
    .I0(\picorv32/mem_rdata_latched_noshuffle [3]),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[14]_AND_1095_o1 ),
    .I2(\picorv32/mem_rdata_q [2]),
    .I3(\picorv32/mem_valid_460 ),
    .I4(basesoc_picorv32_mem_ready),
    .I5(basesoc_done_mmx_out5),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_equal_156_o )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5108 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5106 ),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6030 )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In41  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5101 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6071 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  suart_tx_fifo_wrport_we1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(suart_tx_trigger),
    .O(suart_tx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<2>1  (
    .I0(\picorv32/reg_next_pc_2_7557 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> ),
    .O(\picorv32/_n1416 [2])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<5>1  (
    .I0(\picorv32/reg_next_pc_5_7560 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<5> ),
    .O(\picorv32/_n1416 [5])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<6>1  (
    .I0(\picorv32/reg_next_pc_6_7561 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<6> ),
    .O(\picorv32/_n1416 [6])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<7>1  (
    .I0(\picorv32/reg_next_pc_7_7562 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<7> ),
    .O(\picorv32/_n1416 [7])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<8>1  (
    .I0(\picorv32/reg_next_pc_8_7563 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<8> ),
    .O(\picorv32/_n1416 [8])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<9>1  (
    .I0(\picorv32/reg_next_pc_9_7564 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<9> ),
    .O(\picorv32/_n1416 [9])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<10>1  (
    .I0(\picorv32/reg_next_pc_10_7565 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<10> ),
    .O(\picorv32/_n1416 [10])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<11>1  (
    .I0(\picorv32/reg_next_pc_11_7566 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<11> ),
    .O(\picorv32/_n1416 [11])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<12>1  (
    .I0(\picorv32/reg_next_pc_12_7567 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<12> ),
    .O(\picorv32/_n1416 [12])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<13>1  (
    .I0(\picorv32/reg_next_pc_13_7568 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<13> ),
    .O(\picorv32/_n1416 [13])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<14>1  (
    .I0(\picorv32/reg_next_pc_14_7569 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<14> ),
    .O(\picorv32/_n1416 [14])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<15>1  (
    .I0(\picorv32/reg_next_pc_15_7570 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<15> ),
    .O(\picorv32/_n1416 [15])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<16>1  (
    .I0(\picorv32/reg_next_pc_16_7571 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<16> ),
    .O(\picorv32/_n1416 [16])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<17>1  (
    .I0(\picorv32/reg_next_pc_17_7572 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<17> ),
    .O(\picorv32/_n1416 [17])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<18>1  (
    .I0(\picorv32/reg_next_pc_18_7573 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<18> ),
    .O(\picorv32/_n1416 [18])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<19>1  (
    .I0(\picorv32/reg_next_pc_19_7574 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<19> ),
    .O(\picorv32/_n1416 [19])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<20>1  (
    .I0(\picorv32/reg_next_pc_20_7575 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<20> ),
    .O(\picorv32/_n1416 [20])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<21>1  (
    .I0(\picorv32/reg_next_pc_21_7576 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<21> ),
    .O(\picorv32/_n1416 [21])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<22>1  (
    .I0(\picorv32/reg_next_pc_22_7577 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<22> ),
    .O(\picorv32/_n1416 [22])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<23>1  (
    .I0(\picorv32/reg_next_pc_23_7578 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<23> ),
    .O(\picorv32/_n1416 [23])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<24>1  (
    .I0(\picorv32/reg_next_pc_24_7579 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<24> ),
    .O(\picorv32/_n1416 [24])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<25>1  (
    .I0(\picorv32/reg_next_pc_25_7580 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<25> ),
    .O(\picorv32/_n1416 [25])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<26>1  (
    .I0(\picorv32/reg_next_pc_26_7581 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<26> ),
    .O(\picorv32/_n1416 [26])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<27>1  (
    .I0(\picorv32/reg_next_pc_27_7582 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<27> ),
    .O(\picorv32/_n1416 [27])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<28>1  (
    .I0(\picorv32/reg_next_pc_28_7583 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<28> ),
    .O(\picorv32/_n1416 [28])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<29>1  (
    .I0(\picorv32/reg_next_pc_29_7584 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<29> ),
    .O(\picorv32/_n1416 [29])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<30>1  (
    .I0(\picorv32/reg_next_pc_30_7585 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<30> ),
    .O(\picorv32/_n1416 [30])
  );
  LUT6 #(
    .INIT ( 64'hEEAAEE8AAAAA228A ))
  \picorv32/_n1416<31>1  (
    .I0(\picorv32/reg_next_pc_31_7586 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/latched_branch_7554 ),
    .I4(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<31> ),
    .O(\picorv32/_n1416<31>1_8845 )
  );
  LUT6 #(
    .INIT ( 64'h0000800080000000 ))
  \spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o1  (
    .I0(basesoc_slave_sel[3]),
    .I1(\spiflash_i1[1]_PWR_1_o_equal_1719_o ),
    .I2(\spiflash_counter[7]_GND_1_o_equal_1724_o ),
    .I3(\picorv32/mem_valid_460 ),
    .I4(basesoc_grant_2334),
    .I5(\picorv32/mem_instr_461 ),
    .O(\spiflash_bus_cyc_spiflash_counter[7]_AND_1008_o )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT41  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h78797878E1E1E1E1 ))
  \Mcount_suart_rx_fifo_level0_xor<2>11  (
    .I0(suart_rx_fifo_level0[1]),
    .I1(suart_rx_fifo_level0[0]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[3]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_source_valid_940),
    .O(\Result<2>10 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out16),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6532 ),
    .I4(basesoc_done_mmx_out1),
    .O(N1760)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out15),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6532 ),
    .I4(basesoc_done_mmx_out),
    .O(N1762)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out21),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6532 ),
    .I4(basesoc_done_mmx_out7),
    .O(N1764)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out20),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6532 ),
    .I4(basesoc_done_mmx_out6),
    .O(N1766)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out19),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6532 ),
    .I4(basesoc_done_mmx_out4),
    .O(N1768)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out18),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6532 ),
    .I4(basesoc_done_mmx_out3),
    .O(N1770)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>4_SW0  (
    .I0(\picorv32/mem_wordsize [1]),
    .I1(basesoc_done_mmx_out17),
    .I2(\picorv32/mem_wordsize [0]),
    .I3(\picorv32/reg_op1_1_6532 ),
    .I4(basesoc_done_mmx_out2),
    .O(N1772)
  );
  LUT5 #(
    .INIT ( 32'h6AAAA999 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_port_cmd_ready2_6029),
    .I3(basesoc_port_cmd_ready14_6047),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>18 )
  );
  LUT5 #(
    .INIT ( 32'hA8AAA8AE ))
  \picorv32/cpu_state[7]_latched_stalu_Select_518_o1  (
    .I0(\picorv32/latched_stalu_7555 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .O(\picorv32/cpu_state[7]_latched_stalu_Select_518_o )
  );
  LUT6 #(
    .INIT ( 64'h001077770098FFFF ))
  \picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_lut<2>  (
    .I0(\picorv32/latched_branch_7554 ),
    .I1(\picorv32/latched_store_7556 ),
    .I2(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I3(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I4(\picorv32/reg_next_pc_2_7557 ),
    .I5(\picorv32/reg_out[31]_alu_out_q[31]_mux_334_OUT<2> ),
    .O(\picorv32/Madd_PWR_11_o_GND_2_o_add_397_OUT_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>5  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>1_8401 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/irq_pending[4] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4>4_8404 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>5  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>1_8405 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/irq_pending[3] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3>4_8408 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>5  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>1_8409 ),
    .I3(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I4(\picorv32/irq_pending[1] ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1>4_8412 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF54441000 ))
  \picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>9  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I3(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>3_8347 ),
    .I4(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0>8_8352 ),
    .I5(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o<0> ),
    .O(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o )
  );
  LUT6 #(
    .INIT ( 64'hF3FF5155FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT73_SW0  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .I1(dna_status[14]),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6026),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(N1872)
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAFFFFFFFF ))
  suart_rx_fifo_readable_glue_set (
    .I0(suart_rx_fifo_readable_2280),
    .I1(basesoc_interface_we_1266),
    .I2(basesoc_interface_dat_w[1]),
    .I3(suart_rx_clear11_FRB_6060),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(n0197),
    .O(suart_rx_fifo_readable_glue_set_8635)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFE4FFFFFFFF ))
  basesoc_sdram_time1_3_glue_set (
    .I0(basesoc_sdram_max_time1_inv),
    .I1(basesoc_sdram_time1[3]),
    .I2(\Result<3>19 ),
    .I3(multiplexer_state_FSM_FFd1_1312),
    .I4(multiplexer_state_FSM_FFd2_1313),
    .I5(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time1_3_glue_set_8702)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_3_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[3]),
    .I2(\Result<3>18 ),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(multiplexer_state_FSM_FFd1_1312),
    .I5(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time0_3_glue_set_8697)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_4_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[4]),
    .I2(\Result<4>5 ),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(multiplexer_state_FSM_FFd1_1312),
    .I5(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time0_4_glue_set_8698)
  );
  LUT6 #(
    .INIT ( 64'h0000040004000000 ))
  basesoc_sram_bus_ack_rstpot (
    .I0(basesoc_sram_bus_ack_846),
    .I1(\picorv32/mem_valid_460 ),
    .I2(sys_rst),
    .I3(basesoc_slave_sel[1]),
    .I4(basesoc_grant_2334),
    .I5(\picorv32/mem_instr_461 ),
    .O(basesoc_sram_bus_ack_rstpot_8858)
  );
  LUT6 #(
    .INIT ( 64'hAEAAAAAAA2AAAAAA ))
  basesoc_eventmanager_storage_full_rstpot (
    .I0(basesoc_eventmanager_storage_full_2256),
    .I1(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_770_o),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_eventmanager_storage_full_rstpot_8853)
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I1(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I2(basesoc_port_cmd_ready2_6029),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I4(_n6522[0]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>28 )
  );
  LUT6 #(
    .INIT ( 64'hAA6AAAAA55955555 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready131),
    .I2(basesoc_port_cmd_ready2_6029),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_429_o),
    .I4(_n6522[0]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>33 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_interface_we_1266),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h80080008FFFFFFFF ))
  _n10634_inv1 (
    .I0(rhs_array_muxed10),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(multiplexer_state_FSM_FFd2_1313),
    .I4(multiplexer_state_FSM_FFd3_1314),
    .I5(basesoc_sdram_twtrcon_ready_2333),
    .O(_n10634_inv)
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>21  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I1(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I2(\picorv32/mem_rdata_word[15] ),
    .I3(\picorv32/latched_is_lh_7552 ),
    .I4(\picorv32/mem_rdata_word[7] ),
    .I5(\picorv32/latched_is_lb_7551 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<16>2_6096 )
  );
  LUT6 #(
    .INIT ( 64'h1454555555555555 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<0>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(multiplexer_state_FSM_FFd2_1313),
    .I2(multiplexer_state_FSM_FFd1_1312),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(rhs_array_muxed6),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count)
  );
  LUT6 #(
    .INIT ( 64'h4000000055555555 ))
  suart_rx_fifo_do_read1 (
    .I0(n0197),
    .I1(basesoc_interface_we_1266),
    .I2(basesoc_interface_dat_w[1]),
    .I3(suart_rx_clear11_FRB_6060),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(suart_rx_fifo_readable_2280),
    .O(suart_rx_fifo_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_interface_we_1266),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re)
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/irq_state_FSM_FFd1-In1  (
    .I0(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/irq_state_FSM_FFd2_7544 ),
    .O(\picorv32/irq_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAA2AAAAAAA6AA ))
  \picorv32/irq_state_FSM_FFd2-In1  (
    .I0(\picorv32/irq_state_FSM_FFd2_7544 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/decoder_trigger_irq_state[1]_OR_751_o_7192 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/irq_state_FSM_FFd1_7543 ),
    .O(\picorv32/irq_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163110  (
    .I0(\picorv32/reg_pc_10_7595 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [10]),
    .O(\picorv32/_n1163 [10])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163210  (
    .I0(\picorv32/reg_pc_11_7596 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [11]),
    .O(\picorv32/_n1163 [11])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n116331  (
    .I0(\picorv32/reg_pc_12_7597 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [12]),
    .O(\picorv32/_n1163 [12])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n116341  (
    .I0(\picorv32/reg_pc_13_7598 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [13]),
    .O(\picorv32/_n1163 [13])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n116351  (
    .I0(\picorv32/reg_pc_14_7599 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [14]),
    .O(\picorv32/_n1163 [14])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n116361  (
    .I0(\picorv32/reg_pc_15_7600 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [15]),
    .O(\picorv32/_n1163 [15])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n116371  (
    .I0(\picorv32/reg_pc_16_7601 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [16]),
    .O(\picorv32/_n1163 [16])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n116381  (
    .I0(\picorv32/reg_pc_17_7602 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [17]),
    .O(\picorv32/_n1163 [17])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n116391  (
    .I0(\picorv32/reg_pc_18_7603 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [18]),
    .O(\picorv32/_n1163 [18])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163101  (
    .I0(\picorv32/reg_pc_19_7604 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [19]),
    .O(\picorv32/_n1163 [19])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163111  (
    .I0(\picorv32/reg_pc_20_7605 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [20]),
    .O(\picorv32/_n1163 [20])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163121  (
    .I0(\picorv32/reg_pc_21_7606 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [21]),
    .O(\picorv32/_n1163 [21])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163131  (
    .I0(\picorv32/reg_pc_22_7607 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [22]),
    .O(\picorv32/_n1163 [22])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163141  (
    .I0(\picorv32/reg_pc_23_7608 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [23]),
    .O(\picorv32/_n1163 [23])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163151  (
    .I0(\picorv32/reg_pc_24_7609 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [24]),
    .O(\picorv32/_n1163 [24])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163161  (
    .I0(\picorv32/reg_pc_25_7610 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [25]),
    .O(\picorv32/_n1163 [25])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163171  (
    .I0(\picorv32/reg_pc_26_7611 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [26]),
    .O(\picorv32/_n1163 [26])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163181  (
    .I0(\picorv32/reg_pc_27_7612 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [27]),
    .O(\picorv32/_n1163 [27])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163191  (
    .I0(\picorv32/reg_pc_28_7613 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [28]),
    .O(\picorv32/_n1163 [28])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163201  (
    .I0(\picorv32/reg_pc_29_7614 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [29]),
    .O(\picorv32/_n1163 [29])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163211  (
    .I0(\picorv32/reg_pc_2_7587 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [2]),
    .O(\picorv32/_n1163 [2])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163221  (
    .I0(\picorv32/reg_pc_30_7615 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [30]),
    .O(\picorv32/_n1163 [30])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163231  (
    .I0(\picorv32/reg_pc_31_7616 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416<31>1_8845 ),
    .O(\picorv32/_n1163 [31])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163241  (
    .I0(\picorv32/reg_pc_3_7588 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [3]),
    .O(\picorv32/_n1163 [3])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163251  (
    .I0(\picorv32/reg_pc_4_7589 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [4]),
    .O(\picorv32/_n1163 [4])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163261  (
    .I0(\picorv32/reg_pc_5_7590 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [5]),
    .O(\picorv32/_n1163 [5])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163271  (
    .I0(\picorv32/reg_pc_6_7591 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [6]),
    .O(\picorv32/_n1163 [6])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163281  (
    .I0(\picorv32/reg_pc_7_7592 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [7]),
    .O(\picorv32/_n1163 [7])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163291  (
    .I0(\picorv32/reg_pc_8_7593 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [8]),
    .O(\picorv32/_n1163 [8])
  );
  LUT5 #(
    .INIT ( 32'hAAAEAAA2 ))
  \picorv32/Mmux__n1163301  (
    .I0(\picorv32/reg_pc_9_7594 ),
    .I1(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/_n1416 [9]),
    .O(\picorv32/_n1163 [9])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1 (
    .I0(basesoc_interface_we_1266),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3730 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(suart_rx_clear11_FRB_6060),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>15 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready3_6043),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>13 )
  );
  LUT6 #(
    .INIT ( 64'h8000AAAA80008000 ))
  \picorv32/mem_do_rinst_rstpot  (
    .I0(sys_rst_INV_494_o_3383),
    .I1(\picorv32/cpu_state_FSM_FFd3-In5 ),
    .I2(\picorv32/is_beq_bne_blt_bge_bltu_bgeu_7456 ),
    .I3(\picorv32/alu_out_0_6966 ),
    .I4(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I5(\picorv32/cpu_state[7]_mem_do_rinst_Select_507_o ),
    .O(\picorv32/mem_do_rinst_rstpot_8862 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAA999 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_port_cmd_ready2_6029),
    .I3(basesoc_port_cmd_ready14_6047),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<3>12 )
  );
  LUT6 #(
    .INIT ( 64'h22222222008000A0 ))
  \picorv32/mem_do_rdata_rstpot  (
    .I0(sys_rst_INV_494_o_3383),
    .I1(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/mem_do_prefetch_7438 ),
    .I5(\picorv32/mem_do_rdata_7546 ),
    .O(\picorv32/mem_do_rdata_rstpot_8864 )
  );
  LUT6 #(
    .INIT ( 64'hEEEE6444AAAA2000 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>3  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/mem_rdata_word[7] ),
    .I3(\picorv32/latched_is_lb_7551 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>2_8415 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15>1_8414 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hEEEE6444AAAA2000 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>3  (
    .I0(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I1(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I2(\picorv32/mem_rdata_word[7] ),
    .I3(\picorv32/latched_is_lb_7551 ),
    .I4(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>2_8417 ),
    .I5(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7>1_8416 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2174_OUT311  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2174_OUT31 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5126 )
  );
  LUT5 #(
    .INIT ( 32'hA2AAAEAA ))
  spiflash_bus_ack_glue_set (
    .I0(spiflash_bus_ack_2283),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1724_o<7>1_6028 ),
    .I4(spiflash_counter[0]),
    .O(spiflash_bus_ack_glue_set_8636)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA9FFA8FF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[1]),
    .I3(multiplexer_state_FSM_FFd3_1314),
    .I4(basesoc_sdram_time1[3]),
    .I5(array_muxed17_INV_394_o2),
    .O(basesoc_sdram_time1_2_glue_set_8701)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(bankmachine0_state_FSM_FFd1_1274),
    .I1(bankmachine0_state_FSM_FFd2_5067),
    .I2(bankmachine0_state_FSM_FFd3_5066),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I4(basesoc_sdram_bankmachine0_row_opened_2284),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_8669)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(bankmachine1_state_FSM_FFd1_1276),
    .I1(bankmachine1_state_FSM_FFd2_5072),
    .I2(bankmachine1_state_FSM_FFd3_5071),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I4(basesoc_sdram_bankmachine1_row_opened_2289),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_8670)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(bankmachine2_state_FSM_FFd1_1278),
    .I1(bankmachine2_state_FSM_FFd2_5062),
    .I2(bankmachine2_state_FSM_FFd3_5061),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I4(basesoc_sdram_bankmachine2_row_opened_2294),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_8671)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(bankmachine3_state_FSM_FFd1_1280),
    .I1(bankmachine3_state_FSM_FFd2_5082),
    .I2(bankmachine3_state_FSM_FFd3_5081),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I4(basesoc_sdram_bankmachine3_row_opened_2299),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_8672)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine4_row_opened_glue_set (
    .I0(bankmachine4_state_FSM_FFd1_1282),
    .I1(bankmachine4_state_FSM_FFd2_5087),
    .I2(bankmachine4_state_FSM_FFd3_5086),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I4(basesoc_sdram_bankmachine4_row_opened_2304),
    .O(basesoc_sdram_bankmachine4_row_opened_glue_set_8673)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine5_row_opened_glue_set (
    .I0(bankmachine5_state_FSM_FFd1_1284),
    .I1(bankmachine5_state_FSM_FFd2_5077),
    .I2(bankmachine5_state_FSM_FFd3_5076),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I4(basesoc_sdram_bankmachine5_row_opened_2309),
    .O(basesoc_sdram_bankmachine5_row_opened_glue_set_8674)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine6_row_opened_glue_set (
    .I0(bankmachine6_state_FSM_FFd1_1286),
    .I1(bankmachine6_state_FSM_FFd2_5092),
    .I2(bankmachine6_state_FSM_FFd3_5091),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I4(basesoc_sdram_bankmachine6_row_opened_2314),
    .O(basesoc_sdram_bankmachine6_row_opened_glue_set_8675)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine7_row_opened_glue_set (
    .I0(bankmachine7_state_FSM_FFd1_1288),
    .I1(bankmachine7_state_FSM_FFd2_5097),
    .I2(bankmachine7_state_FSM_FFd3_5096),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I4(basesoc_sdram_bankmachine7_row_opened_2319),
    .O(basesoc_sdram_bankmachine7_row_opened_glue_set_8676)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF9998FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[3]),
    .I3(basesoc_sdram_time1[2]),
    .I4(multiplexer_state_FSM_FFd3_1314),
    .I5(array_muxed17_INV_394_o2),
    .O(basesoc_sdram_time1_1_glue_set_8700)
  );
  LUT6 #(
    .INIT ( 64'hFFFF5554FFFFFFFF ))
  basesoc_sdram_time1_0_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[2]),
    .I3(basesoc_sdram_time1[1]),
    .I4(array_muxed17_INV_394_o2),
    .I5(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time1_0_glue_set_8699)
  );
  LUT4 #(
    .INIT ( 16'hAAEA ))
  \picorv32/mem_do_wdata_rstpot  (
    .I0(\picorv32/GND_2_o_GND_2_o_MUX_2275_o ),
    .I1(sys_rst_INV_494_o_3383),
    .I2(\picorv32/mem_do_wdata_7545 ),
    .I3(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .O(\picorv32/mem_do_wdata_rstpot_8863 )
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine1_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I1(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_row_open),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_8677)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine1_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trccon_ready_2292),
    .I2(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_row_open),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_8678)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine4_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I1(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_8679)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine4_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trccon_ready_2307),
    .I2(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_row_open),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_8680)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine0_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I1(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_8681)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine0_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trccon_ready_2287),
    .I2(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_row_open),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_8682)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine2_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I1(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_8683)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine2_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trccon_ready_2297),
    .I2(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_row_open),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_8684)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine3_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I1(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_open),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_8685)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine3_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trccon_ready_2302),
    .I2(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_row_open),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_8686)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine5_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I1(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_row_open),
    .I4(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_8687)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine5_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trccon_ready_2312),
    .I2(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_row_open),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_8688)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine7_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I1(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_open),
    .I4(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_8689)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine7_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trccon_ready_2322),
    .I2(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_row_open),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_8690)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine6_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I1(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_8691)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine6_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trccon_ready_2317),
    .I2(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_row_open),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_8692)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF6 ))
  basesoc_sdram_time0_0_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[0]),
    .I2(multiplexer_state_FSM_FFd2_1313),
    .I3(multiplexer_state_FSM_FFd1_1312),
    .I4(multiplexer_state_FSM_FFd3_1314),
    .O(basesoc_sdram_time0_0_glue_set_8694)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFEFEFFFFFE ))
  basesoc_sdram_time0_1_glue_set (
    .I0(multiplexer_state_FSM_FFd2_1313),
    .I1(multiplexer_state_FSM_FFd1_1312),
    .I2(multiplexer_state_FSM_FFd3_1314),
    .I3(basesoc_sdram_max_time0_inv),
    .I4(basesoc_sdram_time0[1]),
    .I5(basesoc_sdram_time0[0]),
    .O(basesoc_sdram_time0_1_glue_set_8695)
  );
  LUT6 #(
    .INIT ( 64'h0008080888080808 ))
  \picorv32/Mmux_mem_rdata_latched[6]_PWR_11_o_mux_171_OUT61  (
    .I0(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o12_8365 ),
    .I1(\picorv32/mem_rdata_latched[6]_mem_rdata_latched[31]_AND_1096_o11_8364 ),
    .I2(\picorv32/mem_rdata_q [27]),
    .I3(\picorv32/mem_valid_460 ),
    .I4(basesoc_picorv32_mem_ready),
    .I5(basesoc_done_mmx_out3),
    .O(\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000010 ))
  _n124231 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n12423)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_sram_we<2>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(rhs_array_muxed47),
    .I2(\picorv32/mem_addr [28]),
    .I3(\picorv32/mem_addr [29]),
    .I4(\picorv32/mem_wstrb [2]),
    .O(basesoc_sram_we[2])
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_sram_we<3>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(rhs_array_muxed47),
    .I2(\picorv32/mem_addr [28]),
    .I3(\picorv32/mem_addr [29]),
    .I4(\picorv32/mem_wstrb [3]),
    .O(basesoc_sram_we[3])
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_sram_we<0>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(rhs_array_muxed47),
    .I2(\picorv32/mem_addr [28]),
    .I3(\picorv32/mem_addr [29]),
    .I4(\picorv32/mem_wstrb [0]),
    .O(basesoc_sram_we[0])
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_sram_we<1>1  (
    .I0(\picorv32/mem_addr [30]),
    .I1(rhs_array_muxed47),
    .I2(\picorv32/mem_addr [28]),
    .I3(\picorv32/mem_addr [29]),
    .I4(\picorv32/mem_wstrb [1]),
    .O(basesoc_sram_we[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [9]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [9]),
    .O(N1880)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1880),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<9> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_9_7300 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<9>2_8318 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [8]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [8]),
    .O(N1882)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1882),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<8> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_8_7299 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<8>2_8319 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [14]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [14]),
    .O(N1884)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1884),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<14> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_14_7305 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<14>2_8320 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [13]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [13]),
    .O(N1886)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1886),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<13> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_13_7304 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<13>2_8321 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [12]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [12]),
    .O(N1888)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1888),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<12> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_12_7303 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<12>2_8322 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [11]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [11]),
    .O(N1890)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1890),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<11> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_11_7302 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<11>2_8323 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [10]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [10]),
    .O(N1892)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1892),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<10> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_10_7301 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<10>3 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [6]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [6]),
    .O(N1894)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1894),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<6> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_6_7297 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<6>2_8327 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [5]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [5]),
    .O(N1896)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1896),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<5> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_5_7296 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<5>2_8329 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [2]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [2]),
    .O(N1898)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1898),
    .I2(\picorv32/reg_pc[31]_decoded_imm[31]_add_454_OUT<2> ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_2_7293 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<2>2_8331 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAA8AAA8AAA8 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>2_SW0  (
    .I0(\picorv32/cpuregs_rs1 [0]),
    .I1(\picorv32/instr_getq_7499 ),
    .I2(\picorv32/instr_retirq_7542 ),
    .I3(\picorv32/instr_setq_7498 ),
    .I4(\picorv32/instr_maskirq_7497 ),
    .I5(\picorv32/irq_mask [0]),
    .O(N1900)
  );
  LUT6 #(
    .INIT ( 64'h5555D8000000D800 ))
  \picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>2  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(N1900),
    .I2(\picorv32/decoded_imm [0]),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I5(\picorv32/reg_op1_0_6533 ),
    .O(\picorv32/cpu_state[7]_X_2_o_select_530_OUT<0>3 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  \Mcount_basesoc_sdram_timer_count_lut<2>  (
    .I0(opsis_i2c_samp_count_1_5504),
    .I1(spiflash_clk_5503),
    .I2(N1104),
    .I3(basesoc_sdram_timer_count[4]),
    .I4(basesoc_sdram_timer_count[3]),
    .I5(opsis_i2c_samp_carry_5502),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_suart_rx_fifo_level0_cy<2>12  (
    .I0(suart_source_valid_940),
    .I1(suart_rx_fifo_level0[1]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[0]),
    .O(Mcount_suart_rx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'h5999999A ))
  \Mcount_suart_rx_fifo_level0_xor<3>11  (
    .I0(Mcount_suart_rx_fifo_level0_lut[3]),
    .I1(suart_source_valid_940),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[0]),
    .O(\Result<3>9 )
  );
  LUT6 #(
    .INIT ( 64'h8880808080000000 ))
  \picorv32/mem_do_rinst_mem_done_AND_1094_o1  (
    .I0(sys_rst_INV_494_o_3383),
    .I1(\picorv32/mem_do_rinst_7405 ),
    .I2(\picorv32/mem_state [0]),
    .I3(\picorv32/mem_valid_460 ),
    .I4(basesoc_picorv32_mem_ready),
    .I5(\picorv32/mem_state [1]),
    .O(\picorv32/mem_do_rinst_mem_done_AND_1094_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \basesoc_sdram_timer_done<8>  (
    .I0(opsis_i2c_samp_count_1_5504),
    .I1(opsis_i2c_samp_carry_5502),
    .I2(basesoc_sdram_timer_count[4]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(N1104),
    .I5(spiflash_clk_5503),
    .O(basesoc_sdram_timer_done)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  \Mcount_basesoc_sdram_timer_count_lut<0>  (
    .I0(opsis_i2c_samp_carry_5502),
    .I1(opsis_i2c_samp_count_1_5504),
    .I2(N1104),
    .I3(basesoc_sdram_timer_count[4]),
    .I4(basesoc_sdram_timer_count[3]),
    .I5(spiflash_clk_5503),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAA2AAAAAAAA ))
  \Mcount_basesoc_sdram_timer_count_lut<1>  (
    .I0(spiflash_clk_5503),
    .I1(opsis_i2c_samp_count_1_5504),
    .I2(N1104),
    .I3(basesoc_sdram_timer_count[4]),
    .I4(basesoc_sdram_timer_count[3]),
    .I5(opsis_i2c_samp_carry_5502),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_1_9089)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_1 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_1_9090)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_0_rstpot_9091),
    .Q(half_rate_phy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_1_rstpot_9092),
    .Q(half_rate_phy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_2_rstpot_9093),
    .Q(half_rate_phy_record0_bank[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_0_rstpot_9094),
    .Q(half_rate_phy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_1_rstpot_9095),
    .Q(half_rate_phy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_2_rstpot_9096),
    .Q(half_rate_phy_record1_bank[2])
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record0_bank_0_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[0]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(basesoc_sdram_storage_full_0_4_9102),
    .I4(phase_sel_3_9099),
    .I5(_n10241),
    .O(half_rate_phy_record0_bank_0_rstpot_9091)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record0_bank_1_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[1]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(basesoc_sdram_storage_full_0_4_9102),
    .I4(phase_sel_3_9099),
    .I5(_n10241),
    .O(half_rate_phy_record0_bank_1_rstpot_9092)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record0_bank_2_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[2]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(basesoc_sdram_storage_full_0_4_9102),
    .I4(phase_sel_3_9099),
    .I5(_n10241),
    .O(half_rate_phy_record0_bank_2_rstpot_9093)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record1_bank_0_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[0]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I3(basesoc_sdram_storage_full_0_4_9102),
    .I4(phase_sel_3_9099),
    .I5(_n10241),
    .O(half_rate_phy_record1_bank_0_rstpot_9094)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record1_bank_1_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[1]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I3(basesoc_sdram_storage_full_0_4_9102),
    .I4(phase_sel_3_9099),
    .I5(_n10241),
    .O(half_rate_phy_record1_bank_1_rstpot_9095)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record1_bank_2_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[2]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I3(basesoc_sdram_storage_full_0_4_9102),
    .I4(phase_sel_3_9099),
    .I5(_n10241),
    .O(half_rate_phy_record1_bank_2_rstpot_9096)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_1 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_8860),
    .Q(basesoc_interface_we_1_9097)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_2 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_2_9098)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_3 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_3_9099)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_2_9100)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_3_9101)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_4_9102)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1  (
    .C(sys_clk),
    .D(N1428),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_9103 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_1_9104)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_1_9105)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_5_9106)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_4 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_4_9107)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_6_9108)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_1 (
    .C(sys_clk),
    .D(\picorv32/mem_addr [7]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_1_9109)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_2 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_8860),
    .Q(basesoc_interface_we_2_9110)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2  (
    .C(sys_clk),
    .D(N1428),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_9111 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_5 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1615_o),
    .R(sys2x_rst),
    .Q(phase_sel_5_9112)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_3 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_8860),
    .Q(basesoc_interface_we_3_9113)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8_SW0  (
    .I0(N1902),
    .I1(N1903),
    .S(\basesoc_interface_adr[2] ),
    .O(N1108)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_122_5669),
    .I3(mux107_133_5660),
    .I4(mux107_125_5662),
    .I5(mux107_111_5671),
    .O(N1902)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT8_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_13_5668),
    .I3(mux107_14_5659),
    .I4(mux107_132_5661),
    .I5(mux107_121_5670),
    .O(N1903)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT6_SW0  (
    .I0(N1904),
    .I1(N1905),
    .S(\basesoc_interface_adr[2] ),
    .O(N1112)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT6_SW0_F  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux105_112_5654),
    .I3(mux105_122_5652),
    .I4(mux105_111_5656),
    .I5(mux105_10_5658),
    .O(N1904)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT6_SW0_G  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux105_121_5653),
    .I3(mux105_13_5651),
    .I4(mux105_12_5655),
    .I5(mux105_11_5657),
    .O(N1905)
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In8  (
    .I0(N1906),
    .I1(N1907),
    .S(multiplexer_state_FSM_FFd2_1313),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA8808 ))
  \multiplexer_state_FSM_FFd2-In8_F  (
    .I0(multiplexer_state_FSM_FFd3_1314),
    .I1(basesoc_sdram_read_available),
    .I2(basesoc_sdram_write_available),
    .I3(basesoc_sdram_max_time1),
    .I4(multiplexer_state_FSM_FFd1_1312),
    .I5(\multiplexer_state_FSM_FFd2-In5_8205 ),
    .O(N1906)
  );
  LUT6 #(
    .INIT ( 64'hDDDD8999DDDDCDDD ))
  \multiplexer_state_FSM_FFd2-In8_G  (
    .I0(multiplexer_state_FSM_FFd1_1312),
    .I1(multiplexer_state_FSM_FFd3_1314),
    .I2(basesoc_sdram_generator_done_1140),
    .I3(refresher_state_FSM_FFd1_1273),
    .I4(\multiplexer_state_FSM_FFd2-In5_8205 ),
    .I5(basesoc_sdram_twtrcon_ready_2333),
    .O(N1907)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7_SW0  (
    .I0(N1908),
    .I1(N1909),
    .S(\basesoc_interface_adr[2] ),
    .O(N1110)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux106_122_5615),
    .I3(mux106_133_5606),
    .I4(mux106_125_5608),
    .I5(mux106_111_5617),
    .O(N1908)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2161_OUT7_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux106_13_5614),
    .I2(\basesoc_interface_adr[5] ),
    .I3(mux106_132_5607),
    .I4(mux106_121_5616),
    .O(N1909)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13  (
    .I0(N1910),
    .I1(N1911),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_load_storage_full_16_2563),
    .I3(basesoc_load_storage_full[0]),
    .I4(basesoc_load_storage_full_8_2571),
    .I5(basesoc_load_storage_full_24_2555),
    .O(N1910)
  );
  LUT5 #(
    .INIT ( 32'hFBD97351 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_reload_storage_full_8_2603),
    .I3(basesoc_reload_storage_full_16_2595),
    .I4(basesoc_reload_storage_full[0]),
    .O(N1911)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13  (
    .I0(N1912),
    .I1(N1913),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_16_2158),
    .I3(basesoc_ctrl_storage_full_8_2162),
    .I4(basesoc_ctrl_storage_full_24_2153),
    .O(N1912)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT13_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_storage_full_0_2166),
    .O(N1913)
  );
  MUXF7   Mmux_array_muxed411 (
    .I0(N1914),
    .I1(N1915),
    .S(half_rate_phy_phase_sel),
    .O(array_muxed4)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  Mmux_array_muxed411_F (
    .I0(half_rate_phy_record0_cas_n_BRB0_8882),
    .I1(half_rate_phy_record0_cas_n_BRB1_8883),
    .I2(half_rate_phy_record0_cas_n_BRB2_8884),
    .I3(half_rate_phy_record0_cas_n_BRB3_8885),
    .I4(half_rate_phy_record0_cas_n_BRB4_8886),
    .O(N1914)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  Mmux_array_muxed411_G (
    .I0(half_rate_phy_record0_cas_n_BRB0_8882),
    .I1(half_rate_phy_record1_cas_n_BRB1_8891),
    .I2(half_rate_phy_record1_cas_n_BRB2_8892),
    .I3(half_rate_phy_record1_cas_n_BRB3_8893),
    .I4(half_rate_phy_record1_cas_n_BRB4_8894),
    .O(N1915)
  );
  MUXF7   \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_49_OUT1  (
    .I0(N1916),
    .I1(N1917),
    .S(\picorv32/mem_state [0]),
    .O(\picorv32/mem_state[1]_mem_state[1]_wide_mux_49_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h1110 ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_49_OUT1_F  (
    .I0(\picorv32/mem_state [1]),
    .I1(\picorv32/mem_do_wdata_7545 ),
    .I2(\picorv32/mem_do_rdata_7546 ),
    .I3(\picorv32/mem_do_prefetch_mem_do_rinst_OR_562_o ),
    .O(N1916)
  );
  LUT5 #(
    .INIT ( 32'h515F5F5F ))
  \picorv32/Mmux_mem_state[1]_mem_state[1]_wide_mux_49_OUT1_G  (
    .I0(\picorv32/mem_do_rinst_7405 ),
    .I1(\picorv32/mem_do_rdata_7546 ),
    .I2(\picorv32/mem_state [1]),
    .I3(\picorv32/mem_valid_460 ),
    .I4(basesoc_picorv32_mem_ready),
    .O(N1917)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT19  (
    .I0(N1918),
    .I1(N1919),
    .S(\basesoc_interface_adr[4] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT19_F  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT14_8051 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT16_8053 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT15_8052 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT13_8050 ),
    .O(N1918)
  );
  LUT4 #(
    .INIT ( 16'h0800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2175_OUT19_G  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT121 ),
    .I1(basesoc_eventmanager_storage_full_2256),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .O(N1919)
  );
  MUXF7   \picorv32/cpu_state_FSM_FFd1-In33  (
    .I0(N1920),
    .I1(N1921),
    .S(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .O(\picorv32/cpu_state_FSM_FFd1-In3 )
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \picorv32/cpu_state_FSM_FFd1-In33_F  (
    .I0(\picorv32/cpu_state_FSM_FFd1-In32_8419 ),
    .I1(\picorv32/PWR_11_o_reduce_or_441_o ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/instr_trap_INV_478_o ),
    .O(N1920)
  );
  LUT5 #(
    .INIT ( 32'hB0BBBFBF ))
  \picorv32/cpu_state_FSM_FFd1-In33_G  (
    .I0(\picorv32/mem_do_prefetch_7438 ),
    .I1(\picorv32/mem_xfer_mem_state[1]_OR_549_o ),
    .I2(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I3(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I4(\picorv32/GND_2_o_GND_2_o_equal_459_o ),
    .O(N1921)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT84  (
    .I0(N1922),
    .I1(N1923),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT83 )
  );
  LUT6 #(
    .INIT ( 64'h0202000202000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT84_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[39]),
    .I5(dna_status[55]),
    .O(N1922)
  );
  LUT6 #(
    .INIT ( 64'hFFFFBB33FFFFA820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT84_G  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6024),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[23]),
    .I3(dna_status[7]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2151_OUT81_8288 ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6025),
    .O(N1923)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23  (
    .I0(N1924),
    .I1(N1925),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT22 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_17_2157),
    .I3(basesoc_ctrl_storage_full_9_2267),
    .I4(basesoc_ctrl_storage_full_25_2260),
    .O(N1924)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2146_OUT23_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_bus_errors[17]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[25]),
    .I4(basesoc_ctrl_storage_full_1_2165),
    .O(N1925)
  );
  MUXF7   \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<30>  (
    .I0(N1926),
    .I1(N1927),
    .S(\picorv32/irq_pending[1] ),
    .O(\picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<30>_F  (
    .I0(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .I1(\picorv32/instr_trap_INV_478_o ),
    .I2(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I3(\picorv32/irq_active_7550 ),
    .I4(\picorv32/irq_mask [1]),
    .I5(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .O(N1926)
  );
  LUT5 #(
    .INIT ( 32'hFEFFFFFF ))
  \picorv32/cpu_state[7]_irq_pending[31]_select_512_OUT<30>_G  (
    .I0(\picorv32/cpu_state_FSM_FFd2_6535 ),
    .I1(\picorv32/irq_mask [1]),
    .I2(\picorv32/cpu_state_FSM_FFd1_6534 ),
    .I3(\picorv32/irq_state_FSM_FFd1_7543 ),
    .I4(\picorv32/cpu_state_FSM_FFd3_6536 ),
    .O(N1927)
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1>_INV_0  (
    .I(basesoc_value[1]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<1> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2>_INV_0  (
    .I(basesoc_value[2]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<2> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3>_INV_0  (
    .I(basesoc_value[3]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<3> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4>_INV_0  (
    .I(basesoc_value[4]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<4> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5>_INV_0  (
    .I(basesoc_value[5]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<5> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6>_INV_0  (
    .I(basesoc_value[6]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<6> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7>_INV_0  (
    .I(basesoc_value[7]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<7> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8>_INV_0  (
    .I(basesoc_value[8]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<8> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9>_INV_0  (
    .I(basesoc_value[9]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<9> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10>_INV_0  (
    .I(basesoc_value[10]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<10> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11>_INV_0  (
    .I(basesoc_value[11]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<11> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12>_INV_0  (
    .I(basesoc_value[12]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<12> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13>_INV_0  (
    .I(basesoc_value[13]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<13> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14>_INV_0  (
    .I(basesoc_value[14]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<14> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15>_INV_0  (
    .I(basesoc_value[15]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<15> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16>_INV_0  (
    .I(basesoc_value[16]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<16> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17>_INV_0  (
    .I(basesoc_value[17]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<17> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18>_INV_0  (
    .I(basesoc_value[18]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<18> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19>_INV_0  (
    .I(basesoc_value[19]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<19> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20>_INV_0  (
    .I(basesoc_value[20]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<20> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21>_INV_0  (
    .I(basesoc_value[21]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<21> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22>_INV_0  (
    .I(basesoc_value[22]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<22> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23>_INV_0  (
    .I(basesoc_value[23]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<23> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24>_INV_0  (
    .I(basesoc_value[24]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<24> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25>_INV_0  (
    .I(basesoc_value[25]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<25> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26>_INV_0  (
    .I(basesoc_value[26]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<26> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27>_INV_0  (
    .I(basesoc_value[27]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<27> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28>_INV_0  (
    .I(basesoc_value[28]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<28> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29>_INV_0  (
    .I(basesoc_value[29]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<29> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30>_INV_0  (
    .I(basesoc_value[30]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<30> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31>_INV_0  (
    .I(basesoc_value[31]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1645_OUT_lut<31> )
  );
  INV   \Madd_n6126_lut<2>_INV_0  (
    .I(suart_phase_accumulator_tx[2]),
    .O(\Madd_n6126_lut[2] )
  );
  INV   \Madd_n6126_lut<4>_INV_0  (
    .I(suart_phase_accumulator_tx[4]),
    .O(\Madd_n6126_lut[4] )
  );
  INV   \Madd_n6126_lut<5>_INV_0  (
    .I(suart_phase_accumulator_tx[5]),
    .O(\Madd_n6126_lut[5] )
  );
  INV   \Madd_n6126_lut<7>_INV_0  (
    .I(suart_phase_accumulator_tx[7]),
    .O(\Madd_n6126_lut[7] )
  );
  INV   \Madd_n6126_lut<9>_INV_0  (
    .I(suart_phase_accumulator_tx[9]),
    .O(\Madd_n6126_lut[9] )
  );
  INV   \Madd_n6126_lut<10>_INV_0  (
    .I(suart_phase_accumulator_tx[10]),
    .O(\Madd_n6126_lut[10] )
  );
  INV   \Madd_n6126_lut<11>_INV_0  (
    .I(suart_phase_accumulator_tx[11]),
    .O(\Madd_n6126_lut[11] )
  );
  INV   \Madd_n6126_lut<12>_INV_0  (
    .I(suart_phase_accumulator_tx[12]),
    .O(\Madd_n6126_lut[12] )
  );
  INV   \Madd_n6126_lut<13>_INV_0  (
    .I(suart_phase_accumulator_tx[13]),
    .O(\Madd_n6126_lut[13] )
  );
  INV   \Madd_n6126_lut<14>_INV_0  (
    .I(suart_phase_accumulator_tx[14]),
    .O(\Madd_n6126_lut[14] )
  );
  INV   \Madd_n6126_lut<15>_INV_0  (
    .I(suart_phase_accumulator_tx[15]),
    .O(\Madd_n6126_lut[15] )
  );
  INV   \Madd_n6126_lut<17>_INV_0  (
    .I(suart_phase_accumulator_tx[17]),
    .O(\Madd_n6126_lut[17] )
  );
  INV   \Madd_n6126_lut<18>_INV_0  (
    .I(suart_phase_accumulator_tx[18]),
    .O(\Madd_n6126_lut[18] )
  );
  INV   \Madd_n6126_lut<20>_INV_0  (
    .I(suart_phase_accumulator_tx[20]),
    .O(\Madd_n6126_lut[20] )
  );
  INV   \Madd_n6126_lut<23>_INV_0  (
    .I(suart_phase_accumulator_tx[23]),
    .O(\Madd_n6126_lut[23] )
  );
  INV   \Madd_n6130_lut<2>_INV_0  (
    .I(suart_phase_accumulator_rx[2]),
    .O(\Madd_n6130_lut[2] )
  );
  INV   \Madd_n6130_lut<4>_INV_0  (
    .I(suart_phase_accumulator_rx[4]),
    .O(\Madd_n6130_lut[4] )
  );
  INV   \Madd_n6130_lut<5>_INV_0  (
    .I(suart_phase_accumulator_rx[5]),
    .O(\Madd_n6130_lut[5] )
  );
  INV   \Madd_n6130_lut<7>_INV_0  (
    .I(suart_phase_accumulator_rx[7]),
    .O(\Madd_n6130_lut[7] )
  );
  INV   \Madd_n6130_lut<9>_INV_0  (
    .I(suart_phase_accumulator_rx[9]),
    .O(\Madd_n6130_lut[9] )
  );
  INV   \Madd_n6130_lut<10>_INV_0  (
    .I(suart_phase_accumulator_rx[10]),
    .O(\Madd_n6130_lut[10] )
  );
  INV   \Madd_n6130_lut<11>_INV_0  (
    .I(suart_phase_accumulator_rx[11]),
    .O(\Madd_n6130_lut[11] )
  );
  INV   \Madd_n6130_lut<12>_INV_0  (
    .I(suart_phase_accumulator_rx[12]),
    .O(\Madd_n6130_lut[12] )
  );
  INV   \Madd_n6130_lut<13>_INV_0  (
    .I(suart_phase_accumulator_rx[13]),
    .O(\Madd_n6130_lut[13] )
  );
  INV   \Madd_n6130_lut<14>_INV_0  (
    .I(suart_phase_accumulator_rx[14]),
    .O(\Madd_n6130_lut[14] )
  );
  INV   \Madd_n6130_lut<15>_INV_0  (
    .I(suart_phase_accumulator_rx[15]),
    .O(\Madd_n6130_lut[15] )
  );
  INV   \Madd_n6130_lut<17>_INV_0  (
    .I(suart_phase_accumulator_rx[17]),
    .O(\Madd_n6130_lut[17] )
  );
  INV   \Madd_n6130_lut<18>_INV_0  (
    .I(suart_phase_accumulator_rx[18]),
    .O(\Madd_n6130_lut[18] )
  );
  INV   \Madd_n6130_lut<20>_INV_0  (
    .I(suart_phase_accumulator_rx[20]),
    .O(\Madd_n6130_lut[20] )
  );
  INV   \Madd_n6130_lut<23>_INV_0  (
    .I(suart_phase_accumulator_rx[23]),
    .O(\Madd_n6130_lut[23] )
  );
  INV   \Madd_n6202_lut<0>_INV_0  (
    .I(opsis_i2c_samp_carry_5502),
    .O(\Madd_n6120_cy<0>_inv )
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_lut<2>_INV_0  (
    .I(\picorv32/reg_pc_2_7587 ),
    .O(\picorv32/Madd_reg_pc[31]_GND_2_o_add_333_OUT_lut<2> )
  );
  INV   front_panel_switches1_INV_0 (
    .I(front_panel_switches_inv),
    .O(front_panel_switches)
  );
  INV   half_rate_phy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(half_rate_phy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_495_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_495_o)
  );
  INV   phase_sel_INV_38_o1_INV_0 (
    .I(phase_sel_256),
    .O(phase_sel_INV_38_o)
  );
  INV   suart_rx_trigger1_INV_0 (
    .I(suart_rx_fifo_readable_2280),
    .O(suart_rx_trigger)
  );
  INV   half_rate_phy_drive_dq_n01_INV_0 (
    .I(half_rate_phy_drive_dq_n1_BRB0_8881),
    .O(half_rate_phy_drive_dq_n1)
  );
  INV   half_rate_phy_dqs_t_d11_INV_0 (
    .I(half_rate_phy_r_dfi_wrdata_en[5]),
    .O(half_rate_phy_dqs_t_d1)
  );
  INV   hdled1_INV_0 (
    .I(front_panel_leds_storage_full[0]),
    .O(hdled_OBUF_3709)
  );
  INV   pwled1_INV_0 (
    .I(front_panel_leds_storage_full[1]),
    .O(pwled_OBUF_3710)
  );
  INV   opsis_i2c_fx2_reset_storage_full_inv1_INV_0 (
    .I(opsis_i2c_fx2_reset_storage_full_2169),
    .O(opsis_i2c_fx2_reset_storage_full_inv)
  );
  INV   opsisi2c_storage_full_inv1_INV_0 (
    .I(opsisi2c_storage_full_2185),
    .O(opsisi2c_storage_full_inv)
  );
  INV   \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(basesoc_sdram_bandwidth_counter_23_2387),
    .O(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_half_rate_phy_phase_half_xor<0>11_INV_0  (
    .I(half_rate_phy_phase_half_182),
    .O(Result)
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_suart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_tx_fifo_produce[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_suart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_rx_fifo_produce[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_suart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_tx_fifo_consume[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_suart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_rx_fifo_consume[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>19 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>23 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>24 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>25 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>26 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>29 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>30 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>31 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>32 )
  );
  INV   \Mmux_spiflash_counter[7]_GND_1_o_mux_1736_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1736_OUT<0> )
  );
  INV   \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT11_INV_0  (
    .I(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1757_OUT<0> )
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>22 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>27 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>21 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>28 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>33 )
  );
  INV   \Mcount_suart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_tx_fifo_level0[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<3>_INV_0  (
    .I(basesoc_sdram_timer_count[3]),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<4>_INV_0  (
    .I(basesoc_sdram_timer_count[4]),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  INV   \Mcount_suart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_rx_fifo_level0[0]),
    .O(\Result<0>10 )
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED , _n6522[23], _n6522[22], _n6522[21], _n6522[20], _n6522[19], _n6522[18]
, _n6522[17], _n6522[16], _n6522[15], _n6522[14], _n6522[13], _n6522[12], _n6522[11], _n6522[10], _n6522[9], _n6522[8], _n6522[7], _n6522[6], 
_n6522[5], _n6522[4], _n6522[3], _n6522[2], _n6522[1], _n6522[0]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_WEB<0>_UNCONNECTED }),
    .DIA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_444_o1_6078, Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], \picorv32/mem_addr [31], 
\picorv32/mem_addr [30], \picorv32/mem_addr [29], \picorv32/mem_addr [28], \picorv32/mem_addr [27], \picorv32/mem_addr [26], \picorv32/mem_addr [25], 
\picorv32/mem_addr [24], \picorv32/mem_addr [23], \picorv32/mem_addr [22], \picorv32/mem_addr [21], \picorv32/mem_addr [20], \picorv32/mem_addr [19], 
\picorv32/mem_addr [18], \picorv32/mem_addr [17], \picorv32/mem_addr [16], \picorv32/mem_addr [15], \picorv32/mem_addr [14], \picorv32/mem_addr [13]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl3_4475, write_ctrl2_4474, write_ctrl1_4473, write_ctrl}),
    .DOA({N49, N48, N47, N46, N45, N44, N43, N42, N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, 
N21, N20, N19, N18}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl7_4479, write_ctrl6_4478, write_ctrl5_4477, write_ctrl4_4476}),
    .DOA({N113, N112, N111, N110, N109, N108, N107, N106, N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, 
N88, N87, N86, N85, N84, N83, N82}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl11_4483, write_ctrl10_4482, write_ctrl9_4481, write_ctrl8_4480}),
    .DOA({N177, N176, N175, N174, N173, N172, N171, N170, N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, 
N154, N153, N152, N151, N150, N149, N148, N147, N146}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl15_4487, write_ctrl14_4486, write_ctrl13_4485, write_ctrl12_4484}),
    .DOA({N241, N240, N239, N238, N237, N236, N235, N234, N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, 
N218, N217, N216, N215, N214, N213, N212, N211, N210}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl19_4491, write_ctrl18_4490, write_ctrl17_4489, write_ctrl16_4488}),
    .DOA({N305, N304, N303, N302, N301, N300, N299, N298, N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, 
N282, N281, N280, N279, N278, N277, N276, N275, N274}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl23_4495, write_ctrl22_4494, write_ctrl21_4493, write_ctrl20_4492}),
    .DOA({N369, N368, N367, N366, N365, N364, N363, N362, N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, 
N346, N345, N344, N343, N342, N341, N340, N339, N338}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl27_4499, write_ctrl26_4498, write_ctrl25_4497, write_ctrl24_4496}),
    .DOA({N433, N432, N431, N430, N429, N428, N427, N426, N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, 
N410, N409, N408, N407, N406, N405, N404, N403, N402}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_110 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_110_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_110_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_110_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_110_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl39_4511, write_ctrl38_4510, write_ctrl37_4509, write_ctrl36_4508}),
    .DOA({N625, N624, N623, N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, 
N602, N601, N600, N599, N598, N597, N596, N595, N594}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_110_DIB<31>_UNCONNECTED , \NLW_Mram_mem_110_DIB<30>_UNCONNECTED , \NLW_Mram_mem_110_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<28>_UNCONNECTED , \NLW_Mram_mem_110_DIB<27>_UNCONNECTED , \NLW_Mram_mem_110_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<25>_UNCONNECTED , \NLW_Mram_mem_110_DIB<24>_UNCONNECTED , \NLW_Mram_mem_110_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<22>_UNCONNECTED , \NLW_Mram_mem_110_DIB<21>_UNCONNECTED , \NLW_Mram_mem_110_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<19>_UNCONNECTED , \NLW_Mram_mem_110_DIB<18>_UNCONNECTED , \NLW_Mram_mem_110_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<16>_UNCONNECTED , \NLW_Mram_mem_110_DIB<15>_UNCONNECTED , \NLW_Mram_mem_110_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<13>_UNCONNECTED , \NLW_Mram_mem_110_DIB<12>_UNCONNECTED , \NLW_Mram_mem_110_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<10>_UNCONNECTED , \NLW_Mram_mem_110_DIB<9>_UNCONNECTED , \NLW_Mram_mem_110_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<7>_UNCONNECTED , \NLW_Mram_mem_110_DIB<6>_UNCONNECTED , \NLW_Mram_mem_110_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<4>_UNCONNECTED , \NLW_Mram_mem_110_DIB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<1>_UNCONNECTED , \NLW_Mram_mem_110_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_110_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_110_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_110_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_110_DOB<31>_UNCONNECTED , \NLW_Mram_mem_110_DOB<30>_UNCONNECTED , \NLW_Mram_mem_110_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<28>_UNCONNECTED , \NLW_Mram_mem_110_DOB<27>_UNCONNECTED , \NLW_Mram_mem_110_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<25>_UNCONNECTED , \NLW_Mram_mem_110_DOB<24>_UNCONNECTED , \NLW_Mram_mem_110_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<22>_UNCONNECTED , \NLW_Mram_mem_110_DOB<21>_UNCONNECTED , \NLW_Mram_mem_110_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<19>_UNCONNECTED , \NLW_Mram_mem_110_DOB<18>_UNCONNECTED , \NLW_Mram_mem_110_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<16>_UNCONNECTED , \NLW_Mram_mem_110_DOB<15>_UNCONNECTED , \NLW_Mram_mem_110_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<13>_UNCONNECTED , \NLW_Mram_mem_110_DOB<12>_UNCONNECTED , \NLW_Mram_mem_110_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<10>_UNCONNECTED , \NLW_Mram_mem_110_DOB<9>_UNCONNECTED , \NLW_Mram_mem_110_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<7>_UNCONNECTED , \NLW_Mram_mem_110_DOB<6>_UNCONNECTED , \NLW_Mram_mem_110_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<4>_UNCONNECTED , \NLW_Mram_mem_110_DOB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<1>_UNCONNECTED , \NLW_Mram_mem_110_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_110_WEB<3>_UNCONNECTED , \NLW_Mram_mem_110_WEB<2>_UNCONNECTED , \NLW_Mram_mem_110_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl31_4503, write_ctrl30_4502, write_ctrl29_4501, write_ctrl28_4500}),
    .DOA({N497, N496, N495, N494, N493, N492, N491, N490, N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, 
N474, N473, N472, N471, N470, N469, N468, N467, N466}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_19 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_19_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_19_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_19_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_19_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl35_4507, write_ctrl34_4506, write_ctrl33_4505, write_ctrl32_4504}),
    .DOA({N561, N560, N559, N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, 
N538, N537, N536, N535, N534, N533, N532, N531, N530}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_19_DIB<31>_UNCONNECTED , \NLW_Mram_mem_19_DIB<30>_UNCONNECTED , \NLW_Mram_mem_19_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<28>_UNCONNECTED , \NLW_Mram_mem_19_DIB<27>_UNCONNECTED , \NLW_Mram_mem_19_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<25>_UNCONNECTED , \NLW_Mram_mem_19_DIB<24>_UNCONNECTED , \NLW_Mram_mem_19_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<22>_UNCONNECTED , \NLW_Mram_mem_19_DIB<21>_UNCONNECTED , \NLW_Mram_mem_19_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<19>_UNCONNECTED , \NLW_Mram_mem_19_DIB<18>_UNCONNECTED , \NLW_Mram_mem_19_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<16>_UNCONNECTED , \NLW_Mram_mem_19_DIB<15>_UNCONNECTED , \NLW_Mram_mem_19_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<13>_UNCONNECTED , \NLW_Mram_mem_19_DIB<12>_UNCONNECTED , \NLW_Mram_mem_19_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<10>_UNCONNECTED , \NLW_Mram_mem_19_DIB<9>_UNCONNECTED , \NLW_Mram_mem_19_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<7>_UNCONNECTED , \NLW_Mram_mem_19_DIB<6>_UNCONNECTED , \NLW_Mram_mem_19_DIB<5>_UNCONNECTED , \NLW_Mram_mem_19_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DIB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_19_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_19_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_19_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_19_DOB<31>_UNCONNECTED , \NLW_Mram_mem_19_DOB<30>_UNCONNECTED , \NLW_Mram_mem_19_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<28>_UNCONNECTED , \NLW_Mram_mem_19_DOB<27>_UNCONNECTED , \NLW_Mram_mem_19_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<25>_UNCONNECTED , \NLW_Mram_mem_19_DOB<24>_UNCONNECTED , \NLW_Mram_mem_19_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<22>_UNCONNECTED , \NLW_Mram_mem_19_DOB<21>_UNCONNECTED , \NLW_Mram_mem_19_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<19>_UNCONNECTED , \NLW_Mram_mem_19_DOB<18>_UNCONNECTED , \NLW_Mram_mem_19_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<16>_UNCONNECTED , \NLW_Mram_mem_19_DOB<15>_UNCONNECTED , \NLW_Mram_mem_19_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<13>_UNCONNECTED , \NLW_Mram_mem_19_DOB<12>_UNCONNECTED , \NLW_Mram_mem_19_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<10>_UNCONNECTED , \NLW_Mram_mem_19_DOB<9>_UNCONNECTED , \NLW_Mram_mem_19_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<7>_UNCONNECTED , \NLW_Mram_mem_19_DOB<6>_UNCONNECTED , \NLW_Mram_mem_19_DOB<5>_UNCONNECTED , \NLW_Mram_mem_19_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DOB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_19_WEB<3>_UNCONNECTED , \NLW_Mram_mem_19_WEB<2>_UNCONNECTED , \NLW_Mram_mem_19_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_111 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_111_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_111_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_111_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_111_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl43_4515, write_ctrl42_4514, write_ctrl41_4513, write_ctrl40_4512}),
    .DOA({N689, N688, N687, N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, 
N666, N665, N664, N663, N662, N661, N660, N659, N658}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_111_DIB<31>_UNCONNECTED , \NLW_Mram_mem_111_DIB<30>_UNCONNECTED , \NLW_Mram_mem_111_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<28>_UNCONNECTED , \NLW_Mram_mem_111_DIB<27>_UNCONNECTED , \NLW_Mram_mem_111_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<25>_UNCONNECTED , \NLW_Mram_mem_111_DIB<24>_UNCONNECTED , \NLW_Mram_mem_111_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<22>_UNCONNECTED , \NLW_Mram_mem_111_DIB<21>_UNCONNECTED , \NLW_Mram_mem_111_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<19>_UNCONNECTED , \NLW_Mram_mem_111_DIB<18>_UNCONNECTED , \NLW_Mram_mem_111_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<16>_UNCONNECTED , \NLW_Mram_mem_111_DIB<15>_UNCONNECTED , \NLW_Mram_mem_111_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<13>_UNCONNECTED , \NLW_Mram_mem_111_DIB<12>_UNCONNECTED , \NLW_Mram_mem_111_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<10>_UNCONNECTED , \NLW_Mram_mem_111_DIB<9>_UNCONNECTED , \NLW_Mram_mem_111_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<7>_UNCONNECTED , \NLW_Mram_mem_111_DIB<6>_UNCONNECTED , \NLW_Mram_mem_111_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<4>_UNCONNECTED , \NLW_Mram_mem_111_DIB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<1>_UNCONNECTED , \NLW_Mram_mem_111_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_111_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_111_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_111_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_111_DOB<31>_UNCONNECTED , \NLW_Mram_mem_111_DOB<30>_UNCONNECTED , \NLW_Mram_mem_111_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<28>_UNCONNECTED , \NLW_Mram_mem_111_DOB<27>_UNCONNECTED , \NLW_Mram_mem_111_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<25>_UNCONNECTED , \NLW_Mram_mem_111_DOB<24>_UNCONNECTED , \NLW_Mram_mem_111_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<22>_UNCONNECTED , \NLW_Mram_mem_111_DOB<21>_UNCONNECTED , \NLW_Mram_mem_111_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<19>_UNCONNECTED , \NLW_Mram_mem_111_DOB<18>_UNCONNECTED , \NLW_Mram_mem_111_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<16>_UNCONNECTED , \NLW_Mram_mem_111_DOB<15>_UNCONNECTED , \NLW_Mram_mem_111_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<13>_UNCONNECTED , \NLW_Mram_mem_111_DOB<12>_UNCONNECTED , \NLW_Mram_mem_111_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<10>_UNCONNECTED , \NLW_Mram_mem_111_DOB<9>_UNCONNECTED , \NLW_Mram_mem_111_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<7>_UNCONNECTED , \NLW_Mram_mem_111_DOB<6>_UNCONNECTED , \NLW_Mram_mem_111_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<4>_UNCONNECTED , \NLW_Mram_mem_111_DOB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<1>_UNCONNECTED , \NLW_Mram_mem_111_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_111_WEB<3>_UNCONNECTED , \NLW_Mram_mem_111_WEB<2>_UNCONNECTED , \NLW_Mram_mem_111_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_112 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_112_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_112_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_112_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_112_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl47_4519, write_ctrl46_4518, write_ctrl45_4517, write_ctrl44_4516}),
    .DOA({N753, N752, N751, N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, 
N730, N729, N728, N727, N726, N725, N724, N723, N722}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_112_DIB<31>_UNCONNECTED , \NLW_Mram_mem_112_DIB<30>_UNCONNECTED , \NLW_Mram_mem_112_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<28>_UNCONNECTED , \NLW_Mram_mem_112_DIB<27>_UNCONNECTED , \NLW_Mram_mem_112_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<25>_UNCONNECTED , \NLW_Mram_mem_112_DIB<24>_UNCONNECTED , \NLW_Mram_mem_112_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<22>_UNCONNECTED , \NLW_Mram_mem_112_DIB<21>_UNCONNECTED , \NLW_Mram_mem_112_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<19>_UNCONNECTED , \NLW_Mram_mem_112_DIB<18>_UNCONNECTED , \NLW_Mram_mem_112_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<16>_UNCONNECTED , \NLW_Mram_mem_112_DIB<15>_UNCONNECTED , \NLW_Mram_mem_112_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<13>_UNCONNECTED , \NLW_Mram_mem_112_DIB<12>_UNCONNECTED , \NLW_Mram_mem_112_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<10>_UNCONNECTED , \NLW_Mram_mem_112_DIB<9>_UNCONNECTED , \NLW_Mram_mem_112_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<7>_UNCONNECTED , \NLW_Mram_mem_112_DIB<6>_UNCONNECTED , \NLW_Mram_mem_112_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<4>_UNCONNECTED , \NLW_Mram_mem_112_DIB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<1>_UNCONNECTED , \NLW_Mram_mem_112_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_112_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_112_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_112_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_112_DOB<31>_UNCONNECTED , \NLW_Mram_mem_112_DOB<30>_UNCONNECTED , \NLW_Mram_mem_112_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<28>_UNCONNECTED , \NLW_Mram_mem_112_DOB<27>_UNCONNECTED , \NLW_Mram_mem_112_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<25>_UNCONNECTED , \NLW_Mram_mem_112_DOB<24>_UNCONNECTED , \NLW_Mram_mem_112_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<22>_UNCONNECTED , \NLW_Mram_mem_112_DOB<21>_UNCONNECTED , \NLW_Mram_mem_112_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<19>_UNCONNECTED , \NLW_Mram_mem_112_DOB<18>_UNCONNECTED , \NLW_Mram_mem_112_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<16>_UNCONNECTED , \NLW_Mram_mem_112_DOB<15>_UNCONNECTED , \NLW_Mram_mem_112_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<13>_UNCONNECTED , \NLW_Mram_mem_112_DOB<12>_UNCONNECTED , \NLW_Mram_mem_112_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<10>_UNCONNECTED , \NLW_Mram_mem_112_DOB<9>_UNCONNECTED , \NLW_Mram_mem_112_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<7>_UNCONNECTED , \NLW_Mram_mem_112_DOB<6>_UNCONNECTED , \NLW_Mram_mem_112_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<4>_UNCONNECTED , \NLW_Mram_mem_112_DOB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<1>_UNCONNECTED , \NLW_Mram_mem_112_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_112_WEB<3>_UNCONNECTED , \NLW_Mram_mem_112_WEB<2>_UNCONNECTED , \NLW_Mram_mem_112_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_113 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_113_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_113_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_113_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_113_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl51_4523, write_ctrl50_4522, write_ctrl49_4521, write_ctrl48_4520}),
    .DOA({N817, N816, N815, N814, N813, N812, N811, N810, N809, N808, N807, N806, N805, N804, N803, N802, N801, N800, N799, N798, N797, N796, N795, 
N794, N793, N792, N791, N790, N789, N788, N787, N786}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_113_DIB<31>_UNCONNECTED , \NLW_Mram_mem_113_DIB<30>_UNCONNECTED , \NLW_Mram_mem_113_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<28>_UNCONNECTED , \NLW_Mram_mem_113_DIB<27>_UNCONNECTED , \NLW_Mram_mem_113_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<25>_UNCONNECTED , \NLW_Mram_mem_113_DIB<24>_UNCONNECTED , \NLW_Mram_mem_113_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<22>_UNCONNECTED , \NLW_Mram_mem_113_DIB<21>_UNCONNECTED , \NLW_Mram_mem_113_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<19>_UNCONNECTED , \NLW_Mram_mem_113_DIB<18>_UNCONNECTED , \NLW_Mram_mem_113_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<16>_UNCONNECTED , \NLW_Mram_mem_113_DIB<15>_UNCONNECTED , \NLW_Mram_mem_113_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<13>_UNCONNECTED , \NLW_Mram_mem_113_DIB<12>_UNCONNECTED , \NLW_Mram_mem_113_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<10>_UNCONNECTED , \NLW_Mram_mem_113_DIB<9>_UNCONNECTED , \NLW_Mram_mem_113_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<7>_UNCONNECTED , \NLW_Mram_mem_113_DIB<6>_UNCONNECTED , \NLW_Mram_mem_113_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<4>_UNCONNECTED , \NLW_Mram_mem_113_DIB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<1>_UNCONNECTED , \NLW_Mram_mem_113_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_113_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_113_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_113_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_113_DOB<31>_UNCONNECTED , \NLW_Mram_mem_113_DOB<30>_UNCONNECTED , \NLW_Mram_mem_113_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<28>_UNCONNECTED , \NLW_Mram_mem_113_DOB<27>_UNCONNECTED , \NLW_Mram_mem_113_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<25>_UNCONNECTED , \NLW_Mram_mem_113_DOB<24>_UNCONNECTED , \NLW_Mram_mem_113_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<22>_UNCONNECTED , \NLW_Mram_mem_113_DOB<21>_UNCONNECTED , \NLW_Mram_mem_113_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<19>_UNCONNECTED , \NLW_Mram_mem_113_DOB<18>_UNCONNECTED , \NLW_Mram_mem_113_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<16>_UNCONNECTED , \NLW_Mram_mem_113_DOB<15>_UNCONNECTED , \NLW_Mram_mem_113_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<13>_UNCONNECTED , \NLW_Mram_mem_113_DOB<12>_UNCONNECTED , \NLW_Mram_mem_113_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<10>_UNCONNECTED , \NLW_Mram_mem_113_DOB<9>_UNCONNECTED , \NLW_Mram_mem_113_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<7>_UNCONNECTED , \NLW_Mram_mem_113_DOB<6>_UNCONNECTED , \NLW_Mram_mem_113_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<4>_UNCONNECTED , \NLW_Mram_mem_113_DOB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<1>_UNCONNECTED , \NLW_Mram_mem_113_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_113_WEB<3>_UNCONNECTED , \NLW_Mram_mem_113_WEB<2>_UNCONNECTED , \NLW_Mram_mem_113_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_114 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_114_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_114_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_114_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_114_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl55_4527, write_ctrl54_4526, write_ctrl53_4525, write_ctrl52_4524}),
    .DOA({N881, N880, N879, N878, N877, N876, N875, N874, N873, N872, N871, N870, N869, N868, N867, N866, N865, N864, N863, N862, N861, N860, N859, 
N858, N857, N856, N855, N854, N853, N852, N851, N850}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_114_DIB<31>_UNCONNECTED , \NLW_Mram_mem_114_DIB<30>_UNCONNECTED , \NLW_Mram_mem_114_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<28>_UNCONNECTED , \NLW_Mram_mem_114_DIB<27>_UNCONNECTED , \NLW_Mram_mem_114_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<25>_UNCONNECTED , \NLW_Mram_mem_114_DIB<24>_UNCONNECTED , \NLW_Mram_mem_114_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<22>_UNCONNECTED , \NLW_Mram_mem_114_DIB<21>_UNCONNECTED , \NLW_Mram_mem_114_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<19>_UNCONNECTED , \NLW_Mram_mem_114_DIB<18>_UNCONNECTED , \NLW_Mram_mem_114_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<16>_UNCONNECTED , \NLW_Mram_mem_114_DIB<15>_UNCONNECTED , \NLW_Mram_mem_114_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<13>_UNCONNECTED , \NLW_Mram_mem_114_DIB<12>_UNCONNECTED , \NLW_Mram_mem_114_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<10>_UNCONNECTED , \NLW_Mram_mem_114_DIB<9>_UNCONNECTED , \NLW_Mram_mem_114_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<7>_UNCONNECTED , \NLW_Mram_mem_114_DIB<6>_UNCONNECTED , \NLW_Mram_mem_114_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<4>_UNCONNECTED , \NLW_Mram_mem_114_DIB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<1>_UNCONNECTED , \NLW_Mram_mem_114_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_114_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_114_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_114_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_114_DOB<31>_UNCONNECTED , \NLW_Mram_mem_114_DOB<30>_UNCONNECTED , \NLW_Mram_mem_114_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<28>_UNCONNECTED , \NLW_Mram_mem_114_DOB<27>_UNCONNECTED , \NLW_Mram_mem_114_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<25>_UNCONNECTED , \NLW_Mram_mem_114_DOB<24>_UNCONNECTED , \NLW_Mram_mem_114_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<22>_UNCONNECTED , \NLW_Mram_mem_114_DOB<21>_UNCONNECTED , \NLW_Mram_mem_114_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<19>_UNCONNECTED , \NLW_Mram_mem_114_DOB<18>_UNCONNECTED , \NLW_Mram_mem_114_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<16>_UNCONNECTED , \NLW_Mram_mem_114_DOB<15>_UNCONNECTED , \NLW_Mram_mem_114_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<13>_UNCONNECTED , \NLW_Mram_mem_114_DOB<12>_UNCONNECTED , \NLW_Mram_mem_114_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<10>_UNCONNECTED , \NLW_Mram_mem_114_DOB<9>_UNCONNECTED , \NLW_Mram_mem_114_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<7>_UNCONNECTED , \NLW_Mram_mem_114_DOB<6>_UNCONNECTED , \NLW_Mram_mem_114_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<4>_UNCONNECTED , \NLW_Mram_mem_114_DOB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<1>_UNCONNECTED , \NLW_Mram_mem_114_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_114_WEB<3>_UNCONNECTED , \NLW_Mram_mem_114_WEB<2>_UNCONNECTED , \NLW_Mram_mem_114_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_115 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_115_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_115_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_115_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_115_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl59_4531, write_ctrl58_4530, write_ctrl57_4529, write_ctrl56_4528}),
    .DOA({N945, N944, N943, N942, N941, N940, N939, N938, N937, N936, N935, N934, N933, N932, N931, N930, N929, N928, N927, N926, N925, N924, N923, 
N922, N921, N920, N919, N918, N917, N916, N915, N914}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_115_DIB<31>_UNCONNECTED , \NLW_Mram_mem_115_DIB<30>_UNCONNECTED , \NLW_Mram_mem_115_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<28>_UNCONNECTED , \NLW_Mram_mem_115_DIB<27>_UNCONNECTED , \NLW_Mram_mem_115_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<25>_UNCONNECTED , \NLW_Mram_mem_115_DIB<24>_UNCONNECTED , \NLW_Mram_mem_115_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<22>_UNCONNECTED , \NLW_Mram_mem_115_DIB<21>_UNCONNECTED , \NLW_Mram_mem_115_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<19>_UNCONNECTED , \NLW_Mram_mem_115_DIB<18>_UNCONNECTED , \NLW_Mram_mem_115_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<16>_UNCONNECTED , \NLW_Mram_mem_115_DIB<15>_UNCONNECTED , \NLW_Mram_mem_115_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<13>_UNCONNECTED , \NLW_Mram_mem_115_DIB<12>_UNCONNECTED , \NLW_Mram_mem_115_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<10>_UNCONNECTED , \NLW_Mram_mem_115_DIB<9>_UNCONNECTED , \NLW_Mram_mem_115_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<7>_UNCONNECTED , \NLW_Mram_mem_115_DIB<6>_UNCONNECTED , \NLW_Mram_mem_115_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<4>_UNCONNECTED , \NLW_Mram_mem_115_DIB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<1>_UNCONNECTED , \NLW_Mram_mem_115_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_115_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_115_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_115_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_115_DOB<31>_UNCONNECTED , \NLW_Mram_mem_115_DOB<30>_UNCONNECTED , \NLW_Mram_mem_115_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<28>_UNCONNECTED , \NLW_Mram_mem_115_DOB<27>_UNCONNECTED , \NLW_Mram_mem_115_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<25>_UNCONNECTED , \NLW_Mram_mem_115_DOB<24>_UNCONNECTED , \NLW_Mram_mem_115_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<22>_UNCONNECTED , \NLW_Mram_mem_115_DOB<21>_UNCONNECTED , \NLW_Mram_mem_115_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<19>_UNCONNECTED , \NLW_Mram_mem_115_DOB<18>_UNCONNECTED , \NLW_Mram_mem_115_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<16>_UNCONNECTED , \NLW_Mram_mem_115_DOB<15>_UNCONNECTED , \NLW_Mram_mem_115_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<13>_UNCONNECTED , \NLW_Mram_mem_115_DOB<12>_UNCONNECTED , \NLW_Mram_mem_115_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<10>_UNCONNECTED , \NLW_Mram_mem_115_DOB<9>_UNCONNECTED , \NLW_Mram_mem_115_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<7>_UNCONNECTED , \NLW_Mram_mem_115_DOB<6>_UNCONNECTED , \NLW_Mram_mem_115_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<4>_UNCONNECTED , \NLW_Mram_mem_115_DOB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<1>_UNCONNECTED , \NLW_Mram_mem_115_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_115_WEB<3>_UNCONNECTED , \NLW_Mram_mem_115_WEB<2>_UNCONNECTED , \NLW_Mram_mem_115_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_116 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_116_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_116_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_116_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_116_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl63_4535, write_ctrl62_4534, write_ctrl61_4533, write_ctrl60_4532}),
    .DOA({N1009, N1008, N1007, N1006, N1005, N1004, N1003, N1002, N1001, N1000, N999, N998, N997, N996, N995, N994, N993, N992, N991, N990, N989, N988
, N987, N986, N985, N984, N983, N982, N981, N980, N979, N978}),
    .ADDRA({\picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], 
\picorv32/mem_addr [5], \picorv32/mem_addr [4], \picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_116_DIB<31>_UNCONNECTED , \NLW_Mram_mem_116_DIB<30>_UNCONNECTED , \NLW_Mram_mem_116_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<28>_UNCONNECTED , \NLW_Mram_mem_116_DIB<27>_UNCONNECTED , \NLW_Mram_mem_116_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<25>_UNCONNECTED , \NLW_Mram_mem_116_DIB<24>_UNCONNECTED , \NLW_Mram_mem_116_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<22>_UNCONNECTED , \NLW_Mram_mem_116_DIB<21>_UNCONNECTED , \NLW_Mram_mem_116_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<19>_UNCONNECTED , \NLW_Mram_mem_116_DIB<18>_UNCONNECTED , \NLW_Mram_mem_116_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<16>_UNCONNECTED , \NLW_Mram_mem_116_DIB<15>_UNCONNECTED , \NLW_Mram_mem_116_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<13>_UNCONNECTED , \NLW_Mram_mem_116_DIB<12>_UNCONNECTED , \NLW_Mram_mem_116_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<10>_UNCONNECTED , \NLW_Mram_mem_116_DIB<9>_UNCONNECTED , \NLW_Mram_mem_116_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<7>_UNCONNECTED , \NLW_Mram_mem_116_DIB<6>_UNCONNECTED , \NLW_Mram_mem_116_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<4>_UNCONNECTED , \NLW_Mram_mem_116_DIB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<1>_UNCONNECTED , \NLW_Mram_mem_116_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_116_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_116_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_116_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_116_DOB<31>_UNCONNECTED , \NLW_Mram_mem_116_DOB<30>_UNCONNECTED , \NLW_Mram_mem_116_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<28>_UNCONNECTED , \NLW_Mram_mem_116_DOB<27>_UNCONNECTED , \NLW_Mram_mem_116_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<25>_UNCONNECTED , \NLW_Mram_mem_116_DOB<24>_UNCONNECTED , \NLW_Mram_mem_116_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<22>_UNCONNECTED , \NLW_Mram_mem_116_DOB<21>_UNCONNECTED , \NLW_Mram_mem_116_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<19>_UNCONNECTED , \NLW_Mram_mem_116_DOB<18>_UNCONNECTED , \NLW_Mram_mem_116_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<16>_UNCONNECTED , \NLW_Mram_mem_116_DOB<15>_UNCONNECTED , \NLW_Mram_mem_116_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<13>_UNCONNECTED , \NLW_Mram_mem_116_DOB<12>_UNCONNECTED , \NLW_Mram_mem_116_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<10>_UNCONNECTED , \NLW_Mram_mem_116_DOB<9>_UNCONNECTED , \NLW_Mram_mem_116_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<7>_UNCONNECTED , \NLW_Mram_mem_116_DOB<6>_UNCONNECTED , \NLW_Mram_mem_116_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<4>_UNCONNECTED , \NLW_Mram_mem_116_DOB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<1>_UNCONNECTED , \NLW_Mram_mem_116_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_116_WEB<3>_UNCONNECTED , \NLW_Mram_mem_116_WEB<2>_UNCONNECTED , \NLW_Mram_mem_116_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_WEB<0>_UNCONNECTED }),
    .DIA({\picorv32/mem_wdata [31], \picorv32/mem_wdata [30], \picorv32/mem_wdata [29], \picorv32/mem_wdata [28], \picorv32/mem_wdata [27], 
\picorv32/mem_wdata [26], \picorv32/mem_wdata [25], \picorv32/mem_wdata [24], \picorv32/mem_wdata [23], \picorv32/mem_wdata [22], 
\picorv32/mem_wdata [21], \picorv32/mem_wdata [20], \picorv32/mem_wdata [19], \picorv32/mem_wdata [18], \picorv32/mem_wdata [17], 
\picorv32/mem_wdata [16], \picorv32/mem_wdata [15], \picorv32/mem_wdata [14], \picorv32/mem_wdata [13], \picorv32/mem_wdata [12], 
\picorv32/mem_wdata [11], \picorv32/mem_wdata [10], \picorv32/mem_wdata [9], \picorv32/mem_wdata [8], \picorv32/mem_wdata [7], \picorv32/mem_wdata [6]
, \picorv32/mem_wdata [5], \picorv32/mem_wdata [4], \picorv32/mem_wdata [3], \picorv32/mem_wdata [2], \picorv32/mem_wdata [1], \picorv32/mem_wdata [0]
})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[3], basesoc_data_port_we[2], basesoc_data_port_we[1], basesoc_data_port_we[0]}),
    .DOA({basesoc_dat_w[31], basesoc_dat_w[30], basesoc_dat_w[29], basesoc_dat_w[28], basesoc_dat_w[27], basesoc_dat_w[26], basesoc_dat_w[25], 
basesoc_dat_w[24], basesoc_dat_w[23], basesoc_dat_w[22], basesoc_dat_w[21], basesoc_dat_w[20], basesoc_dat_w[19], basesoc_dat_w[18], basesoc_dat_w[17]
, basesoc_dat_w[16], basesoc_dat_w[15], basesoc_dat_w[14], basesoc_dat_w[13], basesoc_dat_w[12], basesoc_dat_w[11], basesoc_dat_w[10], 
basesoc_dat_w[9], basesoc_dat_w[8], basesoc_dat_w[7], basesoc_dat_w[6], basesoc_dat_w[5], basesoc_dat_w[4], basesoc_dat_w[3], basesoc_dat_w[2], 
basesoc_dat_w[1], basesoc_dat_w[0]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[7], basesoc_data_port_we[6], basesoc_data_port_we[5], basesoc_data_port_we[4]}),
    .DOA({basesoc_dat_w[63], basesoc_dat_w[62], basesoc_dat_w[61], basesoc_dat_w[60], basesoc_dat_w[59], basesoc_dat_w[58], basesoc_dat_w[57], 
basesoc_dat_w[56], basesoc_dat_w[55], basesoc_dat_w[54], basesoc_dat_w[53], basesoc_dat_w[52], basesoc_dat_w[51], basesoc_dat_w[50], basesoc_dat_w[49]
, basesoc_dat_w[48], basesoc_dat_w[47], basesoc_dat_w[46], basesoc_dat_w[45], basesoc_dat_w[44], basesoc_dat_w[43], basesoc_dat_w[42], 
basesoc_dat_w[41], basesoc_dat_w[40], basesoc_dat_w[39], basesoc_dat_w[38], basesoc_dat_w[37], basesoc_dat_w[36], basesoc_dat_w[35], basesoc_dat_w[34]
, basesoc_dat_w[33], basesoc_dat_w[32]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[11], basesoc_data_port_we[10], basesoc_data_port_we[9], basesoc_data_port_we[8]}),
    .DOA({basesoc_dat_w[95], basesoc_dat_w[94], basesoc_dat_w[93], basesoc_dat_w[92], basesoc_dat_w[91], basesoc_dat_w[90], basesoc_dat_w[89], 
basesoc_dat_w[88], basesoc_dat_w[87], basesoc_dat_w[86], basesoc_dat_w[85], basesoc_dat_w[84], basesoc_dat_w[83], basesoc_dat_w[82], basesoc_dat_w[81]
, basesoc_dat_w[80], basesoc_dat_w[79], basesoc_dat_w[78], basesoc_dat_w[77], basesoc_dat_w[76], basesoc_dat_w[75], basesoc_dat_w[74], 
basesoc_dat_w[73], basesoc_dat_w[72], basesoc_dat_w[71], basesoc_dat_w[70], basesoc_dat_w[69], basesoc_dat_w[68], basesoc_dat_w[67], basesoc_dat_w[66]
, basesoc_dat_w[65], basesoc_dat_w[64]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[95], basesoc_data_port_dat_w[94], basesoc_data_port_dat_w[93], basesoc_data_port_dat_w[92], 
basesoc_data_port_dat_w[91], basesoc_data_port_dat_w[90], basesoc_data_port_dat_w[89], basesoc_data_port_dat_w[88], basesoc_data_port_dat_w[87], 
basesoc_data_port_dat_w[86], basesoc_data_port_dat_w[85], basesoc_data_port_dat_w[84], basesoc_data_port_dat_w[83], basesoc_data_port_dat_w[82], 
basesoc_data_port_dat_w[81], basesoc_data_port_dat_w[80], basesoc_data_port_dat_w[79], basesoc_data_port_dat_w[78], basesoc_data_port_dat_w[77], 
basesoc_data_port_dat_w[76], basesoc_data_port_dat_w[75], basesoc_data_port_dat_w[74], basesoc_data_port_dat_w[73], basesoc_data_port_dat_w[72], 
basesoc_data_port_dat_w[71], basesoc_data_port_dat_w[70], basesoc_data_port_dat_w[69], basesoc_data_port_dat_w[68], basesoc_data_port_dat_w[67], 
basesoc_data_port_dat_w[66], basesoc_data_port_dat_w[65], basesoc_data_port_dat_w[64]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[15], basesoc_data_port_we[14], basesoc_data_port_we[13], basesoc_data_port_we[12]}),
    .DOA({basesoc_dat_w[127], basesoc_dat_w[126], basesoc_dat_w[125], basesoc_dat_w[124], basesoc_dat_w[123], basesoc_dat_w[122], basesoc_dat_w[121], 
basesoc_dat_w[120], basesoc_dat_w[119], basesoc_dat_w[118], basesoc_dat_w[117], basesoc_dat_w[116], basesoc_dat_w[115], basesoc_dat_w[114], 
basesoc_dat_w[113], basesoc_dat_w[112], basesoc_dat_w[111], basesoc_dat_w[110], basesoc_dat_w[109], basesoc_dat_w[108], basesoc_dat_w[107], 
basesoc_dat_w[106], basesoc_dat_w[105], basesoc_dat_w[104], basesoc_dat_w[103], basesoc_dat_w[102], basesoc_dat_w[101], basesoc_dat_w[100], 
basesoc_dat_w[99], basesoc_dat_w[98], basesoc_dat_w[97], basesoc_dat_w[96]}),
    .ADDRA({\picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], \picorv32/mem_addr [9], \picorv32/mem_addr [8], 
\picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[127], basesoc_data_port_dat_w[126], basesoc_data_port_dat_w[125], basesoc_data_port_dat_w[124], 
basesoc_data_port_dat_w[123], basesoc_data_port_dat_w[122], basesoc_data_port_dat_w[121], basesoc_data_port_dat_w[120], basesoc_data_port_dat_w[119], 
basesoc_data_port_dat_w[118], basesoc_data_port_dat_w[117], basesoc_data_port_dat_w[116], basesoc_data_port_dat_w[115], basesoc_data_port_dat_w[114], 
basesoc_data_port_dat_w[113], basesoc_data_port_dat_w[112], basesoc_data_port_dat_w[111], basesoc_data_port_dat_w[110], basesoc_data_port_dat_w[109], 
basesoc_data_port_dat_w[108], basesoc_data_port_dat_w[107], basesoc_data_port_dat_w[106], basesoc_data_port_dat_w[105], basesoc_data_port_dat_w[104], 
basesoc_data_port_dat_w[103], basesoc_data_port_dat_w[102], basesoc_data_port_dat_w[101], basesoc_data_port_dat_w[100], basesoc_data_port_dat_w[99], 
basesoc_data_port_dat_w[98], basesoc_data_port_dat_w[97], basesoc_data_port_dat_w[96]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \picorv32/Mram_cpuregs  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(basesoc_sdram_tfawcon_ready),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\picorv32/resetn_latched_rd[5]_AND_1177_o , \picorv32/resetn_latched_rd[5]_AND_1177_o }),
    .DOADO({\picorv32/decoded_rs1[5]_read_port_350_OUT<15> , \picorv32/decoded_rs1[5]_read_port_350_OUT<14> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<13> , \picorv32/decoded_rs1[5]_read_port_350_OUT<12> , \picorv32/decoded_rs1[5]_read_port_350_OUT<11> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<10> , \picorv32/decoded_rs1[5]_read_port_350_OUT<9> , \picorv32/decoded_rs1[5]_read_port_350_OUT<8> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<7> , \picorv32/decoded_rs1[5]_read_port_350_OUT<6> , \picorv32/decoded_rs1[5]_read_port_350_OUT<5> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<4> , \picorv32/decoded_rs1[5]_read_port_350_OUT<3> , \picorv32/decoded_rs1[5]_read_port_350_OUT<2> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<1> , \picorv32/decoded_rs1[5]_read_port_350_OUT<0> }),
    .DOPADOP({\NLW_picorv32/Mram_cpuregs_DOPADOP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_picorv32/Mram_cpuregs_DOPBDOP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\picorv32/resetn_latched_rd[5]_AND_1177_o , \picorv32/resetn_latched_rd[5]_AND_1177_o }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], \picorv32/latched_rd [5], \picorv32/latched_rd [4], 
\picorv32/latched_rd [3], \picorv32/latched_rd [2], \picorv32/latched_rd [1], \picorv32/latched_rd [0], 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<4>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<2>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_picorv32/Mram_cpuregs_DIPBDIP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\picorv32/cpuregs_wrdata [31], \picorv32/cpuregs_wrdata [30], \picorv32/cpuregs_wrdata [29], \picorv32/cpuregs_wrdata [28], 
\picorv32/cpuregs_wrdata [27], \picorv32/cpuregs_wrdata [26], \picorv32/cpuregs_wrdata [25], \picorv32/cpuregs_wrdata [24], 
\picorv32/cpuregs_wrdata [23], \picorv32/cpuregs_wrdata [22], \picorv32/cpuregs_wrdata [21], \picorv32/cpuregs_wrdata [20], 
\picorv32/cpuregs_wrdata [19], \picorv32/cpuregs_wrdata [18], \picorv32/cpuregs_wrdata [17], \picorv32/cpuregs_wrdata [16]}),
    .DIADI({\picorv32/cpuregs_wrdata [15], \picorv32/cpuregs_wrdata [14], \picorv32/cpuregs_wrdata [13], \picorv32/cpuregs_wrdata [12], 
\picorv32/cpuregs_wrdata [11], \picorv32/cpuregs_wrdata [10], \picorv32/cpuregs_wrdata [9], \picorv32/cpuregs_wrdata [8], \picorv32/cpuregs_wrdata [7]
, \picorv32/cpuregs_wrdata [6], \picorv32/cpuregs_wrdata [5], \picorv32/cpuregs_wrdata [4], \picorv32/cpuregs_wrdata [3], \picorv32/cpuregs_wrdata [2]
, \picorv32/cpuregs_wrdata [1], \picorv32/cpuregs_wrdata [0]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<5>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<4>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<3>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<2>_0_0 , 
\picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<1>_0_0 , \picorv32/mem_rdata_latched[6]_PWR_11_o_mux_171_OUT<0>_0_0 , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<4>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<2>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_picorv32/Mram_cpuregs_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\picorv32/decoded_rs1[5]_read_port_350_OUT<31> , \picorv32/decoded_rs1[5]_read_port_350_OUT<30> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<29> , \picorv32/decoded_rs1[5]_read_port_350_OUT<28> , \picorv32/decoded_rs1[5]_read_port_350_OUT<27> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<26> , \picorv32/decoded_rs1[5]_read_port_350_OUT<25> , \picorv32/decoded_rs1[5]_read_port_350_OUT<24> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<23> , \picorv32/decoded_rs1[5]_read_port_350_OUT<22> , \picorv32/decoded_rs1[5]_read_port_350_OUT<21> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<20> , \picorv32/decoded_rs1[5]_read_port_350_OUT<19> , \picorv32/decoded_rs1[5]_read_port_350_OUT<18> , 
\picorv32/decoded_rs1[5]_read_port_350_OUT<17> , \picorv32/decoded_rs1[5]_read_port_350_OUT<16> }),
    .DIPADIP({\NLW_picorv32/Mram_cpuregs_DIPADIP<1>_UNCONNECTED , \NLW_picorv32/Mram_cpuregs_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000001000000000000000000000000000300 ),
    .INIT_01 ( 256'h03C03000000C30000010C0003034034033C103440000000C0000033300C00C00 ),
    .INIT_02 ( 256'h000000000000000FCC00000C3C000003000000000003C0200003300000004000 ),
    .INIT_03 ( 256'h000400400FB704000008C0000C33300000000030300CF000030000000F000004 ),
    .INIT_04 ( 256'h570001400C00444111C04444100300155C0570022570200027C300000C300000 ),
    .INIT_05 ( 256'h00101000C000FC0043002000000000000D000800040C0F10C00000100C000300 ),
    .INIT_06 ( 256'h0108400408403108404040404041042101144002000200000027C0000003F000 ),
    .INIT_07 ( 256'h034401400380440D00400C001030C4030C01300B0337CC41033000C0C0000010 ),
    .INIT_08 ( 256'h00340000D00082080130C0C00400340040C040D0008208013175C5C403143005 ),
    .INIT_09 ( 256'h0420410411204491120C449113410449403000300034002081130200C0000D00 ),
    .INIT_0A ( 256'h2C30003F48080CA244A122B048AC122C30C122F122C48B122F04888120820482 ),
    .INIT_0B ( 256'h00000030C0E31801000000000000000000030200820A00CA2CB22AAB08A00000 ),
    .INIT_0C ( 256'hC000CCC3000C00352000010412048000F04020F18CCC0C000300000000000300 ),
    .INIT_0D ( 256'h000C0C0000C100000F00300F0400FCC3000C3CC00CF4400000C11C300000F30C ),
    .INIT_0E ( 256'hCC000000C0000200003CC00000003F000430300003C00C30003330000F000340 ),
    .INIT_0F ( 256'h0003003400000F000000080003F00000002004C3C0C00000F303000000330C00 ),
    .INIT_10 ( 256'h00000001003C340C34C0D030000CC0D30340CC004004000FCCF3300000000004 ),
    .INIT_11 ( 256'h00003000000000C004F000000004000C8378003100000C00000300C00F030000 ),
    .INIT_12 ( 256'hC0003000030003000300030003003000300000F00030004040C3000030070000 ),
    .INIT_13 ( 256'h0CC14000C00003003C02000F300003CC00C003C000003000CC00003000000000 ),
    .INIT_14 ( 256'h0100C0813000010030400C000130004C0000000700CC0000000010C03C000003 ),
    .INIT_15 ( 256'h000000800000C080000000000004803C004000000CC02D000C00030000320000 ),
    .INIT_16 ( 256'h40C0004000003030C080000F000030300C31C03CCCCCCC000000000000000030 ),
    .INIT_17 ( 256'hC0040000F3F70030CCF0CC3C33C1303000C0C10000C0C000303310FC00000000 ),
    .INIT_18 ( 256'h4545154545515FFFFC00000050040010004030403C0000C4C140C04001000000 ),
    .INIT_19 ( 256'h1404050540505551104044100454404154114144505114104054151515415115 ),
    .INIT_1A ( 256'h5100154005554014540015400500540011010040005000555514105550154001 ),
    .INIT_1B ( 256'h4015401545114511044005501554555454005451100100145514401500005001 ),
    .INIT_1C ( 256'h1051001140005550515104445114444550455145451541154111045500550055 ),
    .INIT_1D ( 256'h4000000000000000000004000400000000045101544045554144504515501515 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000455540555 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'hE1E1E1E1E1E1E1E1E1E1E1B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B40000000000 ),
    .INIT_21 ( 256'h1E1E1E1E1E1E1E1E1E1E1E4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4BE1E1E1E1E1 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000311E1E1E1E1E ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[31], basesoc_rom_bus_dat_r[30]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00000000000000000000000000000000144D0000000000000000001000000301 ),
    .INIT_01 ( 256'h03F43000000834010004C0002031021023C103110092424C090911170D524C00 ),
    .INIT_02 ( 256'h000000060000000F840000083E000003800000028003C32000033C0800100000 ),
    .INIT_03 ( 256'h100400E00EBF8E082008C2000C33300000000000380CF000000001000B00000C ),
    .INIT_04 ( 256'h170000600C00C380E2C0C38328430094AC25300A23F0A00023E3000008300000 ),
    .INIT_05 ( 256'h00301000C0003C0003001000000000020F000300000A0F18C00000180C000300 ),
    .INIT_06 ( 256'h061948141940052A42424202020820A8070002CAB2CAB3CF3CE695555157B000 ),
    .INIT_07 ( 256'h03C803800380C80E00400E00203088000072000A133BC904032100C0C0001060 ),
    .INIT_08 ( 256'h301C00C0600082080230006000002800008000A000C30C1233BECCC00338300E ),
    .INIT_09 ( 256'h2202CB3C23288C9232088C8333C00CCCC1002000200C001043330300C3000700 ),
    .INIT_0A ( 256'h58300A8314440C50003010A04408110C208111F1118446111B04460882082208 ),
    .INIT_0B ( 256'h00000034C18338000000000010444000058B2200000000800020000205505555 ),
    .INIT_0C ( 256'hC000CCC3000C000220000C2022088000F080A0F28C8C08000300000155551110 ),
    .INIT_0D ( 256'h000C0C0000C000000F00300F0000FCC3000C3CC00CF0000000C00C300000F30C ),
    .INIT_0E ( 256'hCC000000C0000200003CC00000003B000020200003C00C30003330000F000300 ),
    .INIT_0F ( 256'h0003003000020F044000080003F000000020008380C00000F303000030330C00 ),
    .INIT_10 ( 256'h00000000003C300C20C0C020000CC0C30300CC00C00C000FCCF3304040000010 ),
    .INIT_11 ( 256'h00003000000000C00030102C040C000C03F0003300000C00000300C00F030000 ),
    .INIT_12 ( 256'hC1106000030003000300030003003000300000F00030000000C3000030000000 ),
    .INIT_13 ( 256'h08C00000C00003153C06510B200003C800C003C000123004CC80343000007000 ),
    .INIT_14 ( 256'h004080007040001130014C000070411C00000002518C0000000005902C000002 ),
    .INIT_15 ( 256'h000000C10000C0C4055000008020803C000000000CC44C400844470000300000 ),
    .INIT_16 ( 256'h0440000000043120C440000F204030200820802C888888408002210800000030 ),
    .INIT_17 ( 256'hC0010000E2F1002088E088380080303000C0800000C00000303300FC00000000 ),
    .INIT_18 ( 256'h8A8A2AAA0ABA8AAAAC00000000000000000030003C0000C0C000C00000000000 ),
    .INIT_19 ( 256'hB023BB8CBBB8755A1A6A8A9AA8966A89ACB3AEECEBAB3EAAC0A8EF1A3A82B32A ),
    .INIT_1A ( 256'hAA3FDABFCABA8FEEEAF0A082A60A882B638E2D8FF997F0BABAB8FAFA40E903FC ),
    .INIT_1B ( 256'hAA3EAA2AA2328B232882CEE83AA8EAA89FC0A86EFC0328E8AA2BF02ECFF9EBF2 ),
    .INIT_1C ( 256'hB2EB3FEBAFCEAAA34382A8CCF32C8CCBAACAEAC2AA3BEA2BEA2BAE8AA8FBA8BA ),
    .INIT_1D ( 256'h3C10001001555400004001400141540080ABAA8ABA8FAAA88AACA08ABBB8BBAC ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000002CFEABC540 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h6C6C6CC6C6C6C693939393C6C6C6C693939393393939396C6C6C6C0000000000 ),
    .INIT_21 ( 256'hC6C6C66C6C6C6C393939396C6C6C6C3939393993939393C6C6C6C6393939396C ),
    .INIT_22 ( 256'h00000000000000000000000000000000000000000000000000002093939393C6 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[29], basesoc_rom_bus_dat_r[28]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000001555555540000000000E0C1555555540000000000040000302 ),
    .INIT_01 ( 256'h03AC000000003C03000C8000043600A003C103881000001C4004332308C21C00 ),
    .INIT_02 ( 256'h0405555D10055559440000003900100300080003000380300003300000100800 ),
    .INIT_03 ( 256'h610800C00CFF4D04100CC0000222300030000000044CF0000100010003002004 ),
    .INIT_04 ( 256'h3F0000E00C008100D1C0C10314030014FC053002203020002341005100300000 ),
    .INIT_05 ( 256'h00102000C000D70001C00000000000000C0001000C030F0CC000001C1C000300 ),
    .INIT_06 ( 256'h082ECC383F803D0C400001C1C1C718B8090443CFF38FE040003C555552AB7000 ),
    .INIT_07 ( 256'h4388038001C0480901C40C004120D4020C91301F12768440033165DCD0040400 ),
    .INIT_08 ( 256'h5400019070000000F33080D010400C0150419060000000F230B283400319F04A ),
    .INIT_09 ( 256'h3303CF08A21488532200C8A02353404241206060641400004B13020004100000 ),
    .INIT_0A ( 256'h3C20002FF8C80C92C083125004D8003830C1003201480530290C0AC8B28A234C ),
    .INIT_0B ( 256'h0004351981C2B0060000010030CCC0220F352D00000001000020800085704000 ),
    .INIT_0C ( 256'hC00CCCC3000C00C03000003012044000F08010D341CC08D00300000000001610 ),
    .INIT_0D ( 256'h000C0C0000C000000F0C300F0000FCC3000C3CC00CF0000000C00C300000F30C ),
    .INIT_0E ( 256'hCC40D037C0010700003CC00C00003F000010500003800C30003330000F000300 ),
    .INIT_0F ( 256'h000B803200000F000155AC5A05F000000030008380000000BF03040000337C00 ),
    .INIT_10 ( 256'h5556A804007C300C30C0C0300000C003030080004000000744D13040400C0000 ),
    .INIT_11 ( 256'h0000000000000000007000340048000C03F0043300000C40000300C40E020002 ),
    .INIT_12 ( 256'hC0002003030303030303030303033003300300F00331000110C3000030010000 ),
    .INIT_13 ( 256'h00C00004800003002003000F300003CC000003C000023000CC8000300000100C ),
    .INIT_14 ( 256'h221C00C23110020030000C004230008C4080300800080004000C20000C000000 ),
    .INIT_15 ( 256'h470400000000C040051000008024C03C00C000000CC00E00C000020000210000 ),
    .INIT_16 ( 256'h08400200008C337194C0000C455414700C20803C88888C40C003797D04004034 ),
    .INIT_17 ( 256'hC0010000D1F3000111C10834408020200080C00000C0C000103100FC01000000 ),
    .INIT_18 ( 256'h8CC43D4F0F53C0000C000000000000000C0000003C0000C0C000C00050820880 ),
    .INIT_19 ( 256'h1C8DC485AC48BFF323F0CF30CCFCC0CC64107A041E81013042CCF00304C9021D ),
    .INIT_1A ( 256'h603FEDCFC4EACFF42CF27FC90B24FC92B2430ACFF28BF2411F049D643210C902 ),
    .INIT_1B ( 256'hB001303F89038C301CC9071005CC1F4CE3C20CFCCC02049C9327303B0FF233F1 ),
    .INIT_1C ( 256'h03313FF1CFC0F7C1A0D30C4400108004FC493F06FE043316330004C7C004C044 ),
    .INIT_1D ( 256'h100000000000000002000000001402AAA8965B0FC0484F9ECCC4424FC5E0DD05 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000003093910939 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'hB41E4BB4E14B1E4B1EB4E14B1EB4E1B4E14B1EE1B41E4B1E4BE1B40000000000 ),
    .INIT_21 ( 256'h4BE1B44B1EB4E1B4E14B1EB4E14B1E4B1EB4E11E4BE1B4E1B41E4B1E4BE1B4E1 ),
    .INIT_22 ( 256'h000000000000000000000000000000000000000000000000000033E1B41E4B1E ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[27], basesoc_rom_bus_dat_r[26]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000003FEA95403FEA95488882003FFFD5556AAA8000008A10800301 ),
    .INIT_01 ( 256'h022C10001101580643A80000009B001002C113882000022C8C000B3204402C00 ),
    .INIT_02 ( 256'h0BF0055103F55408CC0204417000102080000255480200B001542D0400700155 ),
    .INIT_03 ( 256'h0200091009CBCF0C702CB109081310013011202148C4A0110314472802024008 ),
    .INIT_04 ( 256'h2A0000200C04C10022C1C1001C0200149805200222A0255022A3890441440000 ),
    .INIT_05 ( 256'h0000B080C400741003001000001000000D00050005030C080200550008000300 ),
    .INIT_06 ( 256'h042FCC8C9E403E0D02C360E1B2883431030440C3428BC04310BC1FFFF103D004 ),
    .INIT_07 ( 256'h5388404106C0C00701C482007110B4830021204C14B4DC83000175C4810C0030 ),
    .INIT_08 ( 256'h743001506000820C922190201C4804019081103000410883024A8D55D328E141 ),
    .INIT_09 ( 256'h1E13CD0C1210C4C01100C0D001D14C8143005040743000300102020007120200 ),
    .INIT_0A ( 256'hA4200037988008104C4203B040543334004A33B021884E010C080C8342C93CC3 ),
    .INIT_0B ( 256'h4451521C01F038814400020010488032544D2000C30A050A0830C0080AB0D57A ),
    .INIT_0C ( 256'h800C8482080800C1400084301209C002A09020D1458400800304455355AA2030 ),
    .INIT_0D ( 256'h08040800008000094B0C100A000088C2000428C00005000000814C200000A308 ),
    .INIT_0E ( 256'hB944000780003300A798800C205507011000114102D00C2000B3A0000E000000 ),
    .INIT_0F ( 256'h003B12B402322F1080FF0CF40F1000000030104388C0DAA08E01200010007800 ),
    .INIT_10 ( 256'hABFC0008803C201400C0817090D160030201CC000004101B86E3B03010D80501 ),
    .INIT_11 ( 256'h0000005140000001443000280014FA2E083001733E80A01CFA2810CC0D040051 ),
    .INIT_12 ( 256'hC0002003030303030303030303033003300300C00331080010C0140030010050 ),
    .INIT_13 ( 256'h008000010FAA28101001000E0100034C404803C1000B3100085000310001200C ),
    .INIT_14 ( 256'h132C05522635064020180090C32A0480C404305C000D088C620C300844000000 ),
    .INIT_15 ( 256'h418800420008E04814800AE84176E03C00055FFEA0910A00D000234815478055 ),
    .INIT_16 ( 256'h4C000000109C3007B801000EE838088008A4800E688DC801002458A2001080BC ),
    .INIT_17 ( 256'h84030800C0B41102B962C0310581317004C5C80022C0D000115100EC5055AAFF ),
    .INIT_18 ( 256'h4FCF090B4242D00008000000000000000C00001038254000C104C02024010080 ),
    .INIT_19 ( 256'h1C816C4096C4CFF131F04730C47CC04AD00279809E50390002FCBA1F33C9600D ),
    .INIT_1A ( 256'h921579D541E5C550945256490D245492D24B0B45537D526D98340101B206CB06 ),
    .INIT_1B ( 256'h500C502C45034F331889C0C031FCCE7CBA027C79A000048C1F0680108553D150 ),
    .INIT_1C ( 256'h32901554454073B24242040CA2280C866402B7C9DD24D325D23200F540304075 ),
    .INIT_1D ( 256'hBE8AAA4554000000002AA81554000000005C1008F800C721C940724B25908421 ),
    .INIT_1E ( 256'h00000000000000000000000000000000000000000000000000000028AAABCAAA ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h93C639C6396C93936C39C6936C39C6C6396C936C93C63939C6936C0000000000 ),
    .INIT_21 ( 256'hC6936C936C39C6C6396C93C6396C93936C39C639C6936C6C93C63939C6936C6C ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000206C93C63939 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[25], basesoc_rom_bus_dat_r[24]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000003939393939393932104D143FEA95403FEA9540004006310402 ),
    .INIT_01 ( 256'hA02CCF38C8E00C0EC0E0FCE0000FC06CC0C20F48004B000C084C111140870C00 ),
    .INIT_02 ( 256'h01B1B1BC0295428147CD23203C00CC00C037006C80A080006C7A6C3000208150 ),
    .INIT_03 ( 256'h20370360010F8E286060A0200C91406CF00CC30C74C5E10C32C48215030C0037 ),
    .INIT_04 ( 256'h133C1040053043C0515843C12C034C143DC534C223B7250A2030CD23203222D0 ),
    .INIT_05 ( 256'h2E801802021B668336ACC3AED2C023FEC4CC04CC0C818028201B1B24083CC340 ),
    .INIT_06 ( 256'h0E20086C20CC3E20C0204080C00F284F0938804C704C40CD2C402A9540A32001 ),
    .INIT_07 ( 256'h824080408220441400C00700000FA803CB111F208470944E003822A4A29F8070 ),
    .INIT_08 ( 256'h000400C0F00033CB123090D004000400C000C0D00033CB1010DF0FC0822BC2CF ),
    .INIT_09 ( 256'h24100C20123C0C9301C00893004108C0C10000000004001C3301C2F002000500 ),
    .INIT_0A ( 256'h0020393B2C4880D004A3319C04BB123C1C3301731148C21137C8C0CD700C240D ),
    .INIT_0B ( 256'h332802D4CA51248933AE3E308EE6D00212CA070E78EE380F32F3C00008A0550A ),
    .INIT_0C ( 256'hC02ECC03000C08F0301E8002270CC1E304421820818718ECF7E332001B1B090E ),
    .INIT_0D ( 256'hF0C0003C0C820882CB8EC0A30800CCCC00080CC0080ACCC0C002BC1030CC3304 ),
    .INIT_0E ( 256'hCCC0133B00C381008084803F0B1B07030A00012008CCF43CCCF39CCCC20CC0C0 ),
    .INIT_0F ( 256'h30C3C0F400030F0080A584520048230130100BC0FCE031B8EC0044C2EC03B00C ),
    .INIT_10 ( 256'h6C6C6F0F32FC38C72FC0F203030C0C3F03C84390302BC033ECC8B18C030E040C ),
    .INIT_11 ( 256'h8BEF8CA02A2FBE328C4082E350330F2F0CB002F9C3C2F0330F3C0BE0202223C0 ),
    .INIT_12 ( 256'h088216337B33DB337B33DB337A33EE33EE33E0EE33F083C3C6C1C0CEB038800A ),
    .INIT_13 ( 256'h00D00003A0FF180B2081800010B008480B200800E08300F202CE10806C00002E ),
    .INIT_14 ( 256'h8C0D39022434038882F00C0CCC300CC7C73437900C0C6C3CC00E00000233030C ),
    .INIT_15 ( 256'hAF8B027C4CCCFC7112F33038CCB0503E023A954280D21E33C0000002C6E7231E ),
    .INIT_16 ( 256'h400F33B30408A7E2D440123F3FCA3B7708B31C3EC6D4CBCC03D3AF3F3F03F0B6 ),
    .INIT_17 ( 256'h01B8082823110032DAF724F808F5210333C4CEF023C20C00513033FC401B1B1B ),
    .INIT_18 ( 256'h45451555455550000420002FF0380FE702E0CCC4F406CC0BE3ECE383EEC28028 ),
    .INIT_19 ( 256'h5450054440540510001001500010000154511554455514155154551515411005 ),
    .INIT_1A ( 256'h1400055005544005500105040010104141010500051000541554145550154000 ),
    .INIT_1B ( 256'h4055401545114511044444551554555445015455500014445515400500054001 ),
    .INIT_1C ( 256'h5155000500015551514155445114444511445145451441554115551505550044 ),
    .INIT_1D ( 256'h4000000000000000000014001400000000405145514055444154514555545550 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000001455540555 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h55FFAAFFAA00555500AAFF5500AAFFFFAA00550055FFAAAAFF55000000000000 ),
    .INIT_21 ( 256'hFF55005500AAFFFFAA0055FFAA00555500AAFFAAFF55000055FFAAAAFF550000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000310055FFAAAA ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[23], basesoc_rom_bus_dat_r[22]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000103939393939393938880000011400 ),
    .INIT_01 ( 256'h44401E648880100100006DB00040840880C00B000008000C0090100200040C00 ),
    .INIT_02 ( 256'h000000000139391147990200340010010004000000444400000013220C02924E ),
    .INIT_03 ( 256'h0000004011070440040044000C1405257004C31F9000340421FC0054024C0000 ),
    .INIT_04 ( 256'h14760040047C0B40950A0B425001181454851182215224E460419B220003FBC4 ),
    .INIT_05 ( 256'h0290150002004063301C825DA1EC17F8E0C804C006500150100000100974A300 ),
    .INIT_06 ( 256'h04110450110C5411010101012104104408300104410441041044393932471400 ),
    .INIT_07 ( 256'hC01000000100000400400400101D500104101C100970350401601268A13D8040 ),
    .INIT_08 ( 256'h10100040400041041016A8400401100040004040004104101410506AC043C080 ),
    .INIT_09 ( 256'h000000000010004001900040010000040000100010100010400192A801004400 ),
    .INIT_0A ( 256'h4010001700108040004001000040001400000170014005001400040000000000 ),
    .INIT_0B ( 256'hBF0D21D35846101933085B40822219362901400820806D0A63828000000024E4 ),
    .INIT_0C ( 256'hC03F450600050CD100008400100400020064841105157435808AE04000004D0C ),
    .INIT_0D ( 256'hA08500500C520CC003CE14C1480009D0400409D10500C88000103C5520002745 ),
    .INIT_0E ( 256'h880203A308D680005E04D00C00000700261010970048B435CCF395CCC7400050 ),
    .INIT_0F ( 256'h3142407008052A00004D50880C492B4030000854644000001C2000C5001A308D ),
    .INIT_10 ( 256'h00000207213C39261FC0349B672C487F00DA4C055026C00744C1F004072C1605 ),
    .INIT_11 ( 256'h0AC90800202B2420010082D7C0014E4D00300030538410054E4400C441797320 ),
    .INIT_12 ( 256'h0C82180BB30BE23B813B203B833B2C0BDC0BC0FC2BF4C17C8FC1C0A03428C008 ),
    .INIT_13 ( 256'h0080000074E44C0010811001500010541060105020004000000001000000040D ),
    .INIT_14 ( 256'h200C004000325C0042C00C0CDC300007D33033000815AC3D004C80020760830C ),
    .INIT_15 ( 256'hA3C0002001D0E00022E74C1C1F00103E0309393910C01C2EC000018000010000 ),
    .INIT_16 ( 256'h0C03432430000C305000005D1C7295112C92060E44445C2704DD01C6018404F2 ),
    .INIT_17 ( 256'h00080011111100080EC044F4136017D43F5F4CB023C0480017D166FDF0000000 ),
    .INIT_18 ( 256'hCE8E2BFE4AEF90000571002BD5599261928D8C41B4000D13F70DE284EE00C011 ),
    .INIT_19 ( 256'hE0BBEA8ABEA8659B1E9ACDDAACDAAAC8A8E2AAB8AABE3AEFB3A8EF0A2A8FF32F ),
    .INIT_1A ( 256'hAE3F9B9FCAAE8FFBBFF0B0C2B70ACC2A308EA9CFFAABF2BAAAB8EEAA02AC0FBA ),
    .INIT_1B ( 256'hEABAAAEAA322CA2F288E0BEA3AE8AAA8EF82E8EBE8033CE8EA3BA03ACFFABFF2 ),
    .INIT_1C ( 256'h62AA3FFAFFCBBAA08233EB8CF33CCCCEBB8EAA87AB2AAAEAAA2EAE9EAAEAA8AE ),
    .INIT_1D ( 256'h3C00000001555400010001000141540080EBBA0AEA8EAAEACAA8A38AFEA8EAEA ),
    .INIT_1E ( 256'h00000000000000000000000000000000000000000000000000000028FEABC540 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'hAA55FF55FF00AAAA00FF55AA00FF5555FF00AA00AA55FFFF55AA000000000000 ),
    .INIT_21 ( 256'h55AA00AA00FF5555FF00AA55FF00AAAA00FF55FF55AA0000AA55FFFF55AA0000 ),
    .INIT_22 ( 256'h00000000000000000000000000000000000000000000000000003100AA55FFFF ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[21], basesoc_rom_bus_dat_r[20]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h00C43111515174500004D0454501401401405544100000000000000000000000 ),
    .INIT_02 ( 256'h0000000114000003DC4455514D150057454010004500C0100002615960508400 ),
    .INIT_03 ( 256'h1140001143624104100446500CFD555555544531B40555545319510101541140 ),
    .INIT_04 ( 256'h015510161A562280C855228385055554055515552015500020D3445551555555 ),
    .INIT_05 ( 256'h414540140000FC5513155115455151144D415D41500103045040000415555140 ),
    .INIT_06 ( 256'h0104410444453104504040404041041144554041104110410413C00000003540 ),
    .INIT_07 ( 256'hCA3D80605340244D14105D150838C45B1C4530054B195C414754016648000010 ),
    .INIT_08 ( 256'h00B45402D196C71C453554D141047454025402D196C71C453CB2F3E6CACF5602 ),
    .INIT_09 ( 256'h04104104453114C4534114C45340114C4495041500B455B1C45355A450411D15 ),
    .INIT_0A ( 256'h1030003C040411D114F453F114FC453D71C453C453D14F453F114C4110410441 ),
    .INIT_0B ( 256'h11501530E8E504A8865542820000002955134115965A00051751155454500000 ),
    .INIT_0C ( 256'h4155DD55050D45701080904145404005510010304CAD6C064151150000000345 ),
    .INIT_0D ( 256'h504D155154D155400555310345515555545D15555D555544415555755454555D ),
    .INIT_0E ( 256'h4401565155950654000D541500005D681975740050D65C15545175544D454555 ),
    .INIT_0F ( 256'h54098E1248490A655600050010D55545551400C4D1C4000A5555559501751559 ),
    .INIT_10 ( 256'h000001111551555D754515759518C5D51455D8092A600A0D8C5B1605A518D596 ),
    .INIT_11 ( 256'h45D5545155175551404041595000000410114014001000000000005103575510 ),
    .INIT_12 ( 256'h0441345545555155455551554555555555555455555545569113555554454055 ),
    .INIT_13 ( 256'h10540000C000000074530053700540DC00C540C0054400405500400001550144 ),
    .INIT_14 ( 256'h551516E519101140005404455515144D55545554040D5555915510054D554514 ),
    .INIT_15 ( 256'h115014C1591501C555544000154C8806554000000051351151111340001B0800 ),
    .INIT_16 ( 256'h5650445555A1561041E494911140913454385150EEEEE5155445151440560541 ),
    .INIT_17 ( 256'h0004514033B7956884A4CD1CB5D5757555D5F5515158E1757577504550000000 ),
    .INIT_18 ( 256'h41213C070F11C0000D55111545551551554554457C0015555595514451141540 ),
    .INIT_19 ( 256'h484C4B2BC0B2BFF0AC3C03F80030000DFA73145CC51707A1E1104014110CC011 ),
    .INIT_1A ( 256'h14BF24EFC5A4EFC843F0020028000003C2000D2FFF33F3C43FEA381522508400 ),
    .INIT_1B ( 256'h0044408031300C010448271004104A52410150451000280C741C4207AFFDCFF3 ),
    .INIT_1C ( 256'h1B77BFC53FE5049122D15DC00010000711C07301C03040248101500701130000 ),
    .INIT_1D ( 256'h100000000000000000000000001402AAA88042291100DB000FDCF1C804FC9F40 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000001C93910939 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h1E4BB44BB4E11E1EE1B44B4BB4E11E1EE1B44BB44B1EE1E11E4BB40000000000 ),
    .INIT_21 ( 256'hB4E11EE11E4BB4B44B1EE1E11E4BB4B44B1EE11EE1B44B4BB4E11EB44B1EE1E1 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000111EE1B44B4B ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[19], basesoc_rom_bus_dat_r[18]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00000000000001000000000000000444013C0000000000000001100415995500 ),
    .INIT_01 ( 256'h55C47333F5F374F44144F0CFCD51C01C0140FFCC1A8A0A20A8880A12AC8F2000 ),
    .INIT_02 ( 256'h0555555135555557CCCCF3330D3D44334F5111544D55C051555630F810004555 ),
    .INIT_03 ( 256'h33D1051357110000000001F40003F9E656FD9C30740FEBFDC304000003E93351 ),
    .INIT_04 ( 256'h03FF201005152180840111424403CBF40FFD3CBF203FF55561D3CCF7737EEEBF ),
    .INIT_05 ( 256'h140045154455FC0003003000000000000D000D0001514704015555041F6AB2C1 ),
    .INIT_06 ( 256'h0100410400453100404040404041040100554040104010410403D55551547445 ),
    .INIT_07 ( 256'h0507C070C300344D3D04CD3D4534C4D75D453540D7085C41073D4575D4000410 ),
    .INIT_08 ( 256'h4474F513D377D75D413FFCD3D04C34F511F513D377D75D413072C0F30505DF01 ),
    .INIT_09 ( 256'h00104104413104C413C104C41350504C447D407D4474DD75D413BF7CF4130D3D ),
    .INIT_0A ( 256'h5430103C041456D104F413F504FD413C75D413C413D04F413F504C4010410041 ),
    .INIT_0B ( 256'h44C17F70ECE504589EFF56D24511003FC513013FBEFA000F3EF33FFC40101555 ),
    .INIT_0C ( 256'h8359DDBE0D0DCD705155500001014553301514704C5EEC0ED3F77F5155550303 ),
    .INIT_0D ( 256'h508F3BE1B4F3FD4545D47557CFD3FF5FF89E3F5FDFBFB74CC3DFF57DF4D4FD5D ),
    .INIT_0E ( 256'hC800FD33FF570954555FD41515551C140871755555F46C2F74B27F748FCD4FFB ),
    .INIT_0F ( 256'hC04B40328082048A94555A5525FFB68FFA3411D5E1C855553FFBEF4146733FF5 ),
    .INIT_10 ( 256'h5555553215F1095C3CCF1FF0F004C0F33C7FD95C3971591F4CE33800000400BC ),
    .INIT_11 ( 256'h4DDF6D5175377DB54150C375F051555515118544555554515555151157FFA561 ),
    .INIT_12 ( 256'h4CC33FAABFAABFEFFBEFEFEFFBEFFBAABBAABCDFEFD645742113FFBFD4C6405D ),
    .INIT_13 ( 256'h30FC0005D55555153DD75457315455CC45C455C14FC45DD17C15415154CF0455 ),
    .INIT_14 ( 256'h3F3E31E737054704507C0CCBFF2E3C8FFEECF9780C0E5A9F23FE100FCEDAC53C ),
    .INIT_15 ( 256'h12A115D7FE6605DFFFF9900000C0C8059555555554E33733F333338555775955 ),
    .INIT_16 ( 256'h02F5D8F00050002081D04072228062312834C630DDDDDF03B1022A2891A81A81 ),
    .INIT_17 ( 256'h45501155737B66040800CF7C70F0303E88C0D70171F5D4C0303FF0CC01555555 ),
    .INIT_18 ( 256'h09E93EA68FA9A0000F5F31368AF91DE35F4FF5CB7C15436B6E2C40C570045555 ),
    .INIT_19 ( 256'h2435C7E5987EFFF1B83C43340430004886130104C041279C40DC3A0715CA2218 ),
    .INIT_1A ( 256'h009537F546506547655205482D201481500F0565571152042C5230D6D1534A20 ),
    .INIT_1B ( 256'h8075409E48028D290440ECCF33DC551E4C019C36C00200040703000565559552 ),
    .INIT_1C ( 256'h587F954A55646650D3510448A2188883104CB34ECA3C4291411C69230DD700C8 ),
    .INIT_1D ( 256'h6AAAA9555400000000AAA85554000000000041E2934097C488FC2046EBEC5F10 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000C55568555 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h3993C6396CC693C693396C93C66C396C3993C6396CC693C693396C0000000000 ),
    .INIT_21 ( 256'h3993C6396CC693C693396C93C66C396C3993C6396CC693C693396C93C66C396C ),
    .INIT_22 ( 256'h00000000000000000000000000000000000000000000000000000193C66C396C ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[17], 
basesoc_rom_bus_dat_r[16]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h00000000000009EAAAAAAAAAAAAAA2228000EAAAAAAAAAAAAAAB998200884000 ),
    .INIT_01 ( 256'h00C03222909530B00800E08A990081081808BF089A8A2A32E8880A0BA0803000 ),
    .INIT_02 ( 256'h2000000024000003EC88A6150C2C00AF0B0028000900C004000012AA00000400 ),
    .INIT_03 ( 256'h02C0200243008208200100E0003A820B5D0882303000AAA0A300020006A80300 ),
    .INIT_04 ( 256'h0282200820800200C4A82083400282840AA12828202A800020C388A6152AAA88 ),
    .INIT_05 ( 256'h808800002000FC0003000000000000000C000C3000040300088000002A842200 ),
    .INIT_06 ( 256'h0008000008003008000000000000002000288402000200000023C00004003020 ),
    .INIT_07 ( 256'h000B8000C390000C2C009C2C0030C0870C02300883000C000328401084000000 ),
    .INIT_08 ( 256'h0030B000C261C30C023888C2C00870B000B000C261C30C0230B2C2C20003EE02 ),
    .INIT_09 ( 256'h40040000023008C0238008C02300008C002C002C00309870C023A208B0021C2C ),
    .INIT_0A ( 256'h0130003C010102C408F027F009FC027C30C027C027C09F027F009C1004104010 ),
    .INIT_0B ( 256'h55816A70C0E001A049EE951200000002C003806EBAEA000A238E2AA830050000 ),
    .INIT_0C ( 256'h2244ECBA818CA9F00400000208101003220081301CAC3C0692C7725800000306 ),
    .INIT_0D ( 256'h800EA10290EA3820049C3003A8CA8AE8BA0E8AE2CCAEBB280A0B8DBA2E822B8C ),
    .INIT_0E ( 256'h8000BC6385060061000E060C80000E203030380080C18C821AA1F21A0EA82A8F ),
    .INIT_0F ( 256'hB800890184850998A100080060EAE0ABCC0180C0E1CA000AEE1A651000323851 ),
    .INIT_10 ( 256'h0000001400A0B81C30046AF07018C0C011ABC40A2240020C8C270900101881A1 ),
    .INIT_11 ( 256'h2D0D6C4934B435B1000688248200000C20322004002002000000801203AFAE38 ),
    .INIT_12 ( 256'h288A3D215D2175ABD5ABD5ABD5ABD721572146C72152188DA0077986D29A064D ),
    .INIT_13 ( 256'h22A92220C000008038830023380100CE00C100C80A8000802800000800AA0204 ),
    .INIT_14 ( 256'hAA06AAD22A10028008082009E000008CE0E2B08A088E220E086E2089AE0A2034 ),
    .INIT_15 ( 256'h213010C2F32B00C16A6C800001880147A0C00000022236226A2223A0002B0000 ),
    .INIT_16 ( 256'h06B089209812B80000E0284003004038A03462A0DDDDDA01B0040C30C08C0802 ),
    .INIT_17 ( 256'h2000820033B718840048CC2C71E8B07A6CC1C4013100D2AAB073211818000000 ),
    .INIT_18 ( 256'h41551550455415555F83A0A30FF00CE00F00C4884C8004313314900032002080 ),
    .INIT_19 ( 256'h4454151541515541401044140440504555514554515511554114450511451001 ),
    .INIT_1A ( 256'h5500544004554015540115441110544051450140014001451554114411104005 ),
    .INIT_1B ( 256'h4144415151154555044044551514451541511454554000544515541440015001 ),
    .INIT_1C ( 256'h1155001540155451015155445114455151451140551545554115541505110455 ),
    .INIT_1D ( 256'h0000000000000000000014001400000000105544554151544554514555545545 ),
    .INIT_1E ( 256'hFF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5500FFAA55001455500555 ),
    .INIT_1F ( 256'h55AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055AA ),
    .INIT_20 ( 256'hAFFA0550AFFA0550AFFA0505FAAF5005FAAF5005FAAF5005FAAF500055AAFF00 ),
    .INIT_21 ( 256'h0550AFFA0550AFFA0550AFAF5005FAAF5005FAAF5005FAAF5005FA50AFFA0550 ),
    .INIT_22 ( 256'h000000000000000000000000000000000000000000000000000031FA0550AFFA ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[15], 
basesoc_rom_bus_dat_r[14]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000002AAAAAAAAAAAAAAAAA00202AAAAAAAAAAAAAA8880A0AA22800 ),
    .INIT_01 ( 256'hA8E3B2229991730900A3E08A8488B08B01023C8822080820A080080220082000 ),
    .INIT_02 ( 256'h02AAAAA8D2AAAAA3CC88A6514CC09003302400AA34A8C202AAA91881830C02AA ),
    .INIT_03 ( 256'h0D24024D2314042083206000C401100230800832B3044080832AA00031001024 ),
    .INIT_04 ( 256'h15218040C4028000D9488003903102045481102031520AAAB0CF88A651522282 ),
    .INIT_05 ( 256'h2A024A2203AAFCAA232A862A8AA2A2288CA2AC82A6A0B313402AAA12C40E1800 ),
    .INIT_06 ( 256'hF4D13013113034D10D0D0D0D0D34D344350081344D344D34D347EAAAA2A83202 ),
    .INIT_07 ( 256'h4140310C430F430CC2000CC08030D3430C40F81003404D34330010200100004F ),
    .INIT_08 ( 256'h80330200CD00C30C40F204CC20003302004200CD00C30C40F134C4C04113C004 ),
    .INIT_09 ( 256'h11C134D340F103C40F8103D40F0D103D3110801080334030C40F880448000CC0 ),
    .INIT_0A ( 256'h80302568506080C003F403F100FC403830C4038403900E403B100D0441041104 ),
    .INIT_0B ( 256'h22501034C1EC0040465900001044401100471019A69A008A20822AAA41006AAA ),
    .INIT_0C ( 256'h010CCC40040C04F0022A000008000AA3022A08300C0C0C4000922500AAAA1319 ),
    .INIT_0D ( 256'h004C040000C040028C0CB8A301004001004C10040C150000404540300040400C ),
    .INIT_0E ( 256'h440030130C010400AA8C001C0AAA1C00303032AA08C00C100040F0004C040000 ),
    .INIT_0F ( 256'h100443010C4E033003AAA0AA08C10607020002E0C0C02AA88C34CC00983130C0 ),
    .INIT_10 ( 256'hAAAAA8100040003C300400F03034C0C01003CAA00002A00C4C0F030030340303 ),
    .INIT_11 ( 256'h4B1B4851652C6D21420082086022AA8208000288AA8A2022AA880A20A30F0030 ),
    .INIT_12 ( 256'h0882318704870487048704870487018701870011870000160003151140000059 ),
    .INIT_13 ( 256'h24480002EAAA880A3003A00330A428CC0AC428C0B08480A2020A0280A802082E ),
    .INIT_14 ( 256'h800E5A62083A8A8883280488C008088ECA0838A1084E0A8CA1CE00439C084011 ),
    .INIT_15 ( 256'h030212E0C08408C30082200003000003002AAAAAA0621E22E6222382AA9922AA ),
    .INIT_16 ( 256'h0C4A2000B032311000C008910200903284384890EEEEE403020C082022112040 ),
    .INIT_17 ( 256'h02A0002A3337159C00C0CC8CB3E0B0F00CC3C0010006B80630F3000030AAAAAA ),
    .INIT_18 ( 256'h8BAB3AAA0EAA80000D4310030C513C407D07C407CC0A8972352511022000802A ),
    .INIT_19 ( 256'hA0E3FCAB3FCAD569BA9A4696A46A5A41A8E3AAB8EAAE2AAFB2B8BA2E3B8EA32A ),
    .INIT_1A ( 256'hAABFAE1F8AEBAFDAA7E09442AD0A542B1006AD6FFE3FE3AFAAB6AEAA83BA0FEA ),
    .INIT_1B ( 256'hEBAEEBEADA2E8AEA388F7AAF2BB8EFB9BFA3B89FEF833CB8AE27BE9F6FFE9FE3 ),
    .INIT_1C ( 256'hBAFABFDA7FBEFEF0F242AB88A2288BBABB8AAA8ABA3BEEBAAA3EAACEAEBAA8BA ),
    .INIT_1D ( 256'hFC00000001555400010001000101540280FAFA6EBA8AAAAFCAE8A38EEAA8AAE3 ),
    .INIT_1E ( 256'h4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E428FEAFC540 ),
    .INIT_1F ( 256'h1B1B1BE4E4E4E4B1B1B1B14E4E4E4E1B1B1B1BE4E4E4E4B1B1B1B11B1B1B1B4E ),
    .INIT_20 ( 256'hC6C6C6393939396C6C6C6C93939393C6C6C6C6393939396C6C6C6C4E4E4E4E1B ),
    .INIT_21 ( 256'hC6C6C6393939396C6C6C6C93939393C6C6C6C6393939396C6C6C6C93939393C6 ),
    .INIT_22 ( 256'h00000000000000000000000000000000000000000000000000003C93939393C6 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[13], 
basesoc_rom_bus_dat_r[12]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hFEAAA9555400003FFFEAAA955540000000003E943E943E943E94000000011000 ),
    .INIT_01 ( 256'hBC054546955545945005151A51411511534055550400000000000003000003FF ),
    .INIT_02 ( 256'h43EAA94146F05AF01151A555516545645951505051BC2816AA4741555A96A016 ),
    .INIT_03 ( 256'h56514017705251451585455591EE6541596555450539B555545299AAD6457591 ),
    .INIT_04 ( 256'h4245551572551A9688511A96855E55550D1565555434516BD414DD4455755415 ),
    .INIT_05 ( 256'h504581550194014A54529552952A54695116911690155045906A944541555555 ),
    .INIT_06 ( 256'hA144520584594144545454545451451150555451145114514510305AF4150501 ),
    .INIT_07 ( 256'hBD357C56645F25516515516645410514618545445016F0515445462CA4FEA916 ),
    .INIT_08 ( 256'h4545991516551861454455165155459915191516551861054C413126BCC455F1 ),
    .INIT_09 ( 256'h44545145C5411504541615045454715054654546454595461854165554545166 ),
    .INIT_0A ( 256'h5105500105355014150454061501854145145418541150454061505114514451 ),
    .INIT_0B ( 256'h55556341200905A49965549A49111988510041755555A9A055544FA1D4552BC1 ),
    .INIT_0C ( 256'hC5551197111145441651514549505915550551045120521A55555550AA944445 ),
    .INIT_0D ( 256'h51511971D511554119954D7045507D5654512D5D51F55545911555454454B551 ),
    .INIT_0E ( 256'h5915557555555E661C4194550A947154564609AD5C0691115455815453454755 ),
    .INIT_0F ( 256'h55D1DB9AA7765659A51616B16C1554455555041415142941955D555545455555 ),
    .INIT_10 ( 256'hFAAA515155D565114555944454591515565122590550556152549915245DD195 ),
    .INIT_11 ( 256'h4555555155155555414410555401FAD5541541147E9F5001FAD4045150444560 ),
    .INIT_12 ( 256'h055244554515515545155155451555555555547555555D565A54555554555455 ),
    .INIT_13 ( 256'h54D540001FA5D00441545550404954101411541011504005C101854051154554 ),
    .INIT_14 ( 256'hC545651A7696D55D81554D4D557555525454565559521075536599555055415D ),
    .INIT_15 ( 256'h75155515555D551D50055956118EB7A96A5AF05AF0D5456656774402A5242691 ),
    .INIT_16 ( 256'h4D15575455E1D6751115B594459195455549D5552222221155177F4D59675666 ),
    .INIT_17 ( 256'h0144514504C49975157D11518105444459111D5576592555C444556510FEAA94 ),
    .INIT_18 ( 256'h20D00010403410000155151555555555555555555105159555559555F514512F ),
    .INIT_19 ( 256'hC04C10B6410BFFF2FBF08B3F0880F0AC8E18554615413144430CF50380C11000 ),
    .INIT_1A ( 256'hDFFFD42FCC7A7FEF9BF2208832208880E30600BFF10FF001E246596C0280028F ),
    .INIT_1B ( 256'h410000304217435FA44A3C40100E050FFC010CE7150020E443984024BFF3EFF1 ),
    .INIT_1C ( 256'h0C0FFFE6BFE8046A593BFC4451044553004300C01D0D055B4101B00400000005 ),
    .INIT_1D ( 256'h900000000000000000000000005402AAA89D643057E65016293EC184190CF300 ),
    .INIT_1E ( 256'hFFFFFFAAAAAAAAAAAAAAAA555555555555555500000000000000001093990939 ),
    .INIT_1F ( 256'hFFFFFFAAAAAAAAAAAAAAAA55555555555555550000000000000000FFFFFFFFFF ),
    .INIT_20 ( 256'hAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFFFFFFFFF ),
    .INIT_21 ( 256'hAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FFAA5500FF ),
    .INIT_22 ( 256'h00000000000000000000000000000000000000000000000000003FFFAA5500FF ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[11], 
basesoc_rom_bus_dat_r[10]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h43E943E943E9413E943E943E943E9511014FA222222222222221910518628900 ),
    .INIT_01 ( 256'h890544EE3BBFC53C610507B8BB911F11F0403FFF02A282882A3A06948FA3CBE9 ),
    .INIT_02 ( 256'h843E94016E222224113B823FC16CC64C533181005B891457A5002077CE815088 ),
    .INIT_03 ( 256'hBEF18416E46151451444017C4B20E9C2924A6FC4050B3B6AFC42287D00CACFB1 ),
    .INIT_04 ( 256'hC0CFAE1649071991488119514590C2BF032FCC2B3C0CB888BD14B3247FCE4636 ),
    .INIT_05 ( 256'h40440A5045400128EC4A3ECA38A482E3B11E211E20A11445816940464B4AA6F6 ),
    .INIT_06 ( 256'h614452050450C144545454545451451150571451145114514510222220894404 ),
    .INIT_07 ( 256'h9205D0551C6435116F16B14FC583050C510149C430042051580FC4888C43D016 ),
    .INIT_08 ( 256'hC6453F1914E31471054C3F14F169C537193F1914E3147105404101331004F741 ),
    .INIT_09 ( 256'h4414514585421508543E150854546150546DC66DC64538C518543EEF3C58714D ),
    .INIT_0A ( 256'h9505A00105259416150854061501854144105410542150854061505114514451 ),
    .INIT_0B ( 256'hCCC700C1242D05909BEF7CDBCB22044CF800016FFFFF94B8EF3EC88390110888 ),
    .INIT_0C ( 256'h86E931AE1B1183445540214585515404FC0819445190E11AAFFFFFF1E9404443 ),
    .INIT_0D ( 256'hB3B31AC3AF31BB4419354884C6F08FDABCB30FDAF32FFEC7311BFF4D0C383F71 ),
    .INIT_0E ( 256'hBB183FEFEFECB9D1A811BC66194060582205042A410C3323ECBE83EC33C386FB ),
    .INIT_0F ( 256'h88ABA0B8A80A682CD28AAA00991F7CC3FE7B14250E2054000FB08BF18940FEFF ),
    .INIT_10 ( 256'h0FA501C26DBACD01CCF32C00ECEB1733CCB020FC0592253322C8B22900EB800F ),
    .INIT_11 ( 256'hC5DFEEF157177FBBC254B27D7C4288A661168410A208A44288A9104084C08561 ),
    .INIT_12 ( 256'h43B0CFEABEEABEFFFBFFEFBFFBFFFBAAAFAAB86FFFF6616EA0F8FFFFE46E7855 ),
    .INIT_13 ( 256'hFC3BC0042888991041CC25A4010921005011211112F891CC8B108211011BC902 ),
    .INIT_14 ( 256'h0FEFAB16EE408B30915FC1C9FFEAEFA2FCFC3CDAD2F0134F70CF1293F0E681C2 ),
    .INIT_15 ( 256'h45A6CF06FEB9EB1BF88EE16D0083C0DA2922222224BBC5ECFECECC06502C6540 ),
    .INIT_16 ( 256'h423EF2F0AB1240A9A0161B6A88226A826B470AEE11111800AF3A8082A288A884 ),
    .INIT_17 ( 256'h4404502244C82286A98620B24003C00CA20003CCCCF31140400CFCCC0143E940 ),
    .INIT_18 ( 256'hE2862D500B74000003530717EAB997EB575FFFFAF01010B34EA80FF58D1098A2 ),
    .INIT_19 ( 256'h08240B0D44B130F347F0CF3F0CC0F0E75BDA1636859D30176228840AA28C0001 ),
    .INIT_1A ( 256'h5F5554B5400555781D5339CC1B30ECC0F10900D552D553801D71704020308A42 ),
    .INIT_1B ( 256'hC3C882D1B1104810A002A85A162A8029E3F128B4CFC00054CABF2831D550F551 ),
    .INIT_1C ( 256'h29EB5579D5418009E9CBEF404020030163452200813C8144000C34B70B230C71 ),
    .INIT_1D ( 256'h56AAA9555400000000AAA85554000000000101AC82E4724AA2AE114195DC0F8E ),
    .INIT_1E ( 256'h550000FFFFAAAA55550000FFFFAAAA55550000FFFFAAAA555500001800054000 ),
    .INIT_1F ( 256'h005555AAAAFFFF00005555AAAAFFFF00005555AAAAFFFF00005555FFFFAAAA55 ),
    .INIT_20 ( 256'h050505050505050505050550505050505050505050505050505050AAAAFFFF00 ),
    .INIT_21 ( 256'hFAFAFAFAFAFAFAFAFAFAFAAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF0505050505 ),
    .INIT_22 ( 256'h00000000000000000000000000000000000000000000000000000AFAFAFAFAFA ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[9], 
basesoc_rom_bus_dat_r[8]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h22222222222224A22222222222222080AC00800000000000000000A80A2C8001 ),
    .INIT_01 ( 256'h0070B0000008106B84B0C0002604024027056A0A46A292892A0A728380A00A22 ),
    .INIT_02 ( 256'h1222222C18000001CC000008241AB819062E248B0600490088A33EA222020400 ),
    .INIT_03 ( 256'h01AE12C1813C2CB2CA30F0AA0E3BB2028A02A0B0106CEA8AA30002A0238A18AE ),
    .INIT_04 ( 256'h3F802AC81C92EA08B3E0E088B2078482FE20B8480BF88000084100000838880A ),
    .INIT_05 ( 256'h083270801022FC008B000000000008802C080C080C0001B0C42222B01E90022A ),
    .INIT_06 ( 256'h8C330DF07304BC3323232323230C30CC872A0B0CC30CC30C30CFC00008001212 ),
    .INIT_07 ( 256'h63C2A3204912E0041AC86418B212704B0C72B0B021C3D70C810A31D4CB2208C2 ),
    .INIT_08 ( 256'hB81062E04192C30C7298C241AC849062E0E2E04192C30C72931C4C426331AA8C ),
    .INIT_09 ( 256'h33030C30729DCA772909CA7729231CA70B3AB0B8B81064B0C7292322EB212418 ),
    .INIT_0A ( 256'h00722FFCF0C02143CA7729F1CA7C729CB0C729C729DCA7729F1CA70CC30C330C ),
    .INIT_0B ( 256'h8882159C4B407067028A8920B8ECC291A5DDB41A28A22280000000024380C000 ),
    .INIT_0C ( 256'hD19264EB444456B100A84CB23084028928C0801304E426C62282222422223332 ),
    .INIT_0D ( 256'hA6464C14626446908C68B0019124FA2389667A2624FAAA9244C6A89A4161E8A4 ),
    .INIT_0E ( 256'hCC406A92902904A00004E11842223E2110B0780000400672216A52216696138A ),
    .INIT_0F ( 256'h9A2466816849086100000800A04A2896AA0042C052412221EA46982030932902 ),
    .INIT_10 ( 256'h888888168862B8169026C852989E4A409B214C8AC28C02A4E639864840964152 ),
    .INIT_11 ( 256'h90082A84024020AA1C012428212C0028806890870000812C0020421C01858A94 ),
    .INIT_12 ( 256'h12249880080020AA822A822A822AA2000A00013A0002A4A12289A8020112A900 ),
    .INIT_13 ( 256'h29E89112C0002042308B02213424004D02C400448DA70428FE48700488C6B008 ),
    .INIT_14 ( 256'h0A9092C0B9800222040A1C10A0312824A8A969882284001A251AA0A6242A9094 ),
    .INIT_15 ( 256'h124A98C1A82688C40558A080415A0229A240000001CA90800888891088B90228 ),
    .INIT_16 ( 256'h05E8A9801A44293AE4E2001B996639982E90E23044444D496225959620910049 ),
    .INIT_17 ( 256'h12232E0011910438CE30642613489058064166099924C0A6105901B814222222 ),
    .INIT_18 ( 256'h5555115544555A4E46845242AAA800A8020008AA044880E00280080258CB0440 ),
    .INIT_19 ( 256'h5050141501404040050001400001100455550455411514554154451555455015 ),
    .INIT_1A ( 256'h5500154005554005500101040410104141050500055001555141014540150005 ),
    .INIT_1B ( 256'h0155015555155555554054451155555551515444550000545551540400054001 ),
    .INIT_1C ( 256'h5115000500004555555555545515555501454555151505510555450405540455 ),
    .INIT_1D ( 256'h0000000000000800000010001000080000145545115554554455515445145155 ),
    .INIT_1E ( 256'hFA50FA05AF05AF05AF05AFAF05AF05AF05AF05FA50FA50FA50FA501455500555 ),
    .INIT_1F ( 256'h50FA50AF05AF05AF05AF0505AF05AF05AF05AF50FA50FA50FA50FA50FA50FA50 ),
    .INIT_20 ( 256'hDDDDDD77777777222222222222222277777777DDDDDDDD88888888FA50FA50FA ),
    .INIT_21 ( 256'hDDDDDD77777777222222222222222277777777DDDDDDDD8888888888888888DD ),
    .INIT_22 ( 256'h00000000000000000000000000000000000000000000000000002488888888DD ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[7], 
basesoc_rom_bus_dat_r[6]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h5555555555555800000000000000000079E52AAAAAAAAAAAAAA88870100A2902 ),
    .INIT_01 ( 256'hA9A72666999D67825927A59AB899B79B7A5A9D33885969460595A15665594555 ),
    .INIT_02 ( 256'h64000009E2AAAAA69999A65D59E125627849590278A9965C00026B35175DDAAA ),
    .INIT_03 ( 256'h5E09649E266959659767A535D966656BD01DD366A799A51D366AA5557E6D6449 ),
    .INIT_04 ( 256'hEA6DD797E96C9D57EE9B9D5FE57A585FA997E5857EA65AAABD9E99A65D666694 ),
    .INIT_05 ( 256'h42E4AA466700A9AA666A9E6A9AA6A66999B6A9B6AAADB667B9400067E96CDD57 ),
    .INIT_06 ( 256'hF9E67AA7A67969E67E5E5E5E5E79E7997A753E799E799E79E79AAAAAAEA964A4 ),
    .INIT_07 ( 256'h9694F65D966F9759E09589E12569A79259A5E966DA96AA79766D26AAA255799F ),
    .INIT_08 ( 256'h256784959E249659A5E6B59E095927849584959E249659A5E66999BF96665359 ),
    .INIT_09 ( 256'hE6DE79E7A5EA97AA5E9E97AA5E5E697A76612561256789259A5E92F5825649E1 ),
    .INIT_0A ( 256'h97A54AA9A7A7969E97AA5EA697A9A5E9659A5E9A5EA97AA5EA697A799E79E679 ),
    .INIT_0B ( 256'h33542A299AA5A79A575D4245A6AA95663AAA69ED34D055DA679E6AAB865FAAAA ),
    .INIT_0C ( 256'hA62799869899A86E5C409B6D617970065CAADB66799A4999C5D335090000666D ),
    .INIT_0D ( 256'hF99998698D9B89E4198729A66E1AA91E4699A91919A5CCE599997065A29EA459 ),
    .INIT_0E ( 256'h9995932564D25917AA999267900069566F65A6AA59ACF9A9CE95A9CE9A69E6D0 ),
    .INIT_0F ( 256'h6599995E9596559655AAA5AAD99D366930579CA5A496400A959964C72966564C ),
    .INIT_10 ( 256'h0000036B77956DAB6F59B6A626699DBD66DA9805A53AA5599966599D96699AAD ),
    .INIT_11 ( 256'h6FDF5F5975BF7D7D6A5EBADF4E4AAA96D99D641AAA9A664AAA999069A66A6369 ),
    .INIT_12 ( 256'h6BBAED35F435F435F435F435F435CD35CD35D26D35C5FBD6D75ED4DD466DDE5D ),
    .INIT_13 ( 256'h4E93E664AAAA999069D6A5566908699A509869993A3A990CA890AE990198E966 ),
    .INIT_14 ( 256'hADE4E094E2DA983B9BC3E9285DE2D33A52329207FBDAB8250A645FF93A736B6B ),
    .INIT_15 ( 256'h658464A64C9851993AA245559AA557D657AAAAAAA68CE4E64EEEEEA400224400 ),
    .INIT_16 ( 256'hEA8246F62598566599955166669966661967992599999A9A849A6A6906626596 ),
    .INIT_17 ( 256'h640E596A66A65925996599996AA726A63B9A9BF66658995866A67665A9000000 ),
    .INIT_18 ( 256'h3FA93BAC4EFB1C116979A5BFF57D57F757D5DFD5F9901D9F75F577D4A79699AA ),
    .INIT_19 ( 256'h982BEEAABEEB6A69E5AA476AA4699A62E08FAAA3EAA83AAA23F8EB3EEF8EB23B ),
    .INIT_1A ( 256'hE8BFEFAF8AAB2F9AD7E2D84AB12B54A95285A46FF69FE2BFBBEBAEE863B18FFE ),
    .INIT_1B ( 256'hAABAAAAA842AFABAF38F2BFA3BFBABFBAAA2F8EAAAAAB0F0BE6AA8DB6FF61FE2 ),
    .INIT_1C ( 256'hDAA8BF987FBEAAC83ABAA2BCBB2FFEFEAA8AEE8BAB3EABABAEBAEEEEAAEEA8FB ),
    .INIT_1D ( 256'hFC00000001555800010005000501580200EEAA2ABA3FAEAB2EA2826EAFA4BAA6 ),
    .INIT_1E ( 256'h2222227777777788888888DDDDDDDD22222222777777778888888830FAAFC500 ),
    .INIT_1F ( 256'h2222227777777788888888DDDDDDDD222222227777777788888888DDDDDDDD22 ),
    .INIT_20 ( 256'h4EE4B1B1E44E1B1B4EE4B1E4B11B4E4E1BB1E4E4B11B4E4E1BB1E4DDDDDDDD22 ),
    .INIT_21 ( 256'hE44E1B1B4EE4B1B1E44E1B4E1BB1E4E4B11B4E4E1BB1E4E4B11B4EB1E44E1B1B ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000031B4EE4B1B1 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[5], 
basesoc_rom_bus_dat_r[4]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h000000000000068000000000000008881C418000000000000002221A80848003 ),
    .INIT_01 ( 256'h00F13000000431030431C000100C11C114070011601050618101F84401106000 ),
    .INIT_02 ( 256'h1000000C40000003CC0000040C403003100C04031000C30400000C0001040000 ),
    .INIT_03 ( 256'h040C10C4030C0C30C1313000400000000000003031C00000030000001400000C ),
    .INIT_04 ( 256'h7C0041C14000C4017700C40570100005F001400017C0000014C7000004000000 ),
    .INIT_05 ( 256'h003030001000FC0003000400000000000C100C100C0413310400003140000401 ),
    .INIT_06 ( 256'h5C731CF133103C7317070707071C71CC1300171CC71CC71C71CFC00004003010 ),
    .INIT_07 ( 256'h00C013040305C10C40C00C403030F1030C30703003C00F1C13003000030010C5 ),
    .INIT_08 ( 256'h303100C0C400C30C307000C40C003100C000C0C400C30C30733CCCC00030000C ),
    .INIT_09 ( 256'h73471C71307CC1F30704C1F307070C1F1300300030310030C307000003000C40 ),
    .INIT_0A ( 256'h01F00FFCF1C101C4C1F307F0C1FC307C30C307C307CC1F307F0C1F1CC71C731C ),
    .INIT_0B ( 256'h0000003CC3C0F1030000000030CCC00000CF3C4000000040010400010305C000 ),
    .INIT_0C ( 256'h1000CC00404C103704000D34301C100004C041331C0C0CC00000000400003330 ),
    .INIT_0D ( 256'h0C0C400C00C400100000300310040000010C40000C000010040000300101000C ),
    .INIT_0E ( 256'h00C0000000000001000C010040000C030030300000C00C40010030010C101000 ),
    .INIT_0F ( 256'h00000000000000000000000040C00010000140C0C0C100000000000030300000 ),
    .INIT_10 ( 256'h000000000000000C300000300000C0C00000C000C00C000C0C0300C000000000 ),
    .INIT_11 ( 256'h10400104004100043C051404050C000040C410030000010C0000400C03030004 ),
    .INIT_12 ( 256'h1114700000000000000000000000000000000100000010000007000001000500 ),
    .INIT_13 ( 256'h05015110C000004030030003340000CD00C000C40413040410C0340400407000 ),
    .INIT_14 ( 256'h004040C040400011040150300040411C00010001514C0000040005501C001001 ),
    .INIT_15 ( 256'h000000C0000000C000000000C030014000000000010470400444471000030000 ),
    .INIT_16 ( 256'h00000000000C00000CC00000000C003000300000CCCCC0C00000000000000000 ),
    .INIT_17 ( 256'h10030C00333300000000CC0C30C0303000C0C0000000C0003033000004000000 ),
    .INIT_18 ( 256'h149891972445C4E4EC00404000000000000001001C4000000000000000C30000 ),
    .INIT_19 ( 256'h80C0280B0280FFC20F30ABF80A8330B0AB704C1C13178551D14A449214814195 ),
    .INIT_1A ( 256'h7FFF01CFEB0CFF280BF1AF840E128842290008BFFBEFF3D95142010802000907 ),
    .INIT_1B ( 256'h030503773B2C19C9198027308148704901F34A4C4F71084ED2F13EEABFFB2FFB ),
    .INIT_1C ( 256'h0E18FF2FBFE04D5D6E45C1C04411130901CF467130010CB00644410000180C05 ),
    .INIT_1D ( 256'h900000000000000000000000005402AAAA38153326E9C4EC70614350C43640F3 ),
    .INIT_1E ( 256'hFF0055AAFF0055AAFF0055FFAA5500FFAA5500FFAA5500FFAA5500104E4904E4 ),
    .INIT_1F ( 256'h55AAFF0055AAFF0055AAFF5500FFAA5500FFAA5500FFAA5500FFAAAAFF0055AA ),
    .INIT_20 ( 256'h1EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB40055AAFF00 ),
    .INIT_21 ( 256'h1EB41E4BE14BE11EB41EB4E14BE14BB41EB41E4BE14BE11EB41EB4E14BE14BB4 ),
    .INIT_22 ( 256'h00000000000000000000000000000000000000000000000000002FE14BE14BB4 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[3], 
basesoc_rom_bus_dat_r[2]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 ),
    .INIT_01 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_02 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_03 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_04 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_05 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_06 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_07 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_08 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_09 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0A ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0B ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0C ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0D ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0E ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0F ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_10 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_11 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_12 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_13 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_14 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_15 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_16 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_17 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_18 ( 256'h7250830DE0F370000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_19 ( 256'h701204172040FFC30F30ECF00EC330E4975E40579005A16951264389C24C31B2 ),
    .INIT_1A ( 256'h5E553445665A55350D50B5C00302FC03B8080FD55EF551C143000107C03F0B67 ),
    .INIT_1B ( 256'h01700114700DC2E2C442C68FA1272724F050264055610866896154B7D55FF55B ),
    .INIT_1C ( 256'hC926553CD540CF5CEF329D6C330FFFF50143008437390E60017502C00DC40430 ),
    .INIT_1D ( 256'h02AAA9555400000000AAA055500000000230D6E51500101A6C987338C31242FF ),
    .INIT_1E ( 256'h4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E404FFF00FFF ),
    .INIT_1F ( 256'h4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E4E4E4EB1B1B1B1E4E4E4E41B1B1B1B4E ),
    .INIT_20 ( 256'h22DD887722DD887722DD887722DD887722DD887722DD887722DD881B1B1B1B4E ),
    .INIT_21 ( 256'h22DD887722DD887722DD887722DD887722DD887722DD887722DD887722DD8877 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000007722DD8877 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[1], 
basesoc_rom_bus_dat_r[0]}),
    .ADDRA({\picorv32/mem_addr [14], \picorv32/mem_addr [13], \picorv32/mem_addr [12], \picorv32/mem_addr [11], \picorv32/mem_addr [10], 
\picorv32/mem_addr [9], \picorv32/mem_addr [8], \picorv32/mem_addr [7], \picorv32/mem_addr [6], \picorv32/mem_addr [5], \picorv32/mem_addr [4], 
\picorv32/mem_addr [3], \picorv32/mem_addr [2], \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_drive_dq_4 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\half_rate_phy_r_drive_dq[0] ),
    .Q(Mshreg_half_rate_phy_r_drive_dq_4_9140),
    .Q15(NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_4 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_drive_dq_4_9140),
    .Q(\half_rate_phy_r_drive_dq[4] )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_dfi_wrdata_en_5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(basesoc_sdram_tfawcon_ready),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(half_rate_phy_wrdata_en_d_391),
    .Q(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_9141),
    .Q15(NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_dfi_wrdata_en_5 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_9141),
    .Q(half_rate_phy_r_dfi_wrdata_en[5])
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB0 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB0_9142),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB01 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB0_9142),
    .Q(half_rate_phy_rddata_sr_1_BRB01_9143)
  );
  SRLC16E #(
    .INIT ( 16'h0007 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB1 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_256),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB1_9144),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB11 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB1_9144),
    .Q(half_rate_phy_rddata_sr_1_BRB11_9145)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p1_rddata_en_1176),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB2_9146),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB2_9146),
    .Q(half_rate_phy_rddata_sr_1_BRB2_8938)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p0_rddata_en_1158),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB3_9147),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB3_9147),
    .Q(half_rate_phy_rddata_sr_1_BRB3_8939)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6797),
    .Q(Mshreg_new_master_rdata_valid2_BRB4_9148),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB4_9148),
    .Q(new_master_rdata_valid2_BRB4_8942)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB10 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB10_9149),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB10_9149),
    .Q(new_master_rdata_valid2_BRB10_8943)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB11 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1928),
    .Q(Mshreg_new_master_rdata_valid2_BRB11_9150),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB11_9150),
    .Q(new_master_rdata_valid2_BRB11_8944)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB12 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1927),
    .Q(Mshreg_new_master_rdata_valid2_BRB12_9151),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB12_9151),
    .Q(new_master_rdata_valid2_BRB12_8945)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB13 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_2314),
    .Q(Mshreg_new_master_rdata_valid2_BRB13_9152),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB13_9152),
    .Q(new_master_rdata_valid2_BRB13_8946)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB14 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB14_9153),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB14_9153),
    .Q(new_master_rdata_valid2_BRB14_8947)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB1 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6540),
    .Q(Mshreg_new_master_rdata_valid2_BRB1_9154),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB1_9154),
    .Q(new_master_rdata_valid2_BRB1_8948)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB15 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB15_9155),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB15_9155),
    .Q(new_master_rdata_valid2_BRB15_8949)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB16 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1836),
    .Q(Mshreg_new_master_rdata_valid2_BRB16_9156),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB16_9156),
    .Q(new_master_rdata_valid2_BRB16_8950)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB17 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1835),
    .Q(Mshreg_new_master_rdata_valid2_BRB17_9157),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB17_9157),
    .Q(new_master_rdata_valid2_BRB17_8951)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB18 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_2304),
    .Q(Mshreg_new_master_rdata_valid2_BRB18_9158),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB18_9158),
    .Q(new_master_rdata_valid2_BRB18_8952)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB19 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB19_9159),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB19_9159),
    .Q(new_master_rdata_valid2_BRB19_8953)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6775),
    .Q(Mshreg_new_master_rdata_valid2_BRB2_9160),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB2_9160),
    .Q(new_master_rdata_valid2_BRB2_8954)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB20 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB20_9161),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB20 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB20_9161),
    .Q(new_master_rdata_valid2_BRB20_8955)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB21 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1652),
    .Q(Mshreg_new_master_rdata_valid2_BRB21_9162),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB21 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB21_9162),
    .Q(new_master_rdata_valid2_BRB21_8956)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB22 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1651),
    .Q(Mshreg_new_master_rdata_valid2_BRB22_9163),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB22 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB22_9163),
    .Q(new_master_rdata_valid2_BRB22_8957)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB23 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_2284),
    .Q(Mshreg_new_master_rdata_valid2_BRB23_9164),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB23 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB23_9164),
    .Q(new_master_rdata_valid2_BRB23_8958)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB24 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB24_9165),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB24 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB24_9165),
    .Q(new_master_rdata_valid2_BRB24_8959)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6782),
    .Q(Mshreg_new_master_rdata_valid2_BRB3_9166),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB3_9166),
    .Q(new_master_rdata_valid2_BRB3_8960)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB25 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB25_9167),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB25 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB25_9167),
    .Q(new_master_rdata_valid2_BRB25_8961)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB26 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1698),
    .Q(Mshreg_new_master_rdata_valid2_BRB26_9168),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB26 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB26_9168),
    .Q(new_master_rdata_valid2_BRB26_8962)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB27 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1697),
    .Q(Mshreg_new_master_rdata_valid2_BRB27_9169),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB27 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB27_9169),
    .Q(new_master_rdata_valid2_BRB27_8963)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB28 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_2289),
    .Q(Mshreg_new_master_rdata_valid2_BRB28_9170),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB28 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB28_9170),
    .Q(new_master_rdata_valid2_BRB28_8964)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB29 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB29_9171),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB29 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB29_9171),
    .Q(new_master_rdata_valid2_BRB29_8965)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB6_9172),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB6 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB6_9172),
    .Q(half_rate_phy_rddata_sr_2_BRB6_8966)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB7_9173),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB7 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB7_9173),
    .Q(half_rate_phy_rddata_sr_2_BRB7_8967)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_256),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB8_9174),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB8 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB8_9174),
    .Q(half_rate_phy_rddata_sr_2_BRB8_8968)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_680_o),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB5_9175),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB5_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB5 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB5_9175),
    .Q(half_rate_phy_rddata_sr_2_BRB5_8969)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB11 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB11_9176),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB11_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB11 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB11_9176),
    .Q(half_rate_phy_rddata_sr_2_BRB11_8971)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB12 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n124591_FRB_3410),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB12_9177),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB12_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB12 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB12_9177),
    .Q(half_rate_phy_rddata_sr_2_BRB12_8972)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7035),
    .Q(Mshreg_new_master_rdata_valid1_BRB5_9178),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB5_9178),
    .Q(new_master_rdata_valid1_BRB5_8973)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB30 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB30_9179),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB30 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB30_9179),
    .Q(new_master_rdata_valid1_BRB30_8974)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB31 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1744),
    .Q(Mshreg_new_master_rdata_valid1_BRB31_9180),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB31 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB31_9180),
    .Q(new_master_rdata_valid1_BRB31_8975)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB32 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1743),
    .Q(Mshreg_new_master_rdata_valid1_BRB32_9181),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB32 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB32_9181),
    .Q(new_master_rdata_valid1_BRB32_8976)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB33 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_2294),
    .Q(Mshreg_new_master_rdata_valid1_BRB33_9182),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB33 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB33_9182),
    .Q(new_master_rdata_valid1_BRB33_8977)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB34 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB34_9183),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB34 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB34_9183),
    .Q(new_master_rdata_valid1_BRB34_8978)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7179),
    .Q(Mshreg_new_master_rdata_valid1_BRB6_9184),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB6_9184),
    .Q(new_master_rdata_valid1_BRB6_8979)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB35 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB35_9185),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB35 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB35_9185),
    .Q(new_master_rdata_valid1_BRB35_8980)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB36 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1882),
    .Q(Mshreg_new_master_rdata_valid1_BRB36_9186),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB36 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB36_9186),
    .Q(new_master_rdata_valid1_BRB36_8981)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB37 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1881),
    .Q(Mshreg_new_master_rdata_valid1_BRB37_9187),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB37 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB37_9187),
    .Q(new_master_rdata_valid1_BRB37_8982)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB38 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_2309),
    .Q(Mshreg_new_master_rdata_valid1_BRB38_9188),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB38 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB38_9188),
    .Q(new_master_rdata_valid1_BRB38_8983)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB39 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB39_9189),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB39 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB39_9189),
    .Q(new_master_rdata_valid1_BRB39_8984)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6807),
    .Q(Mshreg_new_master_rdata_valid1_BRB7_9190),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB7_9190),
    .Q(new_master_rdata_valid1_BRB7_8985)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB40 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB40_9191),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB40 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB40_9191),
    .Q(new_master_rdata_valid1_BRB40_8986)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB41 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1790),
    .Q(Mshreg_new_master_rdata_valid1_BRB41_9192),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB41 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB41_9192),
    .Q(new_master_rdata_valid1_BRB41_8987)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB42 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1789),
    .Q(Mshreg_new_master_rdata_valid1_BRB42_9193),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB42 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB42_9193),
    .Q(new_master_rdata_valid1_BRB42_8988)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB43 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_2299),
    .Q(Mshreg_new_master_rdata_valid1_BRB43_9194),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB43 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB43_9194),
    .Q(new_master_rdata_valid1_BRB43_8989)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB44 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB44_9195),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB44 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB44_9195),
    .Q(new_master_rdata_valid1_BRB44_8990)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6931),
    .Q(Mshreg_new_master_rdata_valid1_BRB8_9196),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB8_9196),
    .Q(new_master_rdata_valid1_BRB8_8991)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB45 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB45_9197),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB45 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB45_9197),
    .Q(new_master_rdata_valid1_BRB45_8992)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB46 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_1974),
    .Q(Mshreg_new_master_rdata_valid1_BRB46_9198),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB46 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB46_9198),
    .Q(new_master_rdata_valid1_BRB46_8993)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB47 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_1973),
    .Q(Mshreg_new_master_rdata_valid1_BRB47_9199),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB47 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB47_9199),
    .Q(new_master_rdata_valid1_BRB47_8994)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB48 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_2319),
    .Q(Mshreg_new_master_rdata_valid1_BRB48_9200),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB48 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB48_9200),
    .Q(new_master_rdata_valid1_BRB48_8995)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB49 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB49_9201),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB49 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB49_9201),
    .Q(new_master_rdata_valid1_BRB49_8996)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n123811_FRB_3413),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB4_9202),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB4_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB4_9202),
    .Q(half_rate_phy_rddata_sr_3_BRB4_8997)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB9 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB9_9203),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB9_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB9 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB9_9203),
    .Q(half_rate_phy_rddata_sr_3_BRB9_8998)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB13 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n124201_FRB_3407),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB13_9204),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB13_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB13 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB13_9204),
    .Q(half_rate_phy_rddata_sr_3_BRB13_8999)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB14 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB14_9205),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB14_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB14 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB14_9205),
    .Q(half_rate_phy_rddata_sr_3_BRB14_9000)
  );
  FDSE   sys2x_rst_shift1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift1_9206)
  );
  FDSE   sys2x_rst_shift2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift1_9206),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift2_9207)
  );
  FDSE   sys2x_rst_shift3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift2_9207),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift3_9208)
  );
  FDSE   sys2x_rst_shift4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift3_9208),
    .S(sys2x_rst),
    .Q(sys2x_rst_shift4_9209)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB011 (
    .I0(half_rate_phy_rddata_sr_1_BRB01_9143),
    .I1(sys2x_rst_shift4_9209),
    .O(half_rate_phy_rddata_sr_1_BRB011_9210)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB0 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB011_9210),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB0_8936)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_rddata_sr_1_BRB111 (
    .I0(half_rate_phy_rddata_sr_1_BRB11_9145),
    .I1(sys2x_rst_shift4_9209),
    .O(half_rate_phy_rddata_sr_1_BRB111_9211)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  half_rate_phy_rddata_sr_1_BRB1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB111_9211),
    .S(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB1_8937)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

