

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_38_1_1_Block_newFuncRoot17_proc3'
================================================================
* Date:           Tue Jan  9 15:52:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mem2stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.755 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     40|    -|
|Register         |        -|    -|      44|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      44|     41|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  13|          3|    1|          3|
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   11|         22|
    |ap_return_1  |   9|          2|   30|         60|
    +-------------+----+-----------+-----+-----------+
    |Total        |  40|          9|   43|         87|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   2|   0|    2|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  11|   0|   32|         21|
    |ap_return_1_preg  |  30|   0|   30|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  44|   0|   65|         21|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Block_newFuncRoot17_proc3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Block_newFuncRoot17_proc3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Block_newFuncRoot17_proc3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Block_newFuncRoot17_proc3|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Block_newFuncRoot17_proc3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Block_newFuncRoot17_proc3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Block_newFuncRoot17_proc3|  return value|
|ap_return_0        |  out|   32|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Block_newFuncRoot17_proc3|  return value|
|ap_return_1        |  out|   30|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_38_1.1_Block_newFuncRoot17_proc3|  return value|
|p_read             |   in|    8|     ap_none|                                                        p_read|        scalar|
|baseAddr_address0  |  out|    2|   ap_memory|                                                      baseAddr|         array|
|baseAddr_ce0       |  out|    1|   ap_memory|                                                      baseAddr|         array|
|baseAddr_q0        |   in|   32|   ap_memory|                                                      baseAddr|         array|
|index              |   in|   32|     ap_none|                                                         index|       pointer|
+-------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

