
DCMP.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000184  00800100  000020de  00002152  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000020de  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000052  00800284  00002262  000022d6  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  000022d6  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000005b0  00000000  00000000  00002376  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000136b  00000000  00000000  00002926  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000007dd  00000000  00000000  00003c91  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001d30  00000000  00000000  0000446e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003c0  00000000  00000000  000061a0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000541  00000000  00000000  00006560  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000041c  00000000  00000000  00006aa1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000060  00000000  00000000  00006ebd  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 bd 09 	jmp	0x137a	; 0x137a <__vector_7>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      28:	0c 94 ac 09 	jmp	0x1358	; 0x1358 <__vector_10>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      34:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      38:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      3c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      40:	0c 94 7f 08 	jmp	0x10fe	; 0x10fe <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 7b 00 	jmp	0xf6	; 0xf6 <__vector_18>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 78 05 	jmp	0xaf0	; 0xaf0 <__vector_21>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      64:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      68:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      6c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      70:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      74:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      78:	0c 94 55 02 	jmp	0x4aa	; 0x4aa <__vector_30>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ee ed       	ldi	r30, 0xDE	; 222
      a0:	f0 e2       	ldi	r31, 0x20	; 32
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a4 38       	cpi	r26, 0x84	; 132
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	a4 e8       	ldi	r26, 0x84	; 132
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a6 3d       	cpi	r26, 0xD6	; 214
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 2b 02 	call	0x456	; 0x456 <main>
      c6:	0c 94 6d 10 	jmp	0x20da	; 0x20da <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__heap_end>

000000ce <putByte>:
//------------------------------------------------------------------------------
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
      ce:	98 2f       	mov	r25, r24
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
      d0:	80 91 9b 00 	lds	r24, 0x009B
      d4:	85 ff       	sbrs	r24, 5
      d6:	fc cf       	rjmp	.-8      	; 0xd0 <putByte+0x2>
	UDR1 = b;
      d8:	90 93 9c 00 	sts	0x009C, r25
}
      dc:	08 95       	ret

000000de <putch>:

void putch(char c)
{
      de:	98 2f       	mov	r25, r24
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
      e0:	80 91 9b 00 	lds	r24, 0x009B
      e4:	85 ff       	sbrs	r24, 5
      e6:	fc cf       	rjmp	.-8      	; 0xe0 <putch+0x2>
	UDR1 = b;
      e8:	90 93 9c 00 	sts	0x009C, r25
}

void putch(char c)
{
	putByte(c);
}
      ec:	08 95       	ret

000000ee <putWck>:
//------------------------------------------------------------------------------
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putWck (BYTE b)
{
      ee:	5d 9b       	sbis	0x0b, 5	; 11
      f0:	fe cf       	rjmp	.-4      	; 0xee <putWck>
	while ( (UCSR0A & DATA_REGISTER_EMPTY) == 0 );
	UDR0 = b;
      f2:	8c b9       	out	0x0c, r24	; 12
}
      f4:	08 95       	ret

000000f6 <__vector_18>:

//------------------------------------------------------------------------------
// UART0 wCK Receive Interrupt Routine
//------------------------------------------------------------------------------
ISR(USART0_RX_vect) // interrupt [USART0_RXC] void usart0_rx_isr(void)
{
      f6:	1f 92       	push	r1
      f8:	0f 92       	push	r0
      fa:	0f b6       	in	r0, 0x3f	; 63
      fc:	0f 92       	push	r0
      fe:	11 24       	eor	r1, r1
     100:	8f 93       	push	r24
     102:	9f 93       	push	r25
	RUN_LED1_OFF;
     104:	dd 9a       	sbi	0x1b, 5	; 27
	
    char	data;	
	data = UDR0;		// get the data
     106:	9c b1       	in	r25, 0x0c	; 12
	
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
     108:	80 91 9b 00 	lds	r24, 0x009B
     10c:	85 ff       	sbrs	r24, 5
     10e:	fc cf       	rjmp	.-8      	; 0x108 <__vector_18+0x12>
	UDR1 = data;
     110:	90 93 9c 00 	sts	0x009C, r25
	return;
}
     114:	9f 91       	pop	r25
     116:	8f 91       	pop	r24
     118:	0f 90       	pop	r0
     11a:	0f be       	out	0x3f, r0	; 63
     11c:	0f 90       	pop	r0
     11e:	1f 90       	pop	r1
     120:	18 95       	reti

00000122 <HW_init>:


//------------------------------------------------------------------------------
// Initialise Ports
//------------------------------------------------------------------------------
void HW_init(void) {
     122:	93 e0       	ldi	r25, 0x03	; 3
     124:	9b bb       	out	0x1b, r25	; 27
	// Input/Output Ports initialization
	// Port A initialization
	// Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=In Func0=In 
	// State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=P State0=P 
	PORTA=0x03;
	DDRA=0xFC;
     126:	8c ef       	ldi	r24, 0xFC	; 252
     128:	8a bb       	out	0x1a, r24	; 26

	// Port B initialization
	// Func7=In Func6=Out Func5=Out Func4=Out Func3=In Func2=Out Func1=In Func0=In 
	// State7=T State6=0 State5=0 State4=0 State3=T State2=0 State1=T State0=T 
	PORTB=0x00;
     12a:	18 ba       	out	0x18, r1	; 24
	DDRB=0x74;
     12c:	84 e7       	ldi	r24, 0x74	; 116
     12e:	87 bb       	out	0x17, r24	; 23

	// Port C initialization
	// Func7=Out Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
	// State7=0 State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
	PORTC=0x00;
     130:	15 ba       	out	0x15, r1	; 21
	DDRC=0x80;
     132:	40 e8       	ldi	r20, 0x80	; 128
     134:	44 bb       	out	0x14, r20	; 20

	// Port D initialization
	// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
	// State7=T State6=T State5=T State4=T State3=T State2=T State1=P State0=P 
	PORTD=0x03;
     136:	92 bb       	out	0x12, r25	; 18
	DDRD=0x00;
     138:	11 ba       	out	0x11, r1	; 17

	// Port E initialization
	// Func7=In Func6=In Func5=In Func4=In Func3=Out Func2=In Func1=In Func0=In 
	// State7=T State6=P State5=P State4=P State3=0 State2=T State1=T State0=T 
	PORTE=0x70;
     13a:	80 e7       	ldi	r24, 0x70	; 112
     13c:	83 b9       	out	0x03, r24	; 3
	DDRE=0x08;
     13e:	88 e0       	ldi	r24, 0x08	; 8
     140:	82 b9       	out	0x02, r24	; 2

	// Port F initialization
	// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
	// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
	PORTF=0x00;
     142:	10 92 62 00 	sts	0x0062, r1
	DDRF=0x00;
     146:	10 92 61 00 	sts	0x0061, r1

	// Port G initialization
	// Func4=In Func3=In Func2=Out Func1=In Func0=In 
	// State4=T State3=T State2=0 State1=T State0=T 
	PORTG=0x00;
     14a:	10 92 65 00 	sts	0x0065, r1
	DDRG=0x04;
     14e:	84 e0       	ldi	r24, 0x04	; 4
     150:	80 93 64 00 	sts	0x0064, r24
	// Clock period = 1/230400 = 4.34us
	// Overflow time = 255*1/230400 = 1.107ms
	// 1ms overflow value =  255-230 = 25
	// Mode: Normal top=FFh
	// OC0 output: Disconnected
	ASSR=0x00;
     154:	10 be       	out	0x30, r1	; 48
	TCCR0=0x04;
     156:	83 bf       	out	0x33, r24	; 51
	TCNT0=0x00;
     158:	12 be       	out	0x32, r1	; 50
	OCR0=0x00;
     15a:	11 be       	out	0x31, r1	; 49
	// Timer 1 Overflow Interrupt: On
	// Input Capture Interrupt: Off
	// Compare A Match Interrupt: Off
	// Compare B Match Interrupt: Off
	// Compare C Match Interrupt: Off
	TCCR1A=0x00;
     15c:	1f bc       	out	0x2f, r1	; 47
	TCCR1B=0x05;
     15e:	85 e0       	ldi	r24, 0x05	; 5
     160:	8e bd       	out	0x2e, r24	; 46
	TCNT1H=0x00;
     162:	1d bc       	out	0x2d, r1	; 45
	TCNT1L=0x00;
     164:	1c bc       	out	0x2c, r1	; 44
	ICR1H=0x00;
     166:	17 bc       	out	0x27, r1	; 39
	ICR1L=0x00;
     168:	16 bc       	out	0x26, r1	; 38
	OCR1AH=0x00;
     16a:	1b bc       	out	0x2b, r1	; 43
	OCR1AL=0x00;
     16c:	1a bc       	out	0x2a, r1	; 42
	OCR1BH=0x00;
     16e:	19 bc       	out	0x29, r1	; 41
	OCR1BL=0x00;
     170:	18 bc       	out	0x28, r1	; 40
	OCR1CH=0x00;
     172:	10 92 79 00 	sts	0x0079, r1
	OCR1CL=0x00;
     176:	10 92 78 00 	sts	0x0078, r1
	// Clock source: System Clock
	// Clock freq: 14.400 kHz
	// Clock period = 1/14400 = 69.4us
	// Mode: Normal top=FFh
	// OC2 output: Disconnected
	TCCR2=0x05;
     17a:	85 bd       	out	0x25, r24	; 37
	TCNT2=0x00;
     17c:	14 bc       	out	0x24, r1	; 36
	OCR2=0x00;
     17e:	13 bc       	out	0x23, r1	; 35

	// Timer 3---------------------------------------------------------------
	// Not used
	TCCR3A=0x00;
     180:	10 92 8b 00 	sts	0x008B, r1
	TCCR3B=0x03;
     184:	90 93 8a 00 	sts	0x008A, r25
	TCNT3H=0x00;
     188:	10 92 89 00 	sts	0x0089, r1
	TCNT3L=0x00;
     18c:	10 92 88 00 	sts	0x0088, r1
	ICR3H=0x00;
     190:	10 92 81 00 	sts	0x0081, r1
	ICR3L=0x00;
     194:	10 92 80 00 	sts	0x0080, r1
	OCR3AH=0x00;
     198:	10 92 87 00 	sts	0x0087, r1
	OCR3AL=0x00;
     19c:	10 92 86 00 	sts	0x0086, r1
	OCR3BH=0x00;
     1a0:	10 92 85 00 	sts	0x0085, r1
	OCR3BL=0x00;
     1a4:	10 92 84 00 	sts	0x0084, r1
	OCR3CH=0x00;
     1a8:	10 92 83 00 	sts	0x0083, r1
	OCR3CL=0x00;
     1ac:	10 92 82 00 	sts	0x0082, r1
	// INT3: Off
	// INT4: Off
	// INT5: Off
	// INT6: IR Remote falling edge
	// INT7: Off
	EICRA=0x00;
     1b0:	10 92 6a 00 	sts	0x006A, r1
	EICRB=0x20;
     1b4:	30 e2       	ldi	r19, 0x20	; 32
     1b6:	3a bf       	out	0x3a, r19	; 58
	EIMSK=0x40;
     1b8:	80 e4       	ldi	r24, 0x40	; 64
     1ba:	89 bf       	out	0x39, r24	; 57

	// Timer(s)/Counter(s) Interrupt(s) initialization
	TIMSK=0x00;
     1bc:	17 be       	out	0x37, r1	; 55
	ETIMSK=0x00;
     1be:	10 92 7d 00 	sts	0x007D, r1
	// Communication Parameters: 8 Data, 1 Stop, No Parity
	// USART0 Receiver: Off
	// USART0 Transmitter: On
	// USART0 Mode: Asynchronous
	// USART0 Baud rate: 115200
	UCSR0A=0x00;
     1c2:	1b b8       	out	0x0b, r1	; 11
	//UCSR0B=0x98;
	//UCSR0B=0x48;
	UCSR0B = (1<<RXEN)|(1<<TXEN) |(1<<TXCIE); //enable reads for GetPos !!
     1c4:	88 e5       	ldi	r24, 0x58	; 88
     1c6:	8a b9       	out	0x0a, r24	; 10
	UCSR0C=0x06;
     1c8:	26 e0       	ldi	r18, 0x06	; 6
     1ca:	20 93 95 00 	sts	0x0095, r18
	UBRR0H=0x00;
     1ce:	10 92 90 00 	sts	0x0090, r1
	UBRR0L=0x07;
     1d2:	97 e0       	ldi	r25, 0x07	; 7
     1d4:	99 b9       	out	0x09, r25	; 9
	// Communication Parameters: 8 Data, 1 Stop, No Parity
	// USART1 Receiver: On
	// USART1 Transmitter: On
	// USART1 Mode: Asynchronous
	// USART1 Baud rate: 115200
	UCSR1A=0x00;
     1d6:	10 92 9b 00 	sts	0x009B, r1
	UCSR1B= (1<<RXEN)|(1<<TXEN) |(1<<RXCIE); //enable PC read/write ! (old value=0x18;		
     1da:	88 e9       	ldi	r24, 0x98	; 152
     1dc:	80 93 9a 00 	sts	0x009A, r24
	UCSR1C=0x06;
     1e0:	20 93 9d 00 	sts	0x009D, r18
	UBRR1H=0x00;
     1e4:	10 92 98 00 	sts	0x0098, r1
	UBRR1L=BR115200;
     1e8:	90 93 99 00 	sts	0x0099, r25

	// Analog Comparator initialization
	// Analog Comparator: Off
	// Analog Comparator Input Capture by Timer/Counter 1: Off
	// Analog Comparator Output: Off
	ACSR=0x80;
     1ec:	48 b9       	out	0x08, r20	; 8
	SFIOR=0x00;
     1ee:	10 bc       	out	0x20, r1	; 32
    //ADC initialization
    //ADC Clock frequency: 460.800 kHz
    //ADC Voltage Reference: AREF pin
    //Only the 8 most significant bits of
    //the AD conversion result are used
    ADMUX=ADC_VREF_TYPE;
     1f0:	37 b9       	out	0x07, r19	; 7
    ADCSRA=0x00;	
     1f2:	16 b8       	out	0x06, r1	; 6

	TWCR = 0;
     1f4:	10 92 74 00 	sts	0x0074, r1
}
     1f8:	08 95       	ret

000001fa <SW_init>:


//------------------------------------------------------------------------------
// Initialise software states
//------------------------------------------------------------------------------
void SW_init(void) {
     1fa:	da 9a       	sbi	0x1b, 2	; 27

	PF1_LED1_OFF;			// LED states
	PF1_LED2_OFF;
     1fc:	db 9a       	sbi	0x1b, 3	; 27
	PF2_LED_OFF;
     1fe:	dc 9a       	sbi	0x1b, 4	; 27
	PWR_LED1_OFF;
     200:	e5 e6       	ldi	r30, 0x65	; 101
     202:	f0 e0       	ldi	r31, 0x00	; 0
     204:	80 81       	ld	r24, Z
     206:	84 60       	ori	r24, 0x04	; 4
     208:	80 83       	st	Z, r24
	PWR_LED2_OFF;
     20a:	af 9a       	sbi	0x15, 7	; 21
	RUN_LED1_OFF;
     20c:	dd 9a       	sbi	0x1b, 5	; 27
	RUN_LED2_OFF;
     20e:	de 9a       	sbi	0x1b, 6	; 27
	ERR_LED_OFF;
     210:	df 9a       	sbi	0x1b, 7	; 27

	PSD_OFF;                // PSD distance sensor off
     212:	c5 98       	cbi	0x18, 5	; 24
}
     214:	08 95       	ret

00000216 <printstr>:
//------------------------------------------------------------------------------
// output routines
//------------------------------------------------------------------------------

void printstr(char *c)
{
     216:	fc 01       	movw	r30, r24
     218:	06 c0       	rjmp	.+12     	; 0x226 <printstr+0x10>
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
     21a:	80 91 9b 00 	lds	r24, 0x009B
     21e:	85 ff       	sbrs	r24, 5
     220:	fc cf       	rjmp	.-8      	; 0x21a <printstr+0x4>
	UDR1 = b;
     222:	90 93 9c 00 	sts	0x009C, r25
//------------------------------------------------------------------------------

void printstr(char *c)
{
	char ch;
	while ((ch=*c++) != 0) putch(ch);
     226:	91 91       	ld	r25, Z+
     228:	99 23       	and	r25, r25
     22a:	b9 f7       	brne	.-18     	; 0x21a <printstr+0x4>
}
     22c:	08 95       	ret

0000022e <printline>:

void printline(char *c)
{
     22e:	fc 01       	movw	r30, r24
     230:	06 c0       	rjmp	.+12     	; 0x23e <printline+0x10>
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
     232:	80 91 9b 00 	lds	r24, 0x009B
     236:	85 ff       	sbrs	r24, 5
     238:	fc cf       	rjmp	.-8      	; 0x232 <printline+0x4>
	UDR1 = b;
     23a:	90 93 9c 00 	sts	0x009C, r25
//------------------------------------------------------------------------------

void printstr(char *c)
{
	char ch;
	while ((ch=*c++) != 0) putch(ch);
     23e:	91 91       	ld	r25, Z+
     240:	99 23       	and	r25, r25
     242:	b9 f7       	brne	.-18     	; 0x232 <printline+0x4>
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
     244:	80 91 9b 00 	lds	r24, 0x009B
     248:	85 ff       	sbrs	r24, 5
     24a:	fc cf       	rjmp	.-8      	; 0x244 <printline+0x16>
	UDR1 = b;
     24c:	8d e0       	ldi	r24, 0x0D	; 13
     24e:	80 93 9c 00 	sts	0x009C, r24
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
     252:	80 91 9b 00 	lds	r24, 0x009B
     256:	85 ff       	sbrs	r24, 5
     258:	fc cf       	rjmp	.-8      	; 0x252 <printline+0x24>
	UDR1 = b;
     25a:	8a e0       	ldi	r24, 0x0A	; 10
     25c:	80 93 9c 00 	sts	0x009C, r24
void printline(char *c)
{
	printstr(c);
	putch(13);
	putch(10);
}
     260:	08 95       	ret

00000262 <printnumber>:

void printnumber(int n, int w, char pad) 
{
     262:	cf 92       	push	r12
     264:	df 92       	push	r13
     266:	ef 92       	push	r14
     268:	ff 92       	push	r15
     26a:	0f 93       	push	r16
     26c:	1f 93       	push	r17
     26e:	df 93       	push	r29
     270:	cf 93       	push	r28
     272:	cd b7       	in	r28, 0x3d	; 61
     274:	de b7       	in	r29, 0x3e	; 62
     276:	2a 97       	sbiw	r28, 0x0a	; 10
     278:	0f b6       	in	r0, 0x3f	; 63
     27a:	f8 94       	cli
     27c:	de bf       	out	0x3e, r29	; 62
     27e:	0f be       	out	0x3f, r0	; 63
     280:	cd bf       	out	0x3d, r28	; 61
     282:	7c 01       	movw	r14, r24
     284:	6b 01       	movw	r12, r22
	char tb[10];
	char *cp=tb;
	int n1 = (n<0)?-n:n;
     286:	9c 01       	movw	r18, r24
     288:	97 ff       	sbrs	r25, 7
     28a:	04 c0       	rjmp	.+8      	; 0x294 <printnumber+0x32>
     28c:	22 27       	eor	r18, r18
     28e:	33 27       	eor	r19, r19
     290:	28 1b       	sub	r18, r24
     292:	39 0b       	sbc	r19, r25
     294:	fe 01       	movw	r30, r28
     296:	31 96       	adiw	r30, 0x01	; 1
     298:	11 c0       	rjmp	.+34     	; 0x2bc <printnumber+0x5a>
	while (n1>9)
	{
		*cp++ = '0' + (n1%10);
     29a:	c9 01       	movw	r24, r18
     29c:	6a e0       	ldi	r22, 0x0A	; 10
     29e:	70 e0       	ldi	r23, 0x00	; 0
     2a0:	0e 94 0f 10 	call	0x201e	; 0x201e <__divmodhi4>
     2a4:	80 5d       	subi	r24, 0xD0	; 208
     2a6:	80 83       	st	Z, r24
     2a8:	f8 01       	movw	r30, r16
		n1 = n1/10;
     2aa:	c9 01       	movw	r24, r18
     2ac:	6a e0       	ldi	r22, 0x0A	; 10
     2ae:	70 e0       	ldi	r23, 0x00	; 0
     2b0:	0e 94 0f 10 	call	0x201e	; 0x201e <__divmodhi4>
     2b4:	9b 01       	movw	r18, r22
		w--;
     2b6:	08 94       	sec
     2b8:	c1 08       	sbc	r12, r1
     2ba:	d1 08       	sbc	r13, r1
     2bc:	8f 01       	movw	r16, r30
     2be:	0f 5f       	subi	r16, 0xFF	; 255
     2c0:	1f 4f       	sbci	r17, 0xFF	; 255
void printnumber(int n, int w, char pad) 
{
	char tb[10];
	char *cp=tb;
	int n1 = (n<0)?-n:n;
	while (n1>9)
     2c2:	2a 30       	cpi	r18, 0x0A	; 10
     2c4:	31 05       	cpc	r19, r1
     2c6:	4c f7       	brge	.-46     	; 0x29a <printnumber+0x38>
	{
		*cp++ = '0' + (n1%10);
		n1 = n1/10;
		w--;
	}
	*cp++ = '0' + (n1%10);
     2c8:	c9 01       	movw	r24, r18
     2ca:	6a e0       	ldi	r22, 0x0A	; 10
     2cc:	70 e0       	ldi	r23, 0x00	; 0
     2ce:	0e 94 0f 10 	call	0x201e	; 0x201e <__divmodhi4>
     2d2:	80 5d       	subi	r24, 0xD0	; 208
     2d4:	80 83       	st	Z, r24
     2d6:	f8 01       	movw	r30, r16
	w--;
	if (n<0) *cp++ = '-';
     2d8:	f7 fe       	sbrs	r15, 7
     2da:	03 c0       	rjmp	.+6      	; 0x2e2 <printnumber+0x80>
     2dc:	8d e2       	ldi	r24, 0x2D	; 45
     2de:	80 83       	st	Z, r24
     2e0:	31 96       	adiw	r30, 0x01	; 1
     2e2:	b6 01       	movw	r22, r12
     2e4:	01 c0       	rjmp	.+2      	; 0x2e8 <printnumber+0x86>
	while (w-- > 0) *cp++ = pad;
     2e6:	41 93       	st	Z+, r20
     2e8:	61 50       	subi	r22, 0x01	; 1
     2ea:	70 40       	sbci	r23, 0x00	; 0
     2ec:	16 16       	cp	r1, r22
     2ee:	17 06       	cpc	r1, r23
     2f0:	d4 f3       	brlt	.-12     	; 0x2e6 <printnumber+0x84>
     2f2:	08 c0       	rjmp	.+16     	; 0x304 <printnumber+0xa2>
	while (cp>tb)
	{
		cp--;
		putch(*cp);
     2f4:	92 91       	ld	r25, -Z
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
     2f6:	80 91 9b 00 	lds	r24, 0x009B
     2fa:	85 ff       	sbrs	r24, 5
     2fc:	fc cf       	rjmp	.-8      	; 0x2f6 <printnumber+0x94>
	UDR1 = b;
     2fe:	90 93 9c 00 	sts	0x009C, r25
     302:	03 c0       	rjmp	.+6      	; 0x30a <printnumber+0xa8>
	}
	*cp++ = '0' + (n1%10);
	w--;
	if (n<0) *cp++ = '-';
	while (w-- > 0) *cp++ = pad;
	while (cp>tb)
     304:	9e 01       	movw	r18, r28
     306:	2f 5f       	subi	r18, 0xFF	; 255
     308:	3f 4f       	sbci	r19, 0xFF	; 255
     30a:	2e 17       	cp	r18, r30
     30c:	3f 07       	cpc	r19, r31
     30e:	90 f3       	brcs	.-28     	; 0x2f4 <printnumber+0x92>
	{
		cp--;
		putch(*cp);
	}
}
     310:	2a 96       	adiw	r28, 0x0a	; 10
     312:	0f b6       	in	r0, 0x3f	; 63
     314:	f8 94       	cli
     316:	de bf       	out	0x3e, r29	; 62
     318:	0f be       	out	0x3f, r0	; 63
     31a:	cd bf       	out	0x3d, r28	; 61
     31c:	cf 91       	pop	r28
     31e:	df 91       	pop	r29
     320:	1f 91       	pop	r17
     322:	0f 91       	pop	r16
     324:	ff 90       	pop	r15
     326:	ef 90       	pop	r14
     328:	df 90       	pop	r13
     32a:	cf 90       	pop	r12
     32c:	08 95       	ret

0000032e <printint>:

void printint(int n) 
{
     32e:	40 e0       	ldi	r20, 0x00	; 0
     330:	60 e0       	ldi	r22, 0x00	; 0
     332:	70 e0       	ldi	r23, 0x00	; 0
     334:	0e 94 31 01 	call	0x262	; 0x262 <printnumber>
	printnumber(n, 0, '\0');
}
     338:	08 95       	ret

0000033a <sound_init>:
	delay_ms(1);
	putWck(CheckSum);
} 

void sound_init()
{
     33a:	c6 98       	cbi	0x18, 6	; 24
	// low -> high PIN
	// defined in main.h
	P_BMC504_RESET(0);
	delay_ms(20);
     33c:	84 e1       	ldi	r24, 0x14	; 20
     33e:	90 e0       	ldi	r25, 0x00	; 0
     340:	0e 94 d6 06 	call	0xdac	; 0xdac <delay_ms>
	P_BMC504_RESET(1);
     344:	c6 9a       	sbi	0x18, 6	; 24
}
     346:	08 95       	ret

00000348 <SendToSoundIC>:

#define P_BMC504_RESET(A)		if(A) SET_BIT6(PORTB);else CLR_BIT6(PORTB)
#define P_PWM_SOUND_CUTOFF(A)	if(A) CLR_BIT3(DDRE);else SET_BIT3(DDRE)

void SendToSoundIC(BYTE cmd) 
{
     348:	1f 93       	push	r17
     34a:	18 2f       	mov	r17, r24
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putWck (BYTE b)
{
	while ( (UCSR0A & DATA_REGISTER_EMPTY) == 0 );
     34c:	5d 9b       	sbis	0x0b, 5	; 11
     34e:	fe cf       	rjmp	.-4      	; 0x34c <SendToSoundIC+0x4>
	UDR0 = b;
     350:	8f ef       	ldi	r24, 0xFF	; 255
     352:	8c b9       	out	0x0c, r24	; 12
{
	BYTE	CheckSum; 

	CheckSum = (29^cmd)&0x7f;
	putWck(0xFF);
	delay_ms(1);
     354:	81 e0       	ldi	r24, 0x01	; 1
     356:	90 e0       	ldi	r25, 0x00	; 0
     358:	0e 94 d6 06 	call	0xdac	; 0xdac <delay_ms>
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putWck (BYTE b)
{
	while ( (UCSR0A & DATA_REGISTER_EMPTY) == 0 );
     35c:	5d 9b       	sbis	0x0b, 5	; 11
     35e:	fe cf       	rjmp	.-4      	; 0x35c <SendToSoundIC+0x14>
	UDR0 = b;
     360:	8d e1       	ldi	r24, 0x1D	; 29
     362:	8c b9       	out	0x0c, r24	; 12

	CheckSum = (29^cmd)&0x7f;
	putWck(0xFF);
	delay_ms(1);
	putWck(29);
	delay_ms(1);
     364:	81 e0       	ldi	r24, 0x01	; 1
     366:	90 e0       	ldi	r25, 0x00	; 0
     368:	0e 94 d6 06 	call	0xdac	; 0xdac <delay_ms>
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putWck (BYTE b)
{
	while ( (UCSR0A & DATA_REGISTER_EMPTY) == 0 );
     36c:	5d 9b       	sbis	0x0b, 5	; 11
     36e:	fe cf       	rjmp	.-4      	; 0x36c <SendToSoundIC+0x24>
	UDR0 = b;
     370:	1c b9       	out	0x0c, r17	; 12
	putWck(0xFF);
	delay_ms(1);
	putWck(29);
	delay_ms(1);
	putWck(cmd);
	delay_ms(1);
     372:	81 e0       	ldi	r24, 0x01	; 1
     374:	90 e0       	ldi	r25, 0x00	; 0
     376:	0e 94 d6 06 	call	0xdac	; 0xdac <delay_ms>
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putWck (BYTE b)
{
	while ( (UCSR0A & DATA_REGISTER_EMPTY) == 0 );
     37a:	5d 9b       	sbis	0x0b, 5	; 11
     37c:	fe cf       	rjmp	.-4      	; 0x37a <SendToSoundIC+0x32>

void SendToSoundIC(BYTE cmd) 
{
	BYTE	CheckSum; 

	CheckSum = (29^cmd)&0x7f;
     37e:	8d e1       	ldi	r24, 0x1D	; 29
     380:	18 27       	eor	r17, r24
     382:	1f 77       	andi	r17, 0x7F	; 127
//------------------------------------------------------------------------------

void putWck (BYTE b)
{
	while ( (UCSR0A & DATA_REGISTER_EMPTY) == 0 );
	UDR0 = b;
     384:	1c b9       	out	0x0c, r17	; 12
	putWck(29);
	delay_ms(1);
	putWck(cmd);
	delay_ms(1);
	putWck(CheckSum);
} 
     386:	1f 91       	pop	r17
     388:	08 95       	ret

0000038a <ReadButton>:
//(CHK_BIT5(PORTA))
//------------------------------------------------------------------------------
//  Check Routine
//------------------------------------------------------------------------------
void ReadButton(void)
{
     38a:	89 b3       	in	r24, 0x19	; 25
     38c:	83 70       	andi	r24, 0x03	; 3
     38e:	81 30       	cpi	r24, 0x01	; 1
     390:	49 f4       	brne	.+18     	; 0x3a4 <ReadButton+0x1a>
	if((PINA&03) == 1)  // PF1 on, PF2 off
	{
		delay_ms(10);
     392:	8a e0       	ldi	r24, 0x0A	; 10
     394:	90 e0       	ldi	r25, 0x00	; 0
     396:	0e 94 d6 06 	call	0xdac	; 0xdac <delay_ms>
		if((PINA&1) == 1)
     39a:	c8 9b       	sbis	0x19, 0	; 25
     39c:	03 c0       	rjmp	.+6      	; 0x3a4 <ReadButton+0x1a>
		{
			gBtn_val = PF1_BTN_PRESSED;
     39e:	81 e0       	ldi	r24, 0x01	; 1
     3a0:	80 93 8a 02 	sts	0x028A, r24
		}
	}
	if((PINA&3) == 2)  // PF1 on, PF2 off
     3a4:	89 b3       	in	r24, 0x19	; 25
     3a6:	83 70       	andi	r24, 0x03	; 3
     3a8:	82 30       	cpi	r24, 0x02	; 2
     3aa:	59 f4       	brne	.+22     	; 0x3c2 <ReadButton+0x38>
	{
		delay_ms(10);
     3ac:	8a e0       	ldi	r24, 0x0A	; 10
     3ae:	90 e0       	ldi	r25, 0x00	; 0
     3b0:	0e 94 d6 06 	call	0xdac	; 0xdac <delay_ms>
		if((PINA&3) == 2)
     3b4:	89 b3       	in	r24, 0x19	; 25
     3b6:	83 70       	andi	r24, 0x03	; 3
     3b8:	82 30       	cpi	r24, 0x02	; 2
     3ba:	19 f4       	brne	.+6      	; 0x3c2 <ReadButton+0x38>
		{
			gBtn_val = PF2_BTN_PRESSED;
     3bc:	83 e0       	ldi	r24, 0x03	; 3
     3be:	80 93 8a 02 	sts	0x028A, r24
     3c2:	08 95       	ret

000003c4 <ProcButton>:
//-----------------------------------------------------------------------------
// Process routine
//-----------------------------------------------------------------------------

void ProcButton(void)
{
     3c4:	cf 93       	push	r28
     3c6:	df 93       	push	r29
	int cnt;
	if(gBtn_val == PF1_BTN_PRESSED)
     3c8:	80 91 8a 02 	lds	r24, 0x028A
     3cc:	81 30       	cpi	r24, 0x01	; 1
     3ce:	d1 f5       	brne	.+116    	; 0x444 <ProcButton+0x80>
	{
		//look to see if PF2 held down
		gBtn_val = 0;
     3d0:	10 92 8a 02 	sts	0x028A, r1
		
		printline("charge mode - testing");
     3d4:	80 e0       	ldi	r24, 0x00	; 0
     3d6:	91 e0       	ldi	r25, 0x01	; 1
     3d8:	0e 94 17 01 	call	0x22e	; 0x22e <printline>
     3dc:	c0 e0       	ldi	r28, 0x00	; 0
     3de:	d0 e0       	ldi	r29, 0x00	; 0
		
		for (cnt=0; cnt<10; cnt++)
		{
			PWR_LED2_ON;	// RED on
     3e0:	af 98       	cbi	0x15, 7	; 21
			delay_ms(50);
     3e2:	82 e3       	ldi	r24, 0x32	; 50
     3e4:	90 e0       	ldi	r25, 0x00	; 0
     3e6:	0e 94 d6 06 	call	0xdac	; 0xdac <delay_ms>
			Get_VOLTAGE();
     3ea:	0e 94 ab 06 	call	0xd56	; 0xd56 <Get_VOLTAGE>
			DetectPower();
     3ee:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <DetectPower>
			printint (gVOLTAGE); printline(" mV");
     3f2:	80 91 9c 02 	lds	r24, 0x029C
     3f6:	90 91 9d 02 	lds	r25, 0x029D
     3fa:	0e 94 97 01 	call	0x32e	; 0x32e <printint>
     3fe:	86 e1       	ldi	r24, 0x16	; 22
     400:	91 e0       	ldi	r25, 0x01	; 1
     402:	0e 94 17 01 	call	0x22e	; 0x22e <printline>
			PWR_LED2_OFF;   // RED off
     406:	af 9a       	sbi	0x15, 7	; 21
			delay_ms(50);
     408:	82 e3       	ldi	r24, 0x32	; 50
     40a:	90 e0       	ldi	r25, 0x00	; 0
     40c:	0e 94 d6 06 	call	0xdac	; 0xdac <delay_ms>
		//look to see if PF2 held down
		gBtn_val = 0;
		
		printline("charge mode - testing");
		
		for (cnt=0; cnt<10; cnt++)
     410:	21 96       	adiw	r28, 0x01	; 1
     412:	ca 30       	cpi	r28, 0x0A	; 10
     414:	d1 05       	cpc	r29, r1
     416:	21 f7       	brne	.-56     	; 0x3e0 <ProcButton+0x1c>
			printint (gVOLTAGE); printline(" mV");
			PWR_LED2_OFF;   // RED off
			delay_ms(50);
		}
				
		if(F_PS_PLUGGED)
     418:	80 91 b6 02 	lds	r24, 0x02B6
     41c:	88 23       	and	r24, r24
     41e:	69 f0       	breq	.+26     	; 0x43a <ProcButton+0x76>
		{	
			printline("Plugged in - charging");		
     420:	8a e1       	ldi	r24, 0x1A	; 26
     422:	91 e0       	ldi	r25, 0x01	; 1
     424:	0e 94 17 01 	call	0x22e	; 0x22e <printline>
			BreakModeCmdSend();		// put servo in breakmode (power off)
     428:	0e 94 2b 09 	call	0x1256	; 0x1256 <BreakModeCmdSend>
			ChargeNiMH();  			//initiate battery charging	
     42c:	0e 94 a7 07 	call	0xf4e	; 0xf4e <ChargeNiMH>
			printline("Complete");	
     430:	80 e3       	ldi	r24, 0x30	; 48
     432:	91 e0       	ldi	r25, 0x01	; 1
     434:	0e 94 17 01 	call	0x22e	; 0x22e <printline>
     438:	05 c0       	rjmp	.+10     	; 0x444 <ProcButton+0x80>
		}	
		else
		{
			printline("Not plugged in");
     43a:	89 e3       	ldi	r24, 0x39	; 57
     43c:	91 e0       	ldi	r25, 0x01	; 1
     43e:	0e 94 17 01 	call	0x22e	; 0x22e <printline>
			PWR_LED2_ON	;	
     442:	af 98       	cbi	0x15, 7	; 21
		}
	}
	
	if(gBtn_val == PF2_BTN_PRESSED)
     444:	80 91 8a 02 	lds	r24, 0x028A
     448:	83 30       	cpi	r24, 0x03	; 3
     44a:	11 f4       	brne	.+4      	; 0x450 <ProcButton+0x8c>
	{
		//look to see if PF1 held down
		gBtn_val = 0;
     44c:	10 92 8a 02 	sts	0x028A, r1
		//femto(); 	// removed - separate firmware
	}
}
     450:	df 91       	pop	r29
     452:	cf 91       	pop	r28
     454:	08 95       	ret

00000456 <main>:
//------------------------------------------------------------------------------
// Main Routine
//------------------------------------------------------------------------------
	
int main(void) 
{
     456:	0e 94 91 00 	call	0x122	; 0x122 <HW_init>
	HW_init();					// Initialise ATMega Ports
	SW_init();					// Initialise software states
     45a:	0e 94 fd 00 	call	0x1fa	; 0x1fa <SW_init>
	

			
	sei();						// enable interrupts	
     45e:	78 94       	sei
	TIMSK |= 0x01;		
     460:	87 b7       	in	r24, 0x37	; 55
     462:	81 60       	ori	r24, 0x01	; 1
     464:	87 bf       	out	0x37, r24	; 55
	
	PWR_LED1_ON; 				// Power green light on
     466:	80 91 65 00 	lds	r24, 0x0065
     46a:	8b 7f       	andi	r24, 0xFB	; 251
     46c:	80 93 65 00 	sts	0x0065, r24
		
	sound_init();
     470:	0e 94 9d 01 	call	0x33a	; 0x33a <sound_init>
	tilt_setup();				// initialise acceleromter
     474:	0e 94 4d 04 	call	0x89a	; 0x89a <tilt_setup>
	
	//call self test

	SelfTest1();	
     478:	0e 94 2e 07 	call	0xe5c	; 0xe5c <SelfTest1>
	ReadButton();	
     47c:	0e 94 c5 01 	call	0x38a	; 0x38a <ReadButton>
	ProcButton();
     480:	0e 94 e2 01 	call	0x3c4	; 0x3c4 <ProcButton>
	
	//otherwise DC mode!
	//default sampling ON
	
	TIMSK &= 0xFE;
     484:	87 b7       	in	r24, 0x37	; 55
     486:	8e 7f       	andi	r24, 0xFE	; 254
     488:	87 bf       	out	0x37, r24	; 55
	EIMSK &= 0xBF;
     48a:	89 b7       	in	r24, 0x39	; 57
     48c:	8f 7b       	andi	r24, 0xBF	; 191
     48e:	89 bf       	out	0x39, r24	; 57
	UCSR0B |= 0x80;
     490:	57 9a       	sbi	0x0a, 7	; 10
	UCSR0B &= 0xBF;
     492:	56 98       	cbi	0x0a, 6	; 10
	
	sample_sound(1);
     494:	81 e0       	ldi	r24, 0x01	; 1
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	0e 94 5a 05 	call	0xab4	; 0xab4 <sample_sound>
	RUN_LED2_OFF;
     49c:	de 9a       	sbi	0x1b, 6	; 27
	PF1_LED1_ON;    //DCmode
     49e:	da 98       	cbi	0x1b, 2	; 27
	PF1_LED2_OFF;
     4a0:	db 9a       	sbi	0x1b, 3	; 27
	PF2_LED_ON;
     4a2:	dc 98       	cbi	0x1b, 4	; 27
	
	gCMD=0;
     4a4:	10 92 8b 02 	sts	0x028B, r1
     4a8:	ff cf       	rjmp	.-2      	; 0x4a8 <main+0x52>

000004aa <__vector_30>:
extern void     Get_AD_MIC(void);

void SendToSoundIC(BYTE cmd) ;

ISR(USART1_RX_vect) // interrupt [USART1_RXC] void usart1_rx_isr(void)
{
     4aa:	1f 92       	push	r1
     4ac:	0f 92       	push	r0
     4ae:	0f b6       	in	r0, 0x3f	; 63
     4b0:	0f 92       	push	r0
     4b2:	0b b6       	in	r0, 0x3b	; 59
     4b4:	0f 92       	push	r0
     4b6:	11 24       	eor	r1, r1
     4b8:	ff 92       	push	r15
     4ba:	0f 93       	push	r16
     4bc:	1f 93       	push	r17
     4be:	2f 93       	push	r18
     4c0:	3f 93       	push	r19
     4c2:	4f 93       	push	r20
     4c4:	5f 93       	push	r21
     4c6:	6f 93       	push	r22
     4c8:	7f 93       	push	r23
     4ca:	8f 93       	push	r24
     4cc:	9f 93       	push	r25
     4ce:	af 93       	push	r26
     4d0:	bf 93       	push	r27
     4d2:	cf 93       	push	r28
     4d4:	df 93       	push	r29
     4d6:	ef 93       	push	r30
     4d8:	ff 93       	push	r31
	if (CHK_BIT5(PORTA))  RUN_LED1_ON; else RUN_LED1_OFF; 
     4da:	dd 9b       	sbis	0x1b, 5	; 27
     4dc:	02 c0       	rjmp	.+4      	; 0x4e2 <__vector_30+0x38>
     4de:	dd 98       	cbi	0x1b, 5	; 27
     4e0:	01 c0       	rjmp	.+2      	; 0x4e4 <__vector_30+0x3a>
     4e2:	dd 9a       	sbi	0x1b, 5	; 27

    gRxData = UDR1;
     4e4:	40 91 9c 00 	lds	r20, 0x009C
     4e8:	40 93 8f 02 	sts	0x028F, r20
	
	while( (UCSR0A & DATA_REGISTER_EMPTY) == 0 );
     4ec:	5d 9b       	sbis	0x0b, 5	; 11
     4ee:	fe cf       	rjmp	.-4      	; 0x4ec <__vector_30+0x42>
	UDR0 = gRxData;
     4f0:	4c b9       	out	0x0c, r20	; 12
		
	if(gRxData == 0xff){
     4f2:	4f 3f       	cpi	r20, 0xFF	; 255
     4f4:	49 f4       	brne	.+18     	; 0x508 <__vector_30+0x5e>
		gRx1_DStep = 1;
     4f6:	81 e0       	ldi	r24, 0x01	; 1
     4f8:	90 e0       	ldi	r25, 0x00	; 0
     4fa:	90 93 87 02 	sts	0x0287, r25
     4fe:	80 93 86 02 	sts	0x0286, r24
		gFileCheckSum = 0;
     502:	10 92 8c 02 	sts	0x028C, r1
     506:	dc c0       	rjmp	.+440    	; 0x6c0 <__vector_30+0x216>
		return;
	}
	// check for FF 101 11110   (read Position Servo 30)
	switch(gRx1_DStep){
     508:	80 91 86 02 	lds	r24, 0x0286
     50c:	90 91 87 02 	lds	r25, 0x0287
     510:	82 30       	cpi	r24, 0x02	; 2
     512:	91 05       	cpc	r25, r1
     514:	81 f0       	breq	.+32     	; 0x536 <__vector_30+0x8c>
     516:	83 30       	cpi	r24, 0x03	; 3
     518:	91 05       	cpc	r25, r1
     51a:	d9 f0       	breq	.+54     	; 0x552 <__vector_30+0xa8>
     51c:	01 97       	sbiw	r24, 0x01	; 1
     51e:	09 f0       	breq	.+2      	; 0x522 <__vector_30+0x78>
     520:	cf c0       	rjmp	.+414    	; 0x6c0 <__vector_30+0x216>
		case 1:
			if(gRxData == 0xBE) 
     522:	4e 3b       	cpi	r20, 0xBE	; 190
     524:	19 f4       	brne	.+6      	; 0x52c <__vector_30+0x82>
			{
				gRx1_DStep = 2;
     526:	82 e0       	ldi	r24, 0x02	; 2
     528:	90 e0       	ldi	r25, 0x00	; 0
     52a:	09 c0       	rjmp	.+18     	; 0x53e <__vector_30+0x94>
			}
			else 
				gRx1_DStep = 0;
     52c:	10 92 87 02 	sts	0x0287, r1
     530:	10 92 86 02 	sts	0x0286, r1
     534:	08 c0       	rjmp	.+16     	; 0x546 <__vector_30+0x9c>
			gFileCheckSum ^= gRxData;
			break;
		case 2:
			gCMD = gRxData;
     536:	40 93 8b 02 	sts	0x028B, r20
			gRx1_DStep = 3;
     53a:	83 e0       	ldi	r24, 0x03	; 3
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	90 93 87 02 	sts	0x0287, r25
     542:	80 93 86 02 	sts	0x0286, r24
			gFileCheckSum ^= gRxData;
     546:	80 91 8c 02 	lds	r24, 0x028C
     54a:	84 27       	eor	r24, r20
     54c:	80 93 8c 02 	sts	0x028C, r24
     550:	b7 c0       	rjmp	.+366    	; 0x6c0 <__vector_30+0x216>
			break;
		case 3:
			if(gRxData == (gFileCheckSum & 0x7f))
     552:	50 91 8c 02 	lds	r21, 0x028C
     556:	24 2f       	mov	r18, r20
     558:	30 e0       	ldi	r19, 0x00	; 0
     55a:	85 2f       	mov	r24, r21
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	8f 77       	andi	r24, 0x7F	; 127
     560:	90 70       	andi	r25, 0x00	; 0
     562:	28 17       	cp	r18, r24
     564:	39 07       	cpc	r19, r25
     566:	09 f0       	breq	.+2      	; 0x56a <__vector_30+0xc0>
     568:	99 c0       	rjmp	.+306    	; 0x69c <__vector_30+0x1f2>
			{
				// Depends on gGMD		
				BYTE b1=0, b2=0;
				
				if (gCMD>0x40 && gCMD<(0x40+26))
     56a:	90 91 8b 02 	lds	r25, 0x028B
     56e:	89 2f       	mov	r24, r25
     570:	81 54       	subi	r24, 0x41	; 65
     572:	89 31       	cpi	r24, 0x19	; 25
     574:	18 f4       	brcc	.+6      	; 0x57c <__vector_30+0xd2>
				{
					SendToSoundIC(gCMD-0x40);
     576:	8f 5f       	subi	r24, 0xFF	; 255
     578:	0e 94 a4 01 	call	0x348	; 0x348 <SendToSoundIC>
				}
				switch (gCMD)
     57c:	80 91 8b 02 	lds	r24, 0x028B
     580:	86 30       	cpi	r24, 0x06	; 6
     582:	09 f4       	brne	.+2      	; 0x586 <__vector_30+0xdc>
     584:	44 c0       	rjmp	.+136    	; 0x60e <__vector_30+0x164>
     586:	87 30       	cpi	r24, 0x07	; 7
     588:	80 f4       	brcc	.+32     	; 0x5aa <__vector_30+0x100>
     58a:	83 30       	cpi	r24, 0x03	; 3
     58c:	a9 f1       	breq	.+106    	; 0x5f8 <__vector_30+0x14e>
     58e:	84 30       	cpi	r24, 0x04	; 4
     590:	30 f4       	brcc	.+12     	; 0x59e <__vector_30+0xf4>
     592:	81 30       	cpi	r24, 0x01	; 1
     594:	e9 f0       	breq	.+58     	; 0x5d0 <__vector_30+0x126>
     596:	82 30       	cpi	r24, 0x02	; 2
     598:	09 f0       	breq	.+2      	; 0x59c <__vector_30+0xf2>
     59a:	50 c0       	rjmp	.+160    	; 0x63c <__vector_30+0x192>
     59c:	20 c0       	rjmp	.+64     	; 0x5de <__vector_30+0x134>
     59e:	84 30       	cpi	r24, 0x04	; 4
     5a0:	71 f1       	breq	.+92     	; 0x5fe <__vector_30+0x154>
     5a2:	85 30       	cpi	r24, 0x05	; 5
     5a4:	09 f0       	breq	.+2      	; 0x5a8 <__vector_30+0xfe>
     5a6:	4a c0       	rjmp	.+148    	; 0x63c <__vector_30+0x192>
     5a8:	2d c0       	rjmp	.+90     	; 0x604 <__vector_30+0x15a>
     5aa:	89 30       	cpi	r24, 0x09	; 9
     5ac:	09 f4       	brne	.+2      	; 0x5b0 <__vector_30+0x106>
     5ae:	42 c0       	rjmp	.+132    	; 0x634 <__vector_30+0x18a>
     5b0:	8a 30       	cpi	r24, 0x0A	; 10
     5b2:	30 f4       	brcc	.+12     	; 0x5c0 <__vector_30+0x116>
     5b4:	87 30       	cpi	r24, 0x07	; 7
     5b6:	b9 f1       	breq	.+110    	; 0x626 <__vector_30+0x17c>
     5b8:	88 30       	cpi	r24, 0x08	; 8
     5ba:	09 f0       	breq	.+2      	; 0x5be <__vector_30+0x114>
     5bc:	3f c0       	rjmp	.+126    	; 0x63c <__vector_30+0x192>
     5be:	37 c0       	rjmp	.+110    	; 0x62e <__vector_30+0x184>
     5c0:	8b 30       	cpi	r24, 0x0B	; 11
     5c2:	09 f4       	brne	.+2      	; 0x5c6 <__vector_30+0x11c>
     5c4:	50 c0       	rjmp	.+160    	; 0x666 <__vector_30+0x1bc>
     5c6:	8b 30       	cpi	r24, 0x0B	; 11
     5c8:	d8 f1       	brcs	.+118    	; 0x640 <__vector_30+0x196>
     5ca:	8c 30       	cpi	r24, 0x0C	; 12
     5cc:	b9 f5       	brne	.+110    	; 0x63c <__vector_30+0x192>
     5ce:	50 c0       	rjmp	.+160    	; 0x670 <__vector_30+0x1c6>
				{
				case 0x01:  
					tilt_read();
     5d0:	0e 94 f2 03 	call	0x7e4	; 0x7e4 <tilt_read>
					b1 = y_value;
     5d4:	80 91 92 02 	lds	r24, 0x0292
     5d8:	90 91 93 02 	lds	r25, 0x0293
     5dc:	06 c0       	rjmp	.+12     	; 0x5ea <__vector_30+0x140>
					b2 = z_value;
					break;
				case 0x02:
					tilt_read();
     5de:	0e 94 f2 03 	call	0x7e4	; 0x7e4 <tilt_read>
					b1 = x_value;
     5e2:	80 91 90 02 	lds	r24, 0x0290
     5e6:	90 91 91 02 	lds	r25, 0x0291
     5ea:	f8 2e       	mov	r15, r24
					b2 = z_value;	
     5ec:	80 91 9a 02 	lds	r24, 0x029A
     5f0:	90 91 9b 02 	lds	r25, 0x029B
     5f4:	98 2f       	mov	r25, r24
     5f6:	45 c0       	rjmp	.+138    	; 0x682 <__vector_30+0x1d8>
					break;
				case 0x03:
					PSD_on();
     5f8:	0e 94 e1 05 	call	0xbc2	; 0xbc2 <PSD_on>
     5fc:	1f c0       	rjmp	.+62     	; 0x63c <__vector_30+0x192>
					break;
				case 0x04:
					PSD_off();
     5fe:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <PSD_off>
     602:	1c c0       	rjmp	.+56     	; 0x63c <__vector_30+0x192>
					break;
				case 0x05:
					Get_AD_PSD();
     604:	0e 94 ee 05 	call	0xbdc	; 0xbdc <Get_AD_PSD>
					b1 = gDistance;
     608:	f0 90 b5 02 	lds	r15, 0x02B5
     60c:	39 c0       	rjmp	.+114    	; 0x680 <__vector_30+0x1d6>
					break;
				case 0x06:
					Get_VOLTAGE();
     60e:	0e 94 ab 06 	call	0xd56	; 0xd56 <Get_VOLTAGE>
					b1 = gVOLTAGE/256;
     612:	80 91 9c 02 	lds	r24, 0x029C
     616:	90 91 9d 02 	lds	r25, 0x029D
     61a:	f9 2e       	mov	r15, r25
					b2 = gVOLTAGE%256;
     61c:	80 91 9c 02 	lds	r24, 0x029C
     620:	90 91 9d 02 	lds	r25, 0x029D
     624:	e7 cf       	rjmp	.-50     	; 0x5f4 <__vector_30+0x14a>
					break;
				case 0x07:
					b1 = irGetByte();
     626:	0e 94 3d 0a 	call	0x147a	; 0x147a <irGetByte>
     62a:	f8 2e       	mov	r15, r24
     62c:	29 c0       	rjmp	.+82     	; 0x680 <__vector_30+0x1d6>
					break;					
				case 0x08:
					sample_sound(1); // on 
     62e:	81 e0       	ldi	r24, 0x01	; 1
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	02 c0       	rjmp	.+4      	; 0x638 <__vector_30+0x18e>
					break;
				case 0x09:
					sample_sound(0); // on 
     634:	80 e0       	ldi	r24, 0x00	; 0
     636:	90 e0       	ldi	r25, 0x00	; 0
     638:	0e 94 5a 05 	call	0xab4	; 0xab4 <sample_sound>
     63c:	ff 24       	eor	r15, r15
     63e:	20 c0       	rjmp	.+64     	; 0x680 <__vector_30+0x1d6>
					break;					
     640:	ce e9       	ldi	r28, 0x9E	; 158
     642:	d2 e0       	ldi	r29, 0x02	; 2
     644:	00 e0       	ldi	r16, 0x00	; 0
     646:	10 e0       	ldi	r17, 0x00	; 0
					{
					WORD t=0;
					int lc;
					for (lc=0; lc<SDATASZ; lc++) 
					{
						lights(sData[lc]);
     648:	88 81       	ld	r24, Y
     64a:	90 e0       	ldi	r25, 0x00	; 0
     64c:	0e 94 37 05 	call	0xa6e	; 0xa6e <lights>
						t += sData[lc];  // sum the buffer
     650:	88 81       	ld	r24, Y
     652:	08 0f       	add	r16, r24
     654:	11 1d       	adc	r17, r1
						sData[lc]=0;     // and clear
     656:	19 92       	st	Y+, r1
					break;					
				case 0x0A:
					{
					WORD t=0;
					int lc;
					for (lc=0; lc<SDATASZ; lc++) 
     658:	82 e0       	ldi	r24, 0x02	; 2
     65a:	ce 3a       	cpi	r28, 0xAE	; 174
     65c:	d8 07       	cpc	r29, r24
     65e:	a1 f7       	brne	.-24     	; 0x648 <__vector_30+0x19e>
					{
						lights(sData[lc]);
						t += sData[lc];  // sum the buffer
						sData[lc]=0;     // and clear
					}
					b1=t/256;
     660:	f1 2e       	mov	r15, r17
					b2=t%256;
     662:	90 2f       	mov	r25, r16
     664:	0e c0       	rjmp	.+28     	; 0x682 <__vector_30+0x1d8>
					}
					break;					
				case 0x0B:
					b1 = gSEC;
     666:	f0 90 c2 02 	lds	r15, 0x02C2
					b2 = gMIN;
     66a:	90 91 b7 02 	lds	r25, 0x02B7
     66e:	09 c0       	rjmp	.+18     	; 0x682 <__vector_30+0x1d8>
					break;	
				case 0x0C:
					Get_AD_MIC();
     670:	0e 94 64 06 	call	0xcc8	; 0xcc8 <Get_AD_MIC>
					b1 = gSoundLevel;
     674:	f0 90 b2 02 	lds	r15, 0x02B2
					lights(b1);
     678:	8f 2d       	mov	r24, r15
     67a:	90 e0       	ldi	r25, 0x00	; 0
     67c:	0e 94 37 05 	call	0xa6e	; 0xa6e <lights>
     680:	90 e0       	ldi	r25, 0x00	; 0
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
     682:	80 91 9b 00 	lds	r24, 0x009B
     686:	85 ff       	sbrs	r24, 5
     688:	fc cf       	rjmp	.-8      	; 0x682 <__vector_30+0x1d8>
	UDR1 = b;
     68a:	f0 92 9c 00 	sts	0x009C, r15
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
     68e:	80 91 9b 00 	lds	r24, 0x009B
     692:	85 ff       	sbrs	r24, 5
     694:	fc cf       	rjmp	.-8      	; 0x68e <__vector_30+0x1e4>
	UDR1 = b;
     696:	90 93 9c 00 	sts	0x009C, r25
     69a:	0c c0       	rjmp	.+24     	; 0x6b4 <__vector_30+0x20a>
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
     69c:	80 91 9b 00 	lds	r24, 0x009B
     6a0:	85 ff       	sbrs	r24, 5
     6a2:	fc cf       	rjmp	.-8      	; 0x69c <__vector_30+0x1f2>
	UDR1 = b;
     6a4:	50 93 9c 00 	sts	0x009C, r21
// UART1 Transmit  Routine
//------------------------------------------------------------------------------

void putByte (BYTE b)
{
	while ( (UCSR1A & DATA_REGISTER_EMPTY) == 0 );
     6a8:	80 91 9b 00 	lds	r24, 0x009B
     6ac:	85 ff       	sbrs	r24, 5
     6ae:	fc cf       	rjmp	.-8      	; 0x6a8 <__vector_30+0x1fe>
	UDR1 = b;
     6b0:	40 93 9c 00 	sts	0x009C, r20
			}
			else
			{
				putByte(gFileCheckSum);
				putByte(gRxData);
				gCMD=0;
     6b4:	10 92 8b 02 	sts	0x028B, r1
			}
			gRx1_DStep = 0;
     6b8:	10 92 87 02 	sts	0x0287, r1
     6bc:	10 92 86 02 	sts	0x0286, r1
			break;
	}
	return;
}
     6c0:	ff 91       	pop	r31
     6c2:	ef 91       	pop	r30
     6c4:	df 91       	pop	r29
     6c6:	cf 91       	pop	r28
     6c8:	bf 91       	pop	r27
     6ca:	af 91       	pop	r26
     6cc:	9f 91       	pop	r25
     6ce:	8f 91       	pop	r24
     6d0:	7f 91       	pop	r23
     6d2:	6f 91       	pop	r22
     6d4:	5f 91       	pop	r21
     6d6:	4f 91       	pop	r20
     6d8:	3f 91       	pop	r19
     6da:	2f 91       	pop	r18
     6dc:	1f 91       	pop	r17
     6de:	0f 91       	pop	r16
     6e0:	ff 90       	pop	r15
     6e2:	0f 90       	pop	r0
     6e4:	0b be       	out	0x3b, r0	; 59
     6e6:	0f 90       	pop	r0
     6e8:	0f be       	out	0x3f, r0	; 63
     6ea:	0f 90       	pop	r0
     6ec:	1f 90       	pop	r1
     6ee:	18 95       	reti

000006f0 <start_accel>:
     6f0:	14 9a       	sbi	0x02, 4	; 2
     6f2:	15 9a       	sbi	0x02, 5	; 2
     6f4:	1d 9a       	sbi	0x03, 5	; 3
     6f6:	1c 9a       	sbi	0x03, 4	; 3
     6f8:	00 00       	nop
     6fa:	00 00       	nop
     6fc:	1d 98       	cbi	0x03, 5	; 3
     6fe:	00 00       	nop
     700:	00 00       	nop
     702:	1c 98       	cbi	0x03, 4	; 3
     704:	00 00       	nop
     706:	00 00       	nop
     708:	08 95       	ret

0000070a <stop_accel>:
     70a:	14 9a       	sbi	0x02, 4	; 2
     70c:	15 9a       	sbi	0x02, 5	; 2
     70e:	1d 98       	cbi	0x03, 5	; 3
     710:	1c 9a       	sbi	0x03, 4	; 3
     712:	00 00       	nop
     714:	00 00       	nop
     716:	1d 9a       	sbi	0x03, 5	; 3
     718:	00 00       	nop
     71a:	00 00       	nop
     71c:	14 98       	cbi	0x02, 4	; 2
     71e:	15 98       	cbi	0x02, 5	; 2
     720:	08 95       	ret

00000722 <read_value>:
     722:	15 98       	cbi	0x02, 5	; 2
     724:	80 e0       	ldi	r24, 0x00	; 0
     726:	90 e0       	ldi	r25, 0x00	; 0
     728:	88 0f       	add	r24, r24
	...
     732:	1c 9a       	sbi	0x03, 4	; 3
     734:	00 00       	nop
     736:	00 00       	nop
     738:	0d 99       	sbic	0x01, 5	; 1
     73a:	81 60       	ori	r24, 0x01	; 1
     73c:	00 00       	nop
     73e:	00 00       	nop
     740:	1c 98       	cbi	0x03, 4	; 3
     742:	9f 5f       	subi	r25, 0xFF	; 255
     744:	98 30       	cpi	r25, 0x08	; 8
     746:	81 f7       	brne	.-32     	; 0x728 <read_value+0x6>
     748:	15 9a       	sbi	0x02, 5	; 2
     74a:	08 95       	ret

0000074c <write_value>:
     74c:	15 9a       	sbi	0x02, 5	; 2
     74e:	90 e0       	ldi	r25, 0x00	; 0
     750:	87 ff       	sbrs	r24, 7
     752:	02 c0       	rjmp	.+4      	; 0x758 <write_value+0xc>
     754:	1d 9a       	sbi	0x03, 5	; 3
     756:	01 c0       	rjmp	.+2      	; 0x75a <write_value+0xe>
     758:	1d 98       	cbi	0x03, 5	; 3
     75a:	00 00       	nop
     75c:	00 00       	nop
     75e:	1c 9a       	sbi	0x03, 4	; 3
	...
     768:	1c 98       	cbi	0x03, 4	; 3
     76a:	00 00       	nop
     76c:	00 00       	nop
     76e:	9f 5f       	subi	r25, 0xFF	; 255
     770:	98 30       	cpi	r25, 0x08	; 8
     772:	11 f0       	breq	.+4      	; 0x778 <write_value+0x2c>
     774:	88 0f       	add	r24, r24
     776:	ec cf       	rjmp	.-40     	; 0x750 <write_value+0x4>
     778:	08 95       	ret

0000077a <ack>:
     77a:	15 98       	cbi	0x02, 5	; 2
     77c:	00 00       	nop
     77e:	00 00       	nop
     780:	1d 9a       	sbi	0x03, 5	; 3
     782:	00 00       	nop
     784:	00 00       	nop
     786:	1c 9a       	sbi	0x03, 4	; 3
     788:	00 00       	nop
     78a:	00 00       	nop
     78c:	1c 98       	cbi	0x03, 4	; 3
     78e:	00 00       	nop
     790:	00 00       	nop
     792:	15 9a       	sbi	0x02, 5	; 2
     794:	00 00       	nop
     796:	00 00       	nop
     798:	08 95       	ret

0000079a <next_byte>:
     79a:	15 9a       	sbi	0x02, 5	; 2
     79c:	00 00       	nop
     79e:	00 00       	nop
     7a0:	1d 98       	cbi	0x03, 5	; 3
     7a2:	00 00       	nop
     7a4:	00 00       	nop
     7a6:	1c 9a       	sbi	0x03, 4	; 3
     7a8:	00 00       	nop
     7aa:	00 00       	nop
     7ac:	1c 98       	cbi	0x03, 4	; 3
     7ae:	00 00       	nop
     7b0:	00 00       	nop
     7b2:	1d 9a       	sbi	0x03, 5	; 3
     7b4:	00 00       	nop
     7b6:	00 00       	nop
     7b8:	08 95       	ret

000007ba <done_read>:
     7ba:	15 9a       	sbi	0x02, 5	; 2
     7bc:	00 00       	nop
     7be:	00 00       	nop
     7c0:	1d 9a       	sbi	0x03, 5	; 3
     7c2:	00 00       	nop
     7c4:	00 00       	nop
     7c6:	1c 9a       	sbi	0x03, 4	; 3
     7c8:	00 00       	nop
     7ca:	00 00       	nop
     7cc:	1c 98       	cbi	0x03, 4	; 3
     7ce:	00 00       	nop
     7d0:	00 00       	nop
     7d2:	08 95       	ret

000007d4 <cbyte>:
     7d4:	28 2f       	mov	r18, r24
     7d6:	30 e0       	ldi	r19, 0x00	; 0
     7d8:	87 ff       	sbrs	r24, 7
     7da:	02 c0       	rjmp	.+4      	; 0x7e0 <cbyte+0xc>
     7dc:	20 50       	subi	r18, 0x00	; 0
     7de:	31 40       	sbci	r19, 0x01	; 1
     7e0:	c9 01       	movw	r24, r18
     7e2:	08 95       	ret

000007e4 <tilt_read>:
     7e4:	0e 94 78 03 	call	0x6f0	; 0x6f0 <start_accel>
     7e8:	80 e7       	ldi	r24, 0x70	; 112
     7ea:	0e 94 a6 03 	call	0x74c	; 0x74c <write_value>
     7ee:	0e 94 bd 03 	call	0x77a	; 0x77a <ack>
     7f2:	82 e0       	ldi	r24, 0x02	; 2
     7f4:	0e 94 a6 03 	call	0x74c	; 0x74c <write_value>
     7f8:	0e 94 bd 03 	call	0x77a	; 0x77a <ack>
     7fc:	0e 94 85 03 	call	0x70a	; 0x70a <stop_accel>
	...
     808:	0e 94 78 03 	call	0x6f0	; 0x6f0 <start_accel>
     80c:	81 e7       	ldi	r24, 0x71	; 113
     80e:	0e 94 a6 03 	call	0x74c	; 0x74c <write_value>
     812:	0e 94 bd 03 	call	0x77a	; 0x77a <ack>
     816:	0e 94 91 03 	call	0x722	; 0x722 <read_value>
     81a:	0e 94 cd 03 	call	0x79a	; 0x79a <next_byte>
     81e:	0e 94 91 03 	call	0x722	; 0x722 <read_value>
     822:	28 2f       	mov	r18, r24
     824:	30 e0       	ldi	r19, 0x00	; 0
     826:	87 ff       	sbrs	r24, 7
     828:	04 c0       	rjmp	.+8      	; 0x832 <tilt_read+0x4e>
     82a:	c9 01       	movw	r24, r18
     82c:	80 50       	subi	r24, 0x00	; 0
     82e:	91 40       	sbci	r25, 0x01	; 1
     830:	01 c0       	rjmp	.+2      	; 0x834 <tilt_read+0x50>
     832:	c9 01       	movw	r24, r18
     834:	90 93 91 02 	sts	0x0291, r25
     838:	80 93 90 02 	sts	0x0290, r24
     83c:	0e 94 cd 03 	call	0x79a	; 0x79a <next_byte>
     840:	0e 94 91 03 	call	0x722	; 0x722 <read_value>
     844:	0e 94 cd 03 	call	0x79a	; 0x79a <next_byte>
     848:	0e 94 91 03 	call	0x722	; 0x722 <read_value>
     84c:	28 2f       	mov	r18, r24
     84e:	30 e0       	ldi	r19, 0x00	; 0
     850:	87 ff       	sbrs	r24, 7
     852:	04 c0       	rjmp	.+8      	; 0x85c <tilt_read+0x78>
     854:	c9 01       	movw	r24, r18
     856:	80 50       	subi	r24, 0x00	; 0
     858:	91 40       	sbci	r25, 0x01	; 1
     85a:	01 c0       	rjmp	.+2      	; 0x85e <tilt_read+0x7a>
     85c:	c9 01       	movw	r24, r18
     85e:	90 93 93 02 	sts	0x0293, r25
     862:	80 93 92 02 	sts	0x0292, r24
     866:	0e 94 cd 03 	call	0x79a	; 0x79a <next_byte>
     86a:	0e 94 91 03 	call	0x722	; 0x722 <read_value>
     86e:	0e 94 cd 03 	call	0x79a	; 0x79a <next_byte>
     872:	0e 94 91 03 	call	0x722	; 0x722 <read_value>
     876:	28 2f       	mov	r18, r24
     878:	30 e0       	ldi	r19, 0x00	; 0
     87a:	87 ff       	sbrs	r24, 7
     87c:	04 c0       	rjmp	.+8      	; 0x886 <tilt_read+0xa2>
     87e:	c9 01       	movw	r24, r18
     880:	80 50       	subi	r24, 0x00	; 0
     882:	91 40       	sbci	r25, 0x01	; 1
     884:	01 c0       	rjmp	.+2      	; 0x888 <tilt_read+0xa4>
     886:	c9 01       	movw	r24, r18
     888:	90 93 9b 02 	sts	0x029B, r25
     88c:	80 93 9a 02 	sts	0x029A, r24
     890:	0e 94 dd 03 	call	0x7ba	; 0x7ba <done_read>
     894:	0e 94 85 03 	call	0x70a	; 0x70a <stop_accel>
     898:	08 95       	ret

0000089a <tilt_setup>:
     89a:	0e 94 78 03 	call	0x6f0	; 0x6f0 <start_accel>
     89e:	80 e7       	ldi	r24, 0x70	; 112
     8a0:	0e 94 a6 03 	call	0x74c	; 0x74c <write_value>
     8a4:	0e 94 bd 03 	call	0x77a	; 0x77a <ack>
     8a8:	84 e1       	ldi	r24, 0x14	; 20
     8aa:	0e 94 a6 03 	call	0x74c	; 0x74c <write_value>
     8ae:	0e 94 bd 03 	call	0x77a	; 0x77a <ack>
     8b2:	83 e0       	ldi	r24, 0x03	; 3
     8b4:	0e 94 a6 03 	call	0x74c	; 0x74c <write_value>
     8b8:	0e 94 bd 03 	call	0x77a	; 0x77a <ack>
     8bc:	0e 94 85 03 	call	0x70a	; 0x70a <stop_accel>
     8c0:	08 95       	ret

000008c2 <AccStart>:
     8c2:	15 9a       	sbi	0x02, 5	; 2
     8c4:	14 9a       	sbi	0x02, 4	; 2
     8c6:	1d 9a       	sbi	0x03, 5	; 3
     8c8:	1c 9a       	sbi	0x03, 4	; 3
     8ca:	00 00       	nop
     8cc:	00 00       	nop
     8ce:	1d 98       	cbi	0x03, 5	; 3
     8d0:	00 00       	nop
     8d2:	00 00       	nop
     8d4:	1c 98       	cbi	0x03, 4	; 3
     8d6:	00 00       	nop
     8d8:	00 00       	nop
     8da:	08 95       	ret

000008dc <AccStop>:
     8dc:	15 9a       	sbi	0x02, 5	; 2
     8de:	14 9a       	sbi	0x02, 4	; 2
     8e0:	1d 98       	cbi	0x03, 5	; 3
     8e2:	1c 9a       	sbi	0x03, 4	; 3
     8e4:	00 00       	nop
     8e6:	00 00       	nop
     8e8:	1d 9a       	sbi	0x03, 5	; 3
     8ea:	00 00       	nop
     8ec:	00 00       	nop
     8ee:	15 98       	cbi	0x02, 5	; 2
     8f0:	14 98       	cbi	0x02, 4	; 2
     8f2:	08 95       	ret

000008f4 <AccByteWrite>:
     8f4:	15 9a       	sbi	0x02, 5	; 2
     8f6:	90 e0       	ldi	r25, 0x00	; 0
     8f8:	87 ff       	sbrs	r24, 7
     8fa:	02 c0       	rjmp	.+4      	; 0x900 <AccByteWrite+0xc>
     8fc:	1d 9a       	sbi	0x03, 5	; 3
     8fe:	01 c0       	rjmp	.+2      	; 0x902 <AccByteWrite+0xe>
     900:	1d 98       	cbi	0x03, 5	; 3
     902:	00 00       	nop
     904:	00 00       	nop
     906:	1c 9a       	sbi	0x03, 4	; 3
	...
     910:	1c 98       	cbi	0x03, 4	; 3
     912:	00 00       	nop
     914:	00 00       	nop
     916:	9f 5f       	subi	r25, 0xFF	; 255
     918:	98 30       	cpi	r25, 0x08	; 8
     91a:	11 f0       	breq	.+4      	; 0x920 <AccByteWrite+0x2c>
     91c:	88 0f       	add	r24, r24
     91e:	ec cf       	rjmp	.-40     	; 0x8f8 <AccByteWrite+0x4>
     920:	08 95       	ret

00000922 <AccByteRead>:
     922:	15 98       	cbi	0x02, 5	; 2
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	80 e0       	ldi	r24, 0x00	; 0
     928:	88 0f       	add	r24, r24
	...
     932:	1c 9a       	sbi	0x03, 4	; 3
     934:	00 00       	nop
     936:	00 00       	nop
     938:	0d 99       	sbic	0x01, 5	; 1
     93a:	81 60       	ori	r24, 0x01	; 1
     93c:	00 00       	nop
     93e:	00 00       	nop
     940:	1c 98       	cbi	0x03, 4	; 3
     942:	9f 5f       	subi	r25, 0xFF	; 255
     944:	98 30       	cpi	r25, 0x08	; 8
     946:	81 f7       	brne	.-32     	; 0x928 <AccByteRead+0x6>
     948:	15 9a       	sbi	0x02, 5	; 2
     94a:	08 95       	ret

0000094c <AccAckRead>:
     94c:	15 98       	cbi	0x02, 5	; 2
     94e:	00 00       	nop
     950:	00 00       	nop
     952:	1d 9a       	sbi	0x03, 5	; 3
     954:	00 00       	nop
     956:	00 00       	nop
     958:	1c 9a       	sbi	0x03, 4	; 3
     95a:	00 00       	nop
     95c:	00 00       	nop
     95e:	1c 98       	cbi	0x03, 4	; 3
     960:	00 00       	nop
     962:	00 00       	nop
     964:	15 9a       	sbi	0x02, 5	; 2
     966:	00 00       	nop
     968:	00 00       	nop
     96a:	08 95       	ret

0000096c <AccAckWrite>:
     96c:	15 9a       	sbi	0x02, 5	; 2
     96e:	00 00       	nop
     970:	00 00       	nop
     972:	1d 98       	cbi	0x03, 5	; 3
     974:	00 00       	nop
     976:	00 00       	nop
     978:	1c 9a       	sbi	0x03, 4	; 3
     97a:	00 00       	nop
     97c:	00 00       	nop
     97e:	1c 98       	cbi	0x03, 4	; 3
     980:	00 00       	nop
     982:	00 00       	nop
     984:	1d 9a       	sbi	0x03, 5	; 3
     986:	00 00       	nop
     988:	00 00       	nop
     98a:	08 95       	ret

0000098c <AccNotAckWrite>:
     98c:	15 9a       	sbi	0x02, 5	; 2
     98e:	00 00       	nop
     990:	00 00       	nop
     992:	1d 9a       	sbi	0x03, 5	; 3
     994:	00 00       	nop
     996:	00 00       	nop
     998:	1c 9a       	sbi	0x03, 4	; 3
     99a:	00 00       	nop
     99c:	00 00       	nop
     99e:	1c 98       	cbi	0x03, 4	; 3
     9a0:	00 00       	nop
     9a2:	00 00       	nop
     9a4:	08 95       	ret

000009a6 <Acc_init>:
     9a6:	0e 94 61 04 	call	0x8c2	; 0x8c2 <AccStart>
     9aa:	80 e7       	ldi	r24, 0x70	; 112
     9ac:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <AccByteWrite>
     9b0:	0e 94 a6 04 	call	0x94c	; 0x94c <AccAckRead>
     9b4:	84 e1       	ldi	r24, 0x14	; 20
     9b6:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <AccByteWrite>
     9ba:	0e 94 a6 04 	call	0x94c	; 0x94c <AccAckRead>
     9be:	83 e0       	ldi	r24, 0x03	; 3
     9c0:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <AccByteWrite>
     9c4:	0e 94 a6 04 	call	0x94c	; 0x94c <AccAckRead>
     9c8:	0e 94 6e 04 	call	0x8dc	; 0x8dc <AccStop>
     9cc:	08 95       	ret

000009ce <AccGetData>:
     9ce:	0f 93       	push	r16
     9d0:	1f 93       	push	r17
     9d2:	0e 94 61 04 	call	0x8c2	; 0x8c2 <AccStart>
     9d6:	80 e7       	ldi	r24, 0x70	; 112
     9d8:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <AccByteWrite>
     9dc:	0e 94 a6 04 	call	0x94c	; 0x94c <AccAckRead>
     9e0:	82 e0       	ldi	r24, 0x02	; 2
     9e2:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <AccByteWrite>
     9e6:	0e 94 a6 04 	call	0x94c	; 0x94c <AccAckRead>
     9ea:	0e 94 6e 04 	call	0x8dc	; 0x8dc <AccStop>
	...
     9f6:	0e 94 61 04 	call	0x8c2	; 0x8c2 <AccStart>
     9fa:	81 e7       	ldi	r24, 0x71	; 113
     9fc:	0e 94 7a 04 	call	0x8f4	; 0x8f4 <AccByteWrite>
     a00:	0e 94 a6 04 	call	0x94c	; 0x94c <AccAckRead>
     a04:	0e 94 91 04 	call	0x922	; 0x922 <AccByteRead>
     a08:	0e 94 b6 04 	call	0x96c	; 0x96c <AccAckWrite>
     a0c:	0e 94 91 04 	call	0x922	; 0x922 <AccByteRead>
     a10:	08 2f       	mov	r16, r24
     a12:	0e 94 b6 04 	call	0x96c	; 0x96c <AccAckWrite>
     a16:	11 27       	eor	r17, r17
     a18:	07 fd       	sbrc	r16, 7
     a1a:	10 95       	com	r17
     a1c:	10 93 95 02 	sts	0x0295, r17
     a20:	00 93 94 02 	sts	0x0294, r16
     a24:	0e 94 91 04 	call	0x922	; 0x922 <AccByteRead>
     a28:	0e 94 b6 04 	call	0x96c	; 0x96c <AccAckWrite>
     a2c:	0e 94 91 04 	call	0x922	; 0x922 <AccByteRead>
     a30:	08 2f       	mov	r16, r24
     a32:	0e 94 b6 04 	call	0x96c	; 0x96c <AccAckWrite>
     a36:	11 27       	eor	r17, r17
     a38:	07 fd       	sbrc	r16, 7
     a3a:	10 95       	com	r17
     a3c:	10 93 97 02 	sts	0x0297, r17
     a40:	00 93 96 02 	sts	0x0296, r16
     a44:	0e 94 91 04 	call	0x922	; 0x922 <AccByteRead>
     a48:	0e 94 b6 04 	call	0x96c	; 0x96c <AccAckWrite>
     a4c:	0e 94 91 04 	call	0x922	; 0x922 <AccByteRead>
     a50:	08 2f       	mov	r16, r24
     a52:	0e 94 c6 04 	call	0x98c	; 0x98c <AccNotAckWrite>
     a56:	11 27       	eor	r17, r17
     a58:	07 fd       	sbrc	r16, 7
     a5a:	10 95       	com	r17
     a5c:	10 93 99 02 	sts	0x0299, r17
     a60:	00 93 98 02 	sts	0x0298, r16
     a64:	0e 94 6e 04 	call	0x8dc	; 0x8dc <AccStop>
     a68:	1f 91       	pop	r17
     a6a:	0f 91       	pop	r16
     a6c:	08 95       	ret

00000a6e <lights>:
int 	sDcnt;

void ADC_set(BYTE);

void  lights(int n) // power bar meter!
{
     a6e:	9c 01       	movw	r18, r24
		RUN_LED1_OFF;
     a70:	dd 9a       	sbi	0x1b, 5	; 27
		RUN_LED2_OFF;
     a72:	de 9a       	sbi	0x1b, 6	; 27
		ERR_LED_OFF;
     a74:	df 9a       	sbi	0x1b, 7	; 27
		PWR_LED1_OFF;
     a76:	80 91 65 00 	lds	r24, 0x0065
     a7a:	84 60       	ori	r24, 0x04	; 4
     a7c:	80 93 65 00 	sts	0x0065, r24
		PWR_LED2_OFF;	
     a80:	af 9a       	sbi	0x15, 7	; 21

		if (n > 1)    ERR_LED_ON;
     a82:	22 30       	cpi	r18, 0x02	; 2
     a84:	31 05       	cpc	r19, r1
     a86:	ac f0       	brlt	.+42     	; 0xab2 <lights+0x44>
     a88:	df 98       	cbi	0x1b, 7	; 27
		if (n > 8)    RUN_LED1_ON;		
     a8a:	29 30       	cpi	r18, 0x09	; 9
     a8c:	31 05       	cpc	r19, r1
     a8e:	8c f0       	brlt	.+34     	; 0xab2 <lights+0x44>
     a90:	dd 98       	cbi	0x1b, 5	; 27
		if (n > 16)   RUN_LED2_ON;		
     a92:	21 31       	cpi	r18, 0x11	; 17
     a94:	31 05       	cpc	r19, r1
     a96:	6c f0       	brlt	.+26     	; 0xab2 <lights+0x44>
     a98:	de 98       	cbi	0x1b, 6	; 27
		if (n > 32)   PWR_LED1_ON;		
     a9a:	21 32       	cpi	r18, 0x21	; 33
     a9c:	31 05       	cpc	r19, r1
     a9e:	4c f0       	brlt	.+18     	; 0xab2 <lights+0x44>
     aa0:	80 91 65 00 	lds	r24, 0x0065
     aa4:	8b 7f       	andi	r24, 0xFB	; 251
     aa6:	80 93 65 00 	sts	0x0065, r24
		if (n > 64)   PWR_LED2_ON;		
     aaa:	21 34       	cpi	r18, 0x41	; 65
     aac:	31 05       	cpc	r19, r1
     aae:	0c f0       	brlt	.+2      	; 0xab2 <lights+0x44>
     ab0:	af 98       	cbi	0x15, 7	; 21
     ab2:	08 95       	ret

00000ab4 <sample_sound>:
}

void sample_sound(int status)
{
     ab4:	89 2b       	or	r24, r25
     ab6:	79 f0       	breq	.+30     	; 0xad6 <sample_sound+0x22>
	if (status)
	{
		// 	set timer interupt on
		sDcnt=0;
     ab8:	10 92 b4 02 	sts	0x02B4, r1
     abc:	10 92 b3 02 	sts	0x02B3, r1

		TIMSK |= 0x01;
     ac0:	87 b7       	in	r24, 0x37	; 55
     ac2:	81 60       	ori	r24, 0x01	; 1
     ac4:	87 bf       	out	0x37, r24	; 55
		EIMSK |= 0x40;
     ac6:	89 b7       	in	r24, 0x39	; 57
     ac8:	80 64       	ori	r24, 0x40	; 64
     aca:	89 bf       	out	0x39, r24	; 57
		RUN_LED1_ON;		
     acc:	dd 98       	cbi	0x1b, 5	; 27
		MIC_SAMPLING=1;
     ace:	81 e0       	ldi	r24, 0x01	; 1
     ad0:	80 93 85 02 	sts	0x0285, r24
     ad4:	08 95       	ret
	}
	else
	{
		// 	set timer interupt off	
		TIMSK &= 0xFE;
     ad6:	87 b7       	in	r24, 0x37	; 55
     ad8:	8e 7f       	andi	r24, 0xFE	; 254
     ada:	87 bf       	out	0x37, r24	; 55
		EIMSK &= 0xBF;
     adc:	89 b7       	in	r24, 0x39	; 57
     ade:	8f 7b       	andi	r24, 0xBF	; 191
     ae0:	89 bf       	out	0x39, r24	; 57
		lights(0);
     ae2:	80 e0       	ldi	r24, 0x00	; 0
     ae4:	90 e0       	ldi	r25, 0x00	; 0
     ae6:	0e 94 37 05 	call	0xa6e	; 0xa6e <lights>
		MIC_SAMPLING=0;
     aea:	10 92 85 02 	sts	0x0285, r1
     aee:	08 95       	ret

00000af0 <__vector_21>:

/********************************************************************************/


ISR(ADC_vect)
{
     af0:	1f 92       	push	r1
     af2:	0f 92       	push	r0
     af4:	0f b6       	in	r0, 0x3f	; 63
     af6:	0f 92       	push	r0
     af8:	0b b6       	in	r0, 0x3b	; 59
     afa:	0f 92       	push	r0
     afc:	11 24       	eor	r1, r1
     afe:	2f 93       	push	r18
     b00:	3f 93       	push	r19
     b02:	4f 93       	push	r20
     b04:	5f 93       	push	r21
     b06:	6f 93       	push	r22
     b08:	7f 93       	push	r23
     b0a:	8f 93       	push	r24
     b0c:	9f 93       	push	r25
     b0e:	af 93       	push	r26
     b10:	bf 93       	push	r27
     b12:	ef 93       	push	r30
     b14:	ff 93       	push	r31
	WORD i;
	gAD_val=(signed char)ADCH;
     b16:	95 b1       	in	r25, 0x05	; 5
     b18:	90 93 af 02 	sts	0x02AF, r25
	switch(gAD_Ch_Index){
     b1c:	80 91 b0 02 	lds	r24, 0x02B0
     b20:	81 30       	cpi	r24, 0x01	; 1
     b22:	41 f0       	breq	.+16     	; 0xb34 <__vector_21+0x44>
     b24:	81 30       	cpi	r24, 0x01	; 1
     b26:	18 f0       	brcs	.+6      	; 0xb2e <__vector_21+0x3e>
     b28:	8f 30       	cpi	r24, 0x0F	; 15
     b2a:	91 f5       	brne	.+100    	; 0xb90 <__vector_21+0xa0>
     b2c:	0c c0       	rjmp	.+24     	; 0xb46 <__vector_21+0x56>
		case PSD_CH:
    	    gPSD_val = (BYTE)gAD_val;
     b2e:	90 93 ae 02 	sts	0x02AE, r25
     b32:	2e c0       	rjmp	.+92     	; 0xb90 <__vector_21+0xa0>
			break; 
		case VOLTAGE_CH:
			i = (BYTE)gAD_val;
			gVOLTAGE = i*57;
     b34:	89 e3       	ldi	r24, 0x39	; 57
     b36:	98 9f       	mul	r25, r24
     b38:	c0 01       	movw	r24, r0
     b3a:	11 24       	eor	r1, r1
     b3c:	90 93 9d 02 	sts	0x029D, r25
     b40:	80 93 9c 02 	sts	0x029C, r24
     b44:	25 c0       	rjmp	.+74     	; 0xb90 <__vector_21+0xa0>
			break; 
		case MIC_CH:
			if((BYTE)gAD_val < 230)
     b46:	96 3e       	cpi	r25, 0xE6	; 230
     b48:	18 f4       	brcc	.+6      	; 0xb50 <__vector_21+0x60>
				gMIC_val = (BYTE)gAD_val;
     b4a:	90 93 b1 02 	sts	0x02B1, r25
     b4e:	02 c0       	rjmp	.+4      	; 0xb54 <__vector_21+0x64>
			else
				gMIC_val = 0;
     b50:	10 92 b1 02 	sts	0x02B1, r1
				
			lights(gMIC_val);
     b54:	80 91 b1 02 	lds	r24, 0x02B1
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	0e 94 37 05 	call	0xa6e	; 0xa6e <lights>
			sData[sDcnt] = (sData[sDcnt] + gMIC_val)/2;
     b5e:	80 91 b3 02 	lds	r24, 0x02B3
     b62:	90 91 b4 02 	lds	r25, 0x02B4
     b66:	fc 01       	movw	r30, r24
     b68:	e2 56       	subi	r30, 0x62	; 98
     b6a:	fd 4f       	sbci	r31, 0xFD	; 253
     b6c:	40 81       	ld	r20, Z
     b6e:	20 91 b1 02 	lds	r18, 0x02B1
     b72:	30 e0       	ldi	r19, 0x00	; 0
     b74:	24 0f       	add	r18, r20
     b76:	31 1d       	adc	r19, r1
     b78:	35 95       	asr	r19
     b7a:	27 95       	ror	r18
     b7c:	20 83       	st	Z, r18
			sDcnt = (sDcnt + 1) % SDATASZ;  // store sample
     b7e:	01 96       	adiw	r24, 0x01	; 1
     b80:	60 e1       	ldi	r22, 0x10	; 16
     b82:	70 e0       	ldi	r23, 0x00	; 0
     b84:	0e 94 0f 10 	call	0x201e	; 0x201e <__divmodhi4>
     b88:	90 93 b4 02 	sts	0x02B4, r25
     b8c:	80 93 b3 02 	sts	0x02B3, r24
			break; 
	}  
	//F_AD_CONVERTING = 0;    
}
     b90:	ff 91       	pop	r31
     b92:	ef 91       	pop	r30
     b94:	bf 91       	pop	r27
     b96:	af 91       	pop	r26
     b98:	9f 91       	pop	r25
     b9a:	8f 91       	pop	r24
     b9c:	7f 91       	pop	r23
     b9e:	6f 91       	pop	r22
     ba0:	5f 91       	pop	r21
     ba2:	4f 91       	pop	r20
     ba4:	3f 91       	pop	r19
     ba6:	2f 91       	pop	r18
     ba8:	0f 90       	pop	r0
     baa:	0b be       	out	0x3b, r0	; 59
     bac:	0f 90       	pop	r0
     bae:	0f be       	out	0x3f, r0	; 63
     bb0:	0f 90       	pop	r0
     bb2:	1f 90       	pop	r1
     bb4:	18 95       	reti

00000bb6 <ADC_set>:

void ADC_set(BYTE mode)
{                                    
     bb6:	90 91 b0 02 	lds	r25, 0x02B0
     bba:	90 62       	ori	r25, 0x20	; 32
     bbc:	97 b9       	out	0x07, r25	; 7
	ADMUX=0x20 | gAD_Ch_Index;
	ADCSRA=mode;     
     bbe:	86 b9       	out	0x06, r24	; 6
}	
     bc0:	08 95       	ret

00000bc2 <PSD_on>:

void PSD_on(void)
{
     bc2:	c5 9a       	sbi	0x18, 5	; 24
     bc4:	84 ef       	ldi	r24, 0xF4	; 244
     bc6:	91 e0       	ldi	r25, 0x01	; 1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     bc8:	20 e7       	ldi	r18, 0x70	; 112
     bca:	31 e0       	ldi	r19, 0x01	; 1
     bcc:	f9 01       	movw	r30, r18
     bce:	31 97       	sbiw	r30, 0x01	; 1
     bd0:	f1 f7       	brne	.-4      	; 0xbce <PSD_on+0xc>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     bd2:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     bd4:	d9 f7       	brne	.-10     	; 0xbcc <PSD_on+0xa>
	PSD_ON;
   	_delay_ms(50);
}
     bd6:	08 95       	ret

00000bd8 <PSD_off>:

void PSD_off(void)
{
     bd8:	c5 98       	cbi	0x18, 5	; 24
	PSD_OFF;
}
     bda:	08 95       	ret

00000bdc <Get_AD_PSD>:

void Get_AD_PSD(void)
{
     bdc:	ef 92       	push	r14
     bde:	ff 92       	push	r15
     be0:	0f 93       	push	r16
     be2:	1f 93       	push	r17
	float	tmp = 0;
	float	dist;
	
	if (CHK_BIT5(PORTB)==0) PSD_on();
     be4:	c5 99       	sbic	0x18, 5	; 24
     be6:	0a c0       	rjmp	.+20     	; 0xbfc <Get_AD_PSD+0x20>
	ADCSRA=mode;     
}	

void PSD_on(void)
{
	PSD_ON;
     be8:	c5 9a       	sbi	0x18, 5	; 24
     bea:	84 ef       	ldi	r24, 0xF4	; 244
     bec:	91 e0       	ldi	r25, 0x01	; 1
     bee:	20 e7       	ldi	r18, 0x70	; 112
     bf0:	31 e0       	ldi	r19, 0x01	; 1
     bf2:	f9 01       	movw	r30, r18
     bf4:	31 97       	sbiw	r30, 0x01	; 1
     bf6:	f1 f7       	brne	.-4      	; 0xbf4 <Get_AD_PSD+0x18>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     bf8:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     bfa:	d9 f7       	brne	.-10     	; 0xbf2 <Get_AD_PSD+0x16>
	float	tmp = 0;
	float	dist;
	
	if (CHK_BIT5(PORTB)==0) PSD_on();
	
	EIMSK &= 0xBF;   // disable interupts
     bfc:	89 b7       	in	r24, 0x39	; 57
     bfe:	8f 7b       	andi	r24, 0xBF	; 191
     c00:	89 bf       	out	0x39, r24	; 57

	gAD_Ch_Index = PSD_CH;
     c02:	10 92 b0 02 	sts	0x02B0, r1
	//F_AD_CONVERTING = 0;    
}

void ADC_set(BYTE mode)
{                                    
	ADMUX=0x20 | gAD_Ch_Index;
     c06:	80 e2       	ldi	r24, 0x20	; 32
     c08:	87 b9       	out	0x07, r24	; 7
	ADCSRA=mode;     
     c0a:	8c ed       	ldi	r24, 0xDC	; 220
     c0c:	86 b9       	out	0x06, r24	; 6
	gAD_Ch_Index = PSD_CH;
   	//F_AD_CONVERTING = 1;
   	ADC_set(ADC_MODE_SINGLE);
	
   	//while(F_AD_CONVERTING);    
    while (bit_is_set(ADCSRA, ADSC));
     c0e:	36 99       	sbic	0x06, 6	; 6
     c10:	fe cf       	rjmp	.-4      	; 0xc0e <Get_AD_PSD+0x32>
        
   	tmp = tmp + gPSD_val;
     c12:	60 91 ae 02 	lds	r22, 0x02AE
	
	//EIMSK |= 0x40;   // re-enable interupts

	dist = 1117.2 / (tmp - 6.89);
     c16:	70 e0       	ldi	r23, 0x00	; 0
     c18:	88 27       	eor	r24, r24
     c1a:	77 fd       	sbrc	r23, 7
     c1c:	80 95       	com	r24
     c1e:	98 2f       	mov	r25, r24
     c20:	0e 94 5c 0d 	call	0x1ab8	; 0x1ab8 <__floatsisf>
     c24:	20 e0       	ldi	r18, 0x00	; 0
     c26:	30 e0       	ldi	r19, 0x00	; 0
     c28:	40 e0       	ldi	r20, 0x00	; 0
     c2a:	50 e0       	ldi	r21, 0x00	; 0
     c2c:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <__addsf3>
     c30:	21 ee       	ldi	r18, 0xE1	; 225
     c32:	3a e7       	ldi	r19, 0x7A	; 122
     c34:	4c ed       	ldi	r20, 0xDC	; 220
     c36:	50 e4       	ldi	r21, 0x40	; 64
     c38:	0e 94 c4 0b 	call	0x1788	; 0x1788 <__subsf3>
     c3c:	9b 01       	movw	r18, r22
     c3e:	ac 01       	movw	r20, r24
     c40:	66 e6       	ldi	r22, 0x66	; 102
     c42:	76 ea       	ldi	r23, 0xA6	; 166
     c44:	8b e8       	ldi	r24, 0x8B	; 139
     c46:	94 e4       	ldi	r25, 0x44	; 68
     c48:	0e 94 22 0c 	call	0x1844	; 0x1844 <__divsf3>
     c4c:	7b 01       	movw	r14, r22
     c4e:	8c 01       	movw	r16, r24
	if(dist < 0) dist = 50;
     c50:	20 e0       	ldi	r18, 0x00	; 0
     c52:	30 e0       	ldi	r19, 0x00	; 0
     c54:	40 e0       	ldi	r20, 0x00	; 0
     c56:	50 e0       	ldi	r21, 0x00	; 0
     c58:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <__ltsf2>
     c5c:	88 23       	and	r24, r24
     c5e:	fc f0       	brlt	.+62     	; 0xc9e <Get_AD_PSD+0xc2>
	else if(dist < 10) dist = 10;
     c60:	20 e0       	ldi	r18, 0x00	; 0
     c62:	30 e0       	ldi	r19, 0x00	; 0
     c64:	40 e2       	ldi	r20, 0x20	; 32
     c66:	51 e4       	ldi	r21, 0x41	; 65
     c68:	c8 01       	movw	r24, r16
     c6a:	b7 01       	movw	r22, r14
     c6c:	0e 94 2c 0d 	call	0x1a58	; 0x1a58 <__ltsf2>
     c70:	88 23       	and	r24, r24
     c72:	5c f4       	brge	.+22     	; 0xc8a <Get_AD_PSD+0xae>
     c74:	0f 2e       	mov	r0, r31
     c76:	f0 e0       	ldi	r31, 0x00	; 0
     c78:	ef 2e       	mov	r14, r31
     c7a:	f0 e0       	ldi	r31, 0x00	; 0
     c7c:	ff 2e       	mov	r15, r31
     c7e:	f0 e2       	ldi	r31, 0x20	; 32
     c80:	0f 2f       	mov	r16, r31
     c82:	f1 e4       	ldi	r31, 0x41	; 65
     c84:	1f 2f       	mov	r17, r31
     c86:	f0 2d       	mov	r31, r0
     c88:	14 c0       	rjmp	.+40     	; 0xcb2 <Get_AD_PSD+0xd6>
	else if(dist > 50) dist = 50;
     c8a:	20 e0       	ldi	r18, 0x00	; 0
     c8c:	30 e0       	ldi	r19, 0x00	; 0
     c8e:	48 e4       	ldi	r20, 0x48	; 72
     c90:	52 e4       	ldi	r21, 0x42	; 66
     c92:	c8 01       	movw	r24, r16
     c94:	b7 01       	movw	r22, r14
     c96:	0e 94 cc 0c 	call	0x1998	; 0x1998 <__gtsf2>
     c9a:	18 16       	cp	r1, r24
     c9c:	54 f4       	brge	.+20     	; 0xcb2 <Get_AD_PSD+0xd6>
     c9e:	0f 2e       	mov	r0, r31
     ca0:	f0 e0       	ldi	r31, 0x00	; 0
     ca2:	ef 2e       	mov	r14, r31
     ca4:	f0 e0       	ldi	r31, 0x00	; 0
     ca6:	ff 2e       	mov	r15, r31
     ca8:	f8 e4       	ldi	r31, 0x48	; 72
     caa:	0f 2f       	mov	r16, r31
     cac:	f2 e4       	ldi	r31, 0x42	; 66
     cae:	1f 2f       	mov	r17, r31
     cb0:	f0 2d       	mov	r31, r0
	gDistance = (BYTE)dist;
     cb2:	c8 01       	movw	r24, r16
     cb4:	b7 01       	movw	r22, r14
     cb6:	0e 94 4c 0a 	call	0x1498	; 0x1498 <__fixunssfsi>
     cba:	60 93 b5 02 	sts	0x02B5, r22
}
     cbe:	1f 91       	pop	r17
     cc0:	0f 91       	pop	r16
     cc2:	ff 90       	pop	r15
     cc4:	ef 90       	pop	r14
     cc6:	08 95       	ret

00000cc8 <Get_AD_MIC>:

//------------------------------------------------------------------------------
// MIC  A/D
//------------------------------------------------------------------------------
void Get_AD_MIC(void)
{
     cc8:	cf 92       	push	r12
     cca:	df 92       	push	r13
     ccc:	ef 92       	push	r14
     cce:	ff 92       	push	r15
     cd0:	0f 93       	push	r16
     cd2:	1f 93       	push	r17
     cd4:	cf 93       	push	r28
     cd6:	df 93       	push	r29
	WORD	i;
	float	tmp = 0;
	
	gAD_Ch_Index = MIC_CH;
     cd8:	8f e0       	ldi	r24, 0x0F	; 15
     cda:	80 93 b0 02 	sts	0x02B0, r24
     cde:	c0 e0       	ldi	r28, 0x00	; 0
     ce0:	d0 e0       	ldi	r29, 0x00	; 0
     ce2:	0f 2e       	mov	r0, r31
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	ef 2e       	mov	r14, r31
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	ff 2e       	mov	r15, r31
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	0f 2f       	mov	r16, r31
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	1f 2f       	mov	r17, r31
     cf4:	f0 2d       	mov	r31, r0
	//F_AD_CONVERTING = 0;    
}

void ADC_set(BYTE mode)
{                                    
	ADMUX=0x20 | gAD_Ch_Index;
     cf6:	6f e2       	ldi	r22, 0x2F	; 47
     cf8:	c6 2e       	mov	r12, r22
	ADCSRA=mode;     
     cfa:	5c ed       	ldi	r21, 0xDC	; 220
     cfc:	d5 2e       	mov	r13, r21
	//F_AD_CONVERTING = 0;    
}

void ADC_set(BYTE mode)
{                                    
	ADMUX=0x20 | gAD_Ch_Index;
     cfe:	c7 b8       	out	0x07, r12	; 7
	ADCSRA=mode;     
     d00:	d6 b8       	out	0x06, r13	; 6
	gAD_Ch_Index = MIC_CH;
	for(i = 0; i < 50; i++){
	
    	//F_AD_CONVERTING = 1;
	   	ADC_set(ADC_MODE_SINGLE);
    	while(bit_is_set(ADCSRA, ADSC));            
     d02:	36 99       	sbic	0x06, 6	; 6
     d04:	fe cf       	rjmp	.-4      	; 0xd02 <Get_AD_MIC+0x3a>
    	tmp = tmp + gMIC_val;
     d06:	60 91 b1 02 	lds	r22, 0x02B1
     d0a:	70 e0       	ldi	r23, 0x00	; 0
     d0c:	88 27       	eor	r24, r24
     d0e:	77 fd       	sbrc	r23, 7
     d10:	80 95       	com	r24
     d12:	98 2f       	mov	r25, r24
     d14:	0e 94 5c 0d 	call	0x1ab8	; 0x1ab8 <__floatsisf>
     d18:	9b 01       	movw	r18, r22
     d1a:	ac 01       	movw	r20, r24
     d1c:	c8 01       	movw	r24, r16
     d1e:	b7 01       	movw	r22, r14
     d20:	0e 94 f5 0b 	call	0x17ea	; 0x17ea <__addsf3>
     d24:	7b 01       	movw	r14, r22
     d26:	8c 01       	movw	r16, r24
{
	WORD	i;
	float	tmp = 0;
	
	gAD_Ch_Index = MIC_CH;
	for(i = 0; i < 50; i++){
     d28:	21 96       	adiw	r28, 0x01	; 1
     d2a:	c2 33       	cpi	r28, 0x32	; 50
     d2c:	d1 05       	cpc	r29, r1
     d2e:	39 f7       	brne	.-50     	; 0xcfe <Get_AD_MIC+0x36>
	   	ADC_set(ADC_MODE_SINGLE);
    	while(bit_is_set(ADCSRA, ADSC));            
    	tmp = tmp + gMIC_val;
    }
    tmp = tmp / 10;
	gSoundLevel = (BYTE)tmp;
     d30:	20 e0       	ldi	r18, 0x00	; 0
     d32:	30 e0       	ldi	r19, 0x00	; 0
     d34:	40 e2       	ldi	r20, 0x20	; 32
     d36:	51 e4       	ldi	r21, 0x41	; 65
     d38:	0e 94 22 0c 	call	0x1844	; 0x1844 <__divsf3>
     d3c:	0e 94 4c 0a 	call	0x1498	; 0x1498 <__fixunssfsi>
     d40:	60 93 b2 02 	sts	0x02B2, r22
}
     d44:	df 91       	pop	r29
     d46:	cf 91       	pop	r28
     d48:	1f 91       	pop	r17
     d4a:	0f 91       	pop	r16
     d4c:	ff 90       	pop	r15
     d4e:	ef 90       	pop	r14
     d50:	df 90       	pop	r13
     d52:	cf 90       	pop	r12
     d54:	08 95       	ret

00000d56 <Get_VOLTAGE>:

//------------------------------------------------------------------------------
//   A/D
//------------------------------------------------------------------------------
void Get_VOLTAGE(void)
{
     d56:	81 e0       	ldi	r24, 0x01	; 1
     d58:	80 93 b0 02 	sts	0x02B0, r24
	gAD_Ch_Index = VOLTAGE_CH;
	F_AD_CONVERTING = 1;
     d5c:	80 93 84 02 	sts	0x0284, r24
	//F_AD_CONVERTING = 0;    
}

void ADC_set(BYTE mode)
{                                    
	ADMUX=0x20 | gAD_Ch_Index;
     d60:	81 e2       	ldi	r24, 0x21	; 33
     d62:	87 b9       	out	0x07, r24	; 7
	ADCSRA=mode;     
     d64:	8c ed       	ldi	r24, 0xDC	; 220
     d66:	86 b9       	out	0x06, r24	; 6
void Get_VOLTAGE(void)
{
	gAD_Ch_Index = VOLTAGE_CH;
	F_AD_CONVERTING = 1;
   	ADC_set(ADC_MODE_SINGLE);
	while (bit_is_set(ADCSRA, ADSC));	    // wait until value ready
     d68:	36 99       	sbic	0x06, 6	; 6
     d6a:	fe cf       	rjmp	.-4      	; 0xd68 <Get_VOLTAGE+0x12>
	//while(F_AD_CONVERTING);
     d6c:	08 95       	ret

00000d6e <heart>:
//------------------------------------------------------------------------------
// Timer
//------------------------------------------------------------------------------

void heart()
{
     d6e:	80 91 c0 02 	lds	r24, 0x02C0
     d72:	90 91 c1 02 	lds	r25, 0x02C1
     d76:	88 3c       	cpi	r24, 0xC8	; 200
     d78:	91 05       	cpc	r25, r1
     d7a:	10 f4       	brcc	.+4      	; 0xd80 <heart+0x12>
	// 1000 ms 
	// 0-200 ms PF1 LED ON  200-400 ms PF2 LED on
	// else off
	if (g10MSEC<200)
	{
		PF1_LED1_ON;    
     d7c:	da 98       	cbi	0x1b, 2	; 27
     d7e:	13 c0       	rjmp	.+38     	; 0xda6 <heart+0x38>
		PF1_LED2_OFF;
		PF2_LED_OFF;
	}
	else if (g10MSEC>200 && g10MSEC<400)
     d80:	80 91 c0 02 	lds	r24, 0x02C0
     d84:	90 91 c1 02 	lds	r25, 0x02C1
     d88:	89 3c       	cpi	r24, 0xC9	; 201
     d8a:	91 05       	cpc	r25, r1
     d8c:	58 f0       	brcs	.+22     	; 0xda4 <heart+0x36>
     d8e:	80 91 c0 02 	lds	r24, 0x02C0
     d92:	90 91 c1 02 	lds	r25, 0x02C1
     d96:	80 59       	subi	r24, 0x90	; 144
     d98:	91 40       	sbci	r25, 0x01	; 1
     d9a:	20 f4       	brcc	.+8      	; 0xda4 <heart+0x36>
	{
		PF1_LED1_OFF;    
     d9c:	da 9a       	sbi	0x1b, 2	; 27
		PF1_LED2_OFF;
     d9e:	db 9a       	sbi	0x1b, 3	; 27
		PF2_LED_ON;
     da0:	dc 98       	cbi	0x1b, 4	; 27
     da2:	08 95       	ret
	}
	else
	{
		PF1_LED1_OFF;    
     da4:	da 9a       	sbi	0x1b, 2	; 27
		PF1_LED2_OFF;
     da6:	db 9a       	sbi	0x1b, 3	; 27
		PF2_LED_OFF;
     da8:	dc 9a       	sbi	0x1b, 4	; 27
     daa:	08 95       	ret

00000dac <delay_ms>:
	}
}

void delay_ms(int ms)
{
     dac:	90 93 bd 02 	sts	0x02BD, r25
     db0:	80 93 bc 02 	sts	0x02BC, r24
	g10Mtimer=ms;
	while (g10Mtimer>0)
     db4:	80 91 bc 02 	lds	r24, 0x02BC
     db8:	90 91 bd 02 	lds	r25, 0x02BD
     dbc:	89 2b       	or	r24, r25
     dbe:	d1 f7       	brne	.-12     	; 0xdb4 <delay_ms+0x8>
	{
		//g10Mtime is decremented evry 1ms by interupt.
	}
}
     dc0:	08 95       	ret

00000dc2 <DetectPower>:

//------------------------------------------------------------------------------
// 
//------------------------------------------------------------------------------
void DetectPower(void)
{
     dc2:	80 91 b6 02 	lds	r24, 0x02B6
     dc6:	88 23       	and	r24, r24
     dc8:	11 f1       	breq	.+68     	; 0xe0e <DetectPower+0x4c>
	if(F_PS_PLUGGED){
		if(gVOLTAGE >= U_T_OF_POWER)
     dca:	80 91 9c 02 	lds	r24, 0x029C
     dce:	90 91 9d 02 	lds	r25, 0x029D
     dd2:	8c 51       	subi	r24, 0x1C	; 28
     dd4:	95 42       	sbci	r25, 0x25	; 37
     dd6:	28 f0       	brcs	.+10     	; 0xde2 <DetectPower+0x20>
			gPSunplugCount = 0;
     dd8:	10 92 ca 02 	sts	0x02CA, r1
     ddc:	10 92 c9 02 	sts	0x02C9, r1
     de0:	09 c0       	rjmp	.+18     	; 0xdf4 <DetectPower+0x32>
		else
			gPSunplugCount++;
     de2:	80 91 c9 02 	lds	r24, 0x02C9
     de6:	90 91 ca 02 	lds	r25, 0x02CA
     dea:	01 96       	adiw	r24, 0x01	; 1
     dec:	90 93 ca 02 	sts	0x02CA, r25
     df0:	80 93 c9 02 	sts	0x02C9, r24
		if(gPSunplugCount > 6){
     df4:	80 91 c9 02 	lds	r24, 0x02C9
     df8:	90 91 ca 02 	lds	r25, 0x02CA
     dfc:	07 97       	sbiw	r24, 0x07	; 7
     dfe:	68 f1       	brcs	.+90     	; 0xe5a <DetectPower+0x98>
			F_PS_PLUGGED = 0;
     e00:	10 92 b6 02 	sts	0x02B6, r1
			gPSunplugCount = 0;
     e04:	10 92 ca 02 	sts	0x02CA, r1
     e08:	10 92 c9 02 	sts	0x02C9, r1
     e0c:	08 95       	ret
		}
	}
	else{
		if(gVOLTAGE >= U_T_OF_POWER){
     e0e:	80 91 9c 02 	lds	r24, 0x029C
     e12:	90 91 9d 02 	lds	r25, 0x029D
     e16:	8c 51       	subi	r24, 0x1C	; 28
     e18:	95 42       	sbci	r25, 0x25	; 37
     e1a:	70 f0       	brcs	.+28     	; 0xe38 <DetectPower+0x76>
			gPSunplugCount = 0;
     e1c:	10 92 ca 02 	sts	0x02CA, r1
     e20:	10 92 c9 02 	sts	0x02C9, r1
			gPSplugCount++;
     e24:	80 91 be 02 	lds	r24, 0x02BE
     e28:	90 91 bf 02 	lds	r25, 0x02BF
     e2c:	01 96       	adiw	r24, 0x01	; 1
     e2e:	90 93 bf 02 	sts	0x02BF, r25
     e32:	80 93 be 02 	sts	0x02BE, r24
     e36:	04 c0       	rjmp	.+8      	; 0xe40 <DetectPower+0x7e>
		}
		else{
			gPSplugCount = 0;
     e38:	10 92 bf 02 	sts	0x02BF, r1
     e3c:	10 92 be 02 	sts	0x02BE, r1
		}

		if(gPSplugCount>2){
     e40:	80 91 be 02 	lds	r24, 0x02BE
     e44:	90 91 bf 02 	lds	r25, 0x02BF
     e48:	03 97       	sbiw	r24, 0x03	; 3
     e4a:	38 f0       	brcs	.+14     	; 0xe5a <DetectPower+0x98>
			F_PS_PLUGGED = 1;
     e4c:	81 e0       	ldi	r24, 0x01	; 1
     e4e:	80 93 b6 02 	sts	0x02B6, r24
			gPSplugCount = 0;
     e52:	10 92 bf 02 	sts	0x02BF, r1
     e56:	10 92 be 02 	sts	0x02BE, r1
     e5a:	08 95       	ret

00000e5c <SelfTest1>:
		}
	}
}

void SelfTest1(void)
{
     e5c:	80 91 65 00 	lds	r24, 0x0065
     e60:	8b 7f       	andi	r24, 0xFB	; 251
     e62:	80 93 65 00 	sts	0x0065, r24
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     e66:	8c e3       	ldi	r24, 0x3C	; 60
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	90 93 bd 02 	sts	0x02BD, r25
     e6e:	80 93 bc 02 	sts	0x02BC, r24
	while (g10Mtimer>0)
     e72:	80 91 bc 02 	lds	r24, 0x02BC
     e76:	90 91 bd 02 	lds	r25, 0x02BD
     e7a:	89 2b       	or	r24, r25
     e7c:	d1 f7       	brne	.-12     	; 0xe72 <SelfTest1+0x16>
	}
}

void SelfTest1(void)
{
	PWR_LED1_ON;	delay_ms(60);	PWR_LED1_OFF;
     e7e:	80 91 65 00 	lds	r24, 0x0065
     e82:	84 60       	ori	r24, 0x04	; 4
     e84:	80 93 65 00 	sts	0x0065, r24
	PWR_LED2_ON;	delay_ms(60);	PWR_LED2_OFF;
     e88:	af 98       	cbi	0x15, 7	; 21
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     e8a:	8c e3       	ldi	r24, 0x3C	; 60
     e8c:	90 e0       	ldi	r25, 0x00	; 0
     e8e:	90 93 bd 02 	sts	0x02BD, r25
     e92:	80 93 bc 02 	sts	0x02BC, r24
	while (g10Mtimer>0)
     e96:	80 91 bc 02 	lds	r24, 0x02BC
     e9a:	90 91 bd 02 	lds	r25, 0x02BD
     e9e:	89 2b       	or	r24, r25
     ea0:	d1 f7       	brne	.-12     	; 0xe96 <SelfTest1+0x3a>
}

void SelfTest1(void)
{
	PWR_LED1_ON;	delay_ms(60);	PWR_LED1_OFF;
	PWR_LED2_ON;	delay_ms(60);	PWR_LED2_OFF;
     ea2:	af 9a       	sbi	0x15, 7	; 21
	RUN_LED1_ON;	delay_ms(60);	RUN_LED1_OFF;
     ea4:	dd 98       	cbi	0x1b, 5	; 27
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     ea6:	8c e3       	ldi	r24, 0x3C	; 60
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	90 93 bd 02 	sts	0x02BD, r25
     eae:	80 93 bc 02 	sts	0x02BC, r24
	while (g10Mtimer>0)
     eb2:	80 91 bc 02 	lds	r24, 0x02BC
     eb6:	90 91 bd 02 	lds	r25, 0x02BD
     eba:	89 2b       	or	r24, r25
     ebc:	d1 f7       	brne	.-12     	; 0xeb2 <SelfTest1+0x56>

void SelfTest1(void)
{
	PWR_LED1_ON;	delay_ms(60);	PWR_LED1_OFF;
	PWR_LED2_ON;	delay_ms(60);	PWR_LED2_OFF;
	RUN_LED1_ON;	delay_ms(60);	RUN_LED1_OFF;
     ebe:	dd 9a       	sbi	0x1b, 5	; 27
	RUN_LED2_ON;	delay_ms(60);	RUN_LED2_OFF;
     ec0:	de 98       	cbi	0x1b, 6	; 27
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     ec2:	8c e3       	ldi	r24, 0x3C	; 60
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	90 93 bd 02 	sts	0x02BD, r25
     eca:	80 93 bc 02 	sts	0x02BC, r24
	while (g10Mtimer>0)
     ece:	80 91 bc 02 	lds	r24, 0x02BC
     ed2:	90 91 bd 02 	lds	r25, 0x02BD
     ed6:	89 2b       	or	r24, r25
     ed8:	d1 f7       	brne	.-12     	; 0xece <SelfTest1+0x72>
void SelfTest1(void)
{
	PWR_LED1_ON;	delay_ms(60);	PWR_LED1_OFF;
	PWR_LED2_ON;	delay_ms(60);	PWR_LED2_OFF;
	RUN_LED1_ON;	delay_ms(60);	RUN_LED1_OFF;
	RUN_LED2_ON;	delay_ms(60);	RUN_LED2_OFF;
     eda:	de 9a       	sbi	0x1b, 6	; 27
	ERR_LED_ON;		delay_ms(60);	ERR_LED_OFF;
     edc:	df 98       	cbi	0x1b, 7	; 27
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     ede:	8c e3       	ldi	r24, 0x3C	; 60
     ee0:	90 e0       	ldi	r25, 0x00	; 0
     ee2:	90 93 bd 02 	sts	0x02BD, r25
     ee6:	80 93 bc 02 	sts	0x02BC, r24
	while (g10Mtimer>0)
     eea:	80 91 bc 02 	lds	r24, 0x02BC
     eee:	90 91 bd 02 	lds	r25, 0x02BD
     ef2:	89 2b       	or	r24, r25
     ef4:	d1 f7       	brne	.-12     	; 0xeea <SelfTest1+0x8e>
{
	PWR_LED1_ON;	delay_ms(60);	PWR_LED1_OFF;
	PWR_LED2_ON;	delay_ms(60);	PWR_LED2_OFF;
	RUN_LED1_ON;	delay_ms(60);	RUN_LED1_OFF;
	RUN_LED2_ON;	delay_ms(60);	RUN_LED2_OFF;
	ERR_LED_ON;		delay_ms(60);	ERR_LED_OFF;
     ef6:	df 9a       	sbi	0x1b, 7	; 27

	PF2_LED_ON;		delay_ms(60);	PF2_LED_OFF;
     ef8:	dc 98       	cbi	0x1b, 4	; 27
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     efa:	8c e3       	ldi	r24, 0x3C	; 60
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	90 93 bd 02 	sts	0x02BD, r25
     f02:	80 93 bc 02 	sts	0x02BC, r24
	while (g10Mtimer>0)
     f06:	80 91 bc 02 	lds	r24, 0x02BC
     f0a:	90 91 bd 02 	lds	r25, 0x02BD
     f0e:	89 2b       	or	r24, r25
     f10:	d1 f7       	brne	.-12     	; 0xf06 <SelfTest1+0xaa>
	PWR_LED2_ON;	delay_ms(60);	PWR_LED2_OFF;
	RUN_LED1_ON;	delay_ms(60);	RUN_LED1_OFF;
	RUN_LED2_ON;	delay_ms(60);	RUN_LED2_OFF;
	ERR_LED_ON;		delay_ms(60);	ERR_LED_OFF;

	PF2_LED_ON;		delay_ms(60);	PF2_LED_OFF;
     f12:	dc 9a       	sbi	0x1b, 4	; 27
	PF1_LED2_ON;	delay_ms(60);	PF1_LED2_OFF;
     f14:	db 98       	cbi	0x1b, 3	; 27
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     f16:	8c e3       	ldi	r24, 0x3C	; 60
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	90 93 bd 02 	sts	0x02BD, r25
     f1e:	80 93 bc 02 	sts	0x02BC, r24
	while (g10Mtimer>0)
     f22:	80 91 bc 02 	lds	r24, 0x02BC
     f26:	90 91 bd 02 	lds	r25, 0x02BD
     f2a:	89 2b       	or	r24, r25
     f2c:	d1 f7       	brne	.-12     	; 0xf22 <SelfTest1+0xc6>
	RUN_LED1_ON;	delay_ms(60);	RUN_LED1_OFF;
	RUN_LED2_ON;	delay_ms(60);	RUN_LED2_OFF;
	ERR_LED_ON;		delay_ms(60);	ERR_LED_OFF;

	PF2_LED_ON;		delay_ms(60);	PF2_LED_OFF;
	PF1_LED2_ON;	delay_ms(60);	PF1_LED2_OFF;
     f2e:	db 9a       	sbi	0x1b, 3	; 27
	PF1_LED1_ON;	delay_ms(60);	PF1_LED1_OFF;
     f30:	da 98       	cbi	0x1b, 2	; 27
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     f32:	8c e3       	ldi	r24, 0x3C	; 60
     f34:	90 e0       	ldi	r25, 0x00	; 0
     f36:	90 93 bd 02 	sts	0x02BD, r25
     f3a:	80 93 bc 02 	sts	0x02BC, r24
	while (g10Mtimer>0)
     f3e:	80 91 bc 02 	lds	r24, 0x02BC
     f42:	90 91 bd 02 	lds	r25, 0x02BD
     f46:	89 2b       	or	r24, r25
     f48:	d1 f7       	brne	.-12     	; 0xf3e <SelfTest1+0xe2>
	RUN_LED2_ON;	delay_ms(60);	RUN_LED2_OFF;
	ERR_LED_ON;		delay_ms(60);	ERR_LED_OFF;

	PF2_LED_ON;		delay_ms(60);	PF2_LED_OFF;
	PF1_LED2_ON;	delay_ms(60);	PF1_LED2_OFF;
	PF1_LED1_ON;	delay_ms(60);	PF1_LED1_OFF;
     f4a:	da 9a       	sbi	0x1b, 2	; 27
}
     f4c:	08 95       	ret

00000f4e <ChargeNiMH>:

//-----------------------------------------------------------------------------
// 
//-----------------------------------------------------------------------------
void ChargeNiMH(void)
{
     f4e:	ef 92       	push	r14
     f50:	ff 92       	push	r15
     f52:	0f 93       	push	r16
     f54:	1f 93       	push	r17
     f56:	cf 93       	push	r28
     f58:	df 93       	push	r29
	F_CHARGING = 1;
     f5a:	81 e0       	ldi	r24, 0x01	; 1
     f5c:	80 93 b8 02 	sts	0x02B8, r24
	gMIN_DCOUNT = 5;
     f60:	85 e0       	ldi	r24, 0x05	; 5
     f62:	90 e0       	ldi	r25, 0x00	; 0
     f64:	90 93 c8 02 	sts	0x02C8, r25
     f68:	80 93 c7 02 	sts	0x02C7, r24
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     f6c:	88 e2       	ldi	r24, 0x28	; 40
     f6e:	e8 2e       	mov	r14, r24
     f70:	f1 2c       	mov	r15, r1
{
	F_CHARGING = 1;
	gMIN_DCOUNT = 5;
	while(gMIN_DCOUNT)
	{
	    if (gSEC%5==0)
     f72:	0c ec       	ldi	r16, 0xCC	; 204
     f74:	11 e0       	ldi	r17, 0x01	; 1
     f76:	c4 ef       	ldi	r28, 0xF4	; 244
     f78:	d1 e0       	ldi	r29, 0x01	; 1
     f7a:	59 c0       	rjmp	.+178    	; 0x102e <ChargeNiMH+0xe0>
     f7c:	80 91 c2 02 	lds	r24, 0x02C2
     f80:	65 e0       	ldi	r22, 0x05	; 5
     f82:	0e 94 03 10 	call	0x2006	; 0x2006 <__udivmodqi4>
     f86:	99 23       	and	r25, r25
     f88:	b9 f4       	brne	.+46     	; 0xfb8 <ChargeNiMH+0x6a>
		{
			printnumber(gMIN, 2,'0');
     f8a:	80 91 b7 02 	lds	r24, 0x02B7
     f8e:	40 e3       	ldi	r20, 0x30	; 48
     f90:	62 e0       	ldi	r22, 0x02	; 2
     f92:	70 e0       	ldi	r23, 0x00	; 0
     f94:	0e 94 31 01 	call	0x262	; 0x262 <printnumber>
			printstr(":");
     f98:	88 e4       	ldi	r24, 0x48	; 72
     f9a:	91 e0       	ldi	r25, 0x01	; 1
     f9c:	0e 94 0b 01 	call	0x216	; 0x216 <printstr>
			printnumber(gSEC,2,'0');
     fa0:	80 91 c2 02 	lds	r24, 0x02C2
     fa4:	40 e3       	ldi	r20, 0x30	; 48
     fa6:	62 e0       	ldi	r22, 0x02	; 2
     fa8:	70 e0       	ldi	r23, 0x00	; 0
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	0e 94 31 01 	call	0x262	; 0x262 <printnumber>
			printline (" short 40ms charge pulses");
     fb0:	8a e4       	ldi	r24, 0x4A	; 74
     fb2:	91 e0       	ldi	r25, 0x01	; 1
     fb4:	0e 94 17 01 	call	0x22e	; 0x22e <printline>
		}
		PWR_LED2_OFF;
     fb8:	af 9a       	sbi	0x15, 7	; 21
		PWR_LED1_ON;
     fba:	80 91 65 00 	lds	r24, 0x0065
     fbe:	8b 7f       	andi	r24, 0xFB	; 251
     fc0:	80 93 65 00 	sts	0x0065, r24
		Get_VOLTAGE();	DetectPower();
     fc4:	0e 94 ab 06 	call	0xd56	; 0xd56 <Get_VOLTAGE>
     fc8:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <DetectPower>
		if(F_PS_PLUGGED == 0) break;
     fcc:	80 91 b6 02 	lds	r24, 0x02B6
     fd0:	88 23       	and	r24, r24
     fd2:	a1 f1       	breq	.+104    	; 0x103c <ChargeNiMH+0xee>
		CHARGE_ENABLE;
     fd4:	c4 9a       	sbi	0x18, 4	; 24
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     fd6:	f0 92 bd 02 	sts	0x02BD, r15
     fda:	e0 92 bc 02 	sts	0x02BC, r14
	while (g10Mtimer>0)
     fde:	80 91 bc 02 	lds	r24, 0x02BC
     fe2:	90 91 bd 02 	lds	r25, 0x02BD
     fe6:	89 2b       	or	r24, r25
     fe8:	d1 f7       	brne	.-12     	; 0xfde <ChargeNiMH+0x90>
		PWR_LED1_ON;
		Get_VOLTAGE();	DetectPower();
		if(F_PS_PLUGGED == 0) break;
		CHARGE_ENABLE;
		delay_ms(40);
		CHARGE_DISABLE;
     fea:	c4 98       	cbi	0x18, 4	; 24
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
     fec:	10 93 bd 02 	sts	0x02BD, r17
     ff0:	00 93 bc 02 	sts	0x02BC, r16
	while (g10Mtimer>0)
     ff4:	80 91 bc 02 	lds	r24, 0x02BC
     ff8:	90 91 bd 02 	lds	r25, 0x02BD
     ffc:	89 2b       	or	r24, r25
     ffe:	d1 f7       	brne	.-12     	; 0xff4 <ChargeNiMH+0xa6>
		if(F_PS_PLUGGED == 0) break;
		CHARGE_ENABLE;
		delay_ms(40);
		CHARGE_DISABLE;
		delay_ms(500-40);
		PWR_LED1_OFF;
    1000:	80 91 65 00 	lds	r24, 0x0065
    1004:	84 60       	ori	r24, 0x04	; 4
    1006:	80 93 65 00 	sts	0x0065, r24
		Get_VOLTAGE();	DetectPower();
    100a:	0e 94 ab 06 	call	0xd56	; 0xd56 <Get_VOLTAGE>
    100e:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <DetectPower>
		if(F_PS_PLUGGED == 0) break;
    1012:	80 91 b6 02 	lds	r24, 0x02B6
    1016:	88 23       	and	r24, r24
    1018:	89 f0       	breq	.+34     	; 0x103c <ChargeNiMH+0xee>
	}
}

void delay_ms(int ms)
{
	g10Mtimer=ms;
    101a:	d0 93 bd 02 	sts	0x02BD, r29
    101e:	c0 93 bc 02 	sts	0x02BC, r28
	while (g10Mtimer>0)
    1022:	80 91 bc 02 	lds	r24, 0x02BC
    1026:	90 91 bd 02 	lds	r25, 0x02BD
    102a:	89 2b       	or	r24, r25
    102c:	d1 f7       	brne	.-12     	; 0x1022 <ChargeNiMH+0xd4>
//-----------------------------------------------------------------------------
void ChargeNiMH(void)
{
	F_CHARGING = 1;
	gMIN_DCOUNT = 5;
	while(gMIN_DCOUNT)
    102e:	80 91 c7 02 	lds	r24, 0x02C7
    1032:	90 91 c8 02 	lds	r25, 0x02C8
    1036:	89 2b       	or	r24, r25
    1038:	09 f0       	breq	.+2      	; 0x103c <ChargeNiMH+0xee>
    103a:	a0 cf       	rjmp	.-192    	; 0xf7c <ChargeNiMH+0x2e>
		PWR_LED1_OFF;
		Get_VOLTAGE();	DetectPower();
		if(F_PS_PLUGGED == 0) break;
		delay_ms(500);
	}
	gMIN_DCOUNT = 85;
    103c:	85 e5       	ldi	r24, 0x55	; 85
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	90 93 c8 02 	sts	0x02C8, r25
    1044:	80 93 c7 02 	sts	0x02C7, r24
    1048:	45 c0       	rjmp	.+138    	; 0x10d4 <ChargeNiMH+0x186>
	while(gMIN_DCOUNT)
	{
		if (gSEC%5==0)
    104a:	80 91 c2 02 	lds	r24, 0x02C2
    104e:	65 e0       	ldi	r22, 0x05	; 5
    1050:	0e 94 03 10 	call	0x2006	; 0x2006 <__udivmodqi4>
    1054:	99 23       	and	r25, r25
    1056:	b9 f4       	brne	.+46     	; 0x1086 <ChargeNiMH+0x138>
		{
			printnumber(gMIN,2,'0');
    1058:	80 91 b7 02 	lds	r24, 0x02B7
    105c:	40 e3       	ldi	r20, 0x30	; 48
    105e:	62 e0       	ldi	r22, 0x02	; 2
    1060:	70 e0       	ldi	r23, 0x00	; 0
    1062:	0e 94 31 01 	call	0x262	; 0x262 <printnumber>
			printstr(":");
    1066:	88 e4       	ldi	r24, 0x48	; 72
    1068:	91 e0       	ldi	r25, 0x01	; 1
    106a:	0e 94 0b 01 	call	0x216	; 0x216 <printstr>
			printnumber(gSEC, 2, '0');
    106e:	80 91 c2 02 	lds	r24, 0x02C2
    1072:	40 e3       	ldi	r20, 0x30	; 48
    1074:	62 e0       	ldi	r22, 0x02	; 2
    1076:	70 e0       	ldi	r23, 0x00	; 0
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	0e 94 31 01 	call	0x262	; 0x262 <printnumber>
			printline (" full charge power");
    107e:	84 e6       	ldi	r24, 0x64	; 100
    1080:	91 e0       	ldi	r25, 0x01	; 1
    1082:	0e 94 17 01 	call	0x22e	; 0x22e <printline>
		}
		PWR_LED2_OFF;
    1086:	af 9a       	sbi	0x15, 7	; 21
		if(g10MSEC > 500)	
    1088:	80 91 c0 02 	lds	r24, 0x02C0
    108c:	90 91 c1 02 	lds	r25, 0x02C1
    1090:	85 5f       	subi	r24, 0xF5	; 245
    1092:	91 40       	sbci	r25, 0x01	; 1
    1094:	20 f0       	brcs	.+8      	; 0x109e <ChargeNiMH+0x150>
			PWR_LED1_ON;
    1096:	80 91 65 00 	lds	r24, 0x0065
    109a:	8b 7f       	andi	r24, 0xFB	; 251
    109c:	03 c0       	rjmp	.+6      	; 0x10a4 <ChargeNiMH+0x156>
		else			
			PWR_LED1_OFF;
    109e:	80 91 65 00 	lds	r24, 0x0065
    10a2:	84 60       	ori	r24, 0x04	; 4
    10a4:	80 93 65 00 	sts	0x0065, r24
		if(g10MSEC == 0 || g10MSEC == 500){
    10a8:	80 91 c0 02 	lds	r24, 0x02C0
    10ac:	90 91 c1 02 	lds	r25, 0x02C1
    10b0:	89 2b       	or	r24, r25
    10b2:	39 f0       	breq	.+14     	; 0x10c2 <ChargeNiMH+0x174>
    10b4:	80 91 c0 02 	lds	r24, 0x02C0
    10b8:	90 91 c1 02 	lds	r25, 0x02C1
    10bc:	84 5f       	subi	r24, 0xF4	; 244
    10be:	91 40       	sbci	r25, 0x01	; 1
    10c0:	21 f4       	brne	.+8      	; 0x10ca <ChargeNiMH+0x17c>
			Get_VOLTAGE();
    10c2:	0e 94 ab 06 	call	0xd56	; 0xd56 <Get_VOLTAGE>
			DetectPower();
    10c6:	0e 94 e1 06 	call	0xdc2	; 0xdc2 <DetectPower>
		}
		if(F_PS_PLUGGED == 0) break;
    10ca:	80 91 b6 02 	lds	r24, 0x02B6
    10ce:	88 23       	and	r24, r24
    10d0:	41 f0       	breq	.+16     	; 0x10e2 <ChargeNiMH+0x194>
		CHARGE_ENABLE;
    10d2:	c4 9a       	sbi	0x18, 4	; 24
		Get_VOLTAGE();	DetectPower();
		if(F_PS_PLUGGED == 0) break;
		delay_ms(500);
	}
	gMIN_DCOUNT = 85;
	while(gMIN_DCOUNT)
    10d4:	80 91 c7 02 	lds	r24, 0x02C7
    10d8:	90 91 c8 02 	lds	r25, 0x02C8
    10dc:	89 2b       	or	r24, r25
    10de:	09 f0       	breq	.+2      	; 0x10e2 <ChargeNiMH+0x194>
    10e0:	b4 cf       	rjmp	.-152    	; 0x104a <ChargeNiMH+0xfc>
			DetectPower();
		}
		if(F_PS_PLUGGED == 0) break;
		CHARGE_ENABLE;
	}
	CHARGE_DISABLE;
    10e2:	c4 98       	cbi	0x18, 4	; 24
	F_CHARGING = 0;
    10e4:	10 92 b8 02 	sts	0x02B8, r1
	printline ("Done");
    10e8:	87 e7       	ldi	r24, 0x77	; 119
    10ea:	91 e0       	ldi	r25, 0x01	; 1
    10ec:	0e 94 17 01 	call	0x22e	; 0x22e <printline>
}
    10f0:	df 91       	pop	r29
    10f2:	cf 91       	pop	r28
    10f4:	1f 91       	pop	r17
    10f6:	0f 91       	pop	r16
    10f8:	ff 90       	pop	r15
    10fa:	ef 90       	pop	r14
    10fc:	08 95       	ret

000010fe <__vector_16>:
		//g10Mtime is decremented evry 1ms by interupt.
	}
}

ISR(TIMER0_OVF_vect)
{
    10fe:	1f 92       	push	r1
    1100:	0f 92       	push	r0
    1102:	0f b6       	in	r0, 0x3f	; 63
    1104:	0f 92       	push	r0
    1106:	0b b6       	in	r0, 0x3b	; 59
    1108:	0f 92       	push	r0
    110a:	11 24       	eor	r1, r1
    110c:	2f 93       	push	r18
    110e:	3f 93       	push	r19
    1110:	4f 93       	push	r20
    1112:	5f 93       	push	r21
    1114:	6f 93       	push	r22
    1116:	7f 93       	push	r23
    1118:	8f 93       	push	r24
    111a:	9f 93       	push	r25
    111c:	af 93       	push	r26
    111e:	bf 93       	push	r27
    1120:	ef 93       	push	r30
    1122:	ff 93       	push	r31
	//TCNT0 = 111;
	TCNT0 = 25;
    1124:	89 e1       	ldi	r24, 0x19	; 25
    1126:	82 bf       	out	0x32, r24	; 50
	
	gticks++;
    1128:	80 91 b9 02 	lds	r24, 0x02B9
    112c:	90 91 ba 02 	lds	r25, 0x02BA
    1130:	01 96       	adiw	r24, 0x01	; 1
    1132:	90 93 ba 02 	sts	0x02BA, r25
    1136:	80 93 b9 02 	sts	0x02B9, r24

	if (g10Mtimer>0) g10Mtimer--; //count down timer
    113a:	80 91 bc 02 	lds	r24, 0x02BC
    113e:	90 91 bd 02 	lds	r25, 0x02BD
    1142:	89 2b       	or	r24, r25
    1144:	49 f0       	breq	.+18     	; 0x1158 <__stack+0x59>
    1146:	80 91 bc 02 	lds	r24, 0x02BC
    114a:	90 91 bd 02 	lds	r25, 0x02BD
    114e:	01 97       	sbiw	r24, 0x01	; 1
    1150:	90 93 bd 02 	sts	0x02BD, r25
    1154:	80 93 bc 02 	sts	0x02BC, r24
	
	//
	if (MIC_SAMPLING && g10MSEC%4==0)
    1158:	80 91 85 02 	lds	r24, 0x0285
    115c:	88 23       	and	r24, r24
    115e:	71 f0       	breq	.+28     	; 0x117c <__stack+0x7d>
    1160:	80 91 c0 02 	lds	r24, 0x02C0
    1164:	90 91 c1 02 	lds	r25, 0x02C1
    1168:	83 70       	andi	r24, 0x03	; 3
    116a:	90 70       	andi	r25, 0x00	; 0
    116c:	89 2b       	or	r24, r25
    116e:	31 f4       	brne	.+12     	; 0x117c <__stack+0x7d>
	{
		//every 4ms
		gAD_Ch_Index = MIC_CH;		
    1170:	8f e0       	ldi	r24, 0x0F	; 15
    1172:	80 93 b0 02 	sts	0x02B0, r24
		ADC_set(ADC_MODE_SINGLE);
    1176:	8c ed       	ldi	r24, 0xDC	; 220
    1178:	0e 94 db 05 	call	0xbb6	; 0xbb6 <ADC_set>
	}

	if (!MIC_SAMPLING)
    117c:	80 91 85 02 	lds	r24, 0x0285
    1180:	88 23       	and	r24, r24
    1182:	11 f4       	brne	.+4      	; 0x1188 <__stack+0x89>
		heart();
    1184:	0e 94 b7 06 	call	0xd6e	; 0xd6e <heart>

	
	if(++g10MSEC > 999){
    1188:	80 91 c0 02 	lds	r24, 0x02C0
    118c:	90 91 c1 02 	lds	r25, 0x02C1
    1190:	01 96       	adiw	r24, 0x01	; 1
    1192:	90 93 c1 02 	sts	0x02C1, r25
    1196:	80 93 c0 02 	sts	0x02C0, r24
    119a:	80 91 c0 02 	lds	r24, 0x02C0
    119e:	90 91 c1 02 	lds	r25, 0x02C1
    11a2:	88 5e       	subi	r24, 0xE8	; 232
    11a4:	93 40       	sbci	r25, 0x03	; 3
    11a6:	08 f4       	brcc	.+2      	; 0x11aa <__stack+0xab>
    11a8:	43 c0       	rjmp	.+134    	; 0x1230 <__stack+0x131>
        g10MSEC = 0;
    11aa:	10 92 c1 02 	sts	0x02C1, r1
    11ae:	10 92 c0 02 	sts	0x02C0, r1
        if(gSEC_DCOUNT > 0)	gSEC_DCOUNT--;
    11b2:	80 91 c3 02 	lds	r24, 0x02C3
    11b6:	90 91 c4 02 	lds	r25, 0x02C4
    11ba:	89 2b       	or	r24, r25
    11bc:	49 f0       	breq	.+18     	; 0x11d0 <__stack+0xd1>
    11be:	80 91 c3 02 	lds	r24, 0x02C3
    11c2:	90 91 c4 02 	lds	r25, 0x02C4
    11c6:	01 97       	sbiw	r24, 0x01	; 1
    11c8:	90 93 c4 02 	sts	0x02C4, r25
    11cc:	80 93 c3 02 	sts	0x02C3, r24
        if(++gSEC > 59){
    11d0:	80 91 c2 02 	lds	r24, 0x02C2
    11d4:	8f 5f       	subi	r24, 0xFF	; 255
    11d6:	80 93 c2 02 	sts	0x02C2, r24
    11da:	80 91 c2 02 	lds	r24, 0x02C2
    11de:	8c 33       	cpi	r24, 0x3C	; 60
    11e0:	38 f1       	brcs	.+78     	; 0x1230 <__stack+0x131>
            gSEC = 0;
    11e2:	10 92 c2 02 	sts	0x02C2, r1
	        if(gMIN_DCOUNT > 0)	gMIN_DCOUNT--;
    11e6:	80 91 c7 02 	lds	r24, 0x02C7
    11ea:	90 91 c8 02 	lds	r25, 0x02C8
    11ee:	89 2b       	or	r24, r25
    11f0:	49 f0       	breq	.+18     	; 0x1204 <__stack+0x105>
    11f2:	80 91 c7 02 	lds	r24, 0x02C7
    11f6:	90 91 c8 02 	lds	r25, 0x02C8
    11fa:	01 97       	sbiw	r24, 0x01	; 1
    11fc:	90 93 c8 02 	sts	0x02C8, r25
    1200:	80 93 c7 02 	sts	0x02C7, r24
            if(++gMIN > 59){
    1204:	80 91 b7 02 	lds	r24, 0x02B7
    1208:	8f 5f       	subi	r24, 0xFF	; 255
    120a:	80 93 b7 02 	sts	0x02B7, r24
    120e:	80 91 b7 02 	lds	r24, 0x02B7
    1212:	8c 33       	cpi	r24, 0x3C	; 60
    1214:	68 f0       	brcs	.+26     	; 0x1230 <__stack+0x131>
                gMIN = 0;
    1216:	10 92 b7 02 	sts	0x02B7, r1
                if(++gHOUR > 23)
    121a:	80 91 bb 02 	lds	r24, 0x02BB
    121e:	8f 5f       	subi	r24, 0xFF	; 255
    1220:	80 93 bb 02 	sts	0x02BB, r24
    1224:	80 91 bb 02 	lds	r24, 0x02BB
    1228:	88 31       	cpi	r24, 0x18	; 24
    122a:	10 f0       	brcs	.+4      	; 0x1230 <__stack+0x131>
                    gHOUR = 0;
    122c:	10 92 bb 02 	sts	0x02BB, r1
            }
		}
    }
}
    1230:	ff 91       	pop	r31
    1232:	ef 91       	pop	r30
    1234:	bf 91       	pop	r27
    1236:	af 91       	pop	r26
    1238:	9f 91       	pop	r25
    123a:	8f 91       	pop	r24
    123c:	7f 91       	pop	r23
    123e:	6f 91       	pop	r22
    1240:	5f 91       	pop	r21
    1242:	4f 91       	pop	r20
    1244:	3f 91       	pop	r19
    1246:	2f 91       	pop	r18
    1248:	0f 90       	pop	r0
    124a:	0b be       	out	0x3b, r0	; 59
    124c:	0f 90       	pop	r0
    124e:	0f be       	out	0x3f, r0	; 63
    1250:	0f 90       	pop	r0
    1252:	1f 90       	pop	r1
    1254:	18 95       	reti

00001256 <BreakModeCmdSend>:
//------------------------------------------------------------------------------
// set wck modules to btreak mode
//------------------------------------------------------------------------------
#define HEADER			0xFF 
void BreakModeCmdSend(void)
{
    1256:	8f ef       	ldi	r24, 0xFF	; 255
    1258:	90 e0       	ldi	r25, 0x00	; 0
    125a:	0e 94 67 00 	call	0xce	; 0xce <putByte>
	Data1 = (6<<5) | 31;
	Data2 = 0x20;
	CheckSum = (Data1^Data2)&0x7f;

	putByte(HEADER);
	putByte(Data1);
    125e:	8f ed       	ldi	r24, 0xDF	; 223
    1260:	90 e0       	ldi	r25, 0x00	; 0
    1262:	0e 94 67 00 	call	0xce	; 0xce <putByte>
	putByte(Data2);
    1266:	80 e2       	ldi	r24, 0x20	; 32
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	0e 94 67 00 	call	0xce	; 0xce <putByte>
	putByte(CheckSum);
    126e:	8f e7       	ldi	r24, 0x7F	; 127
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	0e 94 67 00 	call	0xce	; 0xce <putByte>
} 
    1276:	08 95       	ret

00001278 <test>:
//------------------------------------------------------------------------------
// Simple self tests
//------------------------------------------------------------------------------

void test()
{
    1278:	80 91 9c 02 	lds	r24, 0x029C
    127c:	90 91 9d 02 	lds	r25, 0x029D
    1280:	89 59       	subi	r24, 0x99	; 153
    1282:	91 42       	sbci	r25, 0x21	; 33
    1284:	58 f0       	brcs	.+22     	; 0x129c <test+0x24>
	if(gVOLTAGE>M_T_OF_POWER){
		PWR_LED1_ON;
    1286:	80 91 65 00 	lds	r24, 0x0065
    128a:	8b 7f       	andi	r24, 0xFB	; 251
    128c:	80 93 65 00 	sts	0x0065, r24
		PWR_LED2_OFF;
    1290:	af 9a       	sbi	0x15, 7	; 21
		gPwrLowCount = 0;
    1292:	10 92 c6 02 	sts	0x02C6, r1
    1296:	10 92 c5 02 	sts	0x02C5, r1
    129a:	08 95       	ret
	}
	else if(gVOLTAGE>L_T_OF_POWER){
    129c:	80 91 9c 02 	lds	r24, 0x029C
    12a0:	90 91 9d 02 	lds	r25, 0x029D
    12a4:	85 5a       	subi	r24, 0xA5	; 165
    12a6:	9f 41       	sbci	r25, 0x1F	; 31
    12a8:	f0 f0       	brcs	.+60     	; 0x12e6 <test+0x6e>
		PWR_LED1_OFF;
    12aa:	80 91 65 00 	lds	r24, 0x0065
    12ae:	84 60       	ori	r24, 0x04	; 4
    12b0:	80 93 65 00 	sts	0x0065, r24
		PWR_LED2_ON;
    12b4:	af 98       	cbi	0x15, 7	; 21
		gPwrLowCount++;
    12b6:	80 91 c5 02 	lds	r24, 0x02C5
    12ba:	90 91 c6 02 	lds	r25, 0x02C6
    12be:	01 96       	adiw	r24, 0x01	; 1
    12c0:	90 93 c6 02 	sts	0x02C6, r25
    12c4:	80 93 c5 02 	sts	0x02C5, r24
		if(gPwrLowCount>5000){
    12c8:	80 91 c5 02 	lds	r24, 0x02C5
    12cc:	90 91 c6 02 	lds	r25, 0x02C6
    12d0:	89 58       	subi	r24, 0x89	; 137
    12d2:	93 41       	sbci	r25, 0x13	; 19
    12d4:	08 f4       	brcc	.+2      	; 0x12d8 <test+0x60>
    12d6:	3f c0       	rjmp	.+126    	; 0x1356 <test+0xde>
			gPwrLowCount = 0;
    12d8:	10 92 c6 02 	sts	0x02C6, r1
    12dc:	10 92 c5 02 	sts	0x02C5, r1
			BreakModeCmdSend();
    12e0:	0e 94 2b 09 	call	0x1256	; 0x1256 <BreakModeCmdSend>
    12e4:	08 95       	ret
		}
	}
	else{
		PWR_LED1_OFF;
    12e6:	80 91 65 00 	lds	r24, 0x0065
    12ea:	84 60       	ori	r24, 0x04	; 4
    12ec:	80 93 65 00 	sts	0x0065, r24
		if(g10MSEC<25)			PWR_LED2_ON;
    12f0:	80 91 c0 02 	lds	r24, 0x02C0
    12f4:	90 91 c1 02 	lds	r25, 0x02C1
    12f8:	49 97       	sbiw	r24, 0x19	; 25
    12fa:	68 f0       	brcs	.+26     	; 0x1316 <test+0x9e>
		else if(g10MSEC<50)		PWR_LED2_OFF;
    12fc:	80 91 c0 02 	lds	r24, 0x02C0
    1300:	90 91 c1 02 	lds	r25, 0x02C1
    1304:	c2 97       	sbiw	r24, 0x32	; 50
    1306:	80 f0       	brcs	.+32     	; 0x1328 <test+0xb0>
		else if(g10MSEC<75)		PWR_LED2_ON;
    1308:	80 91 c0 02 	lds	r24, 0x02C0
    130c:	90 91 c1 02 	lds	r25, 0x02C1
    1310:	8b 34       	cpi	r24, 0x4B	; 75
    1312:	91 05       	cpc	r25, r1
    1314:	10 f4       	brcc	.+4      	; 0x131a <test+0xa2>
    1316:	af 98       	cbi	0x15, 7	; 21
    1318:	08 c0       	rjmp	.+16     	; 0x132a <test+0xb2>
		else if(g10MSEC<100)	PWR_LED2_OFF;
    131a:	80 91 c0 02 	lds	r24, 0x02C0
    131e:	90 91 c1 02 	lds	r25, 0x02C1
    1322:	84 36       	cpi	r24, 0x64	; 100
    1324:	91 05       	cpc	r25, r1
    1326:	08 f4       	brcc	.+2      	; 0x132a <test+0xb2>
    1328:	af 9a       	sbi	0x15, 7	; 21
		gPwrLowCount++;
    132a:	80 91 c5 02 	lds	r24, 0x02C5
    132e:	90 91 c6 02 	lds	r25, 0x02C6
    1332:	01 96       	adiw	r24, 0x01	; 1
    1334:	90 93 c6 02 	sts	0x02C6, r25
    1338:	80 93 c5 02 	sts	0x02C5, r24
		if(gPwrLowCount>3000){
    133c:	80 91 c5 02 	lds	r24, 0x02C5
    1340:	90 91 c6 02 	lds	r25, 0x02C6
    1344:	89 5b       	subi	r24, 0xB9	; 185
    1346:	9b 40       	sbci	r25, 0x0B	; 11
    1348:	30 f0       	brcs	.+12     	; 0x1356 <test+0xde>
			gPwrLowCount=0;
    134a:	10 92 c6 02 	sts	0x02C6, r1
    134e:	10 92 c5 02 	sts	0x02C5, r1
			BreakModeCmdSend();
    1352:	0e 94 2b 09 	call	0x1256	; 0x1256 <BreakModeCmdSend>
    1356:	08 95       	ret

00001358 <__vector_10>:

//------------------------------------------------------------------------------
// Timer2 IR Timeout interrupt routine
//------------------------------------------------------------------------------
ISR(TIMER2_OVF_vect) 
{
    1358:	1f 92       	push	r1
    135a:	0f 92       	push	r0
    135c:	0f b6       	in	r0, 0x3f	; 63
    135e:	0f 92       	push	r0
    1360:	11 24       	eor	r1, r1
    1362:	8f 93       	push	r24
	TIMSK &= 0xBF;			// disable timeout interrupt
    1364:	87 b7       	in	r24, 0x37	; 55
    1366:	8f 7b       	andi	r24, 0xBF	; 191
    1368:	87 bf       	out	0x37, r24	; 55
	IRState = IR_IDLE;
    136a:	10 92 d0 02 	sts	0x02D0, r1
}
    136e:	8f 91       	pop	r24
    1370:	0f 90       	pop	r0
    1372:	0f be       	out	0x3f, r0	; 63
    1374:	0f 90       	pop	r0
    1376:	1f 90       	pop	r1
    1378:	18 95       	reti

0000137a <__vector_7>:

//------------------------------------------------------------------------------
// External Interrupt 6 IR Remote
//------------------------------------------------------------------------------
ISR(INT6_vect) 
{
    137a:	1f 92       	push	r1
    137c:	0f 92       	push	r0
    137e:	0f b6       	in	r0, 0x3f	; 63
    1380:	0f 92       	push	r0
    1382:	0b b6       	in	r0, 0x3b	; 59
    1384:	0f 92       	push	r0
    1386:	11 24       	eor	r1, r1
    1388:	8f 93       	push	r24
    138a:	9f 93       	push	r25
    138c:	ef 93       	push	r30
    138e:	ff 93       	push	r31
	switch(IRState) {
    1390:	80 91 d0 02 	lds	r24, 0x02D0
    1394:	81 30       	cpi	r24, 0x01	; 1
    1396:	59 f0       	breq	.+22     	; 0x13ae <__vector_7+0x34>
    1398:	81 30       	cpi	r24, 0x01	; 1
    139a:	20 f0       	brcs	.+8      	; 0x13a4 <__vector_7+0x2a>
    139c:	82 30       	cpi	r24, 0x02	; 2
    139e:	09 f0       	breq	.+2      	; 0x13a2 <__vector_7+0x28>
    13a0:	61 c0       	rjmp	.+194    	; 0x1464 <__vector_7+0xea>
    13a2:	23 c0       	rjmp	.+70     	; 0x13ea <__vector_7+0x70>

	case IR_IDLE: 
		TCNT2 = 0;				// clear timer 2
    13a4:	14 bc       	out	0x24, r1	; 36
		IRState = IR_START;
    13a6:	81 e0       	ldi	r24, 0x01	; 1
    13a8:	80 93 d0 02 	sts	0x02D0, r24
    13ac:	55 c0       	rjmp	.+170    	; 0x1458 <__vector_7+0xde>
		TIFR |= 0x40;			// clear overflow
		TIMSK |= 0x40;			// timeout interrupt
		break;

	case IR_START:
		pulse_width = TCNT2; 	// read timer
    13ae:	84 b5       	in	r24, 0x24	; 36
    13b0:	80 93 cd 02 	sts	0x02CD, r24
		TCNT2 = 0;				// clear timer 2
    13b4:	14 bc       	out	0x24, r1	; 36
		if ((pulse_width < IR_START_SHORT) | (pulse_width > IR_START_LONG))
    13b6:	8a 53       	subi	r24, 0x3A	; 58
    13b8:	89 31       	cpi	r24, 0x19	; 25
    13ba:	08 f0       	brcs	.+2      	; 0x13be <__vector_7+0x44>
    13bc:	4a c0       	rjmp	.+148    	; 0x1452 <__vector_7+0xd8>
			IRState = IR_IDLE;
		
		else {
			IRBit = 0;
    13be:	10 92 cc 02 	sts	0x02CC, r1
			IRByte = 0;
    13c2:	10 92 cf 02 	sts	0x02CF, r1
			IRState = IR_RECEIVE;
    13c6:	82 e0       	ldi	r24, 0x02	; 2
    13c8:	80 93 d0 02 	sts	0x02D0, r24
			TIFR |= 0x40;			// clear overflow
    13cc:	86 b7       	in	r24, 0x36	; 54
    13ce:	80 64       	ori	r24, 0x40	; 64
    13d0:	86 bf       	out	0x36, r24	; 54
			TIMSK |= 0x40;			// timeout interrupt
    13d2:	87 b7       	in	r24, 0x37	; 55
    13d4:	80 64       	ori	r24, 0x40	; 64
    13d6:	87 bf       	out	0x37, r24	; 55
			for (BYTE i=0; i < 4; i++) IRTemp[i] = 0;
    13d8:	10 92 d2 02 	sts	0x02D2, r1
    13dc:	10 92 d3 02 	sts	0x02D3, r1
    13e0:	10 92 d4 02 	sts	0x02D4, r1
    13e4:	10 92 d5 02 	sts	0x02D5, r1
    13e8:	3d c0       	rjmp	.+122    	; 0x1464 <__vector_7+0xea>
			
		}
		break;

	case IR_RECEIVE:
		pulse_width = TCNT2;    // read time
    13ea:	94 b5       	in	r25, 0x24	; 36
    13ec:	90 93 cd 02 	sts	0x02CD, r25
		TCNT2 = 0;
    13f0:	14 bc       	out	0x24, r1	; 36

		if ((pulse_width < IR_BIT_SHORT) | (pulse_width > IR_BIT_LONG))
    13f2:	89 2f       	mov	r24, r25
    13f4:	8d 50       	subi	r24, 0x0D	; 13
    13f6:	8e 30       	cpi	r24, 0x0E	; 14
    13f8:	60 f5       	brcc	.+88     	; 0x1452 <__vector_7+0xd8>
    13fa:	e0 91 cf 02 	lds	r30, 0x02CF
			IRState = IR_IDLE;
			
		else {
			if (pulse_width > IR_ZERO_ONE)
    13fe:	94 31       	cpi	r25, 0x14	; 20
    1400:	38 f0       	brcs	.+14     	; 0x1410 <__vector_7+0x96>
				IRTemp[IRByte] = (IRTemp[IRByte] >> 1) | 0x80;
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	ee 52       	subi	r30, 0x2E	; 46
    1406:	fd 4f       	sbci	r31, 0xFD	; 253
    1408:	80 81       	ld	r24, Z
    140a:	86 95       	lsr	r24
    140c:	80 68       	ori	r24, 0x80	; 128
    140e:	05 c0       	rjmp	.+10     	; 0x141a <__vector_7+0xa0>
			else 
				IRTemp[IRByte] = IRTemp[IRByte] >> 1;
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	ee 52       	subi	r30, 0x2E	; 46
    1414:	fd 4f       	sbci	r31, 0xFD	; 253
    1416:	80 81       	ld	r24, Z
    1418:	86 95       	lsr	r24
    141a:	80 83       	st	Z, r24
			
			if (++IRBit == 8) {
    141c:	80 91 cc 02 	lds	r24, 0x02CC
    1420:	8f 5f       	subi	r24, 0xFF	; 255
    1422:	80 93 cc 02 	sts	0x02CC, r24
    1426:	88 30       	cpi	r24, 0x08	; 8
    1428:	b9 f4       	brne	.+46     	; 0x1458 <__vector_7+0xde>
				IRBit = 0;
    142a:	10 92 cc 02 	sts	0x02CC, r1
				if(++IRByte == 4) {
    142e:	80 91 cf 02 	lds	r24, 0x02CF
    1432:	8f 5f       	subi	r24, 0xFF	; 255
    1434:	80 93 cf 02 	sts	0x02CF, r24
    1438:	84 30       	cpi	r24, 0x04	; 4
    143a:	71 f4       	brne	.+28     	; 0x1458 <__vector_7+0xde>
					gIRAddr = IRTemp[0];
    143c:	80 91 d2 02 	lds	r24, 0x02D2
    1440:	80 93 cb 02 	sts	0x02CB, r24
					//if( IRTemp[0] == IR_ADDRESS){     // commented out address checking
						gIRData = IRTemp[3];
    1444:	80 91 d5 02 	lds	r24, 0x02D5
    1448:	80 93 d1 02 	sts	0x02D1, r24
						gIRReady = TRUE;
    144c:	8f ef       	ldi	r24, 0xFF	; 255
    144e:	80 93 ce 02 	sts	0x02CE, r24
					//}
					IRState = IR_IDLE;
    1452:	10 92 d0 02 	sts	0x02D0, r1
    1456:	06 c0       	rjmp	.+12     	; 0x1464 <__vector_7+0xea>
					return;
				}

			}
			TIFR |= 0x40;			// clear overflow
    1458:	86 b7       	in	r24, 0x36	; 54
    145a:	80 64       	ori	r24, 0x40	; 64
    145c:	86 bf       	out	0x36, r24	; 54
			TIMSK |= 0x40;			// timeout interrupt
    145e:	87 b7       	in	r24, 0x37	; 55
    1460:	80 64       	ori	r24, 0x40	; 64
    1462:	87 bf       	out	0x37, r24	; 55
				
		}
		break;
	} // end switch
	
} // end int
    1464:	ff 91       	pop	r31
    1466:	ef 91       	pop	r30
    1468:	9f 91       	pop	r25
    146a:	8f 91       	pop	r24
    146c:	0f 90       	pop	r0
    146e:	0b be       	out	0x3b, r0	; 59
    1470:	0f 90       	pop	r0
    1472:	0f be       	out	0x3f, r0	; 63
    1474:	0f 90       	pop	r0
    1476:	1f 90       	pop	r1
    1478:	18 95       	reti

0000147a <irGetByte>:

//------------------------------------------------------------------------------
// get the next char from the IR receiver, or -1 if none (getchar-style)
//------------------------------------------------------------------------------
int irGetByte(void)
{
    147a:	80 91 ce 02 	lds	r24, 0x02CE
    147e:	88 23       	and	r24, r24
    1480:	19 f4       	brne	.+6      	; 0x1488 <irGetByte+0xe>
    1482:	2f ef       	ldi	r18, 0xFF	; 255
    1484:	3f ef       	ldi	r19, 0xFF	; 255
    1486:	06 c0       	rjmp	.+12     	; 0x1494 <irGetByte+0x1a>
	if (!gIRReady) return -1;
	gIRReady = FALSE;
    1488:	10 92 ce 02 	sts	0x02CE, r1
	return gIRData;
    148c:	80 91 d1 02 	lds	r24, 0x02D1
    1490:	28 2f       	mov	r18, r24
    1492:	30 e0       	ldi	r19, 0x00	; 0
}
    1494:	c9 01       	movw	r24, r18
    1496:	08 95       	ret

00001498 <__fixunssfsi>:
    1498:	ef 92       	push	r14
    149a:	ff 92       	push	r15
    149c:	0f 93       	push	r16
    149e:	1f 93       	push	r17
    14a0:	7b 01       	movw	r14, r22
    14a2:	8c 01       	movw	r16, r24
    14a4:	20 e0       	ldi	r18, 0x00	; 0
    14a6:	30 e0       	ldi	r19, 0x00	; 0
    14a8:	40 e0       	ldi	r20, 0x00	; 0
    14aa:	5f e4       	ldi	r21, 0x4F	; 79
    14ac:	0e 94 fc 0c 	call	0x19f8	; 0x19f8 <__gesf2>
    14b0:	88 23       	and	r24, r24
    14b2:	8c f0       	brlt	.+34     	; 0x14d6 <__fixunssfsi+0x3e>
    14b4:	20 e0       	ldi	r18, 0x00	; 0
    14b6:	30 e0       	ldi	r19, 0x00	; 0
    14b8:	40 e0       	ldi	r20, 0x00	; 0
    14ba:	5f e4       	ldi	r21, 0x4F	; 79
    14bc:	c8 01       	movw	r24, r16
    14be:	b7 01       	movw	r22, r14
    14c0:	0e 94 c4 0b 	call	0x1788	; 0x1788 <__subsf3>
    14c4:	0e 94 ba 0d 	call	0x1b74	; 0x1b74 <__fixsfsi>
    14c8:	9b 01       	movw	r18, r22
    14ca:	ac 01       	movw	r20, r24
    14cc:	20 50       	subi	r18, 0x00	; 0
    14ce:	30 40       	sbci	r19, 0x00	; 0
    14d0:	40 40       	sbci	r20, 0x00	; 0
    14d2:	50 48       	sbci	r21, 0x80	; 128
    14d4:	06 c0       	rjmp	.+12     	; 0x14e2 <__fixunssfsi+0x4a>
    14d6:	c8 01       	movw	r24, r16
    14d8:	b7 01       	movw	r22, r14
    14da:	0e 94 ba 0d 	call	0x1b74	; 0x1b74 <__fixsfsi>
    14de:	9b 01       	movw	r18, r22
    14e0:	ac 01       	movw	r20, r24
    14e2:	b9 01       	movw	r22, r18
    14e4:	ca 01       	movw	r24, r20
    14e6:	1f 91       	pop	r17
    14e8:	0f 91       	pop	r16
    14ea:	ff 90       	pop	r15
    14ec:	ef 90       	pop	r14
    14ee:	08 95       	ret

000014f0 <_fpadd_parts>:
    14f0:	a0 e0       	ldi	r26, 0x00	; 0
    14f2:	b0 e0       	ldi	r27, 0x00	; 0
    14f4:	ee e7       	ldi	r30, 0x7E	; 126
    14f6:	fa e0       	ldi	r31, 0x0A	; 10
    14f8:	0c 94 36 10 	jmp	0x206c	; 0x206c <__prologue_saves__>
    14fc:	dc 01       	movw	r26, r24
    14fe:	2b 01       	movw	r4, r22
    1500:	fa 01       	movw	r30, r20
    1502:	9c 91       	ld	r25, X
    1504:	92 30       	cpi	r25, 0x02	; 2
    1506:	08 f4       	brcc	.+2      	; 0x150a <_fpadd_parts+0x1a>
    1508:	39 c1       	rjmp	.+626    	; 0x177c <_fpadd_parts+0x28c>
    150a:	eb 01       	movw	r28, r22
    150c:	88 81       	ld	r24, Y
    150e:	82 30       	cpi	r24, 0x02	; 2
    1510:	08 f4       	brcc	.+2      	; 0x1514 <_fpadd_parts+0x24>
    1512:	33 c1       	rjmp	.+614    	; 0x177a <_fpadd_parts+0x28a>
    1514:	94 30       	cpi	r25, 0x04	; 4
    1516:	69 f4       	brne	.+26     	; 0x1532 <_fpadd_parts+0x42>
    1518:	84 30       	cpi	r24, 0x04	; 4
    151a:	09 f0       	breq	.+2      	; 0x151e <_fpadd_parts+0x2e>
    151c:	2f c1       	rjmp	.+606    	; 0x177c <_fpadd_parts+0x28c>
    151e:	11 96       	adiw	r26, 0x01	; 1
    1520:	9c 91       	ld	r25, X
    1522:	11 97       	sbiw	r26, 0x01	; 1
    1524:	89 81       	ldd	r24, Y+1	; 0x01
    1526:	98 17       	cp	r25, r24
    1528:	09 f4       	brne	.+2      	; 0x152c <_fpadd_parts+0x3c>
    152a:	28 c1       	rjmp	.+592    	; 0x177c <_fpadd_parts+0x28c>
    152c:	ac e7       	ldi	r26, 0x7C	; 124
    152e:	b1 e0       	ldi	r27, 0x01	; 1
    1530:	25 c1       	rjmp	.+586    	; 0x177c <_fpadd_parts+0x28c>
    1532:	84 30       	cpi	r24, 0x04	; 4
    1534:	09 f4       	brne	.+2      	; 0x1538 <_fpadd_parts+0x48>
    1536:	21 c1       	rjmp	.+578    	; 0x177a <_fpadd_parts+0x28a>
    1538:	82 30       	cpi	r24, 0x02	; 2
    153a:	a9 f4       	brne	.+42     	; 0x1566 <_fpadd_parts+0x76>
    153c:	92 30       	cpi	r25, 0x02	; 2
    153e:	09 f0       	breq	.+2      	; 0x1542 <_fpadd_parts+0x52>
    1540:	1d c1       	rjmp	.+570    	; 0x177c <_fpadd_parts+0x28c>
    1542:	9a 01       	movw	r18, r20
    1544:	ad 01       	movw	r20, r26
    1546:	88 e0       	ldi	r24, 0x08	; 8
    1548:	ea 01       	movw	r28, r20
    154a:	09 90       	ld	r0, Y+
    154c:	ae 01       	movw	r20, r28
    154e:	e9 01       	movw	r28, r18
    1550:	09 92       	st	Y+, r0
    1552:	9e 01       	movw	r18, r28
    1554:	81 50       	subi	r24, 0x01	; 1
    1556:	c1 f7       	brne	.-16     	; 0x1548 <_fpadd_parts+0x58>
    1558:	e2 01       	movw	r28, r4
    155a:	89 81       	ldd	r24, Y+1	; 0x01
    155c:	11 96       	adiw	r26, 0x01	; 1
    155e:	9c 91       	ld	r25, X
    1560:	89 23       	and	r24, r25
    1562:	81 83       	std	Z+1, r24	; 0x01
    1564:	08 c1       	rjmp	.+528    	; 0x1776 <_fpadd_parts+0x286>
    1566:	92 30       	cpi	r25, 0x02	; 2
    1568:	09 f4       	brne	.+2      	; 0x156c <_fpadd_parts+0x7c>
    156a:	07 c1       	rjmp	.+526    	; 0x177a <_fpadd_parts+0x28a>
    156c:	12 96       	adiw	r26, 0x02	; 2
    156e:	2d 90       	ld	r2, X+
    1570:	3c 90       	ld	r3, X
    1572:	13 97       	sbiw	r26, 0x03	; 3
    1574:	eb 01       	movw	r28, r22
    1576:	8a 81       	ldd	r24, Y+2	; 0x02
    1578:	9b 81       	ldd	r25, Y+3	; 0x03
    157a:	14 96       	adiw	r26, 0x04	; 4
    157c:	ad 90       	ld	r10, X+
    157e:	bd 90       	ld	r11, X+
    1580:	cd 90       	ld	r12, X+
    1582:	dc 90       	ld	r13, X
    1584:	17 97       	sbiw	r26, 0x07	; 7
    1586:	ec 80       	ldd	r14, Y+4	; 0x04
    1588:	fd 80       	ldd	r15, Y+5	; 0x05
    158a:	0e 81       	ldd	r16, Y+6	; 0x06
    158c:	1f 81       	ldd	r17, Y+7	; 0x07
    158e:	91 01       	movw	r18, r2
    1590:	28 1b       	sub	r18, r24
    1592:	39 0b       	sbc	r19, r25
    1594:	b9 01       	movw	r22, r18
    1596:	37 ff       	sbrs	r19, 7
    1598:	04 c0       	rjmp	.+8      	; 0x15a2 <_fpadd_parts+0xb2>
    159a:	66 27       	eor	r22, r22
    159c:	77 27       	eor	r23, r23
    159e:	62 1b       	sub	r22, r18
    15a0:	73 0b       	sbc	r23, r19
    15a2:	60 32       	cpi	r22, 0x20	; 32
    15a4:	71 05       	cpc	r23, r1
    15a6:	0c f0       	brlt	.+2      	; 0x15aa <_fpadd_parts+0xba>
    15a8:	61 c0       	rjmp	.+194    	; 0x166c <_fpadd_parts+0x17c>
    15aa:	12 16       	cp	r1, r18
    15ac:	13 06       	cpc	r1, r19
    15ae:	6c f5       	brge	.+90     	; 0x160a <_fpadd_parts+0x11a>
    15b0:	37 01       	movw	r6, r14
    15b2:	48 01       	movw	r8, r16
    15b4:	06 2e       	mov	r0, r22
    15b6:	04 c0       	rjmp	.+8      	; 0x15c0 <_fpadd_parts+0xd0>
    15b8:	96 94       	lsr	r9
    15ba:	87 94       	ror	r8
    15bc:	77 94       	ror	r7
    15be:	67 94       	ror	r6
    15c0:	0a 94       	dec	r0
    15c2:	d2 f7       	brpl	.-12     	; 0x15b8 <_fpadd_parts+0xc8>
    15c4:	21 e0       	ldi	r18, 0x01	; 1
    15c6:	30 e0       	ldi	r19, 0x00	; 0
    15c8:	40 e0       	ldi	r20, 0x00	; 0
    15ca:	50 e0       	ldi	r21, 0x00	; 0
    15cc:	04 c0       	rjmp	.+8      	; 0x15d6 <_fpadd_parts+0xe6>
    15ce:	22 0f       	add	r18, r18
    15d0:	33 1f       	adc	r19, r19
    15d2:	44 1f       	adc	r20, r20
    15d4:	55 1f       	adc	r21, r21
    15d6:	6a 95       	dec	r22
    15d8:	d2 f7       	brpl	.-12     	; 0x15ce <_fpadd_parts+0xde>
    15da:	21 50       	subi	r18, 0x01	; 1
    15dc:	30 40       	sbci	r19, 0x00	; 0
    15de:	40 40       	sbci	r20, 0x00	; 0
    15e0:	50 40       	sbci	r21, 0x00	; 0
    15e2:	2e 21       	and	r18, r14
    15e4:	3f 21       	and	r19, r15
    15e6:	40 23       	and	r20, r16
    15e8:	51 23       	and	r21, r17
    15ea:	21 15       	cp	r18, r1
    15ec:	31 05       	cpc	r19, r1
    15ee:	41 05       	cpc	r20, r1
    15f0:	51 05       	cpc	r21, r1
    15f2:	21 f0       	breq	.+8      	; 0x15fc <_fpadd_parts+0x10c>
    15f4:	21 e0       	ldi	r18, 0x01	; 1
    15f6:	30 e0       	ldi	r19, 0x00	; 0
    15f8:	40 e0       	ldi	r20, 0x00	; 0
    15fa:	50 e0       	ldi	r21, 0x00	; 0
    15fc:	79 01       	movw	r14, r18
    15fe:	8a 01       	movw	r16, r20
    1600:	e6 28       	or	r14, r6
    1602:	f7 28       	or	r15, r7
    1604:	08 29       	or	r16, r8
    1606:	19 29       	or	r17, r9
    1608:	3c c0       	rjmp	.+120    	; 0x1682 <_fpadd_parts+0x192>
    160a:	23 2b       	or	r18, r19
    160c:	d1 f1       	breq	.+116    	; 0x1682 <_fpadd_parts+0x192>
    160e:	26 0e       	add	r2, r22
    1610:	37 1e       	adc	r3, r23
    1612:	35 01       	movw	r6, r10
    1614:	46 01       	movw	r8, r12
    1616:	06 2e       	mov	r0, r22
    1618:	04 c0       	rjmp	.+8      	; 0x1622 <_fpadd_parts+0x132>
    161a:	96 94       	lsr	r9
    161c:	87 94       	ror	r8
    161e:	77 94       	ror	r7
    1620:	67 94       	ror	r6
    1622:	0a 94       	dec	r0
    1624:	d2 f7       	brpl	.-12     	; 0x161a <_fpadd_parts+0x12a>
    1626:	21 e0       	ldi	r18, 0x01	; 1
    1628:	30 e0       	ldi	r19, 0x00	; 0
    162a:	40 e0       	ldi	r20, 0x00	; 0
    162c:	50 e0       	ldi	r21, 0x00	; 0
    162e:	04 c0       	rjmp	.+8      	; 0x1638 <_fpadd_parts+0x148>
    1630:	22 0f       	add	r18, r18
    1632:	33 1f       	adc	r19, r19
    1634:	44 1f       	adc	r20, r20
    1636:	55 1f       	adc	r21, r21
    1638:	6a 95       	dec	r22
    163a:	d2 f7       	brpl	.-12     	; 0x1630 <_fpadd_parts+0x140>
    163c:	21 50       	subi	r18, 0x01	; 1
    163e:	30 40       	sbci	r19, 0x00	; 0
    1640:	40 40       	sbci	r20, 0x00	; 0
    1642:	50 40       	sbci	r21, 0x00	; 0
    1644:	2a 21       	and	r18, r10
    1646:	3b 21       	and	r19, r11
    1648:	4c 21       	and	r20, r12
    164a:	5d 21       	and	r21, r13
    164c:	21 15       	cp	r18, r1
    164e:	31 05       	cpc	r19, r1
    1650:	41 05       	cpc	r20, r1
    1652:	51 05       	cpc	r21, r1
    1654:	21 f0       	breq	.+8      	; 0x165e <_fpadd_parts+0x16e>
    1656:	21 e0       	ldi	r18, 0x01	; 1
    1658:	30 e0       	ldi	r19, 0x00	; 0
    165a:	40 e0       	ldi	r20, 0x00	; 0
    165c:	50 e0       	ldi	r21, 0x00	; 0
    165e:	59 01       	movw	r10, r18
    1660:	6a 01       	movw	r12, r20
    1662:	a6 28       	or	r10, r6
    1664:	b7 28       	or	r11, r7
    1666:	c8 28       	or	r12, r8
    1668:	d9 28       	or	r13, r9
    166a:	0b c0       	rjmp	.+22     	; 0x1682 <_fpadd_parts+0x192>
    166c:	82 15       	cp	r24, r2
    166e:	93 05       	cpc	r25, r3
    1670:	2c f0       	brlt	.+10     	; 0x167c <_fpadd_parts+0x18c>
    1672:	1c 01       	movw	r2, r24
    1674:	aa 24       	eor	r10, r10
    1676:	bb 24       	eor	r11, r11
    1678:	65 01       	movw	r12, r10
    167a:	03 c0       	rjmp	.+6      	; 0x1682 <_fpadd_parts+0x192>
    167c:	ee 24       	eor	r14, r14
    167e:	ff 24       	eor	r15, r15
    1680:	87 01       	movw	r16, r14
    1682:	11 96       	adiw	r26, 0x01	; 1
    1684:	9c 91       	ld	r25, X
    1686:	d2 01       	movw	r26, r4
    1688:	11 96       	adiw	r26, 0x01	; 1
    168a:	8c 91       	ld	r24, X
    168c:	98 17       	cp	r25, r24
    168e:	09 f4       	brne	.+2      	; 0x1692 <_fpadd_parts+0x1a2>
    1690:	45 c0       	rjmp	.+138    	; 0x171c <_fpadd_parts+0x22c>
    1692:	99 23       	and	r25, r25
    1694:	39 f0       	breq	.+14     	; 0x16a4 <_fpadd_parts+0x1b4>
    1696:	a8 01       	movw	r20, r16
    1698:	97 01       	movw	r18, r14
    169a:	2a 19       	sub	r18, r10
    169c:	3b 09       	sbc	r19, r11
    169e:	4c 09       	sbc	r20, r12
    16a0:	5d 09       	sbc	r21, r13
    16a2:	06 c0       	rjmp	.+12     	; 0x16b0 <_fpadd_parts+0x1c0>
    16a4:	a6 01       	movw	r20, r12
    16a6:	95 01       	movw	r18, r10
    16a8:	2e 19       	sub	r18, r14
    16aa:	3f 09       	sbc	r19, r15
    16ac:	40 0b       	sbc	r20, r16
    16ae:	51 0b       	sbc	r21, r17
    16b0:	57 fd       	sbrc	r21, 7
    16b2:	08 c0       	rjmp	.+16     	; 0x16c4 <_fpadd_parts+0x1d4>
    16b4:	11 82       	std	Z+1, r1	; 0x01
    16b6:	33 82       	std	Z+3, r3	; 0x03
    16b8:	22 82       	std	Z+2, r2	; 0x02
    16ba:	24 83       	std	Z+4, r18	; 0x04
    16bc:	35 83       	std	Z+5, r19	; 0x05
    16be:	46 83       	std	Z+6, r20	; 0x06
    16c0:	57 83       	std	Z+7, r21	; 0x07
    16c2:	1d c0       	rjmp	.+58     	; 0x16fe <_fpadd_parts+0x20e>
    16c4:	81 e0       	ldi	r24, 0x01	; 1
    16c6:	81 83       	std	Z+1, r24	; 0x01
    16c8:	33 82       	std	Z+3, r3	; 0x03
    16ca:	22 82       	std	Z+2, r2	; 0x02
    16cc:	88 27       	eor	r24, r24
    16ce:	99 27       	eor	r25, r25
    16d0:	dc 01       	movw	r26, r24
    16d2:	82 1b       	sub	r24, r18
    16d4:	93 0b       	sbc	r25, r19
    16d6:	a4 0b       	sbc	r26, r20
    16d8:	b5 0b       	sbc	r27, r21
    16da:	84 83       	std	Z+4, r24	; 0x04
    16dc:	95 83       	std	Z+5, r25	; 0x05
    16de:	a6 83       	std	Z+6, r26	; 0x06
    16e0:	b7 83       	std	Z+7, r27	; 0x07
    16e2:	0d c0       	rjmp	.+26     	; 0x16fe <_fpadd_parts+0x20e>
    16e4:	22 0f       	add	r18, r18
    16e6:	33 1f       	adc	r19, r19
    16e8:	44 1f       	adc	r20, r20
    16ea:	55 1f       	adc	r21, r21
    16ec:	24 83       	std	Z+4, r18	; 0x04
    16ee:	35 83       	std	Z+5, r19	; 0x05
    16f0:	46 83       	std	Z+6, r20	; 0x06
    16f2:	57 83       	std	Z+7, r21	; 0x07
    16f4:	82 81       	ldd	r24, Z+2	; 0x02
    16f6:	93 81       	ldd	r25, Z+3	; 0x03
    16f8:	01 97       	sbiw	r24, 0x01	; 1
    16fa:	93 83       	std	Z+3, r25	; 0x03
    16fc:	82 83       	std	Z+2, r24	; 0x02
    16fe:	24 81       	ldd	r18, Z+4	; 0x04
    1700:	35 81       	ldd	r19, Z+5	; 0x05
    1702:	46 81       	ldd	r20, Z+6	; 0x06
    1704:	57 81       	ldd	r21, Z+7	; 0x07
    1706:	da 01       	movw	r26, r20
    1708:	c9 01       	movw	r24, r18
    170a:	01 97       	sbiw	r24, 0x01	; 1
    170c:	a1 09       	sbc	r26, r1
    170e:	b1 09       	sbc	r27, r1
    1710:	8f 5f       	subi	r24, 0xFF	; 255
    1712:	9f 4f       	sbci	r25, 0xFF	; 255
    1714:	af 4f       	sbci	r26, 0xFF	; 255
    1716:	bf 43       	sbci	r27, 0x3F	; 63
    1718:	28 f3       	brcs	.-54     	; 0x16e4 <_fpadd_parts+0x1f4>
    171a:	0b c0       	rjmp	.+22     	; 0x1732 <_fpadd_parts+0x242>
    171c:	91 83       	std	Z+1, r25	; 0x01
    171e:	33 82       	std	Z+3, r3	; 0x03
    1720:	22 82       	std	Z+2, r2	; 0x02
    1722:	ea 0c       	add	r14, r10
    1724:	fb 1c       	adc	r15, r11
    1726:	0c 1d       	adc	r16, r12
    1728:	1d 1d       	adc	r17, r13
    172a:	e4 82       	std	Z+4, r14	; 0x04
    172c:	f5 82       	std	Z+5, r15	; 0x05
    172e:	06 83       	std	Z+6, r16	; 0x06
    1730:	17 83       	std	Z+7, r17	; 0x07
    1732:	83 e0       	ldi	r24, 0x03	; 3
    1734:	80 83       	st	Z, r24
    1736:	24 81       	ldd	r18, Z+4	; 0x04
    1738:	35 81       	ldd	r19, Z+5	; 0x05
    173a:	46 81       	ldd	r20, Z+6	; 0x06
    173c:	57 81       	ldd	r21, Z+7	; 0x07
    173e:	57 ff       	sbrs	r21, 7
    1740:	1a c0       	rjmp	.+52     	; 0x1776 <_fpadd_parts+0x286>
    1742:	c9 01       	movw	r24, r18
    1744:	aa 27       	eor	r26, r26
    1746:	97 fd       	sbrc	r25, 7
    1748:	a0 95       	com	r26
    174a:	ba 2f       	mov	r27, r26
    174c:	81 70       	andi	r24, 0x01	; 1
    174e:	90 70       	andi	r25, 0x00	; 0
    1750:	a0 70       	andi	r26, 0x00	; 0
    1752:	b0 70       	andi	r27, 0x00	; 0
    1754:	56 95       	lsr	r21
    1756:	47 95       	ror	r20
    1758:	37 95       	ror	r19
    175a:	27 95       	ror	r18
    175c:	82 2b       	or	r24, r18
    175e:	93 2b       	or	r25, r19
    1760:	a4 2b       	or	r26, r20
    1762:	b5 2b       	or	r27, r21
    1764:	84 83       	std	Z+4, r24	; 0x04
    1766:	95 83       	std	Z+5, r25	; 0x05
    1768:	a6 83       	std	Z+6, r26	; 0x06
    176a:	b7 83       	std	Z+7, r27	; 0x07
    176c:	82 81       	ldd	r24, Z+2	; 0x02
    176e:	93 81       	ldd	r25, Z+3	; 0x03
    1770:	01 96       	adiw	r24, 0x01	; 1
    1772:	93 83       	std	Z+3, r25	; 0x03
    1774:	82 83       	std	Z+2, r24	; 0x02
    1776:	df 01       	movw	r26, r30
    1778:	01 c0       	rjmp	.+2      	; 0x177c <_fpadd_parts+0x28c>
    177a:	d2 01       	movw	r26, r4
    177c:	cd 01       	movw	r24, r26
    177e:	cd b7       	in	r28, 0x3d	; 61
    1780:	de b7       	in	r29, 0x3e	; 62
    1782:	e2 e1       	ldi	r30, 0x12	; 18
    1784:	0c 94 52 10 	jmp	0x20a4	; 0x20a4 <__epilogue_restores__>

00001788 <__subsf3>:
    1788:	a0 e2       	ldi	r26, 0x20	; 32
    178a:	b0 e0       	ldi	r27, 0x00	; 0
    178c:	ea ec       	ldi	r30, 0xCA	; 202
    178e:	fb e0       	ldi	r31, 0x0B	; 11
    1790:	0c 94 42 10 	jmp	0x2084	; 0x2084 <__prologue_saves__+0x18>
    1794:	69 83       	std	Y+1, r22	; 0x01
    1796:	7a 83       	std	Y+2, r23	; 0x02
    1798:	8b 83       	std	Y+3, r24	; 0x03
    179a:	9c 83       	std	Y+4, r25	; 0x04
    179c:	2d 83       	std	Y+5, r18	; 0x05
    179e:	3e 83       	std	Y+6, r19	; 0x06
    17a0:	4f 83       	std	Y+7, r20	; 0x07
    17a2:	58 87       	std	Y+8, r21	; 0x08
    17a4:	e9 e0       	ldi	r30, 0x09	; 9
    17a6:	ee 2e       	mov	r14, r30
    17a8:	f1 2c       	mov	r15, r1
    17aa:	ec 0e       	add	r14, r28
    17ac:	fd 1e       	adc	r15, r29
    17ae:	b7 01       	movw	r22, r14
    17b0:	ce 01       	movw	r24, r28
    17b2:	01 96       	adiw	r24, 0x01	; 1
    17b4:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    17b8:	8e 01       	movw	r16, r28
    17ba:	0f 5e       	subi	r16, 0xEF	; 239
    17bc:	1f 4f       	sbci	r17, 0xFF	; 255
    17be:	b8 01       	movw	r22, r16
    17c0:	ce 01       	movw	r24, r28
    17c2:	05 96       	adiw	r24, 0x05	; 5
    17c4:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    17c8:	8a 89       	ldd	r24, Y+18	; 0x12
    17ca:	91 e0       	ldi	r25, 0x01	; 1
    17cc:	89 27       	eor	r24, r25
    17ce:	8a 8b       	std	Y+18, r24	; 0x12
    17d0:	ae 01       	movw	r20, r28
    17d2:	47 5e       	subi	r20, 0xE7	; 231
    17d4:	5f 4f       	sbci	r21, 0xFF	; 255
    17d6:	b8 01       	movw	r22, r16
    17d8:	c7 01       	movw	r24, r14
    17da:	0e 94 78 0a 	call	0x14f0	; 0x14f0 <_fpadd_parts>
    17de:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <__pack_f>
    17e2:	a0 96       	adiw	r28, 0x20	; 32
    17e4:	e6 e0       	ldi	r30, 0x06	; 6
    17e6:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__epilogue_restores__+0x18>

000017ea <__addsf3>:
    17ea:	a0 e2       	ldi	r26, 0x20	; 32
    17ec:	b0 e0       	ldi	r27, 0x00	; 0
    17ee:	eb ef       	ldi	r30, 0xFB	; 251
    17f0:	fb e0       	ldi	r31, 0x0B	; 11
    17f2:	0c 94 42 10 	jmp	0x2084	; 0x2084 <__prologue_saves__+0x18>
    17f6:	69 83       	std	Y+1, r22	; 0x01
    17f8:	7a 83       	std	Y+2, r23	; 0x02
    17fa:	8b 83       	std	Y+3, r24	; 0x03
    17fc:	9c 83       	std	Y+4, r25	; 0x04
    17fe:	2d 83       	std	Y+5, r18	; 0x05
    1800:	3e 83       	std	Y+6, r19	; 0x06
    1802:	4f 83       	std	Y+7, r20	; 0x07
    1804:	58 87       	std	Y+8, r21	; 0x08
    1806:	f9 e0       	ldi	r31, 0x09	; 9
    1808:	ef 2e       	mov	r14, r31
    180a:	f1 2c       	mov	r15, r1
    180c:	ec 0e       	add	r14, r28
    180e:	fd 1e       	adc	r15, r29
    1810:	b7 01       	movw	r22, r14
    1812:	ce 01       	movw	r24, r28
    1814:	01 96       	adiw	r24, 0x01	; 1
    1816:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    181a:	8e 01       	movw	r16, r28
    181c:	0f 5e       	subi	r16, 0xEF	; 239
    181e:	1f 4f       	sbci	r17, 0xFF	; 255
    1820:	b8 01       	movw	r22, r16
    1822:	ce 01       	movw	r24, r28
    1824:	05 96       	adiw	r24, 0x05	; 5
    1826:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    182a:	ae 01       	movw	r20, r28
    182c:	47 5e       	subi	r20, 0xE7	; 231
    182e:	5f 4f       	sbci	r21, 0xFF	; 255
    1830:	b8 01       	movw	r22, r16
    1832:	c7 01       	movw	r24, r14
    1834:	0e 94 78 0a 	call	0x14f0	; 0x14f0 <_fpadd_parts>
    1838:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <__pack_f>
    183c:	a0 96       	adiw	r28, 0x20	; 32
    183e:	e6 e0       	ldi	r30, 0x06	; 6
    1840:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__epilogue_restores__+0x18>

00001844 <__divsf3>:
    1844:	a8 e1       	ldi	r26, 0x18	; 24
    1846:	b0 e0       	ldi	r27, 0x00	; 0
    1848:	e8 e2       	ldi	r30, 0x28	; 40
    184a:	fc e0       	ldi	r31, 0x0C	; 12
    184c:	0c 94 3e 10 	jmp	0x207c	; 0x207c <__prologue_saves__+0x10>
    1850:	69 83       	std	Y+1, r22	; 0x01
    1852:	7a 83       	std	Y+2, r23	; 0x02
    1854:	8b 83       	std	Y+3, r24	; 0x03
    1856:	9c 83       	std	Y+4, r25	; 0x04
    1858:	2d 83       	std	Y+5, r18	; 0x05
    185a:	3e 83       	std	Y+6, r19	; 0x06
    185c:	4f 83       	std	Y+7, r20	; 0x07
    185e:	58 87       	std	Y+8, r21	; 0x08
    1860:	b9 e0       	ldi	r27, 0x09	; 9
    1862:	eb 2e       	mov	r14, r27
    1864:	f1 2c       	mov	r15, r1
    1866:	ec 0e       	add	r14, r28
    1868:	fd 1e       	adc	r15, r29
    186a:	b7 01       	movw	r22, r14
    186c:	ce 01       	movw	r24, r28
    186e:	01 96       	adiw	r24, 0x01	; 1
    1870:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    1874:	8e 01       	movw	r16, r28
    1876:	0f 5e       	subi	r16, 0xEF	; 239
    1878:	1f 4f       	sbci	r17, 0xFF	; 255
    187a:	b8 01       	movw	r22, r16
    187c:	ce 01       	movw	r24, r28
    187e:	05 96       	adiw	r24, 0x05	; 5
    1880:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    1884:	29 85       	ldd	r18, Y+9	; 0x09
    1886:	22 30       	cpi	r18, 0x02	; 2
    1888:	08 f4       	brcc	.+2      	; 0x188c <__divsf3+0x48>
    188a:	7c c0       	rjmp	.+248    	; 0x1984 <__divsf3+0x140>
    188c:	39 89       	ldd	r19, Y+17	; 0x11
    188e:	32 30       	cpi	r19, 0x02	; 2
    1890:	10 f4       	brcc	.+4      	; 0x1896 <__divsf3+0x52>
    1892:	b8 01       	movw	r22, r16
    1894:	7a c0       	rjmp	.+244    	; 0x198a <__divsf3+0x146>
    1896:	8a 85       	ldd	r24, Y+10	; 0x0a
    1898:	9a 89       	ldd	r25, Y+18	; 0x12
    189a:	89 27       	eor	r24, r25
    189c:	8a 87       	std	Y+10, r24	; 0x0a
    189e:	24 30       	cpi	r18, 0x04	; 4
    18a0:	11 f0       	breq	.+4      	; 0x18a6 <__divsf3+0x62>
    18a2:	22 30       	cpi	r18, 0x02	; 2
    18a4:	31 f4       	brne	.+12     	; 0x18b2 <__divsf3+0x6e>
    18a6:	23 17       	cp	r18, r19
    18a8:	09 f0       	breq	.+2      	; 0x18ac <__divsf3+0x68>
    18aa:	6c c0       	rjmp	.+216    	; 0x1984 <__divsf3+0x140>
    18ac:	6c e7       	ldi	r22, 0x7C	; 124
    18ae:	71 e0       	ldi	r23, 0x01	; 1
    18b0:	6c c0       	rjmp	.+216    	; 0x198a <__divsf3+0x146>
    18b2:	34 30       	cpi	r19, 0x04	; 4
    18b4:	39 f4       	brne	.+14     	; 0x18c4 <__divsf3+0x80>
    18b6:	1d 86       	std	Y+13, r1	; 0x0d
    18b8:	1e 86       	std	Y+14, r1	; 0x0e
    18ba:	1f 86       	std	Y+15, r1	; 0x0f
    18bc:	18 8a       	std	Y+16, r1	; 0x10
    18be:	1c 86       	std	Y+12, r1	; 0x0c
    18c0:	1b 86       	std	Y+11, r1	; 0x0b
    18c2:	04 c0       	rjmp	.+8      	; 0x18cc <__divsf3+0x88>
    18c4:	32 30       	cpi	r19, 0x02	; 2
    18c6:	21 f4       	brne	.+8      	; 0x18d0 <__divsf3+0x8c>
    18c8:	84 e0       	ldi	r24, 0x04	; 4
    18ca:	89 87       	std	Y+9, r24	; 0x09
    18cc:	b7 01       	movw	r22, r14
    18ce:	5d c0       	rjmp	.+186    	; 0x198a <__divsf3+0x146>
    18d0:	2b 85       	ldd	r18, Y+11	; 0x0b
    18d2:	3c 85       	ldd	r19, Y+12	; 0x0c
    18d4:	8b 89       	ldd	r24, Y+19	; 0x13
    18d6:	9c 89       	ldd	r25, Y+20	; 0x14
    18d8:	28 1b       	sub	r18, r24
    18da:	39 0b       	sbc	r19, r25
    18dc:	3c 87       	std	Y+12, r19	; 0x0c
    18de:	2b 87       	std	Y+11, r18	; 0x0b
    18e0:	ed 84       	ldd	r14, Y+13	; 0x0d
    18e2:	fe 84       	ldd	r15, Y+14	; 0x0e
    18e4:	0f 85       	ldd	r16, Y+15	; 0x0f
    18e6:	18 89       	ldd	r17, Y+16	; 0x10
    18e8:	ad 88       	ldd	r10, Y+21	; 0x15
    18ea:	be 88       	ldd	r11, Y+22	; 0x16
    18ec:	cf 88       	ldd	r12, Y+23	; 0x17
    18ee:	d8 8c       	ldd	r13, Y+24	; 0x18
    18f0:	ea 14       	cp	r14, r10
    18f2:	fb 04       	cpc	r15, r11
    18f4:	0c 05       	cpc	r16, r12
    18f6:	1d 05       	cpc	r17, r13
    18f8:	40 f4       	brcc	.+16     	; 0x190a <__divsf3+0xc6>
    18fa:	ee 0c       	add	r14, r14
    18fc:	ff 1c       	adc	r15, r15
    18fe:	00 1f       	adc	r16, r16
    1900:	11 1f       	adc	r17, r17
    1902:	21 50       	subi	r18, 0x01	; 1
    1904:	30 40       	sbci	r19, 0x00	; 0
    1906:	3c 87       	std	Y+12, r19	; 0x0c
    1908:	2b 87       	std	Y+11, r18	; 0x0b
    190a:	20 e0       	ldi	r18, 0x00	; 0
    190c:	30 e0       	ldi	r19, 0x00	; 0
    190e:	40 e0       	ldi	r20, 0x00	; 0
    1910:	50 e0       	ldi	r21, 0x00	; 0
    1912:	80 e0       	ldi	r24, 0x00	; 0
    1914:	90 e0       	ldi	r25, 0x00	; 0
    1916:	a0 e0       	ldi	r26, 0x00	; 0
    1918:	b0 e4       	ldi	r27, 0x40	; 64
    191a:	6f e1       	ldi	r22, 0x1F	; 31
    191c:	70 e0       	ldi	r23, 0x00	; 0
    191e:	ea 14       	cp	r14, r10
    1920:	fb 04       	cpc	r15, r11
    1922:	0c 05       	cpc	r16, r12
    1924:	1d 05       	cpc	r17, r13
    1926:	40 f0       	brcs	.+16     	; 0x1938 <__divsf3+0xf4>
    1928:	28 2b       	or	r18, r24
    192a:	39 2b       	or	r19, r25
    192c:	4a 2b       	or	r20, r26
    192e:	5b 2b       	or	r21, r27
    1930:	ea 18       	sub	r14, r10
    1932:	fb 08       	sbc	r15, r11
    1934:	0c 09       	sbc	r16, r12
    1936:	1d 09       	sbc	r17, r13
    1938:	b6 95       	lsr	r27
    193a:	a7 95       	ror	r26
    193c:	97 95       	ror	r25
    193e:	87 95       	ror	r24
    1940:	ee 0c       	add	r14, r14
    1942:	ff 1c       	adc	r15, r15
    1944:	00 1f       	adc	r16, r16
    1946:	11 1f       	adc	r17, r17
    1948:	61 50       	subi	r22, 0x01	; 1
    194a:	70 40       	sbci	r23, 0x00	; 0
    194c:	41 f7       	brne	.-48     	; 0x191e <__divsf3+0xda>
    194e:	da 01       	movw	r26, r20
    1950:	c9 01       	movw	r24, r18
    1952:	8f 77       	andi	r24, 0x7F	; 127
    1954:	90 70       	andi	r25, 0x00	; 0
    1956:	a0 70       	andi	r26, 0x00	; 0
    1958:	b0 70       	andi	r27, 0x00	; 0
    195a:	80 34       	cpi	r24, 0x40	; 64
    195c:	91 05       	cpc	r25, r1
    195e:	a1 05       	cpc	r26, r1
    1960:	b1 05       	cpc	r27, r1
    1962:	61 f4       	brne	.+24     	; 0x197c <__divsf3+0x138>
    1964:	27 fd       	sbrc	r18, 7
    1966:	0a c0       	rjmp	.+20     	; 0x197c <__divsf3+0x138>
    1968:	e1 14       	cp	r14, r1
    196a:	f1 04       	cpc	r15, r1
    196c:	01 05       	cpc	r16, r1
    196e:	11 05       	cpc	r17, r1
    1970:	29 f0       	breq	.+10     	; 0x197c <__divsf3+0x138>
    1972:	20 5c       	subi	r18, 0xC0	; 192
    1974:	3f 4f       	sbci	r19, 0xFF	; 255
    1976:	4f 4f       	sbci	r20, 0xFF	; 255
    1978:	5f 4f       	sbci	r21, 0xFF	; 255
    197a:	20 78       	andi	r18, 0x80	; 128
    197c:	2d 87       	std	Y+13, r18	; 0x0d
    197e:	3e 87       	std	Y+14, r19	; 0x0e
    1980:	4f 87       	std	Y+15, r20	; 0x0f
    1982:	58 8b       	std	Y+16, r21	; 0x10
    1984:	be 01       	movw	r22, r28
    1986:	67 5f       	subi	r22, 0xF7	; 247
    1988:	7f 4f       	sbci	r23, 0xFF	; 255
    198a:	cb 01       	movw	r24, r22
    198c:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <__pack_f>
    1990:	68 96       	adiw	r28, 0x18	; 24
    1992:	ea e0       	ldi	r30, 0x0A	; 10
    1994:	0c 94 5a 10 	jmp	0x20b4	; 0x20b4 <__epilogue_restores__+0x10>

00001998 <__gtsf2>:
    1998:	a8 e1       	ldi	r26, 0x18	; 24
    199a:	b0 e0       	ldi	r27, 0x00	; 0
    199c:	e2 ed       	ldi	r30, 0xD2	; 210
    199e:	fc e0       	ldi	r31, 0x0C	; 12
    19a0:	0c 94 42 10 	jmp	0x2084	; 0x2084 <__prologue_saves__+0x18>
    19a4:	69 83       	std	Y+1, r22	; 0x01
    19a6:	7a 83       	std	Y+2, r23	; 0x02
    19a8:	8b 83       	std	Y+3, r24	; 0x03
    19aa:	9c 83       	std	Y+4, r25	; 0x04
    19ac:	2d 83       	std	Y+5, r18	; 0x05
    19ae:	3e 83       	std	Y+6, r19	; 0x06
    19b0:	4f 83       	std	Y+7, r20	; 0x07
    19b2:	58 87       	std	Y+8, r21	; 0x08
    19b4:	89 e0       	ldi	r24, 0x09	; 9
    19b6:	e8 2e       	mov	r14, r24
    19b8:	f1 2c       	mov	r15, r1
    19ba:	ec 0e       	add	r14, r28
    19bc:	fd 1e       	adc	r15, r29
    19be:	b7 01       	movw	r22, r14
    19c0:	ce 01       	movw	r24, r28
    19c2:	01 96       	adiw	r24, 0x01	; 1
    19c4:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    19c8:	8e 01       	movw	r16, r28
    19ca:	0f 5e       	subi	r16, 0xEF	; 239
    19cc:	1f 4f       	sbci	r17, 0xFF	; 255
    19ce:	b8 01       	movw	r22, r16
    19d0:	ce 01       	movw	r24, r28
    19d2:	05 96       	adiw	r24, 0x05	; 5
    19d4:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    19d8:	89 85       	ldd	r24, Y+9	; 0x09
    19da:	82 30       	cpi	r24, 0x02	; 2
    19dc:	40 f0       	brcs	.+16     	; 0x19ee <__gtsf2+0x56>
    19de:	89 89       	ldd	r24, Y+17	; 0x11
    19e0:	82 30       	cpi	r24, 0x02	; 2
    19e2:	28 f0       	brcs	.+10     	; 0x19ee <__gtsf2+0x56>
    19e4:	b8 01       	movw	r22, r16
    19e6:	c7 01       	movw	r24, r14
    19e8:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <__fpcmp_parts_f>
    19ec:	01 c0       	rjmp	.+2      	; 0x19f0 <__gtsf2+0x58>
    19ee:	8f ef       	ldi	r24, 0xFF	; 255
    19f0:	68 96       	adiw	r28, 0x18	; 24
    19f2:	e6 e0       	ldi	r30, 0x06	; 6
    19f4:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__epilogue_restores__+0x18>

000019f8 <__gesf2>:
    19f8:	a8 e1       	ldi	r26, 0x18	; 24
    19fa:	b0 e0       	ldi	r27, 0x00	; 0
    19fc:	e2 e0       	ldi	r30, 0x02	; 2
    19fe:	fd e0       	ldi	r31, 0x0D	; 13
    1a00:	0c 94 42 10 	jmp	0x2084	; 0x2084 <__prologue_saves__+0x18>
    1a04:	69 83       	std	Y+1, r22	; 0x01
    1a06:	7a 83       	std	Y+2, r23	; 0x02
    1a08:	8b 83       	std	Y+3, r24	; 0x03
    1a0a:	9c 83       	std	Y+4, r25	; 0x04
    1a0c:	2d 83       	std	Y+5, r18	; 0x05
    1a0e:	3e 83       	std	Y+6, r19	; 0x06
    1a10:	4f 83       	std	Y+7, r20	; 0x07
    1a12:	58 87       	std	Y+8, r21	; 0x08
    1a14:	89 e0       	ldi	r24, 0x09	; 9
    1a16:	e8 2e       	mov	r14, r24
    1a18:	f1 2c       	mov	r15, r1
    1a1a:	ec 0e       	add	r14, r28
    1a1c:	fd 1e       	adc	r15, r29
    1a1e:	b7 01       	movw	r22, r14
    1a20:	ce 01       	movw	r24, r28
    1a22:	01 96       	adiw	r24, 0x01	; 1
    1a24:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    1a28:	8e 01       	movw	r16, r28
    1a2a:	0f 5e       	subi	r16, 0xEF	; 239
    1a2c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a2e:	b8 01       	movw	r22, r16
    1a30:	ce 01       	movw	r24, r28
    1a32:	05 96       	adiw	r24, 0x05	; 5
    1a34:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    1a38:	89 85       	ldd	r24, Y+9	; 0x09
    1a3a:	82 30       	cpi	r24, 0x02	; 2
    1a3c:	40 f0       	brcs	.+16     	; 0x1a4e <__gesf2+0x56>
    1a3e:	89 89       	ldd	r24, Y+17	; 0x11
    1a40:	82 30       	cpi	r24, 0x02	; 2
    1a42:	28 f0       	brcs	.+10     	; 0x1a4e <__gesf2+0x56>
    1a44:	b8 01       	movw	r22, r16
    1a46:	c7 01       	movw	r24, r14
    1a48:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <__fpcmp_parts_f>
    1a4c:	01 c0       	rjmp	.+2      	; 0x1a50 <__gesf2+0x58>
    1a4e:	8f ef       	ldi	r24, 0xFF	; 255
    1a50:	68 96       	adiw	r28, 0x18	; 24
    1a52:	e6 e0       	ldi	r30, 0x06	; 6
    1a54:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__epilogue_restores__+0x18>

00001a58 <__ltsf2>:
    1a58:	a8 e1       	ldi	r26, 0x18	; 24
    1a5a:	b0 e0       	ldi	r27, 0x00	; 0
    1a5c:	e2 e3       	ldi	r30, 0x32	; 50
    1a5e:	fd e0       	ldi	r31, 0x0D	; 13
    1a60:	0c 94 42 10 	jmp	0x2084	; 0x2084 <__prologue_saves__+0x18>
    1a64:	69 83       	std	Y+1, r22	; 0x01
    1a66:	7a 83       	std	Y+2, r23	; 0x02
    1a68:	8b 83       	std	Y+3, r24	; 0x03
    1a6a:	9c 83       	std	Y+4, r25	; 0x04
    1a6c:	2d 83       	std	Y+5, r18	; 0x05
    1a6e:	3e 83       	std	Y+6, r19	; 0x06
    1a70:	4f 83       	std	Y+7, r20	; 0x07
    1a72:	58 87       	std	Y+8, r21	; 0x08
    1a74:	89 e0       	ldi	r24, 0x09	; 9
    1a76:	e8 2e       	mov	r14, r24
    1a78:	f1 2c       	mov	r15, r1
    1a7a:	ec 0e       	add	r14, r28
    1a7c:	fd 1e       	adc	r15, r29
    1a7e:	b7 01       	movw	r22, r14
    1a80:	ce 01       	movw	r24, r28
    1a82:	01 96       	adiw	r24, 0x01	; 1
    1a84:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    1a88:	8e 01       	movw	r16, r28
    1a8a:	0f 5e       	subi	r16, 0xEF	; 239
    1a8c:	1f 4f       	sbci	r17, 0xFF	; 255
    1a8e:	b8 01       	movw	r22, r16
    1a90:	ce 01       	movw	r24, r28
    1a92:	05 96       	adiw	r24, 0x05	; 5
    1a94:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    1a98:	89 85       	ldd	r24, Y+9	; 0x09
    1a9a:	82 30       	cpi	r24, 0x02	; 2
    1a9c:	40 f0       	brcs	.+16     	; 0x1aae <__ltsf2+0x56>
    1a9e:	89 89       	ldd	r24, Y+17	; 0x11
    1aa0:	82 30       	cpi	r24, 0x02	; 2
    1aa2:	28 f0       	brcs	.+10     	; 0x1aae <__ltsf2+0x56>
    1aa4:	b8 01       	movw	r22, r16
    1aa6:	c7 01       	movw	r24, r14
    1aa8:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <__fpcmp_parts_f>
    1aac:	01 c0       	rjmp	.+2      	; 0x1ab0 <__ltsf2+0x58>
    1aae:	81 e0       	ldi	r24, 0x01	; 1
    1ab0:	68 96       	adiw	r28, 0x18	; 24
    1ab2:	e6 e0       	ldi	r30, 0x06	; 6
    1ab4:	0c 94 5e 10 	jmp	0x20bc	; 0x20bc <__epilogue_restores__+0x18>

00001ab8 <__floatsisf>:
    1ab8:	a8 e0       	ldi	r26, 0x08	; 8
    1aba:	b0 e0       	ldi	r27, 0x00	; 0
    1abc:	e2 e6       	ldi	r30, 0x62	; 98
    1abe:	fd e0       	ldi	r31, 0x0D	; 13
    1ac0:	0c 94 3f 10 	jmp	0x207e	; 0x207e <__prologue_saves__+0x12>
    1ac4:	9b 01       	movw	r18, r22
    1ac6:	ac 01       	movw	r20, r24
    1ac8:	83 e0       	ldi	r24, 0x03	; 3
    1aca:	89 83       	std	Y+1, r24	; 0x01
    1acc:	da 01       	movw	r26, r20
    1ace:	c9 01       	movw	r24, r18
    1ad0:	88 27       	eor	r24, r24
    1ad2:	b7 fd       	sbrc	r27, 7
    1ad4:	83 95       	inc	r24
    1ad6:	99 27       	eor	r25, r25
    1ad8:	aa 27       	eor	r26, r26
    1ada:	bb 27       	eor	r27, r27
    1adc:	b8 2e       	mov	r11, r24
    1ade:	21 15       	cp	r18, r1
    1ae0:	31 05       	cpc	r19, r1
    1ae2:	41 05       	cpc	r20, r1
    1ae4:	51 05       	cpc	r21, r1
    1ae6:	19 f4       	brne	.+6      	; 0x1aee <__floatsisf+0x36>
    1ae8:	82 e0       	ldi	r24, 0x02	; 2
    1aea:	89 83       	std	Y+1, r24	; 0x01
    1aec:	3a c0       	rjmp	.+116    	; 0x1b62 <__floatsisf+0xaa>
    1aee:	88 23       	and	r24, r24
    1af0:	a9 f0       	breq	.+42     	; 0x1b1c <__floatsisf+0x64>
    1af2:	20 30       	cpi	r18, 0x00	; 0
    1af4:	80 e0       	ldi	r24, 0x00	; 0
    1af6:	38 07       	cpc	r19, r24
    1af8:	80 e0       	ldi	r24, 0x00	; 0
    1afa:	48 07       	cpc	r20, r24
    1afc:	80 e8       	ldi	r24, 0x80	; 128
    1afe:	58 07       	cpc	r21, r24
    1b00:	29 f4       	brne	.+10     	; 0x1b0c <__floatsisf+0x54>
    1b02:	60 e0       	ldi	r22, 0x00	; 0
    1b04:	70 e0       	ldi	r23, 0x00	; 0
    1b06:	80 e0       	ldi	r24, 0x00	; 0
    1b08:	9f ec       	ldi	r25, 0xCF	; 207
    1b0a:	30 c0       	rjmp	.+96     	; 0x1b6c <__floatsisf+0xb4>
    1b0c:	ee 24       	eor	r14, r14
    1b0e:	ff 24       	eor	r15, r15
    1b10:	87 01       	movw	r16, r14
    1b12:	e2 1a       	sub	r14, r18
    1b14:	f3 0a       	sbc	r15, r19
    1b16:	04 0b       	sbc	r16, r20
    1b18:	15 0b       	sbc	r17, r21
    1b1a:	02 c0       	rjmp	.+4      	; 0x1b20 <__floatsisf+0x68>
    1b1c:	79 01       	movw	r14, r18
    1b1e:	8a 01       	movw	r16, r20
    1b20:	8e e1       	ldi	r24, 0x1E	; 30
    1b22:	c8 2e       	mov	r12, r24
    1b24:	d1 2c       	mov	r13, r1
    1b26:	dc 82       	std	Y+4, r13	; 0x04
    1b28:	cb 82       	std	Y+3, r12	; 0x03
    1b2a:	ed 82       	std	Y+5, r14	; 0x05
    1b2c:	fe 82       	std	Y+6, r15	; 0x06
    1b2e:	0f 83       	std	Y+7, r16	; 0x07
    1b30:	18 87       	std	Y+8, r17	; 0x08
    1b32:	c8 01       	movw	r24, r16
    1b34:	b7 01       	movw	r22, r14
    1b36:	0e 94 0e 0e 	call	0x1c1c	; 0x1c1c <__clzsi2>
    1b3a:	01 97       	sbiw	r24, 0x01	; 1
    1b3c:	18 16       	cp	r1, r24
    1b3e:	19 06       	cpc	r1, r25
    1b40:	84 f4       	brge	.+32     	; 0x1b62 <__floatsisf+0xaa>
    1b42:	08 2e       	mov	r0, r24
    1b44:	04 c0       	rjmp	.+8      	; 0x1b4e <__floatsisf+0x96>
    1b46:	ee 0c       	add	r14, r14
    1b48:	ff 1c       	adc	r15, r15
    1b4a:	00 1f       	adc	r16, r16
    1b4c:	11 1f       	adc	r17, r17
    1b4e:	0a 94       	dec	r0
    1b50:	d2 f7       	brpl	.-12     	; 0x1b46 <__floatsisf+0x8e>
    1b52:	ed 82       	std	Y+5, r14	; 0x05
    1b54:	fe 82       	std	Y+6, r15	; 0x06
    1b56:	0f 83       	std	Y+7, r16	; 0x07
    1b58:	18 87       	std	Y+8, r17	; 0x08
    1b5a:	c8 1a       	sub	r12, r24
    1b5c:	d9 0a       	sbc	r13, r25
    1b5e:	dc 82       	std	Y+4, r13	; 0x04
    1b60:	cb 82       	std	Y+3, r12	; 0x03
    1b62:	ba 82       	std	Y+2, r11	; 0x02
    1b64:	ce 01       	movw	r24, r28
    1b66:	01 96       	adiw	r24, 0x01	; 1
    1b68:	0e 94 5d 0e 	call	0x1cba	; 0x1cba <__pack_f>
    1b6c:	28 96       	adiw	r28, 0x08	; 8
    1b6e:	e9 e0       	ldi	r30, 0x09	; 9
    1b70:	0c 94 5b 10 	jmp	0x20b6	; 0x20b6 <__epilogue_restores__+0x12>

00001b74 <__fixsfsi>:
    1b74:	ac e0       	ldi	r26, 0x0C	; 12
    1b76:	b0 e0       	ldi	r27, 0x00	; 0
    1b78:	e0 ec       	ldi	r30, 0xC0	; 192
    1b7a:	fd e0       	ldi	r31, 0x0D	; 13
    1b7c:	0c 94 46 10 	jmp	0x208c	; 0x208c <__prologue_saves__+0x20>
    1b80:	69 83       	std	Y+1, r22	; 0x01
    1b82:	7a 83       	std	Y+2, r23	; 0x02
    1b84:	8b 83       	std	Y+3, r24	; 0x03
    1b86:	9c 83       	std	Y+4, r25	; 0x04
    1b88:	be 01       	movw	r22, r28
    1b8a:	6b 5f       	subi	r22, 0xFB	; 251
    1b8c:	7f 4f       	sbci	r23, 0xFF	; 255
    1b8e:	ce 01       	movw	r24, r28
    1b90:	01 96       	adiw	r24, 0x01	; 1
    1b92:	0e 94 32 0f 	call	0x1e64	; 0x1e64 <__unpack_f>
    1b96:	8d 81       	ldd	r24, Y+5	; 0x05
    1b98:	82 30       	cpi	r24, 0x02	; 2
    1b9a:	61 f1       	breq	.+88     	; 0x1bf4 <__fixsfsi+0x80>
    1b9c:	82 30       	cpi	r24, 0x02	; 2
    1b9e:	50 f1       	brcs	.+84     	; 0x1bf4 <__fixsfsi+0x80>
    1ba0:	84 30       	cpi	r24, 0x04	; 4
    1ba2:	21 f4       	brne	.+8      	; 0x1bac <__fixsfsi+0x38>
    1ba4:	8e 81       	ldd	r24, Y+6	; 0x06
    1ba6:	88 23       	and	r24, r24
    1ba8:	51 f1       	breq	.+84     	; 0x1bfe <__fixsfsi+0x8a>
    1baa:	2e c0       	rjmp	.+92     	; 0x1c08 <__fixsfsi+0x94>
    1bac:	2f 81       	ldd	r18, Y+7	; 0x07
    1bae:	38 85       	ldd	r19, Y+8	; 0x08
    1bb0:	37 fd       	sbrc	r19, 7
    1bb2:	20 c0       	rjmp	.+64     	; 0x1bf4 <__fixsfsi+0x80>
    1bb4:	6e 81       	ldd	r22, Y+6	; 0x06
    1bb6:	2f 31       	cpi	r18, 0x1F	; 31
    1bb8:	31 05       	cpc	r19, r1
    1bba:	1c f0       	brlt	.+6      	; 0x1bc2 <__fixsfsi+0x4e>
    1bbc:	66 23       	and	r22, r22
    1bbe:	f9 f0       	breq	.+62     	; 0x1bfe <__fixsfsi+0x8a>
    1bc0:	23 c0       	rjmp	.+70     	; 0x1c08 <__fixsfsi+0x94>
    1bc2:	8e e1       	ldi	r24, 0x1E	; 30
    1bc4:	90 e0       	ldi	r25, 0x00	; 0
    1bc6:	82 1b       	sub	r24, r18
    1bc8:	93 0b       	sbc	r25, r19
    1bca:	29 85       	ldd	r18, Y+9	; 0x09
    1bcc:	3a 85       	ldd	r19, Y+10	; 0x0a
    1bce:	4b 85       	ldd	r20, Y+11	; 0x0b
    1bd0:	5c 85       	ldd	r21, Y+12	; 0x0c
    1bd2:	04 c0       	rjmp	.+8      	; 0x1bdc <__fixsfsi+0x68>
    1bd4:	56 95       	lsr	r21
    1bd6:	47 95       	ror	r20
    1bd8:	37 95       	ror	r19
    1bda:	27 95       	ror	r18
    1bdc:	8a 95       	dec	r24
    1bde:	d2 f7       	brpl	.-12     	; 0x1bd4 <__fixsfsi+0x60>
    1be0:	66 23       	and	r22, r22
    1be2:	b1 f0       	breq	.+44     	; 0x1c10 <__fixsfsi+0x9c>
    1be4:	50 95       	com	r21
    1be6:	40 95       	com	r20
    1be8:	30 95       	com	r19
    1bea:	21 95       	neg	r18
    1bec:	3f 4f       	sbci	r19, 0xFF	; 255
    1bee:	4f 4f       	sbci	r20, 0xFF	; 255
    1bf0:	5f 4f       	sbci	r21, 0xFF	; 255
    1bf2:	0e c0       	rjmp	.+28     	; 0x1c10 <__fixsfsi+0x9c>
    1bf4:	20 e0       	ldi	r18, 0x00	; 0
    1bf6:	30 e0       	ldi	r19, 0x00	; 0
    1bf8:	40 e0       	ldi	r20, 0x00	; 0
    1bfa:	50 e0       	ldi	r21, 0x00	; 0
    1bfc:	09 c0       	rjmp	.+18     	; 0x1c10 <__fixsfsi+0x9c>
    1bfe:	2f ef       	ldi	r18, 0xFF	; 255
    1c00:	3f ef       	ldi	r19, 0xFF	; 255
    1c02:	4f ef       	ldi	r20, 0xFF	; 255
    1c04:	5f e7       	ldi	r21, 0x7F	; 127
    1c06:	04 c0       	rjmp	.+8      	; 0x1c10 <__fixsfsi+0x9c>
    1c08:	20 e0       	ldi	r18, 0x00	; 0
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	40 e0       	ldi	r20, 0x00	; 0
    1c0e:	50 e8       	ldi	r21, 0x80	; 128
    1c10:	b9 01       	movw	r22, r18
    1c12:	ca 01       	movw	r24, r20
    1c14:	2c 96       	adiw	r28, 0x0c	; 12
    1c16:	e2 e0       	ldi	r30, 0x02	; 2
    1c18:	0c 94 62 10 	jmp	0x20c4	; 0x20c4 <__epilogue_restores__+0x20>

00001c1c <__clzsi2>:
    1c1c:	ef 92       	push	r14
    1c1e:	ff 92       	push	r15
    1c20:	0f 93       	push	r16
    1c22:	1f 93       	push	r17
    1c24:	7b 01       	movw	r14, r22
    1c26:	8c 01       	movw	r16, r24
    1c28:	80 e0       	ldi	r24, 0x00	; 0
    1c2a:	e8 16       	cp	r14, r24
    1c2c:	80 e0       	ldi	r24, 0x00	; 0
    1c2e:	f8 06       	cpc	r15, r24
    1c30:	81 e0       	ldi	r24, 0x01	; 1
    1c32:	08 07       	cpc	r16, r24
    1c34:	80 e0       	ldi	r24, 0x00	; 0
    1c36:	18 07       	cpc	r17, r24
    1c38:	88 f4       	brcc	.+34     	; 0x1c5c <__clzsi2+0x40>
    1c3a:	8f ef       	ldi	r24, 0xFF	; 255
    1c3c:	e8 16       	cp	r14, r24
    1c3e:	f1 04       	cpc	r15, r1
    1c40:	01 05       	cpc	r16, r1
    1c42:	11 05       	cpc	r17, r1
    1c44:	31 f0       	breq	.+12     	; 0x1c52 <__clzsi2+0x36>
    1c46:	28 f0       	brcs	.+10     	; 0x1c52 <__clzsi2+0x36>
    1c48:	88 e0       	ldi	r24, 0x08	; 8
    1c4a:	90 e0       	ldi	r25, 0x00	; 0
    1c4c:	a0 e0       	ldi	r26, 0x00	; 0
    1c4e:	b0 e0       	ldi	r27, 0x00	; 0
    1c50:	17 c0       	rjmp	.+46     	; 0x1c80 <__clzsi2+0x64>
    1c52:	80 e0       	ldi	r24, 0x00	; 0
    1c54:	90 e0       	ldi	r25, 0x00	; 0
    1c56:	a0 e0       	ldi	r26, 0x00	; 0
    1c58:	b0 e0       	ldi	r27, 0x00	; 0
    1c5a:	12 c0       	rjmp	.+36     	; 0x1c80 <__clzsi2+0x64>
    1c5c:	80 e0       	ldi	r24, 0x00	; 0
    1c5e:	e8 16       	cp	r14, r24
    1c60:	80 e0       	ldi	r24, 0x00	; 0
    1c62:	f8 06       	cpc	r15, r24
    1c64:	80 e0       	ldi	r24, 0x00	; 0
    1c66:	08 07       	cpc	r16, r24
    1c68:	81 e0       	ldi	r24, 0x01	; 1
    1c6a:	18 07       	cpc	r17, r24
    1c6c:	28 f0       	brcs	.+10     	; 0x1c78 <__clzsi2+0x5c>
    1c6e:	88 e1       	ldi	r24, 0x18	; 24
    1c70:	90 e0       	ldi	r25, 0x00	; 0
    1c72:	a0 e0       	ldi	r26, 0x00	; 0
    1c74:	b0 e0       	ldi	r27, 0x00	; 0
    1c76:	04 c0       	rjmp	.+8      	; 0x1c80 <__clzsi2+0x64>
    1c78:	80 e1       	ldi	r24, 0x10	; 16
    1c7a:	90 e0       	ldi	r25, 0x00	; 0
    1c7c:	a0 e0       	ldi	r26, 0x00	; 0
    1c7e:	b0 e0       	ldi	r27, 0x00	; 0
    1c80:	20 e2       	ldi	r18, 0x20	; 32
    1c82:	30 e0       	ldi	r19, 0x00	; 0
    1c84:	40 e0       	ldi	r20, 0x00	; 0
    1c86:	50 e0       	ldi	r21, 0x00	; 0
    1c88:	28 1b       	sub	r18, r24
    1c8a:	39 0b       	sbc	r19, r25
    1c8c:	4a 0b       	sbc	r20, r26
    1c8e:	5b 0b       	sbc	r21, r27
    1c90:	04 c0       	rjmp	.+8      	; 0x1c9a <__clzsi2+0x7e>
    1c92:	16 95       	lsr	r17
    1c94:	07 95       	ror	r16
    1c96:	f7 94       	ror	r15
    1c98:	e7 94       	ror	r14
    1c9a:	8a 95       	dec	r24
    1c9c:	d2 f7       	brpl	.-12     	; 0x1c92 <__clzsi2+0x76>
    1c9e:	f7 01       	movw	r30, r14
    1ca0:	ec 57       	subi	r30, 0x7C	; 124
    1ca2:	fe 4f       	sbci	r31, 0xFE	; 254
    1ca4:	80 81       	ld	r24, Z
    1ca6:	28 1b       	sub	r18, r24
    1ca8:	31 09       	sbc	r19, r1
    1caa:	41 09       	sbc	r20, r1
    1cac:	51 09       	sbc	r21, r1
    1cae:	c9 01       	movw	r24, r18
    1cb0:	1f 91       	pop	r17
    1cb2:	0f 91       	pop	r16
    1cb4:	ff 90       	pop	r15
    1cb6:	ef 90       	pop	r14
    1cb8:	08 95       	ret

00001cba <__pack_f>:
    1cba:	df 92       	push	r13
    1cbc:	ef 92       	push	r14
    1cbe:	ff 92       	push	r15
    1cc0:	0f 93       	push	r16
    1cc2:	1f 93       	push	r17
    1cc4:	fc 01       	movw	r30, r24
    1cc6:	e4 80       	ldd	r14, Z+4	; 0x04
    1cc8:	f5 80       	ldd	r15, Z+5	; 0x05
    1cca:	06 81       	ldd	r16, Z+6	; 0x06
    1ccc:	17 81       	ldd	r17, Z+7	; 0x07
    1cce:	d1 80       	ldd	r13, Z+1	; 0x01
    1cd0:	80 81       	ld	r24, Z
    1cd2:	82 30       	cpi	r24, 0x02	; 2
    1cd4:	48 f4       	brcc	.+18     	; 0x1ce8 <__pack_f+0x2e>
    1cd6:	80 e0       	ldi	r24, 0x00	; 0
    1cd8:	90 e0       	ldi	r25, 0x00	; 0
    1cda:	a0 e1       	ldi	r26, 0x10	; 16
    1cdc:	b0 e0       	ldi	r27, 0x00	; 0
    1cde:	e8 2a       	or	r14, r24
    1ce0:	f9 2a       	or	r15, r25
    1ce2:	0a 2b       	or	r16, r26
    1ce4:	1b 2b       	or	r17, r27
    1ce6:	a5 c0       	rjmp	.+330    	; 0x1e32 <__pack_f+0x178>
    1ce8:	84 30       	cpi	r24, 0x04	; 4
    1cea:	09 f4       	brne	.+2      	; 0x1cee <__pack_f+0x34>
    1cec:	9f c0       	rjmp	.+318    	; 0x1e2c <__pack_f+0x172>
    1cee:	82 30       	cpi	r24, 0x02	; 2
    1cf0:	21 f4       	brne	.+8      	; 0x1cfa <__pack_f+0x40>
    1cf2:	ee 24       	eor	r14, r14
    1cf4:	ff 24       	eor	r15, r15
    1cf6:	87 01       	movw	r16, r14
    1cf8:	05 c0       	rjmp	.+10     	; 0x1d04 <__pack_f+0x4a>
    1cfa:	e1 14       	cp	r14, r1
    1cfc:	f1 04       	cpc	r15, r1
    1cfe:	01 05       	cpc	r16, r1
    1d00:	11 05       	cpc	r17, r1
    1d02:	19 f4       	brne	.+6      	; 0x1d0a <__pack_f+0x50>
    1d04:	e0 e0       	ldi	r30, 0x00	; 0
    1d06:	f0 e0       	ldi	r31, 0x00	; 0
    1d08:	96 c0       	rjmp	.+300    	; 0x1e36 <__pack_f+0x17c>
    1d0a:	62 81       	ldd	r22, Z+2	; 0x02
    1d0c:	73 81       	ldd	r23, Z+3	; 0x03
    1d0e:	9f ef       	ldi	r25, 0xFF	; 255
    1d10:	62 38       	cpi	r22, 0x82	; 130
    1d12:	79 07       	cpc	r23, r25
    1d14:	0c f0       	brlt	.+2      	; 0x1d18 <__pack_f+0x5e>
    1d16:	5b c0       	rjmp	.+182    	; 0x1dce <__pack_f+0x114>
    1d18:	22 e8       	ldi	r18, 0x82	; 130
    1d1a:	3f ef       	ldi	r19, 0xFF	; 255
    1d1c:	26 1b       	sub	r18, r22
    1d1e:	37 0b       	sbc	r19, r23
    1d20:	2a 31       	cpi	r18, 0x1A	; 26
    1d22:	31 05       	cpc	r19, r1
    1d24:	2c f0       	brlt	.+10     	; 0x1d30 <__pack_f+0x76>
    1d26:	20 e0       	ldi	r18, 0x00	; 0
    1d28:	30 e0       	ldi	r19, 0x00	; 0
    1d2a:	40 e0       	ldi	r20, 0x00	; 0
    1d2c:	50 e0       	ldi	r21, 0x00	; 0
    1d2e:	2a c0       	rjmp	.+84     	; 0x1d84 <__pack_f+0xca>
    1d30:	b8 01       	movw	r22, r16
    1d32:	a7 01       	movw	r20, r14
    1d34:	02 2e       	mov	r0, r18
    1d36:	04 c0       	rjmp	.+8      	; 0x1d40 <__pack_f+0x86>
    1d38:	76 95       	lsr	r23
    1d3a:	67 95       	ror	r22
    1d3c:	57 95       	ror	r21
    1d3e:	47 95       	ror	r20
    1d40:	0a 94       	dec	r0
    1d42:	d2 f7       	brpl	.-12     	; 0x1d38 <__pack_f+0x7e>
    1d44:	81 e0       	ldi	r24, 0x01	; 1
    1d46:	90 e0       	ldi	r25, 0x00	; 0
    1d48:	a0 e0       	ldi	r26, 0x00	; 0
    1d4a:	b0 e0       	ldi	r27, 0x00	; 0
    1d4c:	04 c0       	rjmp	.+8      	; 0x1d56 <__pack_f+0x9c>
    1d4e:	88 0f       	add	r24, r24
    1d50:	99 1f       	adc	r25, r25
    1d52:	aa 1f       	adc	r26, r26
    1d54:	bb 1f       	adc	r27, r27
    1d56:	2a 95       	dec	r18
    1d58:	d2 f7       	brpl	.-12     	; 0x1d4e <__pack_f+0x94>
    1d5a:	01 97       	sbiw	r24, 0x01	; 1
    1d5c:	a1 09       	sbc	r26, r1
    1d5e:	b1 09       	sbc	r27, r1
    1d60:	8e 21       	and	r24, r14
    1d62:	9f 21       	and	r25, r15
    1d64:	a0 23       	and	r26, r16
    1d66:	b1 23       	and	r27, r17
    1d68:	00 97       	sbiw	r24, 0x00	; 0
    1d6a:	a1 05       	cpc	r26, r1
    1d6c:	b1 05       	cpc	r27, r1
    1d6e:	21 f0       	breq	.+8      	; 0x1d78 <__pack_f+0xbe>
    1d70:	81 e0       	ldi	r24, 0x01	; 1
    1d72:	90 e0       	ldi	r25, 0x00	; 0
    1d74:	a0 e0       	ldi	r26, 0x00	; 0
    1d76:	b0 e0       	ldi	r27, 0x00	; 0
    1d78:	9a 01       	movw	r18, r20
    1d7a:	ab 01       	movw	r20, r22
    1d7c:	28 2b       	or	r18, r24
    1d7e:	39 2b       	or	r19, r25
    1d80:	4a 2b       	or	r20, r26
    1d82:	5b 2b       	or	r21, r27
    1d84:	da 01       	movw	r26, r20
    1d86:	c9 01       	movw	r24, r18
    1d88:	8f 77       	andi	r24, 0x7F	; 127
    1d8a:	90 70       	andi	r25, 0x00	; 0
    1d8c:	a0 70       	andi	r26, 0x00	; 0
    1d8e:	b0 70       	andi	r27, 0x00	; 0
    1d90:	80 34       	cpi	r24, 0x40	; 64
    1d92:	91 05       	cpc	r25, r1
    1d94:	a1 05       	cpc	r26, r1
    1d96:	b1 05       	cpc	r27, r1
    1d98:	39 f4       	brne	.+14     	; 0x1da8 <__pack_f+0xee>
    1d9a:	27 ff       	sbrs	r18, 7
    1d9c:	09 c0       	rjmp	.+18     	; 0x1db0 <__pack_f+0xf6>
    1d9e:	20 5c       	subi	r18, 0xC0	; 192
    1da0:	3f 4f       	sbci	r19, 0xFF	; 255
    1da2:	4f 4f       	sbci	r20, 0xFF	; 255
    1da4:	5f 4f       	sbci	r21, 0xFF	; 255
    1da6:	04 c0       	rjmp	.+8      	; 0x1db0 <__pack_f+0xf6>
    1da8:	21 5c       	subi	r18, 0xC1	; 193
    1daa:	3f 4f       	sbci	r19, 0xFF	; 255
    1dac:	4f 4f       	sbci	r20, 0xFF	; 255
    1dae:	5f 4f       	sbci	r21, 0xFF	; 255
    1db0:	e0 e0       	ldi	r30, 0x00	; 0
    1db2:	f0 e0       	ldi	r31, 0x00	; 0
    1db4:	20 30       	cpi	r18, 0x00	; 0
    1db6:	a0 e0       	ldi	r26, 0x00	; 0
    1db8:	3a 07       	cpc	r19, r26
    1dba:	a0 e0       	ldi	r26, 0x00	; 0
    1dbc:	4a 07       	cpc	r20, r26
    1dbe:	a0 e4       	ldi	r26, 0x40	; 64
    1dc0:	5a 07       	cpc	r21, r26
    1dc2:	10 f0       	brcs	.+4      	; 0x1dc8 <__pack_f+0x10e>
    1dc4:	e1 e0       	ldi	r30, 0x01	; 1
    1dc6:	f0 e0       	ldi	r31, 0x00	; 0
    1dc8:	79 01       	movw	r14, r18
    1dca:	8a 01       	movw	r16, r20
    1dcc:	27 c0       	rjmp	.+78     	; 0x1e1c <__pack_f+0x162>
    1dce:	60 38       	cpi	r22, 0x80	; 128
    1dd0:	71 05       	cpc	r23, r1
    1dd2:	64 f5       	brge	.+88     	; 0x1e2c <__pack_f+0x172>
    1dd4:	fb 01       	movw	r30, r22
    1dd6:	e1 58       	subi	r30, 0x81	; 129
    1dd8:	ff 4f       	sbci	r31, 0xFF	; 255
    1dda:	d8 01       	movw	r26, r16
    1ddc:	c7 01       	movw	r24, r14
    1dde:	8f 77       	andi	r24, 0x7F	; 127
    1de0:	90 70       	andi	r25, 0x00	; 0
    1de2:	a0 70       	andi	r26, 0x00	; 0
    1de4:	b0 70       	andi	r27, 0x00	; 0
    1de6:	80 34       	cpi	r24, 0x40	; 64
    1de8:	91 05       	cpc	r25, r1
    1dea:	a1 05       	cpc	r26, r1
    1dec:	b1 05       	cpc	r27, r1
    1dee:	39 f4       	brne	.+14     	; 0x1dfe <__pack_f+0x144>
    1df0:	e7 fe       	sbrs	r14, 7
    1df2:	0d c0       	rjmp	.+26     	; 0x1e0e <__pack_f+0x154>
    1df4:	80 e4       	ldi	r24, 0x40	; 64
    1df6:	90 e0       	ldi	r25, 0x00	; 0
    1df8:	a0 e0       	ldi	r26, 0x00	; 0
    1dfa:	b0 e0       	ldi	r27, 0x00	; 0
    1dfc:	04 c0       	rjmp	.+8      	; 0x1e06 <__pack_f+0x14c>
    1dfe:	8f e3       	ldi	r24, 0x3F	; 63
    1e00:	90 e0       	ldi	r25, 0x00	; 0
    1e02:	a0 e0       	ldi	r26, 0x00	; 0
    1e04:	b0 e0       	ldi	r27, 0x00	; 0
    1e06:	e8 0e       	add	r14, r24
    1e08:	f9 1e       	adc	r15, r25
    1e0a:	0a 1f       	adc	r16, r26
    1e0c:	1b 1f       	adc	r17, r27
    1e0e:	17 ff       	sbrs	r17, 7
    1e10:	05 c0       	rjmp	.+10     	; 0x1e1c <__pack_f+0x162>
    1e12:	16 95       	lsr	r17
    1e14:	07 95       	ror	r16
    1e16:	f7 94       	ror	r15
    1e18:	e7 94       	ror	r14
    1e1a:	31 96       	adiw	r30, 0x01	; 1
    1e1c:	87 e0       	ldi	r24, 0x07	; 7
    1e1e:	16 95       	lsr	r17
    1e20:	07 95       	ror	r16
    1e22:	f7 94       	ror	r15
    1e24:	e7 94       	ror	r14
    1e26:	8a 95       	dec	r24
    1e28:	d1 f7       	brne	.-12     	; 0x1e1e <__pack_f+0x164>
    1e2a:	05 c0       	rjmp	.+10     	; 0x1e36 <__pack_f+0x17c>
    1e2c:	ee 24       	eor	r14, r14
    1e2e:	ff 24       	eor	r15, r15
    1e30:	87 01       	movw	r16, r14
    1e32:	ef ef       	ldi	r30, 0xFF	; 255
    1e34:	f0 e0       	ldi	r31, 0x00	; 0
    1e36:	6e 2f       	mov	r22, r30
    1e38:	67 95       	ror	r22
    1e3a:	66 27       	eor	r22, r22
    1e3c:	67 95       	ror	r22
    1e3e:	90 2f       	mov	r25, r16
    1e40:	9f 77       	andi	r25, 0x7F	; 127
    1e42:	d7 94       	ror	r13
    1e44:	dd 24       	eor	r13, r13
    1e46:	d7 94       	ror	r13
    1e48:	8e 2f       	mov	r24, r30
    1e4a:	86 95       	lsr	r24
    1e4c:	49 2f       	mov	r20, r25
    1e4e:	46 2b       	or	r20, r22
    1e50:	58 2f       	mov	r21, r24
    1e52:	5d 29       	or	r21, r13
    1e54:	b7 01       	movw	r22, r14
    1e56:	ca 01       	movw	r24, r20
    1e58:	1f 91       	pop	r17
    1e5a:	0f 91       	pop	r16
    1e5c:	ff 90       	pop	r15
    1e5e:	ef 90       	pop	r14
    1e60:	df 90       	pop	r13
    1e62:	08 95       	ret

00001e64 <__unpack_f>:
    1e64:	fc 01       	movw	r30, r24
    1e66:	db 01       	movw	r26, r22
    1e68:	40 81       	ld	r20, Z
    1e6a:	51 81       	ldd	r21, Z+1	; 0x01
    1e6c:	22 81       	ldd	r18, Z+2	; 0x02
    1e6e:	62 2f       	mov	r22, r18
    1e70:	6f 77       	andi	r22, 0x7F	; 127
    1e72:	70 e0       	ldi	r23, 0x00	; 0
    1e74:	22 1f       	adc	r18, r18
    1e76:	22 27       	eor	r18, r18
    1e78:	22 1f       	adc	r18, r18
    1e7a:	93 81       	ldd	r25, Z+3	; 0x03
    1e7c:	89 2f       	mov	r24, r25
    1e7e:	88 0f       	add	r24, r24
    1e80:	82 2b       	or	r24, r18
    1e82:	28 2f       	mov	r18, r24
    1e84:	30 e0       	ldi	r19, 0x00	; 0
    1e86:	99 1f       	adc	r25, r25
    1e88:	99 27       	eor	r25, r25
    1e8a:	99 1f       	adc	r25, r25
    1e8c:	11 96       	adiw	r26, 0x01	; 1
    1e8e:	9c 93       	st	X, r25
    1e90:	11 97       	sbiw	r26, 0x01	; 1
    1e92:	21 15       	cp	r18, r1
    1e94:	31 05       	cpc	r19, r1
    1e96:	a9 f5       	brne	.+106    	; 0x1f02 <__unpack_f+0x9e>
    1e98:	41 15       	cp	r20, r1
    1e9a:	51 05       	cpc	r21, r1
    1e9c:	61 05       	cpc	r22, r1
    1e9e:	71 05       	cpc	r23, r1
    1ea0:	11 f4       	brne	.+4      	; 0x1ea6 <__unpack_f+0x42>
    1ea2:	82 e0       	ldi	r24, 0x02	; 2
    1ea4:	37 c0       	rjmp	.+110    	; 0x1f14 <__unpack_f+0xb0>
    1ea6:	82 e8       	ldi	r24, 0x82	; 130
    1ea8:	9f ef       	ldi	r25, 0xFF	; 255
    1eaa:	13 96       	adiw	r26, 0x03	; 3
    1eac:	9c 93       	st	X, r25
    1eae:	8e 93       	st	-X, r24
    1eb0:	12 97       	sbiw	r26, 0x02	; 2
    1eb2:	9a 01       	movw	r18, r20
    1eb4:	ab 01       	movw	r20, r22
    1eb6:	67 e0       	ldi	r22, 0x07	; 7
    1eb8:	22 0f       	add	r18, r18
    1eba:	33 1f       	adc	r19, r19
    1ebc:	44 1f       	adc	r20, r20
    1ebe:	55 1f       	adc	r21, r21
    1ec0:	6a 95       	dec	r22
    1ec2:	d1 f7       	brne	.-12     	; 0x1eb8 <__unpack_f+0x54>
    1ec4:	83 e0       	ldi	r24, 0x03	; 3
    1ec6:	8c 93       	st	X, r24
    1ec8:	0d c0       	rjmp	.+26     	; 0x1ee4 <__unpack_f+0x80>
    1eca:	22 0f       	add	r18, r18
    1ecc:	33 1f       	adc	r19, r19
    1ece:	44 1f       	adc	r20, r20
    1ed0:	55 1f       	adc	r21, r21
    1ed2:	12 96       	adiw	r26, 0x02	; 2
    1ed4:	8d 91       	ld	r24, X+
    1ed6:	9c 91       	ld	r25, X
    1ed8:	13 97       	sbiw	r26, 0x03	; 3
    1eda:	01 97       	sbiw	r24, 0x01	; 1
    1edc:	13 96       	adiw	r26, 0x03	; 3
    1ede:	9c 93       	st	X, r25
    1ee0:	8e 93       	st	-X, r24
    1ee2:	12 97       	sbiw	r26, 0x02	; 2
    1ee4:	20 30       	cpi	r18, 0x00	; 0
    1ee6:	80 e0       	ldi	r24, 0x00	; 0
    1ee8:	38 07       	cpc	r19, r24
    1eea:	80 e0       	ldi	r24, 0x00	; 0
    1eec:	48 07       	cpc	r20, r24
    1eee:	80 e4       	ldi	r24, 0x40	; 64
    1ef0:	58 07       	cpc	r21, r24
    1ef2:	58 f3       	brcs	.-42     	; 0x1eca <__unpack_f+0x66>
    1ef4:	14 96       	adiw	r26, 0x04	; 4
    1ef6:	2d 93       	st	X+, r18
    1ef8:	3d 93       	st	X+, r19
    1efa:	4d 93       	st	X+, r20
    1efc:	5c 93       	st	X, r21
    1efe:	17 97       	sbiw	r26, 0x07	; 7
    1f00:	08 95       	ret
    1f02:	2f 3f       	cpi	r18, 0xFF	; 255
    1f04:	31 05       	cpc	r19, r1
    1f06:	79 f4       	brne	.+30     	; 0x1f26 <__unpack_f+0xc2>
    1f08:	41 15       	cp	r20, r1
    1f0a:	51 05       	cpc	r21, r1
    1f0c:	61 05       	cpc	r22, r1
    1f0e:	71 05       	cpc	r23, r1
    1f10:	19 f4       	brne	.+6      	; 0x1f18 <__unpack_f+0xb4>
    1f12:	84 e0       	ldi	r24, 0x04	; 4
    1f14:	8c 93       	st	X, r24
    1f16:	08 95       	ret
    1f18:	64 ff       	sbrs	r22, 4
    1f1a:	03 c0       	rjmp	.+6      	; 0x1f22 <__unpack_f+0xbe>
    1f1c:	81 e0       	ldi	r24, 0x01	; 1
    1f1e:	8c 93       	st	X, r24
    1f20:	12 c0       	rjmp	.+36     	; 0x1f46 <__unpack_f+0xe2>
    1f22:	1c 92       	st	X, r1
    1f24:	10 c0       	rjmp	.+32     	; 0x1f46 <__unpack_f+0xe2>
    1f26:	2f 57       	subi	r18, 0x7F	; 127
    1f28:	30 40       	sbci	r19, 0x00	; 0
    1f2a:	13 96       	adiw	r26, 0x03	; 3
    1f2c:	3c 93       	st	X, r19
    1f2e:	2e 93       	st	-X, r18
    1f30:	12 97       	sbiw	r26, 0x02	; 2
    1f32:	83 e0       	ldi	r24, 0x03	; 3
    1f34:	8c 93       	st	X, r24
    1f36:	87 e0       	ldi	r24, 0x07	; 7
    1f38:	44 0f       	add	r20, r20
    1f3a:	55 1f       	adc	r21, r21
    1f3c:	66 1f       	adc	r22, r22
    1f3e:	77 1f       	adc	r23, r23
    1f40:	8a 95       	dec	r24
    1f42:	d1 f7       	brne	.-12     	; 0x1f38 <__unpack_f+0xd4>
    1f44:	70 64       	ori	r23, 0x40	; 64
    1f46:	14 96       	adiw	r26, 0x04	; 4
    1f48:	4d 93       	st	X+, r20
    1f4a:	5d 93       	st	X+, r21
    1f4c:	6d 93       	st	X+, r22
    1f4e:	7c 93       	st	X, r23
    1f50:	17 97       	sbiw	r26, 0x07	; 7
    1f52:	08 95       	ret

00001f54 <__fpcmp_parts_f>:
    1f54:	1f 93       	push	r17
    1f56:	dc 01       	movw	r26, r24
    1f58:	fb 01       	movw	r30, r22
    1f5a:	9c 91       	ld	r25, X
    1f5c:	92 30       	cpi	r25, 0x02	; 2
    1f5e:	08 f4       	brcc	.+2      	; 0x1f62 <__fpcmp_parts_f+0xe>
    1f60:	47 c0       	rjmp	.+142    	; 0x1ff0 <__fpcmp_parts_f+0x9c>
    1f62:	80 81       	ld	r24, Z
    1f64:	82 30       	cpi	r24, 0x02	; 2
    1f66:	08 f4       	brcc	.+2      	; 0x1f6a <__fpcmp_parts_f+0x16>
    1f68:	43 c0       	rjmp	.+134    	; 0x1ff0 <__fpcmp_parts_f+0x9c>
    1f6a:	94 30       	cpi	r25, 0x04	; 4
    1f6c:	51 f4       	brne	.+20     	; 0x1f82 <__fpcmp_parts_f+0x2e>
    1f6e:	11 96       	adiw	r26, 0x01	; 1
    1f70:	1c 91       	ld	r17, X
    1f72:	84 30       	cpi	r24, 0x04	; 4
    1f74:	99 f5       	brne	.+102    	; 0x1fdc <__fpcmp_parts_f+0x88>
    1f76:	81 81       	ldd	r24, Z+1	; 0x01
    1f78:	68 2f       	mov	r22, r24
    1f7a:	70 e0       	ldi	r23, 0x00	; 0
    1f7c:	61 1b       	sub	r22, r17
    1f7e:	71 09       	sbc	r23, r1
    1f80:	3f c0       	rjmp	.+126    	; 0x2000 <__fpcmp_parts_f+0xac>
    1f82:	84 30       	cpi	r24, 0x04	; 4
    1f84:	21 f0       	breq	.+8      	; 0x1f8e <__fpcmp_parts_f+0x3a>
    1f86:	92 30       	cpi	r25, 0x02	; 2
    1f88:	31 f4       	brne	.+12     	; 0x1f96 <__fpcmp_parts_f+0x42>
    1f8a:	82 30       	cpi	r24, 0x02	; 2
    1f8c:	b9 f1       	breq	.+110    	; 0x1ffc <__fpcmp_parts_f+0xa8>
    1f8e:	81 81       	ldd	r24, Z+1	; 0x01
    1f90:	88 23       	and	r24, r24
    1f92:	89 f1       	breq	.+98     	; 0x1ff6 <__fpcmp_parts_f+0xa2>
    1f94:	2d c0       	rjmp	.+90     	; 0x1ff0 <__fpcmp_parts_f+0x9c>
    1f96:	11 96       	adiw	r26, 0x01	; 1
    1f98:	1c 91       	ld	r17, X
    1f9a:	11 97       	sbiw	r26, 0x01	; 1
    1f9c:	82 30       	cpi	r24, 0x02	; 2
    1f9e:	f1 f0       	breq	.+60     	; 0x1fdc <__fpcmp_parts_f+0x88>
    1fa0:	81 81       	ldd	r24, Z+1	; 0x01
    1fa2:	18 17       	cp	r17, r24
    1fa4:	d9 f4       	brne	.+54     	; 0x1fdc <__fpcmp_parts_f+0x88>
    1fa6:	12 96       	adiw	r26, 0x02	; 2
    1fa8:	2d 91       	ld	r18, X+
    1faa:	3c 91       	ld	r19, X
    1fac:	13 97       	sbiw	r26, 0x03	; 3
    1fae:	82 81       	ldd	r24, Z+2	; 0x02
    1fb0:	93 81       	ldd	r25, Z+3	; 0x03
    1fb2:	82 17       	cp	r24, r18
    1fb4:	93 07       	cpc	r25, r19
    1fb6:	94 f0       	brlt	.+36     	; 0x1fdc <__fpcmp_parts_f+0x88>
    1fb8:	28 17       	cp	r18, r24
    1fba:	39 07       	cpc	r19, r25
    1fbc:	bc f0       	brlt	.+46     	; 0x1fec <__fpcmp_parts_f+0x98>
    1fbe:	14 96       	adiw	r26, 0x04	; 4
    1fc0:	8d 91       	ld	r24, X+
    1fc2:	9d 91       	ld	r25, X+
    1fc4:	0d 90       	ld	r0, X+
    1fc6:	bc 91       	ld	r27, X
    1fc8:	a0 2d       	mov	r26, r0
    1fca:	24 81       	ldd	r18, Z+4	; 0x04
    1fcc:	35 81       	ldd	r19, Z+5	; 0x05
    1fce:	46 81       	ldd	r20, Z+6	; 0x06
    1fd0:	57 81       	ldd	r21, Z+7	; 0x07
    1fd2:	28 17       	cp	r18, r24
    1fd4:	39 07       	cpc	r19, r25
    1fd6:	4a 07       	cpc	r20, r26
    1fd8:	5b 07       	cpc	r21, r27
    1fda:	18 f4       	brcc	.+6      	; 0x1fe2 <__fpcmp_parts_f+0x8e>
    1fdc:	11 23       	and	r17, r17
    1fde:	41 f0       	breq	.+16     	; 0x1ff0 <__fpcmp_parts_f+0x9c>
    1fe0:	0a c0       	rjmp	.+20     	; 0x1ff6 <__fpcmp_parts_f+0xa2>
    1fe2:	82 17       	cp	r24, r18
    1fe4:	93 07       	cpc	r25, r19
    1fe6:	a4 07       	cpc	r26, r20
    1fe8:	b5 07       	cpc	r27, r21
    1fea:	40 f4       	brcc	.+16     	; 0x1ffc <__fpcmp_parts_f+0xa8>
    1fec:	11 23       	and	r17, r17
    1fee:	19 f0       	breq	.+6      	; 0x1ff6 <__fpcmp_parts_f+0xa2>
    1ff0:	61 e0       	ldi	r22, 0x01	; 1
    1ff2:	70 e0       	ldi	r23, 0x00	; 0
    1ff4:	05 c0       	rjmp	.+10     	; 0x2000 <__fpcmp_parts_f+0xac>
    1ff6:	6f ef       	ldi	r22, 0xFF	; 255
    1ff8:	7f ef       	ldi	r23, 0xFF	; 255
    1ffa:	02 c0       	rjmp	.+4      	; 0x2000 <__fpcmp_parts_f+0xac>
    1ffc:	60 e0       	ldi	r22, 0x00	; 0
    1ffe:	70 e0       	ldi	r23, 0x00	; 0
    2000:	cb 01       	movw	r24, r22
    2002:	1f 91       	pop	r17
    2004:	08 95       	ret

00002006 <__udivmodqi4>:
    2006:	99 1b       	sub	r25, r25
    2008:	79 e0       	ldi	r23, 0x09	; 9
    200a:	04 c0       	rjmp	.+8      	; 0x2014 <__udivmodqi4_ep>

0000200c <__udivmodqi4_loop>:
    200c:	99 1f       	adc	r25, r25
    200e:	96 17       	cp	r25, r22
    2010:	08 f0       	brcs	.+2      	; 0x2014 <__udivmodqi4_ep>
    2012:	96 1b       	sub	r25, r22

00002014 <__udivmodqi4_ep>:
    2014:	88 1f       	adc	r24, r24
    2016:	7a 95       	dec	r23
    2018:	c9 f7       	brne	.-14     	; 0x200c <__udivmodqi4_loop>
    201a:	80 95       	com	r24
    201c:	08 95       	ret

0000201e <__divmodhi4>:
    201e:	97 fb       	bst	r25, 7
    2020:	09 2e       	mov	r0, r25
    2022:	07 26       	eor	r0, r23
    2024:	0a d0       	rcall	.+20     	; 0x203a <__divmodhi4_neg1>
    2026:	77 fd       	sbrc	r23, 7
    2028:	04 d0       	rcall	.+8      	; 0x2032 <__divmodhi4_neg2>
    202a:	0c d0       	rcall	.+24     	; 0x2044 <__udivmodhi4>
    202c:	06 d0       	rcall	.+12     	; 0x203a <__divmodhi4_neg1>
    202e:	00 20       	and	r0, r0
    2030:	1a f4       	brpl	.+6      	; 0x2038 <__divmodhi4_exit>

00002032 <__divmodhi4_neg2>:
    2032:	70 95       	com	r23
    2034:	61 95       	neg	r22
    2036:	7f 4f       	sbci	r23, 0xFF	; 255

00002038 <__divmodhi4_exit>:
    2038:	08 95       	ret

0000203a <__divmodhi4_neg1>:
    203a:	f6 f7       	brtc	.-4      	; 0x2038 <__divmodhi4_exit>
    203c:	90 95       	com	r25
    203e:	81 95       	neg	r24
    2040:	9f 4f       	sbci	r25, 0xFF	; 255
    2042:	08 95       	ret

00002044 <__udivmodhi4>:
    2044:	aa 1b       	sub	r26, r26
    2046:	bb 1b       	sub	r27, r27
    2048:	51 e1       	ldi	r21, 0x11	; 17
    204a:	07 c0       	rjmp	.+14     	; 0x205a <__udivmodhi4_ep>

0000204c <__udivmodhi4_loop>:
    204c:	aa 1f       	adc	r26, r26
    204e:	bb 1f       	adc	r27, r27
    2050:	a6 17       	cp	r26, r22
    2052:	b7 07       	cpc	r27, r23
    2054:	10 f0       	brcs	.+4      	; 0x205a <__udivmodhi4_ep>
    2056:	a6 1b       	sub	r26, r22
    2058:	b7 0b       	sbc	r27, r23

0000205a <__udivmodhi4_ep>:
    205a:	88 1f       	adc	r24, r24
    205c:	99 1f       	adc	r25, r25
    205e:	5a 95       	dec	r21
    2060:	a9 f7       	brne	.-22     	; 0x204c <__udivmodhi4_loop>
    2062:	80 95       	com	r24
    2064:	90 95       	com	r25
    2066:	bc 01       	movw	r22, r24
    2068:	cd 01       	movw	r24, r26
    206a:	08 95       	ret

0000206c <__prologue_saves__>:
    206c:	2f 92       	push	r2
    206e:	3f 92       	push	r3
    2070:	4f 92       	push	r4
    2072:	5f 92       	push	r5
    2074:	6f 92       	push	r6
    2076:	7f 92       	push	r7
    2078:	8f 92       	push	r8
    207a:	9f 92       	push	r9
    207c:	af 92       	push	r10
    207e:	bf 92       	push	r11
    2080:	cf 92       	push	r12
    2082:	df 92       	push	r13
    2084:	ef 92       	push	r14
    2086:	ff 92       	push	r15
    2088:	0f 93       	push	r16
    208a:	1f 93       	push	r17
    208c:	cf 93       	push	r28
    208e:	df 93       	push	r29
    2090:	cd b7       	in	r28, 0x3d	; 61
    2092:	de b7       	in	r29, 0x3e	; 62
    2094:	ca 1b       	sub	r28, r26
    2096:	db 0b       	sbc	r29, r27
    2098:	0f b6       	in	r0, 0x3f	; 63
    209a:	f8 94       	cli
    209c:	de bf       	out	0x3e, r29	; 62
    209e:	0f be       	out	0x3f, r0	; 63
    20a0:	cd bf       	out	0x3d, r28	; 61
    20a2:	09 94       	ijmp

000020a4 <__epilogue_restores__>:
    20a4:	2a 88       	ldd	r2, Y+18	; 0x12
    20a6:	39 88       	ldd	r3, Y+17	; 0x11
    20a8:	48 88       	ldd	r4, Y+16	; 0x10
    20aa:	5f 84       	ldd	r5, Y+15	; 0x0f
    20ac:	6e 84       	ldd	r6, Y+14	; 0x0e
    20ae:	7d 84       	ldd	r7, Y+13	; 0x0d
    20b0:	8c 84       	ldd	r8, Y+12	; 0x0c
    20b2:	9b 84       	ldd	r9, Y+11	; 0x0b
    20b4:	aa 84       	ldd	r10, Y+10	; 0x0a
    20b6:	b9 84       	ldd	r11, Y+9	; 0x09
    20b8:	c8 84       	ldd	r12, Y+8	; 0x08
    20ba:	df 80       	ldd	r13, Y+7	; 0x07
    20bc:	ee 80       	ldd	r14, Y+6	; 0x06
    20be:	fd 80       	ldd	r15, Y+5	; 0x05
    20c0:	0c 81       	ldd	r16, Y+4	; 0x04
    20c2:	1b 81       	ldd	r17, Y+3	; 0x03
    20c4:	aa 81       	ldd	r26, Y+2	; 0x02
    20c6:	b9 81       	ldd	r27, Y+1	; 0x01
    20c8:	ce 0f       	add	r28, r30
    20ca:	d1 1d       	adc	r29, r1
    20cc:	0f b6       	in	r0, 0x3f	; 63
    20ce:	f8 94       	cli
    20d0:	de bf       	out	0x3e, r29	; 62
    20d2:	0f be       	out	0x3f, r0	; 63
    20d4:	cd bf       	out	0x3d, r28	; 61
    20d6:	ed 01       	movw	r28, r26
    20d8:	08 95       	ret

000020da <_exit>:
    20da:	f8 94       	cli

000020dc <__stop_program>:
    20dc:	ff cf       	rjmp	.-2      	; 0x20dc <__stop_program>
