Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 2608c75ef35e47f7bea20a99ed59a02d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_behav xil_defaultlib.cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [A:/VivadoProjects/final_project/final_project.srcs/sources_1/new/eight_bit_cpu.sv:119]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.mux_2_1_3bit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux_2_1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.eight_bit_cpu
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_behav
