
Lab 3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a64  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002b70  08002b70  00012b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b90  08002b90  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  08002b90  08002b90  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002b90  08002b90  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b90  08002b90  00012b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002b94  08002b94  00012b94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08002b98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000080  08002c18  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000160  08002c18  00020160  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   000097a6  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bc7  00000000  00000000  0002984f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0002b418  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000958  00000000  00000000  0002be68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c0d  00000000  00000000  0002c7c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b972  00000000  00000000  000433cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082407  00000000  00000000  0004ed3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d1146  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028ec  00000000  00000000  000d119c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	08002b58 	.word	0x08002b58

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	08002b58 	.word	0x08002b58

0800014c <red_updating>:
int		red_temp 	=	RED_INITIAL;
int	 	yel_temp	= 	YEL_INITIAL;
int		gre_temp	= 	GRE_INITIAL;
int		mode1_sw	= 	0;

int red_updating(){ //update red
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	return red_cnt;
 8000150:	4b02      	ldr	r3, [pc, #8]	; (800015c <red_updating+0x10>)
 8000152:	681b      	ldr	r3, [r3, #0]
}
 8000154:	4618      	mov	r0, r3
 8000156:	46bd      	mov	sp, r7
 8000158:	bc80      	pop	{r7}
 800015a:	4770      	bx	lr
 800015c:	200000a4 	.word	0x200000a4

08000160 <yel_updating>:
int yel_updating(){	//update yellow
 8000160:	b480      	push	{r7}
 8000162:	af00      	add	r7, sp, #0
	return yel_cnt;
 8000164:	4b02      	ldr	r3, [pc, #8]	; (8000170 <yel_updating+0x10>)
 8000166:	681b      	ldr	r3, [r3, #0]
}
 8000168:	4618      	mov	r0, r3
 800016a:	46bd      	mov	sp, r7
 800016c:	bc80      	pop	{r7}
 800016e:	4770      	bx	lr
 8000170:	200000a8 	.word	0x200000a8

08000174 <gre_updating>:
int gre_updating(){	//update green
 8000174:	b480      	push	{r7}
 8000176:	af00      	add	r7, sp, #0
	return gre_cnt;
 8000178:	4b02      	ldr	r3, [pc, #8]	; (8000184 <gre_updating+0x10>)
 800017a:	681b      	ldr	r3, [r3, #0]
}
 800017c:	4618      	mov	r0, r3
 800017e:	46bd      	mov	sp, r7
 8000180:	bc80      	pop	{r7}
 8000182:	4770      	bx	lr
 8000184:	200000ac 	.word	0x200000ac

08000188 <mode1_sw_updating>:
int mode1_sw_updating(){ //update mode1
 8000188:	b480      	push	{r7}
 800018a:	af00      	add	r7, sp, #0
	return mode1_sw;
 800018c:	4b02      	ldr	r3, [pc, #8]	; (8000198 <mode1_sw_updating+0x10>)
 800018e:	681b      	ldr	r3, [r3, #0]
}
 8000190:	4618      	mov	r0, r3
 8000192:	46bd      	mov	sp, r7
 8000194:	bc80      	pop	{r7}
 8000196:	4770      	bx	lr
 8000198:	200000bc 	.word	0x200000bc

0800019c <fsm_for_input_processing_1>:

void fsm_for_input_processing_1(void){
 800019c:	b580      	push	{r7, lr}
 800019e:	af00      	add	r7, sp, #0
	switch(button1_state){
 80001a0:	4b75      	ldr	r3, [pc, #468]	; (8000378 <fsm_for_input_processing_1+0x1dc>)
 80001a2:	781b      	ldrb	r3, [r3, #0]
 80001a4:	2b02      	cmp	r3, #2
 80001a6:	f000 80d8 	beq.w	800035a <fsm_for_input_processing_1+0x1be>
 80001aa:	2b02      	cmp	r3, #2
 80001ac:	f300 80e2 	bgt.w	8000374 <fsm_for_input_processing_1+0x1d8>
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d003      	beq.n	80001bc <fsm_for_input_processing_1+0x20>
 80001b4:	2b01      	cmp	r3, #1
 80001b6:	f000 80bc 	beq.w	8000332 <fsm_for_input_processing_1+0x196>
			// todo

			break;

	}
}
 80001ba:	e0db      	b.n	8000374 <fsm_for_input_processing_1+0x1d8>
		if(is_button_pressed(BUTTON1)){ //press MODE button
 80001bc:	2000      	movs	r0, #0
 80001be:	f000 fb89 	bl	80008d4 <is_button_pressed>
 80001c2:	4603      	mov	r3, r0
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	f000 80b4 	beq.w	8000332 <fsm_for_input_processing_1+0x196>
					button1_state = BUTTON_PRESSED;
 80001ca:	4b6b      	ldr	r3, [pc, #428]	; (8000378 <fsm_for_input_processing_1+0x1dc>)
 80001cc:	2201      	movs	r2, #1
 80001ce:	701a      	strb	r2, [r3, #0]
					mode++;
 80001d0:	4b6a      	ldr	r3, [pc, #424]	; (800037c <fsm_for_input_processing_1+0x1e0>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	3301      	adds	r3, #1
 80001d6:	4a69      	ldr	r2, [pc, #420]	; (800037c <fsm_for_input_processing_1+0x1e0>)
 80001d8:	6013      	str	r3, [r2, #0]
					if (mode > NUMBER_OF_MODES) mode = 1;
 80001da:	4b68      	ldr	r3, [pc, #416]	; (800037c <fsm_for_input_processing_1+0x1e0>)
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	2b04      	cmp	r3, #4
 80001e0:	dd02      	ble.n	80001e8 <fsm_for_input_processing_1+0x4c>
 80001e2:	4b66      	ldr	r3, [pc, #408]	; (800037c <fsm_for_input_processing_1+0x1e0>)
 80001e4:	2201      	movs	r2, #1
 80001e6:	601a      	str	r2, [r3, #0]
					if (mode == 1){
 80001e8:	4b64      	ldr	r3, [pc, #400]	; (800037c <fsm_for_input_processing_1+0x1e0>)
 80001ea:	681b      	ldr	r3, [r3, #0]
 80001ec:	2b01      	cmp	r3, #1
 80001ee:	d102      	bne.n	80001f6 <fsm_for_input_processing_1+0x5a>
						mode1_sw = 1;
 80001f0:	4b63      	ldr	r3, [pc, #396]	; (8000380 <fsm_for_input_processing_1+0x1e4>)
 80001f2:	2201      	movs	r2, #1
 80001f4:	601a      	str	r2, [r3, #0]
					if (mode == 2){
 80001f6:	4b61      	ldr	r3, [pc, #388]	; (800037c <fsm_for_input_processing_1+0x1e0>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	2b02      	cmp	r3, #2
 80001fc:	d12f      	bne.n	800025e <fsm_for_input_processing_1+0xc2>
						mode1_sw = 0;
 80001fe:	4b60      	ldr	r3, [pc, #384]	; (8000380 <fsm_for_input_processing_1+0x1e4>)
 8000200:	2200      	movs	r2, #0
 8000202:	601a      	str	r2, [r3, #0]
						traffic_light_update1(0, 99, 99);
 8000204:	2263      	movs	r2, #99	; 0x63
 8000206:	2163      	movs	r1, #99	; 0x63
 8000208:	2000      	movs	r0, #0
 800020a:	f000 fedf 	bl	8000fcc <traffic_light_update1>
						traffic_light_update2(0, 99, 99);
 800020e:	2263      	movs	r2, #99	; 0x63
 8000210:	2163      	movs	r1, #99	; 0x63
 8000212:	2000      	movs	r0, #0
 8000214:	f001 f818 	bl	8001248 <traffic_light_update2>
						UpdateBuffer_7SEG_LEDS(2, red_cnt/10);
 8000218:	4b5a      	ldr	r3, [pc, #360]	; (8000384 <fsm_for_input_processing_1+0x1e8>)
 800021a:	681b      	ldr	r3, [r3, #0]
 800021c:	4a5a      	ldr	r2, [pc, #360]	; (8000388 <fsm_for_input_processing_1+0x1ec>)
 800021e:	fb82 1203 	smull	r1, r2, r2, r3
 8000222:	1092      	asrs	r2, r2, #2
 8000224:	17db      	asrs	r3, r3, #31
 8000226:	1ad3      	subs	r3, r2, r3
 8000228:	b2db      	uxtb	r3, r3
 800022a:	4619      	mov	r1, r3
 800022c:	2002      	movs	r0, #2
 800022e:	f000 fb85 	bl	800093c <UpdateBuffer_7SEG_LEDS>
						UpdateBuffer_7SEG_LEDS(3, red_cnt%10);
 8000232:	4b54      	ldr	r3, [pc, #336]	; (8000384 <fsm_for_input_processing_1+0x1e8>)
 8000234:	681a      	ldr	r2, [r3, #0]
 8000236:	4b54      	ldr	r3, [pc, #336]	; (8000388 <fsm_for_input_processing_1+0x1ec>)
 8000238:	fb83 1302 	smull	r1, r3, r3, r2
 800023c:	1099      	asrs	r1, r3, #2
 800023e:	17d3      	asrs	r3, r2, #31
 8000240:	1ac9      	subs	r1, r1, r3
 8000242:	460b      	mov	r3, r1
 8000244:	009b      	lsls	r3, r3, #2
 8000246:	440b      	add	r3, r1
 8000248:	005b      	lsls	r3, r3, #1
 800024a:	1ad1      	subs	r1, r2, r3
 800024c:	b2cb      	uxtb	r3, r1
 800024e:	4619      	mov	r1, r3
 8000250:	2003      	movs	r0, #3
 8000252:	f000 fb73 	bl	800093c <UpdateBuffer_7SEG_LEDS>
						red_temp = red_cnt;
 8000256:	4b4b      	ldr	r3, [pc, #300]	; (8000384 <fsm_for_input_processing_1+0x1e8>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	4a4c      	ldr	r2, [pc, #304]	; (800038c <fsm_for_input_processing_1+0x1f0>)
 800025c:	6013      	str	r3, [r2, #0]
					if (mode == 3){
 800025e:	4b47      	ldr	r3, [pc, #284]	; (800037c <fsm_for_input_processing_1+0x1e0>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	2b03      	cmp	r3, #3
 8000264:	d12c      	bne.n	80002c0 <fsm_for_input_processing_1+0x124>
						traffic_light_update1(99, 0, 99);
 8000266:	2263      	movs	r2, #99	; 0x63
 8000268:	2100      	movs	r1, #0
 800026a:	2063      	movs	r0, #99	; 0x63
 800026c:	f000 feae 	bl	8000fcc <traffic_light_update1>
						traffic_light_update2(99, 0, 99);
 8000270:	2263      	movs	r2, #99	; 0x63
 8000272:	2100      	movs	r1, #0
 8000274:	2063      	movs	r0, #99	; 0x63
 8000276:	f000 ffe7 	bl	8001248 <traffic_light_update2>
						UpdateBuffer_7SEG_LEDS(2, yel_cnt/10);
 800027a:	4b45      	ldr	r3, [pc, #276]	; (8000390 <fsm_for_input_processing_1+0x1f4>)
 800027c:	681b      	ldr	r3, [r3, #0]
 800027e:	4a42      	ldr	r2, [pc, #264]	; (8000388 <fsm_for_input_processing_1+0x1ec>)
 8000280:	fb82 1203 	smull	r1, r2, r2, r3
 8000284:	1092      	asrs	r2, r2, #2
 8000286:	17db      	asrs	r3, r3, #31
 8000288:	1ad3      	subs	r3, r2, r3
 800028a:	b2db      	uxtb	r3, r3
 800028c:	4619      	mov	r1, r3
 800028e:	2002      	movs	r0, #2
 8000290:	f000 fb54 	bl	800093c <UpdateBuffer_7SEG_LEDS>
						UpdateBuffer_7SEG_LEDS(3, yel_cnt%10);
 8000294:	4b3e      	ldr	r3, [pc, #248]	; (8000390 <fsm_for_input_processing_1+0x1f4>)
 8000296:	681a      	ldr	r2, [r3, #0]
 8000298:	4b3b      	ldr	r3, [pc, #236]	; (8000388 <fsm_for_input_processing_1+0x1ec>)
 800029a:	fb83 1302 	smull	r1, r3, r3, r2
 800029e:	1099      	asrs	r1, r3, #2
 80002a0:	17d3      	asrs	r3, r2, #31
 80002a2:	1ac9      	subs	r1, r1, r3
 80002a4:	460b      	mov	r3, r1
 80002a6:	009b      	lsls	r3, r3, #2
 80002a8:	440b      	add	r3, r1
 80002aa:	005b      	lsls	r3, r3, #1
 80002ac:	1ad1      	subs	r1, r2, r3
 80002ae:	b2cb      	uxtb	r3, r1
 80002b0:	4619      	mov	r1, r3
 80002b2:	2003      	movs	r0, #3
 80002b4:	f000 fb42 	bl	800093c <UpdateBuffer_7SEG_LEDS>
						yel_temp = yel_cnt;
 80002b8:	4b35      	ldr	r3, [pc, #212]	; (8000390 <fsm_for_input_processing_1+0x1f4>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a35      	ldr	r2, [pc, #212]	; (8000394 <fsm_for_input_processing_1+0x1f8>)
 80002be:	6013      	str	r3, [r2, #0]
					if (mode == 4){
 80002c0:	4b2e      	ldr	r3, [pc, #184]	; (800037c <fsm_for_input_processing_1+0x1e0>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	2b04      	cmp	r3, #4
 80002c6:	d12c      	bne.n	8000322 <fsm_for_input_processing_1+0x186>
						traffic_light_update1(99, 99, 0);
 80002c8:	2200      	movs	r2, #0
 80002ca:	2163      	movs	r1, #99	; 0x63
 80002cc:	2063      	movs	r0, #99	; 0x63
 80002ce:	f000 fe7d 	bl	8000fcc <traffic_light_update1>
						traffic_light_update2(99, 99, 0);
 80002d2:	2200      	movs	r2, #0
 80002d4:	2163      	movs	r1, #99	; 0x63
 80002d6:	2063      	movs	r0, #99	; 0x63
 80002d8:	f000 ffb6 	bl	8001248 <traffic_light_update2>
						UpdateBuffer_7SEG_LEDS(2, gre_cnt/10);
 80002dc:	4b2e      	ldr	r3, [pc, #184]	; (8000398 <fsm_for_input_processing_1+0x1fc>)
 80002de:	681b      	ldr	r3, [r3, #0]
 80002e0:	4a29      	ldr	r2, [pc, #164]	; (8000388 <fsm_for_input_processing_1+0x1ec>)
 80002e2:	fb82 1203 	smull	r1, r2, r2, r3
 80002e6:	1092      	asrs	r2, r2, #2
 80002e8:	17db      	asrs	r3, r3, #31
 80002ea:	1ad3      	subs	r3, r2, r3
 80002ec:	b2db      	uxtb	r3, r3
 80002ee:	4619      	mov	r1, r3
 80002f0:	2002      	movs	r0, #2
 80002f2:	f000 fb23 	bl	800093c <UpdateBuffer_7SEG_LEDS>
						UpdateBuffer_7SEG_LEDS(3, gre_cnt%10);
 80002f6:	4b28      	ldr	r3, [pc, #160]	; (8000398 <fsm_for_input_processing_1+0x1fc>)
 80002f8:	681a      	ldr	r2, [r3, #0]
 80002fa:	4b23      	ldr	r3, [pc, #140]	; (8000388 <fsm_for_input_processing_1+0x1ec>)
 80002fc:	fb83 1302 	smull	r1, r3, r3, r2
 8000300:	1099      	asrs	r1, r3, #2
 8000302:	17d3      	asrs	r3, r2, #31
 8000304:	1ac9      	subs	r1, r1, r3
 8000306:	460b      	mov	r3, r1
 8000308:	009b      	lsls	r3, r3, #2
 800030a:	440b      	add	r3, r1
 800030c:	005b      	lsls	r3, r3, #1
 800030e:	1ad1      	subs	r1, r2, r3
 8000310:	b2cb      	uxtb	r3, r1
 8000312:	4619      	mov	r1, r3
 8000314:	2003      	movs	r0, #3
 8000316:	f000 fb11 	bl	800093c <UpdateBuffer_7SEG_LEDS>
						gre_temp = gre_cnt;
 800031a:	4b1f      	ldr	r3, [pc, #124]	; (8000398 <fsm_for_input_processing_1+0x1fc>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	4a1f      	ldr	r2, [pc, #124]	; (800039c <fsm_for_input_processing_1+0x200>)
 8000320:	6013      	str	r3, [r2, #0]
					UpdateBuffer_7SEG_LEDS(1, mode);
 8000322:	4b16      	ldr	r3, [pc, #88]	; (800037c <fsm_for_input_processing_1+0x1e0>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	b2db      	uxtb	r3, r3
 8000328:	4619      	mov	r1, r3
 800032a:	2001      	movs	r0, #1
 800032c:	f000 fb06 	bl	800093c <UpdateBuffer_7SEG_LEDS>
					break;
 8000330:	e020      	b.n	8000374 <fsm_for_input_processing_1+0x1d8>
			if (!is_button_pressed(BUTTON1))
 8000332:	2000      	movs	r0, #0
 8000334:	f000 face 	bl	80008d4 <is_button_pressed>
 8000338:	4603      	mov	r3, r0
 800033a:	2b00      	cmp	r3, #0
 800033c:	d103      	bne.n	8000346 <fsm_for_input_processing_1+0x1aa>
				button1_state = BUTTON_RELEASED;
 800033e:	4b0e      	ldr	r3, [pc, #56]	; (8000378 <fsm_for_input_processing_1+0x1dc>)
 8000340:	2200      	movs	r2, #0
 8000342:	701a      	strb	r2, [r3, #0]
			break;
 8000344:	e013      	b.n	800036e <fsm_for_input_processing_1+0x1d2>
				if(is_button_pressed_1s(BUTTON1))
 8000346:	2000      	movs	r0, #0
 8000348:	f000 fade 	bl	8000908 <is_button_pressed_1s>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d00d      	beq.n	800036e <fsm_for_input_processing_1+0x1d2>
					button1_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000352:	4b09      	ldr	r3, [pc, #36]	; (8000378 <fsm_for_input_processing_1+0x1dc>)
 8000354:	2202      	movs	r2, #2
 8000356:	701a      	strb	r2, [r3, #0]
			break;
 8000358:	e009      	b.n	800036e <fsm_for_input_processing_1+0x1d2>
			if (!is_button_pressed (BUTTON1)) {
 800035a:	2000      	movs	r0, #0
 800035c:	f000 faba 	bl	80008d4 <is_button_pressed>
 8000360:	4603      	mov	r3, r0
 8000362:	2b00      	cmp	r3, #0
 8000364:	d105      	bne.n	8000372 <fsm_for_input_processing_1+0x1d6>
				button1_state = BUTTON_RELEASED;
 8000366:	4b04      	ldr	r3, [pc, #16]	; (8000378 <fsm_for_input_processing_1+0x1dc>)
 8000368:	2200      	movs	r2, #0
 800036a:	701a      	strb	r2, [r3, #0]
			break;
 800036c:	e001      	b.n	8000372 <fsm_for_input_processing_1+0x1d6>
			break;
 800036e:	bf00      	nop
 8000370:	e000      	b.n	8000374 <fsm_for_input_processing_1+0x1d8>
			break;
 8000372:	bf00      	nop
}
 8000374:	bf00      	nop
 8000376:	bd80      	pop	{r7, pc}
 8000378:	2000009c 	.word	0x2000009c
 800037c:	200000a0 	.word	0x200000a0
 8000380:	200000bc 	.word	0x200000bc
 8000384:	200000a4 	.word	0x200000a4
 8000388:	66666667 	.word	0x66666667
 800038c:	200000b0 	.word	0x200000b0
 8000390:	200000a8 	.word	0x200000a8
 8000394:	200000b4 	.word	0x200000b4
 8000398:	200000ac 	.word	0x200000ac
 800039c:	200000b8 	.word	0x200000b8

080003a0 <fsm_for_input_processing_2>:

void fsm_for_input_processing_2(void){
 80003a0:	b580      	push	{r7, lr}
 80003a2:	af00      	add	r7, sp, #0
	switch (button2_state){
 80003a4:	4b65      	ldr	r3, [pc, #404]	; (800053c <fsm_for_input_processing_2+0x19c>)
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	2b02      	cmp	r3, #2
 80003aa:	f000 80b5 	beq.w	8000518 <fsm_for_input_processing_2+0x178>
 80003ae:	2b02      	cmp	r3, #2
 80003b0:	f300 80c1 	bgt.w	8000536 <fsm_for_input_processing_2+0x196>
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d003      	beq.n	80003c0 <fsm_for_input_processing_2+0x20>
 80003b8:	2b01      	cmp	r3, #1
 80003ba:	f000 8099 	beq.w	80004f0 <fsm_for_input_processing_2+0x150>
		}
		// todo

		break;
	}
}
 80003be:	e0ba      	b.n	8000536 <fsm_for_input_processing_2+0x196>
		if(is_button_pressed(BUTTON2)){
 80003c0:	2001      	movs	r0, #1
 80003c2:	f000 fa87 	bl	80008d4 <is_button_pressed>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b00      	cmp	r3, #0
 80003ca:	f000 80af 	beq.w	800052c <fsm_for_input_processing_2+0x18c>
			button2_state = BUTTON_PRESSED;
 80003ce:	4b5b      	ldr	r3, [pc, #364]	; (800053c <fsm_for_input_processing_2+0x19c>)
 80003d0:	2201      	movs	r2, #1
 80003d2:	701a      	strb	r2, [r3, #0]
			if (mode == 2){
 80003d4:	4b5a      	ldr	r3, [pc, #360]	; (8000540 <fsm_for_input_processing_2+0x1a0>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	2b02      	cmp	r3, #2
 80003da:	d12a      	bne.n	8000432 <fsm_for_input_processing_2+0x92>
				if (++red_temp > MAX_CNT) red_temp = MIN_CNT;
 80003dc:	4b59      	ldr	r3, [pc, #356]	; (8000544 <fsm_for_input_processing_2+0x1a4>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	3301      	adds	r3, #1
 80003e2:	4a58      	ldr	r2, [pc, #352]	; (8000544 <fsm_for_input_processing_2+0x1a4>)
 80003e4:	6013      	str	r3, [r2, #0]
 80003e6:	4b57      	ldr	r3, [pc, #348]	; (8000544 <fsm_for_input_processing_2+0x1a4>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	2b63      	cmp	r3, #99	; 0x63
 80003ec:	dd02      	ble.n	80003f4 <fsm_for_input_processing_2+0x54>
 80003ee:	4b55      	ldr	r3, [pc, #340]	; (8000544 <fsm_for_input_processing_2+0x1a4>)
 80003f0:	2201      	movs	r2, #1
 80003f2:	601a      	str	r2, [r3, #0]
				UpdateBuffer_7SEG_LEDS(3, red_temp%10);
 80003f4:	4b53      	ldr	r3, [pc, #332]	; (8000544 <fsm_for_input_processing_2+0x1a4>)
 80003f6:	681a      	ldr	r2, [r3, #0]
 80003f8:	4b53      	ldr	r3, [pc, #332]	; (8000548 <fsm_for_input_processing_2+0x1a8>)
 80003fa:	fb83 1302 	smull	r1, r3, r3, r2
 80003fe:	1099      	asrs	r1, r3, #2
 8000400:	17d3      	asrs	r3, r2, #31
 8000402:	1ac9      	subs	r1, r1, r3
 8000404:	460b      	mov	r3, r1
 8000406:	009b      	lsls	r3, r3, #2
 8000408:	440b      	add	r3, r1
 800040a:	005b      	lsls	r3, r3, #1
 800040c:	1ad1      	subs	r1, r2, r3
 800040e:	b2cb      	uxtb	r3, r1
 8000410:	4619      	mov	r1, r3
 8000412:	2003      	movs	r0, #3
 8000414:	f000 fa92 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(2, red_temp/10);
 8000418:	4b4a      	ldr	r3, [pc, #296]	; (8000544 <fsm_for_input_processing_2+0x1a4>)
 800041a:	681b      	ldr	r3, [r3, #0]
 800041c:	4a4a      	ldr	r2, [pc, #296]	; (8000548 <fsm_for_input_processing_2+0x1a8>)
 800041e:	fb82 1203 	smull	r1, r2, r2, r3
 8000422:	1092      	asrs	r2, r2, #2
 8000424:	17db      	asrs	r3, r3, #31
 8000426:	1ad3      	subs	r3, r2, r3
 8000428:	b2db      	uxtb	r3, r3
 800042a:	4619      	mov	r1, r3
 800042c:	2002      	movs	r0, #2
 800042e:	f000 fa85 	bl	800093c <UpdateBuffer_7SEG_LEDS>
			if (mode == 3){
 8000432:	4b43      	ldr	r3, [pc, #268]	; (8000540 <fsm_for_input_processing_2+0x1a0>)
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	2b03      	cmp	r3, #3
 8000438:	d12a      	bne.n	8000490 <fsm_for_input_processing_2+0xf0>
				if (++yel_temp > MAX_CNT) yel_temp = MIN_CNT;
 800043a:	4b44      	ldr	r3, [pc, #272]	; (800054c <fsm_for_input_processing_2+0x1ac>)
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	3301      	adds	r3, #1
 8000440:	4a42      	ldr	r2, [pc, #264]	; (800054c <fsm_for_input_processing_2+0x1ac>)
 8000442:	6013      	str	r3, [r2, #0]
 8000444:	4b41      	ldr	r3, [pc, #260]	; (800054c <fsm_for_input_processing_2+0x1ac>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	2b63      	cmp	r3, #99	; 0x63
 800044a:	dd02      	ble.n	8000452 <fsm_for_input_processing_2+0xb2>
 800044c:	4b3f      	ldr	r3, [pc, #252]	; (800054c <fsm_for_input_processing_2+0x1ac>)
 800044e:	2201      	movs	r2, #1
 8000450:	601a      	str	r2, [r3, #0]
				UpdateBuffer_7SEG_LEDS(3, yel_temp%10);
 8000452:	4b3e      	ldr	r3, [pc, #248]	; (800054c <fsm_for_input_processing_2+0x1ac>)
 8000454:	681a      	ldr	r2, [r3, #0]
 8000456:	4b3c      	ldr	r3, [pc, #240]	; (8000548 <fsm_for_input_processing_2+0x1a8>)
 8000458:	fb83 1302 	smull	r1, r3, r3, r2
 800045c:	1099      	asrs	r1, r3, #2
 800045e:	17d3      	asrs	r3, r2, #31
 8000460:	1ac9      	subs	r1, r1, r3
 8000462:	460b      	mov	r3, r1
 8000464:	009b      	lsls	r3, r3, #2
 8000466:	440b      	add	r3, r1
 8000468:	005b      	lsls	r3, r3, #1
 800046a:	1ad1      	subs	r1, r2, r3
 800046c:	b2cb      	uxtb	r3, r1
 800046e:	4619      	mov	r1, r3
 8000470:	2003      	movs	r0, #3
 8000472:	f000 fa63 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(2, yel_temp/10);
 8000476:	4b35      	ldr	r3, [pc, #212]	; (800054c <fsm_for_input_processing_2+0x1ac>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	4a33      	ldr	r2, [pc, #204]	; (8000548 <fsm_for_input_processing_2+0x1a8>)
 800047c:	fb82 1203 	smull	r1, r2, r2, r3
 8000480:	1092      	asrs	r2, r2, #2
 8000482:	17db      	asrs	r3, r3, #31
 8000484:	1ad3      	subs	r3, r2, r3
 8000486:	b2db      	uxtb	r3, r3
 8000488:	4619      	mov	r1, r3
 800048a:	2002      	movs	r0, #2
 800048c:	f000 fa56 	bl	800093c <UpdateBuffer_7SEG_LEDS>
			if (mode == 4){
 8000490:	4b2b      	ldr	r3, [pc, #172]	; (8000540 <fsm_for_input_processing_2+0x1a0>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	2b04      	cmp	r3, #4
 8000496:	d149      	bne.n	800052c <fsm_for_input_processing_2+0x18c>
				if (++gre_temp > MAX_CNT) gre_temp = MIN_CNT;
 8000498:	4b2d      	ldr	r3, [pc, #180]	; (8000550 <fsm_for_input_processing_2+0x1b0>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	3301      	adds	r3, #1
 800049e:	4a2c      	ldr	r2, [pc, #176]	; (8000550 <fsm_for_input_processing_2+0x1b0>)
 80004a0:	6013      	str	r3, [r2, #0]
 80004a2:	4b2b      	ldr	r3, [pc, #172]	; (8000550 <fsm_for_input_processing_2+0x1b0>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	2b63      	cmp	r3, #99	; 0x63
 80004a8:	dd02      	ble.n	80004b0 <fsm_for_input_processing_2+0x110>
 80004aa:	4b29      	ldr	r3, [pc, #164]	; (8000550 <fsm_for_input_processing_2+0x1b0>)
 80004ac:	2201      	movs	r2, #1
 80004ae:	601a      	str	r2, [r3, #0]
				UpdateBuffer_7SEG_LEDS(3, gre_temp%10);
 80004b0:	4b27      	ldr	r3, [pc, #156]	; (8000550 <fsm_for_input_processing_2+0x1b0>)
 80004b2:	681a      	ldr	r2, [r3, #0]
 80004b4:	4b24      	ldr	r3, [pc, #144]	; (8000548 <fsm_for_input_processing_2+0x1a8>)
 80004b6:	fb83 1302 	smull	r1, r3, r3, r2
 80004ba:	1099      	asrs	r1, r3, #2
 80004bc:	17d3      	asrs	r3, r2, #31
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	460b      	mov	r3, r1
 80004c2:	009b      	lsls	r3, r3, #2
 80004c4:	440b      	add	r3, r1
 80004c6:	005b      	lsls	r3, r3, #1
 80004c8:	1ad1      	subs	r1, r2, r3
 80004ca:	b2cb      	uxtb	r3, r1
 80004cc:	4619      	mov	r1, r3
 80004ce:	2003      	movs	r0, #3
 80004d0:	f000 fa34 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(2, gre_temp/10);
 80004d4:	4b1e      	ldr	r3, [pc, #120]	; (8000550 <fsm_for_input_processing_2+0x1b0>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a1b      	ldr	r2, [pc, #108]	; (8000548 <fsm_for_input_processing_2+0x1a8>)
 80004da:	fb82 1203 	smull	r1, r2, r2, r3
 80004de:	1092      	asrs	r2, r2, #2
 80004e0:	17db      	asrs	r3, r3, #31
 80004e2:	1ad3      	subs	r3, r2, r3
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	4619      	mov	r1, r3
 80004e8:	2002      	movs	r0, #2
 80004ea:	f000 fa27 	bl	800093c <UpdateBuffer_7SEG_LEDS>
		break;
 80004ee:	e01d      	b.n	800052c <fsm_for_input_processing_2+0x18c>
		if (!is_button_pressed(BUTTON2))
 80004f0:	2001      	movs	r0, #1
 80004f2:	f000 f9ef 	bl	80008d4 <is_button_pressed>
 80004f6:	4603      	mov	r3, r0
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d103      	bne.n	8000504 <fsm_for_input_processing_2+0x164>
			button2_state = BUTTON_RELEASED;
 80004fc:	4b0f      	ldr	r3, [pc, #60]	; (800053c <fsm_for_input_processing_2+0x19c>)
 80004fe:	2200      	movs	r2, #0
 8000500:	701a      	strb	r2, [r3, #0]
		break;
 8000502:	e015      	b.n	8000530 <fsm_for_input_processing_2+0x190>
			if(is_button_pressed_1s(BUTTON2))
 8000504:	2001      	movs	r0, #1
 8000506:	f000 f9ff 	bl	8000908 <is_button_pressed_1s>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d00f      	beq.n	8000530 <fsm_for_input_processing_2+0x190>
				button2_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 8000510:	4b0a      	ldr	r3, [pc, #40]	; (800053c <fsm_for_input_processing_2+0x19c>)
 8000512:	2202      	movs	r2, #2
 8000514:	701a      	strb	r2, [r3, #0]
		break;
 8000516:	e00b      	b.n	8000530 <fsm_for_input_processing_2+0x190>
		if (!is_button_pressed (BUTTON2)) {
 8000518:	2001      	movs	r0, #1
 800051a:	f000 f9db 	bl	80008d4 <is_button_pressed>
 800051e:	4603      	mov	r3, r0
 8000520:	2b00      	cmp	r3, #0
 8000522:	d107      	bne.n	8000534 <fsm_for_input_processing_2+0x194>
			button2_state = BUTTON_RELEASED;
 8000524:	4b05      	ldr	r3, [pc, #20]	; (800053c <fsm_for_input_processing_2+0x19c>)
 8000526:	2200      	movs	r2, #0
 8000528:	701a      	strb	r2, [r3, #0]
		break;
 800052a:	e003      	b.n	8000534 <fsm_for_input_processing_2+0x194>
		break;
 800052c:	bf00      	nop
 800052e:	e002      	b.n	8000536 <fsm_for_input_processing_2+0x196>
		break;
 8000530:	bf00      	nop
 8000532:	e000      	b.n	8000536 <fsm_for_input_processing_2+0x196>
		break;
 8000534:	bf00      	nop
}
 8000536:	bf00      	nop
 8000538:	bd80      	pop	{r7, pc}
 800053a:	bf00      	nop
 800053c:	2000009d 	.word	0x2000009d
 8000540:	200000a0 	.word	0x200000a0
 8000544:	200000b0 	.word	0x200000b0
 8000548:	66666667 	.word	0x66666667
 800054c:	200000b4 	.word	0x200000b4
 8000550:	200000b8 	.word	0x200000b8

08000554 <fsm_for_input_processing_3>:

void fsm_for_input_processing_3(void){
 8000554:	b580      	push	{r7, lr}
 8000556:	af00      	add	r7, sp, #0
	switch (button3_state){
 8000558:	4b6b      	ldr	r3, [pc, #428]	; (8000708 <fsm_for_input_processing_3+0x1b4>)
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	2b02      	cmp	r3, #2
 800055e:	f000 80c1 	beq.w	80006e4 <fsm_for_input_processing_3+0x190>
 8000562:	2b02      	cmp	r3, #2
 8000564:	f300 80cd 	bgt.w	8000702 <fsm_for_input_processing_3+0x1ae>
 8000568:	2b00      	cmp	r3, #0
 800056a:	d003      	beq.n	8000574 <fsm_for_input_processing_3+0x20>
 800056c:	2b01      	cmp	r3, #1
 800056e:	f000 80a5 	beq.w	80006bc <fsm_for_input_processing_3+0x168>
		}
		// todo

		break;
	}
}
 8000572:	e0c6      	b.n	8000702 <fsm_for_input_processing_3+0x1ae>
		if(is_button_pressed(BUTTON3)){
 8000574:	2002      	movs	r0, #2
 8000576:	f000 f9ad 	bl	80008d4 <is_button_pressed>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	f000 80bb 	beq.w	80006f8 <fsm_for_input_processing_3+0x1a4>
			button3_state = BUTTON_PRESSED;
 8000582:	4b61      	ldr	r3, [pc, #388]	; (8000708 <fsm_for_input_processing_3+0x1b4>)
 8000584:	2201      	movs	r2, #1
 8000586:	701a      	strb	r2, [r3, #0]
			if (mode == 2){
 8000588:	4b60      	ldr	r3, [pc, #384]	; (800070c <fsm_for_input_processing_3+0x1b8>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	2b02      	cmp	r3, #2
 800058e:	d12e      	bne.n	80005ee <fsm_for_input_processing_3+0x9a>
				if (red_temp == 0 || --red_temp < MIN_CNT) red_temp = MAX_CNT;
 8000590:	4b5f      	ldr	r3, [pc, #380]	; (8000710 <fsm_for_input_processing_3+0x1bc>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d008      	beq.n	80005aa <fsm_for_input_processing_3+0x56>
 8000598:	4b5d      	ldr	r3, [pc, #372]	; (8000710 <fsm_for_input_processing_3+0x1bc>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	3b01      	subs	r3, #1
 800059e:	4a5c      	ldr	r2, [pc, #368]	; (8000710 <fsm_for_input_processing_3+0x1bc>)
 80005a0:	6013      	str	r3, [r2, #0]
 80005a2:	4b5b      	ldr	r3, [pc, #364]	; (8000710 <fsm_for_input_processing_3+0x1bc>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	dc02      	bgt.n	80005b0 <fsm_for_input_processing_3+0x5c>
 80005aa:	4b59      	ldr	r3, [pc, #356]	; (8000710 <fsm_for_input_processing_3+0x1bc>)
 80005ac:	2263      	movs	r2, #99	; 0x63
 80005ae:	601a      	str	r2, [r3, #0]
				UpdateBuffer_7SEG_LEDS(3, red_temp%10);
 80005b0:	4b57      	ldr	r3, [pc, #348]	; (8000710 <fsm_for_input_processing_3+0x1bc>)
 80005b2:	681a      	ldr	r2, [r3, #0]
 80005b4:	4b57      	ldr	r3, [pc, #348]	; (8000714 <fsm_for_input_processing_3+0x1c0>)
 80005b6:	fb83 1302 	smull	r1, r3, r3, r2
 80005ba:	1099      	asrs	r1, r3, #2
 80005bc:	17d3      	asrs	r3, r2, #31
 80005be:	1ac9      	subs	r1, r1, r3
 80005c0:	460b      	mov	r3, r1
 80005c2:	009b      	lsls	r3, r3, #2
 80005c4:	440b      	add	r3, r1
 80005c6:	005b      	lsls	r3, r3, #1
 80005c8:	1ad1      	subs	r1, r2, r3
 80005ca:	b2cb      	uxtb	r3, r1
 80005cc:	4619      	mov	r1, r3
 80005ce:	2003      	movs	r0, #3
 80005d0:	f000 f9b4 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(2, red_temp/10);
 80005d4:	4b4e      	ldr	r3, [pc, #312]	; (8000710 <fsm_for_input_processing_3+0x1bc>)
 80005d6:	681b      	ldr	r3, [r3, #0]
 80005d8:	4a4e      	ldr	r2, [pc, #312]	; (8000714 <fsm_for_input_processing_3+0x1c0>)
 80005da:	fb82 1203 	smull	r1, r2, r2, r3
 80005de:	1092      	asrs	r2, r2, #2
 80005e0:	17db      	asrs	r3, r3, #31
 80005e2:	1ad3      	subs	r3, r2, r3
 80005e4:	b2db      	uxtb	r3, r3
 80005e6:	4619      	mov	r1, r3
 80005e8:	2002      	movs	r0, #2
 80005ea:	f000 f9a7 	bl	800093c <UpdateBuffer_7SEG_LEDS>
			if (mode == 3){
 80005ee:	4b47      	ldr	r3, [pc, #284]	; (800070c <fsm_for_input_processing_3+0x1b8>)
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	2b03      	cmp	r3, #3
 80005f4:	d12e      	bne.n	8000654 <fsm_for_input_processing_3+0x100>
				if (yel_temp == 0 || --yel_temp < MIN_CNT) yel_temp = MAX_CNT;
 80005f6:	4b48      	ldr	r3, [pc, #288]	; (8000718 <fsm_for_input_processing_3+0x1c4>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d008      	beq.n	8000610 <fsm_for_input_processing_3+0xbc>
 80005fe:	4b46      	ldr	r3, [pc, #280]	; (8000718 <fsm_for_input_processing_3+0x1c4>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	3b01      	subs	r3, #1
 8000604:	4a44      	ldr	r2, [pc, #272]	; (8000718 <fsm_for_input_processing_3+0x1c4>)
 8000606:	6013      	str	r3, [r2, #0]
 8000608:	4b43      	ldr	r3, [pc, #268]	; (8000718 <fsm_for_input_processing_3+0x1c4>)
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	2b00      	cmp	r3, #0
 800060e:	dc02      	bgt.n	8000616 <fsm_for_input_processing_3+0xc2>
 8000610:	4b41      	ldr	r3, [pc, #260]	; (8000718 <fsm_for_input_processing_3+0x1c4>)
 8000612:	2263      	movs	r2, #99	; 0x63
 8000614:	601a      	str	r2, [r3, #0]
				UpdateBuffer_7SEG_LEDS(3, yel_temp%10);
 8000616:	4b40      	ldr	r3, [pc, #256]	; (8000718 <fsm_for_input_processing_3+0x1c4>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	4b3e      	ldr	r3, [pc, #248]	; (8000714 <fsm_for_input_processing_3+0x1c0>)
 800061c:	fb83 1302 	smull	r1, r3, r3, r2
 8000620:	1099      	asrs	r1, r3, #2
 8000622:	17d3      	asrs	r3, r2, #31
 8000624:	1ac9      	subs	r1, r1, r3
 8000626:	460b      	mov	r3, r1
 8000628:	009b      	lsls	r3, r3, #2
 800062a:	440b      	add	r3, r1
 800062c:	005b      	lsls	r3, r3, #1
 800062e:	1ad1      	subs	r1, r2, r3
 8000630:	b2cb      	uxtb	r3, r1
 8000632:	4619      	mov	r1, r3
 8000634:	2003      	movs	r0, #3
 8000636:	f000 f981 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(2, yel_temp/10);
 800063a:	4b37      	ldr	r3, [pc, #220]	; (8000718 <fsm_for_input_processing_3+0x1c4>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a35      	ldr	r2, [pc, #212]	; (8000714 <fsm_for_input_processing_3+0x1c0>)
 8000640:	fb82 1203 	smull	r1, r2, r2, r3
 8000644:	1092      	asrs	r2, r2, #2
 8000646:	17db      	asrs	r3, r3, #31
 8000648:	1ad3      	subs	r3, r2, r3
 800064a:	b2db      	uxtb	r3, r3
 800064c:	4619      	mov	r1, r3
 800064e:	2002      	movs	r0, #2
 8000650:	f000 f974 	bl	800093c <UpdateBuffer_7SEG_LEDS>
			if (mode == 4){
 8000654:	4b2d      	ldr	r3, [pc, #180]	; (800070c <fsm_for_input_processing_3+0x1b8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b04      	cmp	r3, #4
 800065a:	d14d      	bne.n	80006f8 <fsm_for_input_processing_3+0x1a4>
				if (gre_temp == 0 || --gre_temp < MIN_CNT) gre_temp = MAX_CNT;
 800065c:	4b2f      	ldr	r3, [pc, #188]	; (800071c <fsm_for_input_processing_3+0x1c8>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	2b00      	cmp	r3, #0
 8000662:	d008      	beq.n	8000676 <fsm_for_input_processing_3+0x122>
 8000664:	4b2d      	ldr	r3, [pc, #180]	; (800071c <fsm_for_input_processing_3+0x1c8>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	3b01      	subs	r3, #1
 800066a:	4a2c      	ldr	r2, [pc, #176]	; (800071c <fsm_for_input_processing_3+0x1c8>)
 800066c:	6013      	str	r3, [r2, #0]
 800066e:	4b2b      	ldr	r3, [pc, #172]	; (800071c <fsm_for_input_processing_3+0x1c8>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	2b00      	cmp	r3, #0
 8000674:	dc02      	bgt.n	800067c <fsm_for_input_processing_3+0x128>
 8000676:	4b29      	ldr	r3, [pc, #164]	; (800071c <fsm_for_input_processing_3+0x1c8>)
 8000678:	2263      	movs	r2, #99	; 0x63
 800067a:	601a      	str	r2, [r3, #0]
				UpdateBuffer_7SEG_LEDS(3, gre_temp%10);
 800067c:	4b27      	ldr	r3, [pc, #156]	; (800071c <fsm_for_input_processing_3+0x1c8>)
 800067e:	681a      	ldr	r2, [r3, #0]
 8000680:	4b24      	ldr	r3, [pc, #144]	; (8000714 <fsm_for_input_processing_3+0x1c0>)
 8000682:	fb83 1302 	smull	r1, r3, r3, r2
 8000686:	1099      	asrs	r1, r3, #2
 8000688:	17d3      	asrs	r3, r2, #31
 800068a:	1ac9      	subs	r1, r1, r3
 800068c:	460b      	mov	r3, r1
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	440b      	add	r3, r1
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	1ad1      	subs	r1, r2, r3
 8000696:	b2cb      	uxtb	r3, r1
 8000698:	4619      	mov	r1, r3
 800069a:	2003      	movs	r0, #3
 800069c:	f000 f94e 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(2, gre_temp/10);
 80006a0:	4b1e      	ldr	r3, [pc, #120]	; (800071c <fsm_for_input_processing_3+0x1c8>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	4a1b      	ldr	r2, [pc, #108]	; (8000714 <fsm_for_input_processing_3+0x1c0>)
 80006a6:	fb82 1203 	smull	r1, r2, r2, r3
 80006aa:	1092      	asrs	r2, r2, #2
 80006ac:	17db      	asrs	r3, r3, #31
 80006ae:	1ad3      	subs	r3, r2, r3
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	4619      	mov	r1, r3
 80006b4:	2002      	movs	r0, #2
 80006b6:	f000 f941 	bl	800093c <UpdateBuffer_7SEG_LEDS>
		break;
 80006ba:	e01d      	b.n	80006f8 <fsm_for_input_processing_3+0x1a4>
		if (!is_button_pressed(BUTTON3))
 80006bc:	2002      	movs	r0, #2
 80006be:	f000 f909 	bl	80008d4 <is_button_pressed>
 80006c2:	4603      	mov	r3, r0
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d103      	bne.n	80006d0 <fsm_for_input_processing_3+0x17c>
			button3_state = BUTTON_RELEASED;
 80006c8:	4b0f      	ldr	r3, [pc, #60]	; (8000708 <fsm_for_input_processing_3+0x1b4>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	701a      	strb	r2, [r3, #0]
		break;
 80006ce:	e015      	b.n	80006fc <fsm_for_input_processing_3+0x1a8>
			if(is_button_pressed_1s(BUTTON3))
 80006d0:	2002      	movs	r0, #2
 80006d2:	f000 f919 	bl	8000908 <is_button_pressed_1s>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d00f      	beq.n	80006fc <fsm_for_input_processing_3+0x1a8>
				button3_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80006dc:	4b0a      	ldr	r3, [pc, #40]	; (8000708 <fsm_for_input_processing_3+0x1b4>)
 80006de:	2202      	movs	r2, #2
 80006e0:	701a      	strb	r2, [r3, #0]
		break;
 80006e2:	e00b      	b.n	80006fc <fsm_for_input_processing_3+0x1a8>
		if (!is_button_pressed (BUTTON3)) {
 80006e4:	2002      	movs	r0, #2
 80006e6:	f000 f8f5 	bl	80008d4 <is_button_pressed>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d107      	bne.n	8000700 <fsm_for_input_processing_3+0x1ac>
			button3_state = BUTTON_RELEASED;
 80006f0:	4b05      	ldr	r3, [pc, #20]	; (8000708 <fsm_for_input_processing_3+0x1b4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	701a      	strb	r2, [r3, #0]
		break;
 80006f6:	e003      	b.n	8000700 <fsm_for_input_processing_3+0x1ac>
		break;
 80006f8:	bf00      	nop
 80006fa:	e002      	b.n	8000702 <fsm_for_input_processing_3+0x1ae>
		break;
 80006fc:	bf00      	nop
 80006fe:	e000      	b.n	8000702 <fsm_for_input_processing_3+0x1ae>
		break;
 8000700:	bf00      	nop
}
 8000702:	bf00      	nop
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	2000009e 	.word	0x2000009e
 800070c:	200000a0 	.word	0x200000a0
 8000710:	200000b0 	.word	0x200000b0
 8000714:	66666667 	.word	0x66666667
 8000718:	200000b4 	.word	0x200000b4
 800071c:	200000b8 	.word	0x200000b8

08000720 <fsm_for_input_processing_4>:

void fsm_for_input_processing_4(void){
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
	switch (button4_state){
 8000724:	4b28      	ldr	r3, [pc, #160]	; (80007c8 <fsm_for_input_processing_4+0xa8>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b02      	cmp	r3, #2
 800072a:	d03c      	beq.n	80007a6 <fsm_for_input_processing_4+0x86>
 800072c:	2b02      	cmp	r3, #2
 800072e:	dc49      	bgt.n	80007c4 <fsm_for_input_processing_4+0xa4>
 8000730:	2b00      	cmp	r3, #0
 8000732:	d002      	beq.n	800073a <fsm_for_input_processing_4+0x1a>
 8000734:	2b01      	cmp	r3, #1
 8000736:	d022      	beq.n	800077e <fsm_for_input_processing_4+0x5e>
		}
		// todo

		break;
	}
}
 8000738:	e044      	b.n	80007c4 <fsm_for_input_processing_4+0xa4>
		if(is_button_pressed(BUTTON4)){
 800073a:	2003      	movs	r0, #3
 800073c:	f000 f8ca 	bl	80008d4 <is_button_pressed>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d039      	beq.n	80007ba <fsm_for_input_processing_4+0x9a>
			button4_state = BUTTON_PRESSED;
 8000746:	4b20      	ldr	r3, [pc, #128]	; (80007c8 <fsm_for_input_processing_4+0xa8>)
 8000748:	2201      	movs	r2, #1
 800074a:	701a      	strb	r2, [r3, #0]
			if (mode == 2){
 800074c:	4b1f      	ldr	r3, [pc, #124]	; (80007cc <fsm_for_input_processing_4+0xac>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	2b02      	cmp	r3, #2
 8000752:	d103      	bne.n	800075c <fsm_for_input_processing_4+0x3c>
				red_cnt = red_temp;
 8000754:	4b1e      	ldr	r3, [pc, #120]	; (80007d0 <fsm_for_input_processing_4+0xb0>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a1e      	ldr	r2, [pc, #120]	; (80007d4 <fsm_for_input_processing_4+0xb4>)
 800075a:	6013      	str	r3, [r2, #0]
			if (mode == 3){
 800075c:	4b1b      	ldr	r3, [pc, #108]	; (80007cc <fsm_for_input_processing_4+0xac>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	2b03      	cmp	r3, #3
 8000762:	d103      	bne.n	800076c <fsm_for_input_processing_4+0x4c>
				yel_cnt = yel_temp;
 8000764:	4b1c      	ldr	r3, [pc, #112]	; (80007d8 <fsm_for_input_processing_4+0xb8>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a1c      	ldr	r2, [pc, #112]	; (80007dc <fsm_for_input_processing_4+0xbc>)
 800076a:	6013      	str	r3, [r2, #0]
			if (mode == 4){
 800076c:	4b17      	ldr	r3, [pc, #92]	; (80007cc <fsm_for_input_processing_4+0xac>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	2b04      	cmp	r3, #4
 8000772:	d122      	bne.n	80007ba <fsm_for_input_processing_4+0x9a>
				gre_cnt = gre_temp;
 8000774:	4b1a      	ldr	r3, [pc, #104]	; (80007e0 <fsm_for_input_processing_4+0xc0>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1a      	ldr	r2, [pc, #104]	; (80007e4 <fsm_for_input_processing_4+0xc4>)
 800077a:	6013      	str	r3, [r2, #0]
		break;
 800077c:	e01d      	b.n	80007ba <fsm_for_input_processing_4+0x9a>
		if (!is_button_pressed(BUTTON4))
 800077e:	2003      	movs	r0, #3
 8000780:	f000 f8a8 	bl	80008d4 <is_button_pressed>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d103      	bne.n	8000792 <fsm_for_input_processing_4+0x72>
			button4_state = BUTTON_RELEASED;
 800078a:	4b0f      	ldr	r3, [pc, #60]	; (80007c8 <fsm_for_input_processing_4+0xa8>)
 800078c:	2200      	movs	r2, #0
 800078e:	701a      	strb	r2, [r3, #0]
		break;
 8000790:	e015      	b.n	80007be <fsm_for_input_processing_4+0x9e>
			if(is_button_pressed_1s(BUTTON4))
 8000792:	2003      	movs	r0, #3
 8000794:	f000 f8b8 	bl	8000908 <is_button_pressed_1s>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d00f      	beq.n	80007be <fsm_for_input_processing_4+0x9e>
				button4_state = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 800079e:	4b0a      	ldr	r3, [pc, #40]	; (80007c8 <fsm_for_input_processing_4+0xa8>)
 80007a0:	2202      	movs	r2, #2
 80007a2:	701a      	strb	r2, [r3, #0]
		break;
 80007a4:	e00b      	b.n	80007be <fsm_for_input_processing_4+0x9e>
		if (!is_button_pressed (BUTTON4)) {
 80007a6:	2003      	movs	r0, #3
 80007a8:	f000 f894 	bl	80008d4 <is_button_pressed>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d107      	bne.n	80007c2 <fsm_for_input_processing_4+0xa2>
			button4_state = BUTTON_RELEASED;
 80007b2:	4b05      	ldr	r3, [pc, #20]	; (80007c8 <fsm_for_input_processing_4+0xa8>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	701a      	strb	r2, [r3, #0]
		break;
 80007b8:	e003      	b.n	80007c2 <fsm_for_input_processing_4+0xa2>
		break;
 80007ba:	bf00      	nop
 80007bc:	e002      	b.n	80007c4 <fsm_for_input_processing_4+0xa4>
		break;
 80007be:	bf00      	nop
 80007c0:	e000      	b.n	80007c4 <fsm_for_input_processing_4+0xa4>
		break;
 80007c2:	bf00      	nop
}
 80007c4:	bf00      	nop
 80007c6:	bd80      	pop	{r7, pc}
 80007c8:	2000009f 	.word	0x2000009f
 80007cc:	200000a0 	.word	0x200000a0
 80007d0:	200000b0 	.word	0x200000b0
 80007d4:	200000a4 	.word	0x200000a4
 80007d8:	200000b4 	.word	0x200000b4
 80007dc:	200000a8 	.word	0x200000a8
 80007e0:	200000b8 	.word	0x200000b8
 80007e4:	200000ac 	.word	0x200000ac

080007e8 <button_reading>:
		BUT_2_GPIO_Port,
		BUT_3_GPIO_Port,
		BUT_4_GPIO_Port,
};

void button_reading (void){
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUMBER_OF_BUTTONS; i++){
 80007ee:	2300      	movs	r3, #0
 80007f0:	607b      	str	r3, [r7, #4]
 80007f2:	e058      	b.n	80008a6 <button_reading+0xbe>
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 80007f4:	4a30      	ldr	r2, [pc, #192]	; (80008b8 <button_reading+0xd0>)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	4413      	add	r3, r2
 80007fa:	7819      	ldrb	r1, [r3, #0]
 80007fc:	4a2f      	ldr	r2, [pc, #188]	; (80008bc <button_reading+0xd4>)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	4413      	add	r3, r2
 8000802:	460a      	mov	r2, r1
 8000804:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(ControlPort_BUTTONS[i], ControlPin_BUTTONS[i]);
 8000806:	4a2e      	ldr	r2, [pc, #184]	; (80008c0 <button_reading+0xd8>)
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800080e:	492d      	ldr	r1, [pc, #180]	; (80008c4 <button_reading+0xdc>)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000816:	b29b      	uxth	r3, r3
 8000818:	4619      	mov	r1, r3
 800081a:	4610      	mov	r0, r2
 800081c:	f001 f974 	bl	8001b08 <HAL_GPIO_ReadPin>
 8000820:	4603      	mov	r3, r0
 8000822:	4619      	mov	r1, r3
 8000824:	4a24      	ldr	r2, [pc, #144]	; (80008b8 <button_reading+0xd0>)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	4413      	add	r3, r2
 800082a:	460a      	mov	r2, r1
 800082c:	701a      	strb	r2, [r3, #0]
		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]){
 800082e:	4a22      	ldr	r2, [pc, #136]	; (80008b8 <button_reading+0xd0>)
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	4413      	add	r3, r2
 8000834:	781a      	ldrb	r2, [r3, #0]
 8000836:	4921      	ldr	r1, [pc, #132]	; (80008bc <button_reading+0xd4>)
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	440b      	add	r3, r1
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	429a      	cmp	r2, r3
 8000840:	d12e      	bne.n	80008a0 <button_reading+0xb8>
			buttonBuffer[i] = debounceButtonBuffer1[i];
 8000842:	4a1d      	ldr	r2, [pc, #116]	; (80008b8 <button_reading+0xd0>)
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	4413      	add	r3, r2
 8000848:	7819      	ldrb	r1, [r3, #0]
 800084a:	4a1f      	ldr	r2, [pc, #124]	; (80008c8 <button_reading+0xe0>)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	4413      	add	r3, r2
 8000850:	460a      	mov	r2, r1
 8000852:	701a      	strb	r2, [r3, #0]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED){
 8000854:	4a1c      	ldr	r2, [pc, #112]	; (80008c8 <button_reading+0xe0>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4413      	add	r3, r2
 800085a:	781b      	ldrb	r3, [r3, #0]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d115      	bne.n	800088c <button_reading+0xa4>
				if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 8000860:	4a1a      	ldr	r2, [pc, #104]	; (80008cc <button_reading+0xe4>)
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000868:	2b63      	cmp	r3, #99	; 0x63
 800086a:	dc09      	bgt.n	8000880 <button_reading+0x98>
					counterForButtonPress1s[i]++;
 800086c:	4a17      	ldr	r2, [pc, #92]	; (80008cc <button_reading+0xe4>)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000874:	1c5a      	adds	r2, r3, #1
 8000876:	4915      	ldr	r1, [pc, #84]	; (80008cc <button_reading+0xe4>)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800087e:	e00f      	b.n	80008a0 <button_reading+0xb8>
				}
				else {
					flagForButtonPress1s[i] = 1;
 8000880:	4a13      	ldr	r2, [pc, #76]	; (80008d0 <button_reading+0xe8>)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	2101      	movs	r1, #1
 8000886:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800088a:	e009      	b.n	80008a0 <button_reading+0xb8>
				}
			}
			else {
				counterForButtonPress1s[i] = 0;
 800088c:	4a0f      	ldr	r2, [pc, #60]	; (80008cc <button_reading+0xe4>)
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	2100      	movs	r1, #0
 8000892:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				flagForButtonPress1s[i] = 0;
 8000896:	4a0e      	ldr	r2, [pc, #56]	; (80008d0 <button_reading+0xe8>)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	2100      	movs	r1, #0
 800089c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUMBER_OF_BUTTONS; i++){
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	3301      	adds	r3, #1
 80008a4:	607b      	str	r3, [r7, #4]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2b03      	cmp	r3, #3
 80008aa:	dda3      	ble.n	80007f4 <button_reading+0xc>
			}
		}
	}
}
 80008ac:	bf00      	nop
 80008ae:	bf00      	nop
 80008b0:	3708      	adds	r7, #8
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	200000c4 	.word	0x200000c4
 80008bc:	200000c8 	.word	0x200000c8
 80008c0:	20000010 	.word	0x20000010
 80008c4:	20000000 	.word	0x20000000
 80008c8:	200000c0 	.word	0x200000c0
 80008cc:	200000dc 	.word	0x200000dc
 80008d0:	200000cc 	.word	0x200000cc

080008d4 <is_button_pressed>:

unsigned char is_button_pressed(int index){
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
	if (index >= NUMBER_OF_BUTTONS)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b03      	cmp	r3, #3
 80008e0:	dd01      	ble.n	80008e6 <is_button_pressed+0x12>
		return 0;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e008      	b.n	80008f8 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 80008e6:	4a07      	ldr	r2, [pc, #28]	; (8000904 <is_button_pressed+0x30>)
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	4413      	add	r3, r2
 80008ec:	781b      	ldrb	r3, [r3, #0]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	bf0c      	ite	eq
 80008f2:	2301      	moveq	r3, #1
 80008f4:	2300      	movne	r3, #0
 80008f6:	b2db      	uxtb	r3, r3
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop
 8000904:	200000c0 	.word	0x200000c0

08000908 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(int index){
 8000908:	b480      	push	{r7}
 800090a:	b083      	sub	sp, #12
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
	if (index >= NUMBER_OF_BUTTONS)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	2b03      	cmp	r3, #3
 8000914:	dd01      	ble.n	800091a <is_button_pressed_1s+0x12>
		return 0;
 8000916:	2300      	movs	r3, #0
 8000918:	e008      	b.n	800092c <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 800091a:	4a07      	ldr	r2, [pc, #28]	; (8000938 <is_button_pressed_1s+0x30>)
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000922:	2b01      	cmp	r3, #1
 8000924:	bf0c      	ite	eq
 8000926:	2301      	moveq	r3, #1
 8000928:	2300      	movne	r3, #0
 800092a:	b2db      	uxtb	r3, r3
}
 800092c:	4618      	mov	r0, r3
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	200000cc 	.word	0x200000cc

0800093c <UpdateBuffer_7SEG_LEDS>:
		LED7_E_GPIO_Port,
		LED7_F_GPIO_Port,
		LED7_G_GPIO_Port,
};

void UpdateBuffer_7SEG_LEDS(uint8_t idx, uint8_t val){
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	460a      	mov	r2, r1
 8000946:	71fb      	strb	r3, [r7, #7]
 8000948:	4613      	mov	r3, r2
 800094a:	71bb      	strb	r3, [r7, #6]
	//update value
	if(idx < NUMBER_OF_7SEG_LEDS && val < NUMBER_OF_DECIMAL_DIGITS )
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	2b03      	cmp	r3, #3
 8000950:	d806      	bhi.n	8000960 <UpdateBuffer_7SEG_LEDS+0x24>
 8000952:	79bb      	ldrb	r3, [r7, #6]
 8000954:	2b09      	cmp	r3, #9
 8000956:	d803      	bhi.n	8000960 <UpdateBuffer_7SEG_LEDS+0x24>
	Buffer_7SEG_LEDS[idx] = val;
 8000958:	79fb      	ldrb	r3, [r7, #7]
 800095a:	4904      	ldr	r1, [pc, #16]	; (800096c <UpdateBuffer_7SEG_LEDS+0x30>)
 800095c:	79ba      	ldrb	r2, [r7, #6]
 800095e:	54ca      	strb	r2, [r1, r3]
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	bc80      	pop	{r7}
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	200000ec 	.word	0x200000ec

08000970 <ClearPrevious_7SEG_LEDS>:

void ClearPrevious_7SEG_LEDS(uint8_t index){// tat den
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	71fb      	strb	r3, [r7, #7]
	if(index < NUMBER_OF_7SEG_LEDS)
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	2b03      	cmp	r3, #3
 800097e:	d80b      	bhi.n	8000998 <ClearPrevious_7SEG_LEDS+0x28>
	HAL_GPIO_WritePin(ControlPort_7SEG_LEDs[index], ControlPin_7SEG_LEDs[index], 1);
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	4a07      	ldr	r2, [pc, #28]	; (80009a0 <ClearPrevious_7SEG_LEDS+0x30>)
 8000984:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	4a06      	ldr	r2, [pc, #24]	; (80009a4 <ClearPrevious_7SEG_LEDS+0x34>)
 800098c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000990:	2201      	movs	r2, #1
 8000992:	4619      	mov	r1, r3
 8000994:	f001 f8cf 	bl	8001b36 <HAL_GPIO_WritePin>
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20000034 	.word	0x20000034
 80009a4:	2000002c 	.word	0x2000002c

080009a8 <Display_7SEG_DATA>:

void Display_7SEG_DATA(uint8_t val){
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
	uint8_t idx;
	for(idx = 0; idx < 7; idx++){
 80009b2:	2300      	movs	r3, #0
 80009b4:	73fb      	strb	r3, [r7, #15]
 80009b6:	e023      	b.n	8000a00 <Display_7SEG_DATA+0x58>
		if((val>>idx) & 0x01){ //hexa ve binary thanh chuoi //so voi 0x01
 80009b8:	79fa      	ldrb	r2, [r7, #7]
 80009ba:	7bfb      	ldrb	r3, [r7, #15]
 80009bc:	fa42 f303 	asr.w	r3, r2, r3
 80009c0:	f003 0301 	and.w	r3, r3, #1
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d00c      	beq.n	80009e2 <Display_7SEG_DATA+0x3a>
			HAL_GPIO_WritePin(DataPort_7SEG_LEDS[idx], DataPin_7SEG_LEDS[idx], 0);
 80009c8:	7bfb      	ldrb	r3, [r7, #15]
 80009ca:	4a11      	ldr	r2, [pc, #68]	; (8000a10 <Display_7SEG_DATA+0x68>)
 80009cc:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009d0:	7bfb      	ldrb	r3, [r7, #15]
 80009d2:	4a10      	ldr	r2, [pc, #64]	; (8000a14 <Display_7SEG_DATA+0x6c>)
 80009d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009d8:	2200      	movs	r2, #0
 80009da:	4619      	mov	r1, r3
 80009dc:	f001 f8ab 	bl	8001b36 <HAL_GPIO_WritePin>
 80009e0:	e00b      	b.n	80009fa <Display_7SEG_DATA+0x52>
		} else {
			HAL_GPIO_WritePin(DataPort_7SEG_LEDS[idx], DataPin_7SEG_LEDS[idx], 1);
 80009e2:	7bfb      	ldrb	r3, [r7, #15]
 80009e4:	4a0a      	ldr	r2, [pc, #40]	; (8000a10 <Display_7SEG_DATA+0x68>)
 80009e6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80009ea:	7bfb      	ldrb	r3, [r7, #15]
 80009ec:	4a09      	ldr	r2, [pc, #36]	; (8000a14 <Display_7SEG_DATA+0x6c>)
 80009ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009f2:	2201      	movs	r2, #1
 80009f4:	4619      	mov	r1, r3
 80009f6:	f001 f89e 	bl	8001b36 <HAL_GPIO_WritePin>
	for(idx = 0; idx < 7; idx++){
 80009fa:	7bfb      	ldrb	r3, [r7, #15]
 80009fc:	3301      	adds	r3, #1
 80009fe:	73fb      	strb	r3, [r7, #15]
 8000a00:	7bfb      	ldrb	r3, [r7, #15]
 8000a02:	2b06      	cmp	r3, #6
 8000a04:	d9d8      	bls.n	80009b8 <Display_7SEG_DATA+0x10>
		}
	}
}
 8000a06:	bf00      	nop
 8000a08:	bf00      	nop
 8000a0a:	3710      	adds	r7, #16
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}
 8000a10:	20000054 	.word	0x20000054
 8000a14:	20000044 	.word	0x20000044

08000a18 <SetCurrent_7SEG_LEDS>:

void SetCurrent_7SEG_LEDS(uint8_t index){// current led
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	4603      	mov	r3, r0
 8000a20:	71fb      	strb	r3, [r7, #7]
	if(index >= NUMBER_OF_7SEG_LEDS) return;
 8000a22:	79fb      	ldrb	r3, [r7, #7]
 8000a24:	2b03      	cmp	r3, #3
 8000a26:	d80c      	bhi.n	8000a42 <SetCurrent_7SEG_LEDS+0x2a>
	HAL_GPIO_WritePin(ControlPort_7SEG_LEDs[index], ControlPin_7SEG_LEDs[index], 0);
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	4a08      	ldr	r2, [pc, #32]	; (8000a4c <SetCurrent_7SEG_LEDS+0x34>)
 8000a2c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000a30:	79fb      	ldrb	r3, [r7, #7]
 8000a32:	4a07      	ldr	r2, [pc, #28]	; (8000a50 <SetCurrent_7SEG_LEDS+0x38>)
 8000a34:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a38:	2200      	movs	r2, #0
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	f001 f87b 	bl	8001b36 <HAL_GPIO_WritePin>
 8000a40:	e000      	b.n	8000a44 <SetCurrent_7SEG_LEDS+0x2c>
	if(index >= NUMBER_OF_7SEG_LEDS) return;
 8000a42:	bf00      	nop
}
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000034 	.word	0x20000034
 8000a50:	2000002c 	.word	0x2000002c

08000a54 <Driver_7SEG_LEDS>:

void Driver_7SEG_LEDS(void){// run all previous function
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
	static uint8_t ledIndex = 0;
	ClearPrevious_7SEG_LEDS(ledIndex);
 8000a58:	4b11      	ldr	r3, [pc, #68]	; (8000aa0 <Driver_7SEG_LEDS+0x4c>)
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ff87 	bl	8000970 <ClearPrevious_7SEG_LEDS>
	ledIndex = (ledIndex + 1)%NUMBER_OF_7SEG_LEDS;
 8000a62:	4b0f      	ldr	r3, [pc, #60]	; (8000aa0 <Driver_7SEG_LEDS+0x4c>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	3301      	adds	r3, #1
 8000a68:	425a      	negs	r2, r3
 8000a6a:	f003 0303 	and.w	r3, r3, #3
 8000a6e:	f002 0203 	and.w	r2, r2, #3
 8000a72:	bf58      	it	pl
 8000a74:	4253      	negpl	r3, r2
 8000a76:	b2da      	uxtb	r2, r3
 8000a78:	4b09      	ldr	r3, [pc, #36]	; (8000aa0 <Driver_7SEG_LEDS+0x4c>)
 8000a7a:	701a      	strb	r2, [r3, #0]
	Display_7SEG_DATA(Conversion_7SEG_LEDS[Buffer_7SEG_LEDS[ledIndex]]);
 8000a7c:	4b08      	ldr	r3, [pc, #32]	; (8000aa0 <Driver_7SEG_LEDS+0x4c>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	461a      	mov	r2, r3
 8000a82:	4b08      	ldr	r3, [pc, #32]	; (8000aa4 <Driver_7SEG_LEDS+0x50>)
 8000a84:	5c9b      	ldrb	r3, [r3, r2]
 8000a86:	461a      	mov	r2, r3
 8000a88:	4b07      	ldr	r3, [pc, #28]	; (8000aa8 <Driver_7SEG_LEDS+0x54>)
 8000a8a:	5c9b      	ldrb	r3, [r3, r2]
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff ff8b 	bl	80009a8 <Display_7SEG_DATA>
	SetCurrent_7SEG_LEDS(ledIndex);
 8000a92:	4b03      	ldr	r3, [pc, #12]	; (8000aa0 <Driver_7SEG_LEDS+0x4c>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	4618      	mov	r0, r3
 8000a98:	f7ff ffbe 	bl	8000a18 <SetCurrent_7SEG_LEDS>
}
 8000a9c:	bf00      	nop
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	200000f0 	.word	0x200000f0
 8000aa4:	200000ec 	.word	0x200000ec
 8000aa8:	20000020 	.word	0x20000020

08000aac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ab0:	f000 fd40 	bl	8001534 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ab4:	f000 f87e 	bl	8000bb4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ab8:	f000 f904 	bl	8000cc4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000abc:	f000 f8b6 	bl	8000c2c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // init counter
   mode1_sw = 0;
 8000ac0:	4b36      	ldr	r3, [pc, #216]	; (8000b9c <main+0xf0>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
   red_cnt = 0;
 8000ac6:	4b36      	ldr	r3, [pc, #216]	; (8000ba0 <main+0xf4>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
   yel_cnt = 0;
 8000acc:	4b35      	ldr	r3, [pc, #212]	; (8000ba4 <main+0xf8>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
   gre_cnt = 0;
 8000ad2:	4b35      	ldr	r3, [pc, #212]	; (8000ba8 <main+0xfc>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	601a      	str	r2, [r3, #0]
   // init traffic light
   traffic_light_init();
 8000ad8:	f000 fa50 	bl	8000f7c <traffic_light_init>
   // init 7seg
   UpdateBuffer_7SEG_LEDS(0, 0);
 8000adc:	2100      	movs	r1, #0
 8000ade:	2000      	movs	r0, #0
 8000ae0:	f7ff ff2c 	bl	800093c <UpdateBuffer_7SEG_LEDS>
   UpdateBuffer_7SEG_LEDS(1, 0);
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	2001      	movs	r0, #1
 8000ae8:	f7ff ff28 	bl	800093c <UpdateBuffer_7SEG_LEDS>
   UpdateBuffer_7SEG_LEDS(2, 0);
 8000aec:	2100      	movs	r1, #0
 8000aee:	2002      	movs	r0, #2
 8000af0:	f7ff ff24 	bl	800093c <UpdateBuffer_7SEG_LEDS>
   UpdateBuffer_7SEG_LEDS(3, 0);
 8000af4:	2100      	movs	r1, #0
 8000af6:	2003      	movs	r0, #3
 8000af8:	f7ff ff20 	bl	800093c <UpdateBuffer_7SEG_LEDS>
   // set timer
   HAL_TIM_Base_Start_IT(&htim2);
 8000afc:	482b      	ldr	r0, [pc, #172]	; (8000bac <main+0x100>)
 8000afe:	f001 fc6b 	bl	80023d8 <HAL_TIM_Base_Start_IT>
   timer_set(0, 10);
 8000b02:	210a      	movs	r1, #10
 8000b04:	2000      	movs	r0, #0
 8000b06:	f000 f9d3 	bl	8000eb0 <timer_set>
   timer_set(1, 10);
 8000b0a:	210a      	movs	r1, #10
 8000b0c:	2001      	movs	r0, #1
 8000b0e:	f000 f9cf 	bl	8000eb0 <timer_set>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	fsm_for_input_processing_1();
 8000b12:	f7ff fb43 	bl	800019c <fsm_for_input_processing_1>
	fsm_for_input_processing_2();
 8000b16:	f7ff fc43 	bl	80003a0 <fsm_for_input_processing_2>
	fsm_for_input_processing_3();
 8000b1a:	f7ff fd1b 	bl	8000554 <fsm_for_input_processing_3>
	fsm_for_input_processing_4();
 8000b1e:	f7ff fdff 	bl	8000720 <fsm_for_input_processing_4>

	mode1_sw = mode1_sw_updating();
 8000b22:	f7ff fb31 	bl	8000188 <mode1_sw_updating>
 8000b26:	4603      	mov	r3, r0
 8000b28:	4a1c      	ldr	r2, [pc, #112]	; (8000b9c <main+0xf0>)
 8000b2a:	6013      	str	r3, [r2, #0]
	if (mode1_sw == 1){ //if there is an update mode1_sw == 1
 8000b2c:	4b1b      	ldr	r3, [pc, #108]	; (8000b9c <main+0xf0>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	d128      	bne.n	8000b86 <main+0xda>
		red_cnt = red_updating() ;
 8000b34:	f7ff fb0a 	bl	800014c <red_updating>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	4a19      	ldr	r2, [pc, #100]	; (8000ba0 <main+0xf4>)
 8000b3c:	6013      	str	r3, [r2, #0]
		yel_cnt = yel_updating() ;
 8000b3e:	f7ff fb0f 	bl	8000160 <yel_updating>
 8000b42:	4603      	mov	r3, r0
 8000b44:	4a17      	ldr	r2, [pc, #92]	; (8000ba4 <main+0xf8>)
 8000b46:	6013      	str	r3, [r2, #0]
		gre_cnt = gre_updating() ;
 8000b48:	f7ff fb14 	bl	8000174 <gre_updating>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	4a16      	ldr	r2, [pc, #88]	; (8000ba8 <main+0xfc>)
 8000b50:	6013      	str	r3, [r2, #0]
		if (timer_flag[1] == 1){//turn on timer
 8000b52:	4b17      	ldr	r3, [pc, #92]	; (8000bb0 <main+0x104>)
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d115      	bne.n	8000b86 <main+0xda>
			traffic_light_update1(red_cnt, yel_cnt, gre_cnt) ;
 8000b5a:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <main+0xf4>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	4a11      	ldr	r2, [pc, #68]	; (8000ba4 <main+0xf8>)
 8000b60:	6811      	ldr	r1, [r2, #0]
 8000b62:	4a11      	ldr	r2, [pc, #68]	; (8000ba8 <main+0xfc>)
 8000b64:	6812      	ldr	r2, [r2, #0]
 8000b66:	4618      	mov	r0, r3
 8000b68:	f000 fa30 	bl	8000fcc <traffic_light_update1>
			traffic_light_update2(red_cnt, yel_cnt, gre_cnt) ;
 8000b6c:	4b0c      	ldr	r3, [pc, #48]	; (8000ba0 <main+0xf4>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a0c      	ldr	r2, [pc, #48]	; (8000ba4 <main+0xf8>)
 8000b72:	6811      	ldr	r1, [r2, #0]
 8000b74:	4a0c      	ldr	r2, [pc, #48]	; (8000ba8 <main+0xfc>)
 8000b76:	6812      	ldr	r2, [r2, #0]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f000 fb65 	bl	8001248 <traffic_light_update2>
			timer_set(1, 200) ;
 8000b7e:	21c8      	movs	r1, #200	; 0xc8
 8000b80:	2001      	movs	r0, #1
 8000b82:	f000 f995 	bl	8000eb0 <timer_set>
		}
	}

	if (timer_flag[0] == 1){
 8000b86:	4b0a      	ldr	r3, [pc, #40]	; (8000bb0 <main+0x104>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d1c1      	bne.n	8000b12 <main+0x66>
		Driver_7SEG_LEDS() ;
 8000b8e:	f7ff ff61 	bl	8000a54 <Driver_7SEG_LEDS>
		timer_set(0,50) ;
 8000b92:	2132      	movs	r1, #50	; 0x32
 8000b94:	2000      	movs	r0, #0
 8000b96:	f000 f98b 	bl	8000eb0 <timer_set>
	fsm_for_input_processing_1();
 8000b9a:	e7ba      	b.n	8000b12 <main+0x66>
 8000b9c:	200000bc 	.word	0x200000bc
 8000ba0:	200000a4 	.word	0x200000a4
 8000ba4:	200000a8 	.word	0x200000a8
 8000ba8:	200000ac 	.word	0x200000ac
 8000bac:	20000114 	.word	0x20000114
 8000bb0:	20000108 	.word	0x20000108

08000bb4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b090      	sub	sp, #64	; 0x40
 8000bb8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bba:	f107 0318 	add.w	r3, r7, #24
 8000bbe:	2228      	movs	r2, #40	; 0x28
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f001 ffc0 	bl	8002b48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	2200      	movs	r2, #0
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	605a      	str	r2, [r3, #4]
 8000bd0:	609a      	str	r2, [r3, #8]
 8000bd2:	60da      	str	r2, [r3, #12]
 8000bd4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bde:	2310      	movs	r3, #16
 8000be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000be2:	2300      	movs	r3, #0
 8000be4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be6:	f107 0318 	add.w	r3, r7, #24
 8000bea:	4618      	mov	r0, r3
 8000bec:	f000 ffbc 	bl	8001b68 <HAL_RCC_OscConfig>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000bf6:	f000 f8c7 	bl	8000d88 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bfa:	230f      	movs	r3, #15
 8000bfc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c02:	2300      	movs	r3, #0
 8000c04:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c06:	2300      	movs	r3, #0
 8000c08:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c0e:	1d3b      	adds	r3, r7, #4
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f001 fa28 	bl	8002068 <HAL_RCC_ClockConfig>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000c1e:	f000 f8b3 	bl	8000d88 <Error_Handler>
  }
}
 8000c22:	bf00      	nop
 8000c24:	3740      	adds	r7, #64	; 0x40
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
	...

08000c2c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b086      	sub	sp, #24
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c32:	f107 0308 	add.w	r3, r7, #8
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]
 8000c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c40:	463b      	mov	r3, r7
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c48:	4b1d      	ldr	r3, [pc, #116]	; (8000cc0 <MX_TIM2_Init+0x94>)
 8000c4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000c50:	4b1b      	ldr	r3, [pc, #108]	; (8000cc0 <MX_TIM2_Init+0x94>)
 8000c52:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000c56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c58:	4b19      	ldr	r3, [pc, #100]	; (8000cc0 <MX_TIM2_Init+0x94>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000c5e:	4b18      	ldr	r3, [pc, #96]	; (8000cc0 <MX_TIM2_Init+0x94>)
 8000c60:	2209      	movs	r2, #9
 8000c62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c64:	4b16      	ldr	r3, [pc, #88]	; (8000cc0 <MX_TIM2_Init+0x94>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c6a:	4b15      	ldr	r3, [pc, #84]	; (8000cc0 <MX_TIM2_Init+0x94>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c70:	4813      	ldr	r0, [pc, #76]	; (8000cc0 <MX_TIM2_Init+0x94>)
 8000c72:	f001 fb61 	bl	8002338 <HAL_TIM_Base_Init>
 8000c76:	4603      	mov	r3, r0
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d001      	beq.n	8000c80 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c7c:	f000 f884 	bl	8000d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c86:	f107 0308 	add.w	r3, r7, #8
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	480c      	ldr	r0, [pc, #48]	; (8000cc0 <MX_TIM2_Init+0x94>)
 8000c8e:	f001 fcf7 	bl	8002680 <HAL_TIM_ConfigClockSource>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c98:	f000 f876 	bl	8000d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ca4:	463b      	mov	r3, r7
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <MX_TIM2_Init+0x94>)
 8000caa:	f001 febf 	bl	8002a2c <HAL_TIMEx_MasterConfigSynchronization>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000cb4:	f000 f868 	bl	8000d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000cb8:	bf00      	nop
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20000114 	.word	0x20000114

08000cc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b086      	sub	sp, #24
 8000cc8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cca:	f107 0308 	add.w	r3, r7, #8
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]
 8000cd6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd8:	4b28      	ldr	r3, [pc, #160]	; (8000d7c <MX_GPIO_Init+0xb8>)
 8000cda:	699b      	ldr	r3, [r3, #24]
 8000cdc:	4a27      	ldr	r2, [pc, #156]	; (8000d7c <MX_GPIO_Init+0xb8>)
 8000cde:	f043 0304 	orr.w	r3, r3, #4
 8000ce2:	6193      	str	r3, [r2, #24]
 8000ce4:	4b25      	ldr	r3, [pc, #148]	; (8000d7c <MX_GPIO_Init+0xb8>)
 8000ce6:	699b      	ldr	r3, [r3, #24]
 8000ce8:	f003 0304 	and.w	r3, r3, #4
 8000cec:	607b      	str	r3, [r7, #4]
 8000cee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf0:	4b22      	ldr	r3, [pc, #136]	; (8000d7c <MX_GPIO_Init+0xb8>)
 8000cf2:	699b      	ldr	r3, [r3, #24]
 8000cf4:	4a21      	ldr	r2, [pc, #132]	; (8000d7c <MX_GPIO_Init+0xb8>)
 8000cf6:	f043 0308 	orr.w	r3, r3, #8
 8000cfa:	6193      	str	r3, [r2, #24]
 8000cfc:	4b1f      	ldr	r3, [pc, #124]	; (8000d7c <MX_GPIO_Init+0xb8>)
 8000cfe:	699b      	ldr	r3, [r3, #24]
 8000d00:	f003 0308 	and.w	r3, r3, #8
 8000d04:	603b      	str	r3, [r7, #0]
 8000d06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_1_Pin|YEL_1_Pin|GRE_1_Pin|RED_2_Pin
 8000d08:	2200      	movs	r2, #0
 8000d0a:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 8000d0e:	481c      	ldr	r0, [pc, #112]	; (8000d80 <MX_GPIO_Init+0xbc>)
 8000d10:	f000 ff11 	bl	8001b36 <HAL_GPIO_WritePin>
                          |YEL_2_Pin|GRE_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED7_B_Pin|LED7_C_Pin|LED7_D_Pin|LED7_E_Pin
 8000d14:	2200      	movs	r2, #0
 8000d16:	f64f 61f0 	movw	r1, #65264	; 0xfef0
 8000d1a:	481a      	ldr	r0, [pc, #104]	; (8000d84 <MX_GPIO_Init+0xc0>)
 8000d1c:	f000 ff0b 	bl	8001b36 <HAL_GPIO_WritePin>
                          |LED7_F_Pin|LED7_G_Pin|LED_1_Pin|LED_2_Pin
                          |LED_3_Pin|LED_4_Pin|LED7_A_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUT_1_Pin BUT_2_Pin BUT_3_Pin BUT_4_Pin */
  GPIO_InitStruct.Pin = BUT_1_Pin|BUT_2_Pin|BUT_3_Pin|BUT_4_Pin;
 8000d20:	230f      	movs	r3, #15
 8000d22:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d24:	2300      	movs	r3, #0
 8000d26:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d2c:	f107 0308 	add.w	r3, r7, #8
 8000d30:	4619      	mov	r1, r3
 8000d32:	4813      	ldr	r0, [pc, #76]	; (8000d80 <MX_GPIO_Init+0xbc>)
 8000d34:	f000 fd6e 	bl	8001814 <HAL_GPIO_Init>

  /*Configure GPIO pins : RED_1_Pin YEL_1_Pin GRE_1_Pin RED_2_Pin
                           YEL_2_Pin GRE_2_Pin */
  GPIO_InitStruct.Pin = RED_1_Pin|YEL_1_Pin|GRE_1_Pin|RED_2_Pin
 8000d38:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000d3c:	60bb      	str	r3, [r7, #8]
                          |YEL_2_Pin|GRE_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d46:	2302      	movs	r3, #2
 8000d48:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4a:	f107 0308 	add.w	r3, r7, #8
 8000d4e:	4619      	mov	r1, r3
 8000d50:	480b      	ldr	r0, [pc, #44]	; (8000d80 <MX_GPIO_Init+0xbc>)
 8000d52:	f000 fd5f 	bl	8001814 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED7_B_Pin LED7_C_Pin LED7_D_Pin LED7_E_Pin
                           LED7_F_Pin LED7_G_Pin LED_1_Pin LED_2_Pin
                           LED_3_Pin LED_4_Pin LED7_A_Pin */
  GPIO_InitStruct.Pin = LED7_B_Pin|LED7_C_Pin|LED7_D_Pin|LED7_E_Pin
 8000d56:	f64f 63f0 	movw	r3, #65264	; 0xfef0
 8000d5a:	60bb      	str	r3, [r7, #8]
                          |LED7_F_Pin|LED7_G_Pin|LED_1_Pin|LED_2_Pin
                          |LED_3_Pin|LED_4_Pin|LED7_A_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d60:	2300      	movs	r3, #0
 8000d62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d64:	2302      	movs	r3, #2
 8000d66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d68:	f107 0308 	add.w	r3, r7, #8
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4805      	ldr	r0, [pc, #20]	; (8000d84 <MX_GPIO_Init+0xc0>)
 8000d70:	f000 fd50 	bl	8001814 <HAL_GPIO_Init>

}
 8000d74:	bf00      	nop
 8000d76:	3718      	adds	r7, #24
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	40010800 	.word	0x40010800
 8000d84:	40010c00 	.word	0x40010c00

08000d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d8c:	b672      	cpsid	i
}
 8000d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d90:	e7fe      	b.n	8000d90 <Error_Handler+0x8>
	...

08000d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d9a:	4b15      	ldr	r3, [pc, #84]	; (8000df0 <HAL_MspInit+0x5c>)
 8000d9c:	699b      	ldr	r3, [r3, #24]
 8000d9e:	4a14      	ldr	r2, [pc, #80]	; (8000df0 <HAL_MspInit+0x5c>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6193      	str	r3, [r2, #24]
 8000da6:	4b12      	ldr	r3, [pc, #72]	; (8000df0 <HAL_MspInit+0x5c>)
 8000da8:	699b      	ldr	r3, [r3, #24]
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	60bb      	str	r3, [r7, #8]
 8000db0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000db2:	4b0f      	ldr	r3, [pc, #60]	; (8000df0 <HAL_MspInit+0x5c>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	4a0e      	ldr	r2, [pc, #56]	; (8000df0 <HAL_MspInit+0x5c>)
 8000db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dbc:	61d3      	str	r3, [r2, #28]
 8000dbe:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <HAL_MspInit+0x5c>)
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dc6:	607b      	str	r3, [r7, #4]
 8000dc8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000dca:	4b0a      	ldr	r3, [pc, #40]	; (8000df4 <HAL_MspInit+0x60>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	60fb      	str	r3, [r7, #12]
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000dd6:	60fb      	str	r3, [r7, #12]
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	4a04      	ldr	r2, [pc, #16]	; (8000df4 <HAL_MspInit+0x60>)
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000de6:	bf00      	nop
 8000de8:	3714      	adds	r7, #20
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bc80      	pop	{r7}
 8000dee:	4770      	bx	lr
 8000df0:	40021000 	.word	0x40021000
 8000df4:	40010000 	.word	0x40010000

08000df8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e08:	d113      	bne.n	8000e32 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e0a:	4b0c      	ldr	r3, [pc, #48]	; (8000e3c <HAL_TIM_Base_MspInit+0x44>)
 8000e0c:	69db      	ldr	r3, [r3, #28]
 8000e0e:	4a0b      	ldr	r2, [pc, #44]	; (8000e3c <HAL_TIM_Base_MspInit+0x44>)
 8000e10:	f043 0301 	orr.w	r3, r3, #1
 8000e14:	61d3      	str	r3, [r2, #28]
 8000e16:	4b09      	ldr	r3, [pc, #36]	; (8000e3c <HAL_TIM_Base_MspInit+0x44>)
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2100      	movs	r1, #0
 8000e26:	201c      	movs	r0, #28
 8000e28:	f000 fcbd 	bl	80017a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e2c:	201c      	movs	r0, #28
 8000e2e:	f000 fcd6 	bl	80017de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000e32:	bf00      	nop
 8000e34:	3710      	adds	r7, #16
 8000e36:	46bd      	mov	sp, r7
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	bf00      	nop
 8000e3c:	40021000 	.word	0x40021000

08000e40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e44:	e7fe      	b.n	8000e44 <NMI_Handler+0x4>

08000e46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e46:	b480      	push	{r7}
 8000e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e4a:	e7fe      	b.n	8000e4a <HardFault_Handler+0x4>

08000e4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e50:	e7fe      	b.n	8000e50 <MemManage_Handler+0x4>

08000e52 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e52:	b480      	push	{r7}
 8000e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e56:	e7fe      	b.n	8000e56 <BusFault_Handler+0x4>

08000e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e5c:	e7fe      	b.n	8000e5c <UsageFault_Handler+0x4>

08000e5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e5e:	b480      	push	{r7}
 8000e60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bc80      	pop	{r7}
 8000e68:	4770      	bx	lr

08000e6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bc80      	pop	{r7}
 8000e74:	4770      	bx	lr

08000e76 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e76:	b480      	push	{r7}
 8000e78:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e7a:	bf00      	nop
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bc80      	pop	{r7}
 8000e80:	4770      	bx	lr

08000e82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e86:	f000 fb9b 	bl	80015c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e94:	4802      	ldr	r0, [pc, #8]	; (8000ea0 <TIM2_IRQHandler+0x10>)
 8000e96:	f001 faeb 	bl	8002470 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	20000114 	.word	0x20000114

08000ea4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ea8:	bf00      	nop
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr

08000eb0 <timer_set>:

#include "main.h"
#include "timer.h"
#include "input_reading.h"

void timer_set(int idx, int duration){
 8000eb0:	b480      	push	{r7}
 8000eb2:	b083      	sub	sp, #12
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	6039      	str	r1, [r7, #0]
	if (idx >= NUMBER_OF_TIMER) return;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2b02      	cmp	r3, #2
 8000ebe:	dc10      	bgt.n	8000ee2 <timer_set+0x32>
	timer_counter[idx] = duration/TIMER_CYCLE;
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	4a0a      	ldr	r2, [pc, #40]	; (8000eec <timer_set+0x3c>)
 8000ec4:	fb82 1203 	smull	r1, r2, r2, r3
 8000ec8:	1092      	asrs	r2, r2, #2
 8000eca:	17db      	asrs	r3, r3, #31
 8000ecc:	1ad2      	subs	r2, r2, r3
 8000ece:	4908      	ldr	r1, [pc, #32]	; (8000ef0 <timer_set+0x40>)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[idx] = 0;
 8000ed6:	4a07      	ldr	r2, [pc, #28]	; (8000ef4 <timer_set+0x44>)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2100      	movs	r1, #0
 8000edc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000ee0:	e000      	b.n	8000ee4 <timer_set+0x34>
	if (idx >= NUMBER_OF_TIMER) return;
 8000ee2:	bf00      	nop
}
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bc80      	pop	{r7}
 8000eea:	4770      	bx	lr
 8000eec:	66666667 	.word	0x66666667
 8000ef0:	200000fc 	.word	0x200000fc
 8000ef4:	20000108 	.word	0x20000108

08000ef8 <timer_run>:

void timer_run(void){
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUMBER_OF_TIMER; i++){
 8000efe:	2300      	movs	r3, #0
 8000f00:	607b      	str	r3, [r7, #4]
 8000f02:	e01c      	b.n	8000f3e <timer_run+0x46>
		if (timer_counter[i] > 0){
 8000f04:	4a12      	ldr	r2, [pc, #72]	; (8000f50 <timer_run+0x58>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	dd13      	ble.n	8000f38 <timer_run+0x40>
			timer_counter[i]--;
 8000f10:	4a0f      	ldr	r2, [pc, #60]	; (8000f50 <timer_run+0x58>)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f18:	1e5a      	subs	r2, r3, #1
 8000f1a:	490d      	ldr	r1, [pc, #52]	; (8000f50 <timer_run+0x58>)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] == 0) timer_flag[i] = 1;
 8000f22:	4a0b      	ldr	r2, [pc, #44]	; (8000f50 <timer_run+0x58>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d104      	bne.n	8000f38 <timer_run+0x40>
 8000f2e:	4a09      	ldr	r2, [pc, #36]	; (8000f54 <timer_run+0x5c>)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2101      	movs	r1, #1
 8000f34:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUMBER_OF_TIMER; i++){
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	607b      	str	r3, [r7, #4]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	2b02      	cmp	r3, #2
 8000f42:	dddf      	ble.n	8000f04 <timer_run+0xc>
		}
	}
}
 8000f44:	bf00      	nop
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr
 8000f50:	200000fc 	.word	0x200000fc
 8000f54:	20000108 	.word	0x20000108

08000f58 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000f68:	d103      	bne.n	8000f72 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 8000f6a:	f7ff fc3d 	bl	80007e8 <button_reading>
		timer_run();
 8000f6e:	f7ff ffc3 	bl	8000ef8 <timer_run>
	}
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <traffic_light_init>:

enum LightState {RED, YEL, GRE};
enum LightState lightstate_v = RED; //light state of vertical traffic light
enum LightState	lightstate_h = GRE; //horizontal light

void traffic_light_init(void){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, 1);
 8000f80:	2201      	movs	r2, #1
 8000f82:	2120      	movs	r1, #32
 8000f84:	4810      	ldr	r0, [pc, #64]	; (8000fc8 <traffic_light_init+0x4c>)
 8000f86:	f000 fdd6 	bl	8001b36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL_1_GPIO_Port, YEL_1_Pin, 1);
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	2140      	movs	r1, #64	; 0x40
 8000f8e:	480e      	ldr	r0, [pc, #56]	; (8000fc8 <traffic_light_init+0x4c>)
 8000f90:	f000 fdd1 	bl	8001b36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GRE_1_GPIO_Port, GRE_1_Pin, 1);
 8000f94:	2201      	movs	r2, #1
 8000f96:	2180      	movs	r1, #128	; 0x80
 8000f98:	480b      	ldr	r0, [pc, #44]	; (8000fc8 <traffic_light_init+0x4c>)
 8000f9a:	f000 fdcc 	bl	8001b36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, 1);
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fa4:	4808      	ldr	r0, [pc, #32]	; (8000fc8 <traffic_light_init+0x4c>)
 8000fa6:	f000 fdc6 	bl	8001b36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YEL_2_GPIO_Port, YEL_2_Pin, 1);
 8000faa:	2201      	movs	r2, #1
 8000fac:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fb0:	4805      	ldr	r0, [pc, #20]	; (8000fc8 <traffic_light_init+0x4c>)
 8000fb2:	f000 fdc0 	bl	8001b36 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GRE_2_GPIO_Port, GRE_2_Pin, 1);
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fbc:	4802      	ldr	r0, [pc, #8]	; (8000fc8 <traffic_light_init+0x4c>)
 8000fbe:	f000 fdba 	bl	8001b36 <HAL_GPIO_WritePin>
}
 8000fc2:	bf00      	nop
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40010800 	.word	0x40010800

08000fcc <traffic_light_update1>:

// vertical
void traffic_light_update1(int red_cnt, int yel_cnt, int gre_cnt){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	60f8      	str	r0, [r7, #12]
 8000fd4:	60b9      	str	r1, [r7, #8]
 8000fd6:	607a      	str	r2, [r7, #4]
	static int time_in_state = 0;

	if (red_cnt == 0 && yel_cnt == 0 && gre_cnt == 0) //back to init state
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d108      	bne.n	8000ff0 <traffic_light_update1+0x24>
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d105      	bne.n	8000ff0 <traffic_light_update1+0x24>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d102      	bne.n	8000ff0 <traffic_light_update1+0x24>
		traffic_light_init();
 8000fea:	f7ff ffc7 	bl	8000f7c <traffic_light_init>
 8000fee:	e11f      	b.n	8001230 <traffic_light_update1+0x264>

	// mode: normal
	else if (red_cnt > 0 && yel_cnt > 0 && gre_cnt > 0){ //press increase button red_cnt > 0
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	f340 80e5 	ble.w	80011c2 <traffic_light_update1+0x1f6>
 8000ff8:	68bb      	ldr	r3, [r7, #8]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	f340 80e1 	ble.w	80011c2 <traffic_light_update1+0x1f6>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2b00      	cmp	r3, #0
 8001004:	f340 80dd 	ble.w	80011c2 <traffic_light_update1+0x1f6>
		switch (lightstate_v){
 8001008:	4b8b      	ldr	r3, [pc, #556]	; (8001238 <traffic_light_update1+0x26c>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b02      	cmp	r3, #2
 800100e:	f000 808f 	beq.w	8001130 <traffic_light_update1+0x164>
 8001012:	2b02      	cmp	r3, #2
 8001014:	f300 810c 	bgt.w	8001230 <traffic_light_update1+0x264>
 8001018:	2b00      	cmp	r3, #0
 800101a:	d002      	beq.n	8001022 <traffic_light_update1+0x56>
 800101c:	2b01      	cmp	r3, #1
 800101e:	d044      	beq.n	80010aa <traffic_light_update1+0xde>
 8001020:	e106      	b.n	8001230 <traffic_light_update1+0x264>
			case RED:
				HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, 0);
 8001022:	2200      	movs	r2, #0
 8001024:	2120      	movs	r1, #32
 8001026:	4885      	ldr	r0, [pc, #532]	; (800123c <traffic_light_update1+0x270>)
 8001028:	f000 fd85 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YEL_1_GPIO_Port, YEL_1_Pin, 1);
 800102c:	2201      	movs	r2, #1
 800102e:	2140      	movs	r1, #64	; 0x40
 8001030:	4882      	ldr	r0, [pc, #520]	; (800123c <traffic_light_update1+0x270>)
 8001032:	f000 fd80 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GRE_1_GPIO_Port, GRE_1_Pin, 1);
 8001036:	2201      	movs	r2, #1
 8001038:	2180      	movs	r1, #128	; 0x80
 800103a:	4880      	ldr	r0, [pc, #512]	; (800123c <traffic_light_update1+0x270>)
 800103c:	f000 fd7b 	bl	8001b36 <HAL_GPIO_WritePin>

				UpdateBuffer_7SEG_LEDS(0, (red_cnt - time_in_state)/10);
 8001040:	4b7f      	ldr	r3, [pc, #508]	; (8001240 <traffic_light_update1+0x274>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	68fa      	ldr	r2, [r7, #12]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	4a7e      	ldr	r2, [pc, #504]	; (8001244 <traffic_light_update1+0x278>)
 800104a:	fb82 1203 	smull	r1, r2, r2, r3
 800104e:	1092      	asrs	r2, r2, #2
 8001050:	17db      	asrs	r3, r3, #31
 8001052:	1ad3      	subs	r3, r2, r3
 8001054:	b2db      	uxtb	r3, r3
 8001056:	4619      	mov	r1, r3
 8001058:	2000      	movs	r0, #0
 800105a:	f7ff fc6f 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(1, (red_cnt - time_in_state)%10);
 800105e:	4b78      	ldr	r3, [pc, #480]	; (8001240 <traffic_light_update1+0x274>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	68fa      	ldr	r2, [r7, #12]
 8001064:	1ad2      	subs	r2, r2, r3
 8001066:	4b77      	ldr	r3, [pc, #476]	; (8001244 <traffic_light_update1+0x278>)
 8001068:	fb83 1302 	smull	r1, r3, r3, r2
 800106c:	1099      	asrs	r1, r3, #2
 800106e:	17d3      	asrs	r3, r2, #31
 8001070:	1ac9      	subs	r1, r1, r3
 8001072:	460b      	mov	r3, r1
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	440b      	add	r3, r1
 8001078:	005b      	lsls	r3, r3, #1
 800107a:	1ad1      	subs	r1, r2, r3
 800107c:	b2cb      	uxtb	r3, r1
 800107e:	4619      	mov	r1, r3
 8001080:	2001      	movs	r0, #1
 8001082:	f7ff fc5b 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				if (++time_in_state == red_cnt){ //time_in_state+1 == red_cnt
 8001086:	4b6e      	ldr	r3, [pc, #440]	; (8001240 <traffic_light_update1+0x274>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	3301      	adds	r3, #1
 800108c:	4a6c      	ldr	r2, [pc, #432]	; (8001240 <traffic_light_update1+0x274>)
 800108e:	6013      	str	r3, [r2, #0]
 8001090:	4b6b      	ldr	r3, [pc, #428]	; (8001240 <traffic_light_update1+0x274>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	68fa      	ldr	r2, [r7, #12]
 8001096:	429a      	cmp	r2, r3
 8001098:	f040 808d 	bne.w	80011b6 <traffic_light_update1+0x1ea>
					lightstate_v = GRE;
 800109c:	4b66      	ldr	r3, [pc, #408]	; (8001238 <traffic_light_update1+0x26c>)
 800109e:	2202      	movs	r2, #2
 80010a0:	701a      	strb	r2, [r3, #0]
					time_in_state = 0;
 80010a2:	4b67      	ldr	r3, [pc, #412]	; (8001240 <traffic_light_update1+0x274>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
				}
				break;
 80010a8:	e085      	b.n	80011b6 <traffic_light_update1+0x1ea>
			case YEL:
				HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, 1);
 80010aa:	2201      	movs	r2, #1
 80010ac:	2120      	movs	r1, #32
 80010ae:	4863      	ldr	r0, [pc, #396]	; (800123c <traffic_light_update1+0x270>)
 80010b0:	f000 fd41 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YEL_1_GPIO_Port, YEL_1_Pin, 0);
 80010b4:	2200      	movs	r2, #0
 80010b6:	2140      	movs	r1, #64	; 0x40
 80010b8:	4860      	ldr	r0, [pc, #384]	; (800123c <traffic_light_update1+0x270>)
 80010ba:	f000 fd3c 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GRE_1_GPIO_Port, GRE_1_Pin, 1);
 80010be:	2201      	movs	r2, #1
 80010c0:	2180      	movs	r1, #128	; 0x80
 80010c2:	485e      	ldr	r0, [pc, #376]	; (800123c <traffic_light_update1+0x270>)
 80010c4:	f000 fd37 	bl	8001b36 <HAL_GPIO_WritePin>

				UpdateBuffer_7SEG_LEDS(0, (yel_cnt - time_in_state)/10);
 80010c8:	4b5d      	ldr	r3, [pc, #372]	; (8001240 <traffic_light_update1+0x274>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	68ba      	ldr	r2, [r7, #8]
 80010ce:	1ad3      	subs	r3, r2, r3
 80010d0:	4a5c      	ldr	r2, [pc, #368]	; (8001244 <traffic_light_update1+0x278>)
 80010d2:	fb82 1203 	smull	r1, r2, r2, r3
 80010d6:	1092      	asrs	r2, r2, #2
 80010d8:	17db      	asrs	r3, r3, #31
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	4619      	mov	r1, r3
 80010e0:	2000      	movs	r0, #0
 80010e2:	f7ff fc2b 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(1, (yel_cnt - time_in_state)%10);
 80010e6:	4b56      	ldr	r3, [pc, #344]	; (8001240 <traffic_light_update1+0x274>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	68ba      	ldr	r2, [r7, #8]
 80010ec:	1ad2      	subs	r2, r2, r3
 80010ee:	4b55      	ldr	r3, [pc, #340]	; (8001244 <traffic_light_update1+0x278>)
 80010f0:	fb83 1302 	smull	r1, r3, r3, r2
 80010f4:	1099      	asrs	r1, r3, #2
 80010f6:	17d3      	asrs	r3, r2, #31
 80010f8:	1ac9      	subs	r1, r1, r3
 80010fa:	460b      	mov	r3, r1
 80010fc:	009b      	lsls	r3, r3, #2
 80010fe:	440b      	add	r3, r1
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	1ad1      	subs	r1, r2, r3
 8001104:	b2cb      	uxtb	r3, r1
 8001106:	4619      	mov	r1, r3
 8001108:	2001      	movs	r0, #1
 800110a:	f7ff fc17 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				if (++time_in_state == yel_cnt){
 800110e:	4b4c      	ldr	r3, [pc, #304]	; (8001240 <traffic_light_update1+0x274>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	3301      	adds	r3, #1
 8001114:	4a4a      	ldr	r2, [pc, #296]	; (8001240 <traffic_light_update1+0x274>)
 8001116:	6013      	str	r3, [r2, #0]
 8001118:	4b49      	ldr	r3, [pc, #292]	; (8001240 <traffic_light_update1+0x274>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	429a      	cmp	r2, r3
 8001120:	d14b      	bne.n	80011ba <traffic_light_update1+0x1ee>
					lightstate_v = RED;
 8001122:	4b45      	ldr	r3, [pc, #276]	; (8001238 <traffic_light_update1+0x26c>)
 8001124:	2200      	movs	r2, #0
 8001126:	701a      	strb	r2, [r3, #0]
					time_in_state = 0;
 8001128:	4b45      	ldr	r3, [pc, #276]	; (8001240 <traffic_light_update1+0x274>)
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
				}
				break;
 800112e:	e044      	b.n	80011ba <traffic_light_update1+0x1ee>
			case GRE:
				HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, 1);
 8001130:	2201      	movs	r2, #1
 8001132:	2120      	movs	r1, #32
 8001134:	4841      	ldr	r0, [pc, #260]	; (800123c <traffic_light_update1+0x270>)
 8001136:	f000 fcfe 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YEL_1_GPIO_Port, YEL_1_Pin, 1);
 800113a:	2201      	movs	r2, #1
 800113c:	2140      	movs	r1, #64	; 0x40
 800113e:	483f      	ldr	r0, [pc, #252]	; (800123c <traffic_light_update1+0x270>)
 8001140:	f000 fcf9 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GRE_1_GPIO_Port, GRE_1_Pin, 0);
 8001144:	2200      	movs	r2, #0
 8001146:	2180      	movs	r1, #128	; 0x80
 8001148:	483c      	ldr	r0, [pc, #240]	; (800123c <traffic_light_update1+0x270>)
 800114a:	f000 fcf4 	bl	8001b36 <HAL_GPIO_WritePin>

				UpdateBuffer_7SEG_LEDS(0, (gre_cnt - time_in_state)/10);
 800114e:	4b3c      	ldr	r3, [pc, #240]	; (8001240 <traffic_light_update1+0x274>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	4a3b      	ldr	r2, [pc, #236]	; (8001244 <traffic_light_update1+0x278>)
 8001158:	fb82 1203 	smull	r1, r2, r2, r3
 800115c:	1092      	asrs	r2, r2, #2
 800115e:	17db      	asrs	r3, r3, #31
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4619      	mov	r1, r3
 8001166:	2000      	movs	r0, #0
 8001168:	f7ff fbe8 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(1, (gre_cnt - time_in_state)%10);
 800116c:	4b34      	ldr	r3, [pc, #208]	; (8001240 <traffic_light_update1+0x274>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	687a      	ldr	r2, [r7, #4]
 8001172:	1ad2      	subs	r2, r2, r3
 8001174:	4b33      	ldr	r3, [pc, #204]	; (8001244 <traffic_light_update1+0x278>)
 8001176:	fb83 1302 	smull	r1, r3, r3, r2
 800117a:	1099      	asrs	r1, r3, #2
 800117c:	17d3      	asrs	r3, r2, #31
 800117e:	1ac9      	subs	r1, r1, r3
 8001180:	460b      	mov	r3, r1
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	440b      	add	r3, r1
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	1ad1      	subs	r1, r2, r3
 800118a:	b2cb      	uxtb	r3, r1
 800118c:	4619      	mov	r1, r3
 800118e:	2001      	movs	r0, #1
 8001190:	f7ff fbd4 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				if (++time_in_state == gre_cnt){
 8001194:	4b2a      	ldr	r3, [pc, #168]	; (8001240 <traffic_light_update1+0x274>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	3301      	adds	r3, #1
 800119a:	4a29      	ldr	r2, [pc, #164]	; (8001240 <traffic_light_update1+0x274>)
 800119c:	6013      	str	r3, [r2, #0]
 800119e:	4b28      	ldr	r3, [pc, #160]	; (8001240 <traffic_light_update1+0x274>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	687a      	ldr	r2, [r7, #4]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d10a      	bne.n	80011be <traffic_light_update1+0x1f2>
					lightstate_v = YEL;
 80011a8:	4b23      	ldr	r3, [pc, #140]	; (8001238 <traffic_light_update1+0x26c>)
 80011aa:	2201      	movs	r2, #1
 80011ac:	701a      	strb	r2, [r3, #0]
					time_in_state = 0;
 80011ae:	4b24      	ldr	r3, [pc, #144]	; (8001240 <traffic_light_update1+0x274>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
				}
				break;
 80011b4:	e003      	b.n	80011be <traffic_light_update1+0x1f2>
				break;
 80011b6:	bf00      	nop
 80011b8:	e03a      	b.n	8001230 <traffic_light_update1+0x264>
				break;
 80011ba:	bf00      	nop
 80011bc:	e038      	b.n	8001230 <traffic_light_update1+0x264>
				break;
 80011be:	bf00      	nop
		switch (lightstate_v){
 80011c0:	e036      	b.n	8001230 <traffic_light_update1+0x264>
		}
	}

	// mode: adjust
	else { //when red_cnt == 0 turn on red
		if (red_cnt == 0) {
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d10e      	bne.n	80011e6 <traffic_light_update1+0x21a>
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, 0);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2120      	movs	r1, #32
 80011cc:	481b      	ldr	r0, [pc, #108]	; (800123c <traffic_light_update1+0x270>)
 80011ce:	f000 fcb2 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YEL_1_GPIO_Port, YEL_1_Pin, 1);
 80011d2:	2201      	movs	r2, #1
 80011d4:	2140      	movs	r1, #64	; 0x40
 80011d6:	4819      	ldr	r0, [pc, #100]	; (800123c <traffic_light_update1+0x270>)
 80011d8:	f000 fcad 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GRE_1_GPIO_Port, GRE_1_Pin, 1);
 80011dc:	2201      	movs	r2, #1
 80011de:	2180      	movs	r1, #128	; 0x80
 80011e0:	4816      	ldr	r0, [pc, #88]	; (800123c <traffic_light_update1+0x270>)
 80011e2:	f000 fca8 	bl	8001b36 <HAL_GPIO_WritePin>
		}
		if (yel_cnt == 0) {
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d10e      	bne.n	800120a <traffic_light_update1+0x23e>
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, 1);
 80011ec:	2201      	movs	r2, #1
 80011ee:	2120      	movs	r1, #32
 80011f0:	4812      	ldr	r0, [pc, #72]	; (800123c <traffic_light_update1+0x270>)
 80011f2:	f000 fca0 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YEL_1_GPIO_Port, YEL_1_Pin, 0);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2140      	movs	r1, #64	; 0x40
 80011fa:	4810      	ldr	r0, [pc, #64]	; (800123c <traffic_light_update1+0x270>)
 80011fc:	f000 fc9b 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GRE_1_GPIO_Port, GRE_1_Pin, 1);
 8001200:	2201      	movs	r2, #1
 8001202:	2180      	movs	r1, #128	; 0x80
 8001204:	480d      	ldr	r0, [pc, #52]	; (800123c <traffic_light_update1+0x270>)
 8001206:	f000 fc96 	bl	8001b36 <HAL_GPIO_WritePin>
		}
		if (gre_cnt == 0) {
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2b00      	cmp	r3, #0
 800120e:	d10f      	bne.n	8001230 <traffic_light_update1+0x264>
			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, 1);
 8001210:	2201      	movs	r2, #1
 8001212:	2120      	movs	r1, #32
 8001214:	4809      	ldr	r0, [pc, #36]	; (800123c <traffic_light_update1+0x270>)
 8001216:	f000 fc8e 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YEL_1_GPIO_Port, YEL_1_Pin, 1);
 800121a:	2201      	movs	r2, #1
 800121c:	2140      	movs	r1, #64	; 0x40
 800121e:	4807      	ldr	r0, [pc, #28]	; (800123c <traffic_light_update1+0x270>)
 8001220:	f000 fc89 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GRE_1_GPIO_Port, GRE_1_Pin, 0);
 8001224:	2200      	movs	r2, #0
 8001226:	2180      	movs	r1, #128	; 0x80
 8001228:	4804      	ldr	r0, [pc, #16]	; (800123c <traffic_light_update1+0x270>)
 800122a:	f000 fc84 	bl	8001b36 <HAL_GPIO_WritePin>
		}
	}
}
 800122e:	e7ff      	b.n	8001230 <traffic_light_update1+0x264>
 8001230:	bf00      	nop
 8001232:	3710      	adds	r7, #16
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	200000f1 	.word	0x200000f1
 800123c:	40010800 	.word	0x40010800
 8001240:	200000f4 	.word	0x200000f4
 8001244:	66666667 	.word	0x66666667

08001248 <traffic_light_update2>:

// horizontal
void traffic_light_update2(int red_cnt, int yel_cnt, int gre_cnt){
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	607a      	str	r2, [r7, #4]
	static int time_in_state = 0;

	if (red_cnt == 0 && yel_cnt == 0 && gre_cnt == 0)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d108      	bne.n	800126c <traffic_light_update2+0x24>
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d105      	bne.n	800126c <traffic_light_update2+0x24>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d102      	bne.n	800126c <traffic_light_update2+0x24>
		traffic_light_init();
 8001266:	f7ff fe89 	bl	8000f7c <traffic_light_init>
 800126a:	e131      	b.n	80014d0 <traffic_light_update2+0x288>

	// mode: normal
	else if (red_cnt > 0 && yel_cnt > 0 && gre_cnt > 0){
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	2b00      	cmp	r3, #0
 8001270:	f340 80ee 	ble.w	8001450 <traffic_light_update2+0x208>
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	2b00      	cmp	r3, #0
 8001278:	f340 80ea 	ble.w	8001450 <traffic_light_update2+0x208>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b00      	cmp	r3, #0
 8001280:	f340 80e6 	ble.w	8001450 <traffic_light_update2+0x208>
		switch (lightstate_h){
 8001284:	4b94      	ldr	r3, [pc, #592]	; (80014d8 <traffic_light_update2+0x290>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2b02      	cmp	r3, #2
 800128a:	f000 8095 	beq.w	80013b8 <traffic_light_update2+0x170>
 800128e:	2b02      	cmp	r3, #2
 8001290:	f300 811e 	bgt.w	80014d0 <traffic_light_update2+0x288>
 8001294:	2b00      	cmp	r3, #0
 8001296:	d002      	beq.n	800129e <traffic_light_update2+0x56>
 8001298:	2b01      	cmp	r3, #1
 800129a:	d047      	beq.n	800132c <traffic_light_update2+0xe4>
 800129c:	e118      	b.n	80014d0 <traffic_light_update2+0x288>
			case RED:
				HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, 0);
 800129e:	2200      	movs	r2, #0
 80012a0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012a4:	488d      	ldr	r0, [pc, #564]	; (80014dc <traffic_light_update2+0x294>)
 80012a6:	f000 fc46 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YEL_2_GPIO_Port, YEL_2_Pin, 1);
 80012aa:	2201      	movs	r2, #1
 80012ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012b0:	488a      	ldr	r0, [pc, #552]	; (80014dc <traffic_light_update2+0x294>)
 80012b2:	f000 fc40 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GRE_2_GPIO_Port, GRE_2_Pin, 1);
 80012b6:	2201      	movs	r2, #1
 80012b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80012bc:	4887      	ldr	r0, [pc, #540]	; (80014dc <traffic_light_update2+0x294>)
 80012be:	f000 fc3a 	bl	8001b36 <HAL_GPIO_WritePin>

				UpdateBuffer_7SEG_LEDS(2, (red_cnt - time_in_state)/10);
 80012c2:	4b87      	ldr	r3, [pc, #540]	; (80014e0 <traffic_light_update2+0x298>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	68fa      	ldr	r2, [r7, #12]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	4a86      	ldr	r2, [pc, #536]	; (80014e4 <traffic_light_update2+0x29c>)
 80012cc:	fb82 1203 	smull	r1, r2, r2, r3
 80012d0:	1092      	asrs	r2, r2, #2
 80012d2:	17db      	asrs	r3, r3, #31
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	4619      	mov	r1, r3
 80012da:	2002      	movs	r0, #2
 80012dc:	f7ff fb2e 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(3, (red_cnt - time_in_state)%10);
 80012e0:	4b7f      	ldr	r3, [pc, #508]	; (80014e0 <traffic_light_update2+0x298>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	1ad2      	subs	r2, r2, r3
 80012e8:	4b7e      	ldr	r3, [pc, #504]	; (80014e4 <traffic_light_update2+0x29c>)
 80012ea:	fb83 1302 	smull	r1, r3, r3, r2
 80012ee:	1099      	asrs	r1, r3, #2
 80012f0:	17d3      	asrs	r3, r2, #31
 80012f2:	1ac9      	subs	r1, r1, r3
 80012f4:	460b      	mov	r3, r1
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	440b      	add	r3, r1
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	1ad1      	subs	r1, r2, r3
 80012fe:	b2cb      	uxtb	r3, r1
 8001300:	4619      	mov	r1, r3
 8001302:	2003      	movs	r0, #3
 8001304:	f7ff fb1a 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				if (++time_in_state == red_cnt){
 8001308:	4b75      	ldr	r3, [pc, #468]	; (80014e0 <traffic_light_update2+0x298>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	3301      	adds	r3, #1
 800130e:	4a74      	ldr	r2, [pc, #464]	; (80014e0 <traffic_light_update2+0x298>)
 8001310:	6013      	str	r3, [r2, #0]
 8001312:	4b73      	ldr	r3, [pc, #460]	; (80014e0 <traffic_light_update2+0x298>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	68fa      	ldr	r2, [r7, #12]
 8001318:	429a      	cmp	r2, r3
 800131a:	f040 8093 	bne.w	8001444 <traffic_light_update2+0x1fc>
					lightstate_h = GRE;
 800131e:	4b6e      	ldr	r3, [pc, #440]	; (80014d8 <traffic_light_update2+0x290>)
 8001320:	2202      	movs	r2, #2
 8001322:	701a      	strb	r2, [r3, #0]
					time_in_state = 0;
 8001324:	4b6e      	ldr	r3, [pc, #440]	; (80014e0 <traffic_light_update2+0x298>)
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
				}
				break;
 800132a:	e08b      	b.n	8001444 <traffic_light_update2+0x1fc>
			case YEL:
				HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, 1);
 800132c:	2201      	movs	r2, #1
 800132e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001332:	486a      	ldr	r0, [pc, #424]	; (80014dc <traffic_light_update2+0x294>)
 8001334:	f000 fbff 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YEL_2_GPIO_Port, YEL_2_Pin, 0);
 8001338:	2200      	movs	r2, #0
 800133a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800133e:	4867      	ldr	r0, [pc, #412]	; (80014dc <traffic_light_update2+0x294>)
 8001340:	f000 fbf9 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GRE_2_GPIO_Port, GRE_2_Pin, 1);
 8001344:	2201      	movs	r2, #1
 8001346:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800134a:	4864      	ldr	r0, [pc, #400]	; (80014dc <traffic_light_update2+0x294>)
 800134c:	f000 fbf3 	bl	8001b36 <HAL_GPIO_WritePin>

				UpdateBuffer_7SEG_LEDS(2, (yel_cnt - time_in_state)/10);
 8001350:	4b63      	ldr	r3, [pc, #396]	; (80014e0 <traffic_light_update2+0x298>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	68ba      	ldr	r2, [r7, #8]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	4a62      	ldr	r2, [pc, #392]	; (80014e4 <traffic_light_update2+0x29c>)
 800135a:	fb82 1203 	smull	r1, r2, r2, r3
 800135e:	1092      	asrs	r2, r2, #2
 8001360:	17db      	asrs	r3, r3, #31
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	b2db      	uxtb	r3, r3
 8001366:	4619      	mov	r1, r3
 8001368:	2002      	movs	r0, #2
 800136a:	f7ff fae7 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(3, (yel_cnt - time_in_state)%10);
 800136e:	4b5c      	ldr	r3, [pc, #368]	; (80014e0 <traffic_light_update2+0x298>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	1ad2      	subs	r2, r2, r3
 8001376:	4b5b      	ldr	r3, [pc, #364]	; (80014e4 <traffic_light_update2+0x29c>)
 8001378:	fb83 1302 	smull	r1, r3, r3, r2
 800137c:	1099      	asrs	r1, r3, #2
 800137e:	17d3      	asrs	r3, r2, #31
 8001380:	1ac9      	subs	r1, r1, r3
 8001382:	460b      	mov	r3, r1
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	440b      	add	r3, r1
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	1ad1      	subs	r1, r2, r3
 800138c:	b2cb      	uxtb	r3, r1
 800138e:	4619      	mov	r1, r3
 8001390:	2003      	movs	r0, #3
 8001392:	f7ff fad3 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				if (++time_in_state == yel_cnt){
 8001396:	4b52      	ldr	r3, [pc, #328]	; (80014e0 <traffic_light_update2+0x298>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	3301      	adds	r3, #1
 800139c:	4a50      	ldr	r2, [pc, #320]	; (80014e0 <traffic_light_update2+0x298>)
 800139e:	6013      	str	r3, [r2, #0]
 80013a0:	4b4f      	ldr	r3, [pc, #316]	; (80014e0 <traffic_light_update2+0x298>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	68ba      	ldr	r2, [r7, #8]
 80013a6:	429a      	cmp	r2, r3
 80013a8:	d14e      	bne.n	8001448 <traffic_light_update2+0x200>
					lightstate_h = RED;
 80013aa:	4b4b      	ldr	r3, [pc, #300]	; (80014d8 <traffic_light_update2+0x290>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	701a      	strb	r2, [r3, #0]
					time_in_state = 0;
 80013b0:	4b4b      	ldr	r3, [pc, #300]	; (80014e0 <traffic_light_update2+0x298>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
				}
				break;
 80013b6:	e047      	b.n	8001448 <traffic_light_update2+0x200>
			case GRE:
				HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, 1);
 80013b8:	2201      	movs	r2, #1
 80013ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013be:	4847      	ldr	r0, [pc, #284]	; (80014dc <traffic_light_update2+0x294>)
 80013c0:	f000 fbb9 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(YEL_2_GPIO_Port, YEL_2_Pin, 1);
 80013c4:	2201      	movs	r2, #1
 80013c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ca:	4844      	ldr	r0, [pc, #272]	; (80014dc <traffic_light_update2+0x294>)
 80013cc:	f000 fbb3 	bl	8001b36 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GRE_2_GPIO_Port, GRE_2_Pin, 0);
 80013d0:	2200      	movs	r2, #0
 80013d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013d6:	4841      	ldr	r0, [pc, #260]	; (80014dc <traffic_light_update2+0x294>)
 80013d8:	f000 fbad 	bl	8001b36 <HAL_GPIO_WritePin>

				UpdateBuffer_7SEG_LEDS(2, (gre_cnt - time_in_state)/10);
 80013dc:	4b40      	ldr	r3, [pc, #256]	; (80014e0 <traffic_light_update2+0x298>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	4a3f      	ldr	r2, [pc, #252]	; (80014e4 <traffic_light_update2+0x29c>)
 80013e6:	fb82 1203 	smull	r1, r2, r2, r3
 80013ea:	1092      	asrs	r2, r2, #2
 80013ec:	17db      	asrs	r3, r3, #31
 80013ee:	1ad3      	subs	r3, r2, r3
 80013f0:	b2db      	uxtb	r3, r3
 80013f2:	4619      	mov	r1, r3
 80013f4:	2002      	movs	r0, #2
 80013f6:	f7ff faa1 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				UpdateBuffer_7SEG_LEDS(3, (gre_cnt - time_in_state)%10);
 80013fa:	4b39      	ldr	r3, [pc, #228]	; (80014e0 <traffic_light_update2+0x298>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	1ad2      	subs	r2, r2, r3
 8001402:	4b38      	ldr	r3, [pc, #224]	; (80014e4 <traffic_light_update2+0x29c>)
 8001404:	fb83 1302 	smull	r1, r3, r3, r2
 8001408:	1099      	asrs	r1, r3, #2
 800140a:	17d3      	asrs	r3, r2, #31
 800140c:	1ac9      	subs	r1, r1, r3
 800140e:	460b      	mov	r3, r1
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	440b      	add	r3, r1
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	1ad1      	subs	r1, r2, r3
 8001418:	b2cb      	uxtb	r3, r1
 800141a:	4619      	mov	r1, r3
 800141c:	2003      	movs	r0, #3
 800141e:	f7ff fa8d 	bl	800093c <UpdateBuffer_7SEG_LEDS>
				if (++time_in_state == gre_cnt){
 8001422:	4b2f      	ldr	r3, [pc, #188]	; (80014e0 <traffic_light_update2+0x298>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	3301      	adds	r3, #1
 8001428:	4a2d      	ldr	r2, [pc, #180]	; (80014e0 <traffic_light_update2+0x298>)
 800142a:	6013      	str	r3, [r2, #0]
 800142c:	4b2c      	ldr	r3, [pc, #176]	; (80014e0 <traffic_light_update2+0x298>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	429a      	cmp	r2, r3
 8001434:	d10a      	bne.n	800144c <traffic_light_update2+0x204>
					lightstate_h = YEL;
 8001436:	4b28      	ldr	r3, [pc, #160]	; (80014d8 <traffic_light_update2+0x290>)
 8001438:	2201      	movs	r2, #1
 800143a:	701a      	strb	r2, [r3, #0]
					time_in_state = 0;
 800143c:	4b28      	ldr	r3, [pc, #160]	; (80014e0 <traffic_light_update2+0x298>)
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
				}
				break;
 8001442:	e003      	b.n	800144c <traffic_light_update2+0x204>
				break;
 8001444:	bf00      	nop
 8001446:	e043      	b.n	80014d0 <traffic_light_update2+0x288>
				break;
 8001448:	bf00      	nop
 800144a:	e041      	b.n	80014d0 <traffic_light_update2+0x288>
				break;
 800144c:	bf00      	nop
		switch (lightstate_h){
 800144e:	e03f      	b.n	80014d0 <traffic_light_update2+0x288>
		}
	}

	// mode: adjust
	else {
		if (red_cnt == 0) {
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d111      	bne.n	800147a <traffic_light_update2+0x232>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	f44f 7180 	mov.w	r1, #256	; 0x100
 800145c:	481f      	ldr	r0, [pc, #124]	; (80014dc <traffic_light_update2+0x294>)
 800145e:	f000 fb6a 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YEL_2_GPIO_Port, YEL_2_Pin, 1);
 8001462:	2201      	movs	r2, #1
 8001464:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001468:	481c      	ldr	r0, [pc, #112]	; (80014dc <traffic_light_update2+0x294>)
 800146a:	f000 fb64 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GRE_2_GPIO_Port, GRE_2_Pin, 1);
 800146e:	2201      	movs	r2, #1
 8001470:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001474:	4819      	ldr	r0, [pc, #100]	; (80014dc <traffic_light_update2+0x294>)
 8001476:	f000 fb5e 	bl	8001b36 <HAL_GPIO_WritePin>
		}
		if (yel_cnt == 0) {
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d111      	bne.n	80014a4 <traffic_light_update2+0x25c>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, 1);
 8001480:	2201      	movs	r2, #1
 8001482:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001486:	4815      	ldr	r0, [pc, #84]	; (80014dc <traffic_light_update2+0x294>)
 8001488:	f000 fb55 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YEL_2_GPIO_Port, YEL_2_Pin, 0);
 800148c:	2200      	movs	r2, #0
 800148e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001492:	4812      	ldr	r0, [pc, #72]	; (80014dc <traffic_light_update2+0x294>)
 8001494:	f000 fb4f 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GRE_2_GPIO_Port, GRE_2_Pin, 1);
 8001498:	2201      	movs	r2, #1
 800149a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800149e:	480f      	ldr	r0, [pc, #60]	; (80014dc <traffic_light_update2+0x294>)
 80014a0:	f000 fb49 	bl	8001b36 <HAL_GPIO_WritePin>
		}
		if (gre_cnt == 0) {
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d112      	bne.n	80014d0 <traffic_light_update2+0x288>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, 1);
 80014aa:	2201      	movs	r2, #1
 80014ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014b0:	480a      	ldr	r0, [pc, #40]	; (80014dc <traffic_light_update2+0x294>)
 80014b2:	f000 fb40 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YEL_2_GPIO_Port, YEL_2_Pin, 1);
 80014b6:	2201      	movs	r2, #1
 80014b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014bc:	4807      	ldr	r0, [pc, #28]	; (80014dc <traffic_light_update2+0x294>)
 80014be:	f000 fb3a 	bl	8001b36 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GRE_2_GPIO_Port, GRE_2_Pin, 0);
 80014c2:	2200      	movs	r2, #0
 80014c4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014c8:	4804      	ldr	r0, [pc, #16]	; (80014dc <traffic_light_update2+0x294>)
 80014ca:	f000 fb34 	bl	8001b36 <HAL_GPIO_WritePin>
		}
	}
}
 80014ce:	e7ff      	b.n	80014d0 <traffic_light_update2+0x288>
 80014d0:	bf00      	nop
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	20000074 	.word	0x20000074
 80014dc:	40010800 	.word	0x40010800
 80014e0:	200000f8 	.word	0x200000f8
 80014e4:	66666667 	.word	0x66666667

080014e8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014e8:	480c      	ldr	r0, [pc, #48]	; (800151c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014ea:	490d      	ldr	r1, [pc, #52]	; (8001520 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014ec:	4a0d      	ldr	r2, [pc, #52]	; (8001524 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f0:	e002      	b.n	80014f8 <LoopCopyDataInit>

080014f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014f6:	3304      	adds	r3, #4

080014f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014fc:	d3f9      	bcc.n	80014f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014fe:	4a0a      	ldr	r2, [pc, #40]	; (8001528 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001500:	4c0a      	ldr	r4, [pc, #40]	; (800152c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001502:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001504:	e001      	b.n	800150a <LoopFillZerobss>

08001506 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001506:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001508:	3204      	adds	r2, #4

0800150a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800150a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800150c:	d3fb      	bcc.n	8001506 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800150e:	f7ff fcc9 	bl	8000ea4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001512:	f001 faf5 	bl	8002b00 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001516:	f7ff fac9 	bl	8000aac <main>
  bx lr
 800151a:	4770      	bx	lr
  ldr r0, =_sdata
 800151c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001520:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001524:	08002b98 	.word	0x08002b98
  ldr r2, =_sbss
 8001528:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 800152c:	20000160 	.word	0x20000160

08001530 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001530:	e7fe      	b.n	8001530 <ADC1_2_IRQHandler>
	...

08001534 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001538:	4b08      	ldr	r3, [pc, #32]	; (800155c <HAL_Init+0x28>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a07      	ldr	r2, [pc, #28]	; (800155c <HAL_Init+0x28>)
 800153e:	f043 0310 	orr.w	r3, r3, #16
 8001542:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001544:	2003      	movs	r0, #3
 8001546:	f000 f923 	bl	8001790 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800154a:	200f      	movs	r0, #15
 800154c:	f000 f808 	bl	8001560 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001550:	f7ff fc20 	bl	8000d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40022000 	.word	0x40022000

08001560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001568:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <HAL_InitTick+0x54>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <HAL_InitTick+0x58>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	4619      	mov	r1, r3
 8001572:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001576:	fbb3 f3f1 	udiv	r3, r3, r1
 800157a:	fbb2 f3f3 	udiv	r3, r2, r3
 800157e:	4618      	mov	r0, r3
 8001580:	f000 f93b 	bl	80017fa <HAL_SYSTICK_Config>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e00e      	b.n	80015ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2b0f      	cmp	r3, #15
 8001592:	d80a      	bhi.n	80015aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001594:	2200      	movs	r2, #0
 8001596:	6879      	ldr	r1, [r7, #4]
 8001598:	f04f 30ff 	mov.w	r0, #4294967295
 800159c:	f000 f903 	bl	80017a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015a0:	4a06      	ldr	r2, [pc, #24]	; (80015bc <HAL_InitTick+0x5c>)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015a6:	2300      	movs	r3, #0
 80015a8:	e000      	b.n	80015ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000070 	.word	0x20000070
 80015b8:	2000007c 	.word	0x2000007c
 80015bc:	20000078 	.word	0x20000078

080015c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015c4:	4b05      	ldr	r3, [pc, #20]	; (80015dc <HAL_IncTick+0x1c>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	461a      	mov	r2, r3
 80015ca:	4b05      	ldr	r3, [pc, #20]	; (80015e0 <HAL_IncTick+0x20>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4413      	add	r3, r2
 80015d0:	4a03      	ldr	r2, [pc, #12]	; (80015e0 <HAL_IncTick+0x20>)
 80015d2:	6013      	str	r3, [r2, #0]
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr
 80015dc:	2000007c 	.word	0x2000007c
 80015e0:	2000015c 	.word	0x2000015c

080015e4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  return uwTick;
 80015e8:	4b02      	ldr	r3, [pc, #8]	; (80015f4 <HAL_GetTick+0x10>)
 80015ea:	681b      	ldr	r3, [r3, #0]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr
 80015f4:	2000015c 	.word	0x2000015c

080015f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f003 0307 	and.w	r3, r3, #7
 8001606:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001608:	4b0c      	ldr	r3, [pc, #48]	; (800163c <__NVIC_SetPriorityGrouping+0x44>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800160e:	68ba      	ldr	r2, [r7, #8]
 8001610:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001614:	4013      	ands	r3, r2
 8001616:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001620:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001628:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800162a:	4a04      	ldr	r2, [pc, #16]	; (800163c <__NVIC_SetPriorityGrouping+0x44>)
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	60d3      	str	r3, [r2, #12]
}
 8001630:	bf00      	nop
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	bc80      	pop	{r7}
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	e000ed00 	.word	0xe000ed00

08001640 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001644:	4b04      	ldr	r3, [pc, #16]	; (8001658 <__NVIC_GetPriorityGrouping+0x18>)
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	0a1b      	lsrs	r3, r3, #8
 800164a:	f003 0307 	and.w	r3, r3, #7
}
 800164e:	4618      	mov	r0, r3
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	e000ed00 	.word	0xe000ed00

0800165c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800165c:	b480      	push	{r7}
 800165e:	b083      	sub	sp, #12
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800166a:	2b00      	cmp	r3, #0
 800166c:	db0b      	blt.n	8001686 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	f003 021f 	and.w	r2, r3, #31
 8001674:	4906      	ldr	r1, [pc, #24]	; (8001690 <__NVIC_EnableIRQ+0x34>)
 8001676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800167a:	095b      	lsrs	r3, r3, #5
 800167c:	2001      	movs	r0, #1
 800167e:	fa00 f202 	lsl.w	r2, r0, r2
 8001682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	bc80      	pop	{r7}
 800168e:	4770      	bx	lr
 8001690:	e000e100 	.word	0xe000e100

08001694 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	6039      	str	r1, [r7, #0]
 800169e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	db0a      	blt.n	80016be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	b2da      	uxtb	r2, r3
 80016ac:	490c      	ldr	r1, [pc, #48]	; (80016e0 <__NVIC_SetPriority+0x4c>)
 80016ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016b2:	0112      	lsls	r2, r2, #4
 80016b4:	b2d2      	uxtb	r2, r2
 80016b6:	440b      	add	r3, r1
 80016b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016bc:	e00a      	b.n	80016d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	b2da      	uxtb	r2, r3
 80016c2:	4908      	ldr	r1, [pc, #32]	; (80016e4 <__NVIC_SetPriority+0x50>)
 80016c4:	79fb      	ldrb	r3, [r7, #7]
 80016c6:	f003 030f 	and.w	r3, r3, #15
 80016ca:	3b04      	subs	r3, #4
 80016cc:	0112      	lsls	r2, r2, #4
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	440b      	add	r3, r1
 80016d2:	761a      	strb	r2, [r3, #24]
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	bc80      	pop	{r7}
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	e000e100 	.word	0xe000e100
 80016e4:	e000ed00 	.word	0xe000ed00

080016e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b089      	sub	sp, #36	; 0x24
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	60f8      	str	r0, [r7, #12]
 80016f0:	60b9      	str	r1, [r7, #8]
 80016f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f003 0307 	and.w	r3, r3, #7
 80016fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	f1c3 0307 	rsb	r3, r3, #7
 8001702:	2b04      	cmp	r3, #4
 8001704:	bf28      	it	cs
 8001706:	2304      	movcs	r3, #4
 8001708:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	3304      	adds	r3, #4
 800170e:	2b06      	cmp	r3, #6
 8001710:	d902      	bls.n	8001718 <NVIC_EncodePriority+0x30>
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3b03      	subs	r3, #3
 8001716:	e000      	b.n	800171a <NVIC_EncodePriority+0x32>
 8001718:	2300      	movs	r3, #0
 800171a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800171c:	f04f 32ff 	mov.w	r2, #4294967295
 8001720:	69bb      	ldr	r3, [r7, #24]
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43da      	mvns	r2, r3
 8001728:	68bb      	ldr	r3, [r7, #8]
 800172a:	401a      	ands	r2, r3
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001730:	f04f 31ff 	mov.w	r1, #4294967295
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	fa01 f303 	lsl.w	r3, r1, r3
 800173a:	43d9      	mvns	r1, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001740:	4313      	orrs	r3, r2
         );
}
 8001742:	4618      	mov	r0, r3
 8001744:	3724      	adds	r7, #36	; 0x24
 8001746:	46bd      	mov	sp, r7
 8001748:	bc80      	pop	{r7}
 800174a:	4770      	bx	lr

0800174c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3b01      	subs	r3, #1
 8001758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800175c:	d301      	bcc.n	8001762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800175e:	2301      	movs	r3, #1
 8001760:	e00f      	b.n	8001782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001762:	4a0a      	ldr	r2, [pc, #40]	; (800178c <SysTick_Config+0x40>)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	3b01      	subs	r3, #1
 8001768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800176a:	210f      	movs	r1, #15
 800176c:	f04f 30ff 	mov.w	r0, #4294967295
 8001770:	f7ff ff90 	bl	8001694 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <SysTick_Config+0x40>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800177a:	4b04      	ldr	r3, [pc, #16]	; (800178c <SysTick_Config+0x40>)
 800177c:	2207      	movs	r2, #7
 800177e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	e000e010 	.word	0xe000e010

08001790 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001798:	6878      	ldr	r0, [r7, #4]
 800179a:	f7ff ff2d 	bl	80015f8 <__NVIC_SetPriorityGrouping>
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}

080017a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017a6:	b580      	push	{r7, lr}
 80017a8:	b086      	sub	sp, #24
 80017aa:	af00      	add	r7, sp, #0
 80017ac:	4603      	mov	r3, r0
 80017ae:	60b9      	str	r1, [r7, #8]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017b4:	2300      	movs	r3, #0
 80017b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017b8:	f7ff ff42 	bl	8001640 <__NVIC_GetPriorityGrouping>
 80017bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017be:	687a      	ldr	r2, [r7, #4]
 80017c0:	68b9      	ldr	r1, [r7, #8]
 80017c2:	6978      	ldr	r0, [r7, #20]
 80017c4:	f7ff ff90 	bl	80016e8 <NVIC_EncodePriority>
 80017c8:	4602      	mov	r2, r0
 80017ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ce:	4611      	mov	r1, r2
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff ff5f 	bl	8001694 <__NVIC_SetPriority>
}
 80017d6:	bf00      	nop
 80017d8:	3718      	adds	r7, #24
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}

080017de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017de:	b580      	push	{r7, lr}
 80017e0:	b082      	sub	sp, #8
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	4603      	mov	r3, r0
 80017e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff ff35 	bl	800165c <__NVIC_EnableIRQ>
}
 80017f2:	bf00      	nop
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f7ff ffa2 	bl	800174c <SysTick_Config>
 8001808:	4603      	mov	r3, r0
}
 800180a:	4618      	mov	r0, r3
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
	...

08001814 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001814:	b480      	push	{r7}
 8001816:	b08b      	sub	sp, #44	; 0x2c
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
 800181c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800181e:	2300      	movs	r3, #0
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001822:	2300      	movs	r3, #0
 8001824:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001826:	e148      	b.n	8001aba <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001828:	2201      	movs	r2, #1
 800182a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	69fa      	ldr	r2, [r7, #28]
 8001838:	4013      	ands	r3, r2
 800183a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	429a      	cmp	r2, r3
 8001842:	f040 8137 	bne.w	8001ab4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	4aa3      	ldr	r2, [pc, #652]	; (8001ad8 <HAL_GPIO_Init+0x2c4>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d05e      	beq.n	800190e <HAL_GPIO_Init+0xfa>
 8001850:	4aa1      	ldr	r2, [pc, #644]	; (8001ad8 <HAL_GPIO_Init+0x2c4>)
 8001852:	4293      	cmp	r3, r2
 8001854:	d875      	bhi.n	8001942 <HAL_GPIO_Init+0x12e>
 8001856:	4aa1      	ldr	r2, [pc, #644]	; (8001adc <HAL_GPIO_Init+0x2c8>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d058      	beq.n	800190e <HAL_GPIO_Init+0xfa>
 800185c:	4a9f      	ldr	r2, [pc, #636]	; (8001adc <HAL_GPIO_Init+0x2c8>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d86f      	bhi.n	8001942 <HAL_GPIO_Init+0x12e>
 8001862:	4a9f      	ldr	r2, [pc, #636]	; (8001ae0 <HAL_GPIO_Init+0x2cc>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d052      	beq.n	800190e <HAL_GPIO_Init+0xfa>
 8001868:	4a9d      	ldr	r2, [pc, #628]	; (8001ae0 <HAL_GPIO_Init+0x2cc>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d869      	bhi.n	8001942 <HAL_GPIO_Init+0x12e>
 800186e:	4a9d      	ldr	r2, [pc, #628]	; (8001ae4 <HAL_GPIO_Init+0x2d0>)
 8001870:	4293      	cmp	r3, r2
 8001872:	d04c      	beq.n	800190e <HAL_GPIO_Init+0xfa>
 8001874:	4a9b      	ldr	r2, [pc, #620]	; (8001ae4 <HAL_GPIO_Init+0x2d0>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d863      	bhi.n	8001942 <HAL_GPIO_Init+0x12e>
 800187a:	4a9b      	ldr	r2, [pc, #620]	; (8001ae8 <HAL_GPIO_Init+0x2d4>)
 800187c:	4293      	cmp	r3, r2
 800187e:	d046      	beq.n	800190e <HAL_GPIO_Init+0xfa>
 8001880:	4a99      	ldr	r2, [pc, #612]	; (8001ae8 <HAL_GPIO_Init+0x2d4>)
 8001882:	4293      	cmp	r3, r2
 8001884:	d85d      	bhi.n	8001942 <HAL_GPIO_Init+0x12e>
 8001886:	2b12      	cmp	r3, #18
 8001888:	d82a      	bhi.n	80018e0 <HAL_GPIO_Init+0xcc>
 800188a:	2b12      	cmp	r3, #18
 800188c:	d859      	bhi.n	8001942 <HAL_GPIO_Init+0x12e>
 800188e:	a201      	add	r2, pc, #4	; (adr r2, 8001894 <HAL_GPIO_Init+0x80>)
 8001890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001894:	0800190f 	.word	0x0800190f
 8001898:	080018e9 	.word	0x080018e9
 800189c:	080018fb 	.word	0x080018fb
 80018a0:	0800193d 	.word	0x0800193d
 80018a4:	08001943 	.word	0x08001943
 80018a8:	08001943 	.word	0x08001943
 80018ac:	08001943 	.word	0x08001943
 80018b0:	08001943 	.word	0x08001943
 80018b4:	08001943 	.word	0x08001943
 80018b8:	08001943 	.word	0x08001943
 80018bc:	08001943 	.word	0x08001943
 80018c0:	08001943 	.word	0x08001943
 80018c4:	08001943 	.word	0x08001943
 80018c8:	08001943 	.word	0x08001943
 80018cc:	08001943 	.word	0x08001943
 80018d0:	08001943 	.word	0x08001943
 80018d4:	08001943 	.word	0x08001943
 80018d8:	080018f1 	.word	0x080018f1
 80018dc:	08001905 	.word	0x08001905
 80018e0:	4a82      	ldr	r2, [pc, #520]	; (8001aec <HAL_GPIO_Init+0x2d8>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d013      	beq.n	800190e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80018e6:	e02c      	b.n	8001942 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	68db      	ldr	r3, [r3, #12]
 80018ec:	623b      	str	r3, [r7, #32]
          break;
 80018ee:	e029      	b.n	8001944 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	3304      	adds	r3, #4
 80018f6:	623b      	str	r3, [r7, #32]
          break;
 80018f8:	e024      	b.n	8001944 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	68db      	ldr	r3, [r3, #12]
 80018fe:	3308      	adds	r3, #8
 8001900:	623b      	str	r3, [r7, #32]
          break;
 8001902:	e01f      	b.n	8001944 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	330c      	adds	r3, #12
 800190a:	623b      	str	r3, [r7, #32]
          break;
 800190c:	e01a      	b.n	8001944 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d102      	bne.n	800191c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001916:	2304      	movs	r3, #4
 8001918:	623b      	str	r3, [r7, #32]
          break;
 800191a:	e013      	b.n	8001944 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	2b01      	cmp	r3, #1
 8001922:	d105      	bne.n	8001930 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001924:	2308      	movs	r3, #8
 8001926:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	69fa      	ldr	r2, [r7, #28]
 800192c:	611a      	str	r2, [r3, #16]
          break;
 800192e:	e009      	b.n	8001944 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001930:	2308      	movs	r3, #8
 8001932:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	69fa      	ldr	r2, [r7, #28]
 8001938:	615a      	str	r2, [r3, #20]
          break;
 800193a:	e003      	b.n	8001944 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800193c:	2300      	movs	r3, #0
 800193e:	623b      	str	r3, [r7, #32]
          break;
 8001940:	e000      	b.n	8001944 <HAL_GPIO_Init+0x130>
          break;
 8001942:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	2bff      	cmp	r3, #255	; 0xff
 8001948:	d801      	bhi.n	800194e <HAL_GPIO_Init+0x13a>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	e001      	b.n	8001952 <HAL_GPIO_Init+0x13e>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	3304      	adds	r3, #4
 8001952:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	2bff      	cmp	r3, #255	; 0xff
 8001958:	d802      	bhi.n	8001960 <HAL_GPIO_Init+0x14c>
 800195a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800195c:	009b      	lsls	r3, r3, #2
 800195e:	e002      	b.n	8001966 <HAL_GPIO_Init+0x152>
 8001960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001962:	3b08      	subs	r3, #8
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	681a      	ldr	r2, [r3, #0]
 800196c:	210f      	movs	r1, #15
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	fa01 f303 	lsl.w	r3, r1, r3
 8001974:	43db      	mvns	r3, r3
 8001976:	401a      	ands	r2, r3
 8001978:	6a39      	ldr	r1, [r7, #32]
 800197a:	693b      	ldr	r3, [r7, #16]
 800197c:	fa01 f303 	lsl.w	r3, r1, r3
 8001980:	431a      	orrs	r2, r3
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800198e:	2b00      	cmp	r3, #0
 8001990:	f000 8090 	beq.w	8001ab4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001994:	4b56      	ldr	r3, [pc, #344]	; (8001af0 <HAL_GPIO_Init+0x2dc>)
 8001996:	699b      	ldr	r3, [r3, #24]
 8001998:	4a55      	ldr	r2, [pc, #340]	; (8001af0 <HAL_GPIO_Init+0x2dc>)
 800199a:	f043 0301 	orr.w	r3, r3, #1
 800199e:	6193      	str	r3, [r2, #24]
 80019a0:	4b53      	ldr	r3, [pc, #332]	; (8001af0 <HAL_GPIO_Init+0x2dc>)
 80019a2:	699b      	ldr	r3, [r3, #24]
 80019a4:	f003 0301 	and.w	r3, r3, #1
 80019a8:	60bb      	str	r3, [r7, #8]
 80019aa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80019ac:	4a51      	ldr	r2, [pc, #324]	; (8001af4 <HAL_GPIO_Init+0x2e0>)
 80019ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b0:	089b      	lsrs	r3, r3, #2
 80019b2:	3302      	adds	r3, #2
 80019b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019b8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80019ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019bc:	f003 0303 	and.w	r3, r3, #3
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	220f      	movs	r2, #15
 80019c4:	fa02 f303 	lsl.w	r3, r2, r3
 80019c8:	43db      	mvns	r3, r3
 80019ca:	68fa      	ldr	r2, [r7, #12]
 80019cc:	4013      	ands	r3, r2
 80019ce:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4a49      	ldr	r2, [pc, #292]	; (8001af8 <HAL_GPIO_Init+0x2e4>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d00d      	beq.n	80019f4 <HAL_GPIO_Init+0x1e0>
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	4a48      	ldr	r2, [pc, #288]	; (8001afc <HAL_GPIO_Init+0x2e8>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d007      	beq.n	80019f0 <HAL_GPIO_Init+0x1dc>
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a47      	ldr	r2, [pc, #284]	; (8001b00 <HAL_GPIO_Init+0x2ec>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d101      	bne.n	80019ec <HAL_GPIO_Init+0x1d8>
 80019e8:	2302      	movs	r3, #2
 80019ea:	e004      	b.n	80019f6 <HAL_GPIO_Init+0x1e2>
 80019ec:	2303      	movs	r3, #3
 80019ee:	e002      	b.n	80019f6 <HAL_GPIO_Init+0x1e2>
 80019f0:	2301      	movs	r3, #1
 80019f2:	e000      	b.n	80019f6 <HAL_GPIO_Init+0x1e2>
 80019f4:	2300      	movs	r3, #0
 80019f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019f8:	f002 0203 	and.w	r2, r2, #3
 80019fc:	0092      	lsls	r2, r2, #2
 80019fe:	4093      	lsls	r3, r2
 8001a00:	68fa      	ldr	r2, [r7, #12]
 8001a02:	4313      	orrs	r3, r2
 8001a04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a06:	493b      	ldr	r1, [pc, #236]	; (8001af4 <HAL_GPIO_Init+0x2e0>)
 8001a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0a:	089b      	lsrs	r3, r3, #2
 8001a0c:	3302      	adds	r3, #2
 8001a0e:	68fa      	ldr	r2, [r7, #12]
 8001a10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d006      	beq.n	8001a2e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001a20:	4b38      	ldr	r3, [pc, #224]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a22:	681a      	ldr	r2, [r3, #0]
 8001a24:	4937      	ldr	r1, [pc, #220]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a26:	69bb      	ldr	r3, [r7, #24]
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	600b      	str	r3, [r1, #0]
 8001a2c:	e006      	b.n	8001a3c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001a2e:	4b35      	ldr	r3, [pc, #212]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	69bb      	ldr	r3, [r7, #24]
 8001a34:	43db      	mvns	r3, r3
 8001a36:	4933      	ldr	r1, [pc, #204]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a38:	4013      	ands	r3, r2
 8001a3a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d006      	beq.n	8001a56 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001a48:	4b2e      	ldr	r3, [pc, #184]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a4a:	685a      	ldr	r2, [r3, #4]
 8001a4c:	492d      	ldr	r1, [pc, #180]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a4e:	69bb      	ldr	r3, [r7, #24]
 8001a50:	4313      	orrs	r3, r2
 8001a52:	604b      	str	r3, [r1, #4]
 8001a54:	e006      	b.n	8001a64 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001a56:	4b2b      	ldr	r3, [pc, #172]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a58:	685a      	ldr	r2, [r3, #4]
 8001a5a:	69bb      	ldr	r3, [r7, #24]
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	4929      	ldr	r1, [pc, #164]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a60:	4013      	ands	r3, r2
 8001a62:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d006      	beq.n	8001a7e <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a70:	4b24      	ldr	r3, [pc, #144]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	4923      	ldr	r1, [pc, #140]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a76:	69bb      	ldr	r3, [r7, #24]
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	608b      	str	r3, [r1, #8]
 8001a7c:	e006      	b.n	8001a8c <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a7e:	4b21      	ldr	r3, [pc, #132]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a80:	689a      	ldr	r2, [r3, #8]
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	43db      	mvns	r3, r3
 8001a86:	491f      	ldr	r1, [pc, #124]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a88:	4013      	ands	r3, r2
 8001a8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d006      	beq.n	8001aa6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001a98:	4b1a      	ldr	r3, [pc, #104]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a9a:	68da      	ldr	r2, [r3, #12]
 8001a9c:	4919      	ldr	r1, [pc, #100]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001a9e:	69bb      	ldr	r3, [r7, #24]
 8001aa0:	4313      	orrs	r3, r2
 8001aa2:	60cb      	str	r3, [r1, #12]
 8001aa4:	e006      	b.n	8001ab4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001aa6:	4b17      	ldr	r3, [pc, #92]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001aa8:	68da      	ldr	r2, [r3, #12]
 8001aaa:	69bb      	ldr	r3, [r7, #24]
 8001aac:	43db      	mvns	r3, r3
 8001aae:	4915      	ldr	r1, [pc, #84]	; (8001b04 <HAL_GPIO_Init+0x2f0>)
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	f47f aeaf 	bne.w	8001828 <HAL_GPIO_Init+0x14>
  }
}
 8001aca:	bf00      	nop
 8001acc:	bf00      	nop
 8001ace:	372c      	adds	r7, #44	; 0x2c
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bc80      	pop	{r7}
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop
 8001ad8:	10320000 	.word	0x10320000
 8001adc:	10310000 	.word	0x10310000
 8001ae0:	10220000 	.word	0x10220000
 8001ae4:	10210000 	.word	0x10210000
 8001ae8:	10120000 	.word	0x10120000
 8001aec:	10110000 	.word	0x10110000
 8001af0:	40021000 	.word	0x40021000
 8001af4:	40010000 	.word	0x40010000
 8001af8:	40010800 	.word	0x40010800
 8001afc:	40010c00 	.word	0x40010c00
 8001b00:	40011000 	.word	0x40011000
 8001b04:	40010400 	.word	0x40010400

08001b08 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	b085      	sub	sp, #20
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	460b      	mov	r3, r1
 8001b12:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689a      	ldr	r2, [r3, #8]
 8001b18:	887b      	ldrh	r3, [r7, #2]
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d002      	beq.n	8001b26 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b20:	2301      	movs	r3, #1
 8001b22:	73fb      	strb	r3, [r7, #15]
 8001b24:	e001      	b.n	8001b2a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b26:	2300      	movs	r3, #0
 8001b28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3714      	adds	r7, #20
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bc80      	pop	{r7}
 8001b34:	4770      	bx	lr

08001b36 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001b36:	b480      	push	{r7}
 8001b38:	b083      	sub	sp, #12
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
 8001b3e:	460b      	mov	r3, r1
 8001b40:	807b      	strh	r3, [r7, #2]
 8001b42:	4613      	mov	r3, r2
 8001b44:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001b46:	787b      	ldrb	r3, [r7, #1]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d003      	beq.n	8001b54 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001b4c:	887a      	ldrh	r2, [r7, #2]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001b52:	e003      	b.n	8001b5c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001b54:	887b      	ldrh	r3, [r7, #2]
 8001b56:	041a      	lsls	r2, r3, #16
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	611a      	str	r2, [r3, #16]
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bc80      	pop	{r7}
 8001b64:	4770      	bx	lr
	...

08001b68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b086      	sub	sp, #24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e26c      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f000 8087 	beq.w	8001c96 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b88:	4b92      	ldr	r3, [pc, #584]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f003 030c 	and.w	r3, r3, #12
 8001b90:	2b04      	cmp	r3, #4
 8001b92:	d00c      	beq.n	8001bae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001b94:	4b8f      	ldr	r3, [pc, #572]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f003 030c 	and.w	r3, r3, #12
 8001b9c:	2b08      	cmp	r3, #8
 8001b9e:	d112      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x5e>
 8001ba0:	4b8c      	ldr	r3, [pc, #560]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ba8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bac:	d10b      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bae:	4b89      	ldr	r3, [pc, #548]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d06c      	beq.n	8001c94 <HAL_RCC_OscConfig+0x12c>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d168      	bne.n	8001c94 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e246      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bce:	d106      	bne.n	8001bde <HAL_RCC_OscConfig+0x76>
 8001bd0:	4b80      	ldr	r3, [pc, #512]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a7f      	ldr	r2, [pc, #508]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001bd6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bda:	6013      	str	r3, [r2, #0]
 8001bdc:	e02e      	b.n	8001c3c <HAL_RCC_OscConfig+0xd4>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d10c      	bne.n	8001c00 <HAL_RCC_OscConfig+0x98>
 8001be6:	4b7b      	ldr	r3, [pc, #492]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a7a      	ldr	r2, [pc, #488]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001bec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	4b78      	ldr	r3, [pc, #480]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a77      	ldr	r2, [pc, #476]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001bfc:	6013      	str	r3, [r2, #0]
 8001bfe:	e01d      	b.n	8001c3c <HAL_RCC_OscConfig+0xd4>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c08:	d10c      	bne.n	8001c24 <HAL_RCC_OscConfig+0xbc>
 8001c0a:	4b72      	ldr	r3, [pc, #456]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a71      	ldr	r2, [pc, #452]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001c10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c14:	6013      	str	r3, [r2, #0]
 8001c16:	4b6f      	ldr	r3, [pc, #444]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4a6e      	ldr	r2, [pc, #440]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001c1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c20:	6013      	str	r3, [r2, #0]
 8001c22:	e00b      	b.n	8001c3c <HAL_RCC_OscConfig+0xd4>
 8001c24:	4b6b      	ldr	r3, [pc, #428]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a6a      	ldr	r2, [pc, #424]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001c2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	4b68      	ldr	r3, [pc, #416]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4a67      	ldr	r2, [pc, #412]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001c36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d013      	beq.n	8001c6c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c44:	f7ff fcce 	bl	80015e4 <HAL_GetTick>
 8001c48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c4a:	e008      	b.n	8001c5e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c4c:	f7ff fcca 	bl	80015e4 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	2b64      	cmp	r3, #100	; 0x64
 8001c58:	d901      	bls.n	8001c5e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001c5a:	2303      	movs	r3, #3
 8001c5c:	e1fa      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c5e:	4b5d      	ldr	r3, [pc, #372]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d0f0      	beq.n	8001c4c <HAL_RCC_OscConfig+0xe4>
 8001c6a:	e014      	b.n	8001c96 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c6c:	f7ff fcba 	bl	80015e4 <HAL_GetTick>
 8001c70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c72:	e008      	b.n	8001c86 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c74:	f7ff fcb6 	bl	80015e4 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	693b      	ldr	r3, [r7, #16]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	2b64      	cmp	r3, #100	; 0x64
 8001c80:	d901      	bls.n	8001c86 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001c82:	2303      	movs	r3, #3
 8001c84:	e1e6      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c86:	4b53      	ldr	r3, [pc, #332]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d1f0      	bne.n	8001c74 <HAL_RCC_OscConfig+0x10c>
 8001c92:	e000      	b.n	8001c96 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 0302 	and.w	r3, r3, #2
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d063      	beq.n	8001d6a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ca2:	4b4c      	ldr	r3, [pc, #304]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d00b      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001cae:	4b49      	ldr	r3, [pc, #292]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	f003 030c 	and.w	r3, r3, #12
 8001cb6:	2b08      	cmp	r3, #8
 8001cb8:	d11c      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x18c>
 8001cba:	4b46      	ldr	r3, [pc, #280]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d116      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cc6:	4b43      	ldr	r3, [pc, #268]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0302 	and.w	r3, r3, #2
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d005      	beq.n	8001cde <HAL_RCC_OscConfig+0x176>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	691b      	ldr	r3, [r3, #16]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d001      	beq.n	8001cde <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e1ba      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cde:	4b3d      	ldr	r3, [pc, #244]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	695b      	ldr	r3, [r3, #20]
 8001cea:	00db      	lsls	r3, r3, #3
 8001cec:	4939      	ldr	r1, [pc, #228]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cf2:	e03a      	b.n	8001d6a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	691b      	ldr	r3, [r3, #16]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d020      	beq.n	8001d3e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001cfc:	4b36      	ldr	r3, [pc, #216]	; (8001dd8 <HAL_RCC_OscConfig+0x270>)
 8001cfe:	2201      	movs	r2, #1
 8001d00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d02:	f7ff fc6f 	bl	80015e4 <HAL_GetTick>
 8001d06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d08:	e008      	b.n	8001d1c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d0a:	f7ff fc6b 	bl	80015e4 <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	693b      	ldr	r3, [r7, #16]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	2b02      	cmp	r3, #2
 8001d16:	d901      	bls.n	8001d1c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d18:	2303      	movs	r3, #3
 8001d1a:	e19b      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d1c:	4b2d      	ldr	r3, [pc, #180]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0302 	and.w	r3, r3, #2
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d0f0      	beq.n	8001d0a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d28:	4b2a      	ldr	r3, [pc, #168]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	695b      	ldr	r3, [r3, #20]
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	4927      	ldr	r1, [pc, #156]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	600b      	str	r3, [r1, #0]
 8001d3c:	e015      	b.n	8001d6a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d3e:	4b26      	ldr	r3, [pc, #152]	; (8001dd8 <HAL_RCC_OscConfig+0x270>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d44:	f7ff fc4e 	bl	80015e4 <HAL_GetTick>
 8001d48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d4a:	e008      	b.n	8001d5e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d4c:	f7ff fc4a 	bl	80015e4 <HAL_GetTick>
 8001d50:	4602      	mov	r2, r0
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	2b02      	cmp	r3, #2
 8001d58:	d901      	bls.n	8001d5e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001d5a:	2303      	movs	r3, #3
 8001d5c:	e17a      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d5e:	4b1d      	ldr	r3, [pc, #116]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0302 	and.w	r3, r3, #2
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1f0      	bne.n	8001d4c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0308 	and.w	r3, r3, #8
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d03a      	beq.n	8001dec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	699b      	ldr	r3, [r3, #24]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d019      	beq.n	8001db2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d7e:	4b17      	ldr	r3, [pc, #92]	; (8001ddc <HAL_RCC_OscConfig+0x274>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d84:	f7ff fc2e 	bl	80015e4 <HAL_GetTick>
 8001d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d8a:	e008      	b.n	8001d9e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d8c:	f7ff fc2a 	bl	80015e4 <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e15a      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	; (8001dd4 <HAL_RCC_OscConfig+0x26c>)
 8001da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da2:	f003 0302 	and.w	r3, r3, #2
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d0f0      	beq.n	8001d8c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001daa:	2001      	movs	r0, #1
 8001dac:	f000 faa6 	bl	80022fc <RCC_Delay>
 8001db0:	e01c      	b.n	8001dec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001db2:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <HAL_RCC_OscConfig+0x274>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db8:	f7ff fc14 	bl	80015e4 <HAL_GetTick>
 8001dbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dbe:	e00f      	b.n	8001de0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001dc0:	f7ff fc10 	bl	80015e4 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d908      	bls.n	8001de0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e140      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
 8001dd2:	bf00      	nop
 8001dd4:	40021000 	.word	0x40021000
 8001dd8:	42420000 	.word	0x42420000
 8001ddc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001de0:	4b9e      	ldr	r3, [pc, #632]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d1e9      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0304 	and.w	r3, r3, #4
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f000 80a6 	beq.w	8001f46 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dfe:	4b97      	ldr	r3, [pc, #604]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001e00:	69db      	ldr	r3, [r3, #28]
 8001e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d10d      	bne.n	8001e26 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e0a:	4b94      	ldr	r3, [pc, #592]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001e0c:	69db      	ldr	r3, [r3, #28]
 8001e0e:	4a93      	ldr	r2, [pc, #588]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001e10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e14:	61d3      	str	r3, [r2, #28]
 8001e16:	4b91      	ldr	r3, [pc, #580]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001e18:	69db      	ldr	r3, [r3, #28]
 8001e1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e1e:	60bb      	str	r3, [r7, #8]
 8001e20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e22:	2301      	movs	r3, #1
 8001e24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e26:	4b8e      	ldr	r3, [pc, #568]	; (8002060 <HAL_RCC_OscConfig+0x4f8>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d118      	bne.n	8001e64 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e32:	4b8b      	ldr	r3, [pc, #556]	; (8002060 <HAL_RCC_OscConfig+0x4f8>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	4a8a      	ldr	r2, [pc, #552]	; (8002060 <HAL_RCC_OscConfig+0x4f8>)
 8001e38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e3e:	f7ff fbd1 	bl	80015e4 <HAL_GetTick>
 8001e42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e44:	e008      	b.n	8001e58 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e46:	f7ff fbcd 	bl	80015e4 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	2b64      	cmp	r3, #100	; 0x64
 8001e52:	d901      	bls.n	8001e58 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001e54:	2303      	movs	r3, #3
 8001e56:	e0fd      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e58:	4b81      	ldr	r3, [pc, #516]	; (8002060 <HAL_RCC_OscConfig+0x4f8>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d0f0      	beq.n	8001e46 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d106      	bne.n	8001e7a <HAL_RCC_OscConfig+0x312>
 8001e6c:	4b7b      	ldr	r3, [pc, #492]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001e6e:	6a1b      	ldr	r3, [r3, #32]
 8001e70:	4a7a      	ldr	r2, [pc, #488]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001e72:	f043 0301 	orr.w	r3, r3, #1
 8001e76:	6213      	str	r3, [r2, #32]
 8001e78:	e02d      	b.n	8001ed6 <HAL_RCC_OscConfig+0x36e>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d10c      	bne.n	8001e9c <HAL_RCC_OscConfig+0x334>
 8001e82:	4b76      	ldr	r3, [pc, #472]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001e84:	6a1b      	ldr	r3, [r3, #32]
 8001e86:	4a75      	ldr	r2, [pc, #468]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001e88:	f023 0301 	bic.w	r3, r3, #1
 8001e8c:	6213      	str	r3, [r2, #32]
 8001e8e:	4b73      	ldr	r3, [pc, #460]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001e90:	6a1b      	ldr	r3, [r3, #32]
 8001e92:	4a72      	ldr	r2, [pc, #456]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001e94:	f023 0304 	bic.w	r3, r3, #4
 8001e98:	6213      	str	r3, [r2, #32]
 8001e9a:	e01c      	b.n	8001ed6 <HAL_RCC_OscConfig+0x36e>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	2b05      	cmp	r3, #5
 8001ea2:	d10c      	bne.n	8001ebe <HAL_RCC_OscConfig+0x356>
 8001ea4:	4b6d      	ldr	r3, [pc, #436]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	4a6c      	ldr	r2, [pc, #432]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001eaa:	f043 0304 	orr.w	r3, r3, #4
 8001eae:	6213      	str	r3, [r2, #32]
 8001eb0:	4b6a      	ldr	r3, [pc, #424]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001eb2:	6a1b      	ldr	r3, [r3, #32]
 8001eb4:	4a69      	ldr	r2, [pc, #420]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001eb6:	f043 0301 	orr.w	r3, r3, #1
 8001eba:	6213      	str	r3, [r2, #32]
 8001ebc:	e00b      	b.n	8001ed6 <HAL_RCC_OscConfig+0x36e>
 8001ebe:	4b67      	ldr	r3, [pc, #412]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001ec0:	6a1b      	ldr	r3, [r3, #32]
 8001ec2:	4a66      	ldr	r2, [pc, #408]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001ec4:	f023 0301 	bic.w	r3, r3, #1
 8001ec8:	6213      	str	r3, [r2, #32]
 8001eca:	4b64      	ldr	r3, [pc, #400]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001ecc:	6a1b      	ldr	r3, [r3, #32]
 8001ece:	4a63      	ldr	r2, [pc, #396]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001ed0:	f023 0304 	bic.w	r3, r3, #4
 8001ed4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	68db      	ldr	r3, [r3, #12]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d015      	beq.n	8001f0a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ede:	f7ff fb81 	bl	80015e4 <HAL_GetTick>
 8001ee2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee4:	e00a      	b.n	8001efc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ee6:	f7ff fb7d 	bl	80015e4 <HAL_GetTick>
 8001eea:	4602      	mov	r2, r0
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d901      	bls.n	8001efc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ef8:	2303      	movs	r3, #3
 8001efa:	e0ab      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001efc:	4b57      	ldr	r3, [pc, #348]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001efe:	6a1b      	ldr	r3, [r3, #32]
 8001f00:	f003 0302 	and.w	r3, r3, #2
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d0ee      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x37e>
 8001f08:	e014      	b.n	8001f34 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f0a:	f7ff fb6b 	bl	80015e4 <HAL_GetTick>
 8001f0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f10:	e00a      	b.n	8001f28 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f12:	f7ff fb67 	bl	80015e4 <HAL_GetTick>
 8001f16:	4602      	mov	r2, r0
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	1ad3      	subs	r3, r2, r3
 8001f1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d901      	bls.n	8001f28 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001f24:	2303      	movs	r3, #3
 8001f26:	e095      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f28:	4b4c      	ldr	r3, [pc, #304]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001f2a:	6a1b      	ldr	r3, [r3, #32]
 8001f2c:	f003 0302 	and.w	r3, r3, #2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d1ee      	bne.n	8001f12 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001f34:	7dfb      	ldrb	r3, [r7, #23]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d105      	bne.n	8001f46 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f3a:	4b48      	ldr	r3, [pc, #288]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001f3c:	69db      	ldr	r3, [r3, #28]
 8001f3e:	4a47      	ldr	r2, [pc, #284]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001f40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f44:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	69db      	ldr	r3, [r3, #28]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 8081 	beq.w	8002052 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f50:	4b42      	ldr	r3, [pc, #264]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f003 030c 	and.w	r3, r3, #12
 8001f58:	2b08      	cmp	r3, #8
 8001f5a:	d061      	beq.n	8002020 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	69db      	ldr	r3, [r3, #28]
 8001f60:	2b02      	cmp	r3, #2
 8001f62:	d146      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f64:	4b3f      	ldr	r3, [pc, #252]	; (8002064 <HAL_RCC_OscConfig+0x4fc>)
 8001f66:	2200      	movs	r2, #0
 8001f68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6a:	f7ff fb3b 	bl	80015e4 <HAL_GetTick>
 8001f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f70:	e008      	b.n	8001f84 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f72:	f7ff fb37 	bl	80015e4 <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e067      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f84:	4b35      	ldr	r3, [pc, #212]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1f0      	bne.n	8001f72 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	6a1b      	ldr	r3, [r3, #32]
 8001f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f98:	d108      	bne.n	8001fac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001f9a:	4b30      	ldr	r3, [pc, #192]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	492d      	ldr	r1, [pc, #180]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fac:	4b2b      	ldr	r3, [pc, #172]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a19      	ldr	r1, [r3, #32]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbc:	430b      	orrs	r3, r1
 8001fbe:	4927      	ldr	r1, [pc, #156]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fc4:	4b27      	ldr	r3, [pc, #156]	; (8002064 <HAL_RCC_OscConfig+0x4fc>)
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fca:	f7ff fb0b 	bl	80015e4 <HAL_GetTick>
 8001fce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fd0:	e008      	b.n	8001fe4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fd2:	f7ff fb07 	bl	80015e4 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d901      	bls.n	8001fe4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e037      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001fe4:	4b1d      	ldr	r3, [pc, #116]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d0f0      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x46a>
 8001ff0:	e02f      	b.n	8002052 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ff2:	4b1c      	ldr	r3, [pc, #112]	; (8002064 <HAL_RCC_OscConfig+0x4fc>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ff8:	f7ff faf4 	bl	80015e4 <HAL_GetTick>
 8001ffc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ffe:	e008      	b.n	8002012 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002000:	f7ff faf0 	bl	80015e4 <HAL_GetTick>
 8002004:	4602      	mov	r2, r0
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	1ad3      	subs	r3, r2, r3
 800200a:	2b02      	cmp	r3, #2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e020      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002012:	4b12      	ldr	r3, [pc, #72]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800201a:	2b00      	cmp	r3, #0
 800201c:	d1f0      	bne.n	8002000 <HAL_RCC_OscConfig+0x498>
 800201e:	e018      	b.n	8002052 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	69db      	ldr	r3, [r3, #28]
 8002024:	2b01      	cmp	r3, #1
 8002026:	d101      	bne.n	800202c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	e013      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800202c:	4b0b      	ldr	r3, [pc, #44]	; (800205c <HAL_RCC_OscConfig+0x4f4>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a1b      	ldr	r3, [r3, #32]
 800203c:	429a      	cmp	r2, r3
 800203e:	d106      	bne.n	800204e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800204a:	429a      	cmp	r2, r3
 800204c:	d001      	beq.n	8002052 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e000      	b.n	8002054 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002052:	2300      	movs	r3, #0
}
 8002054:	4618      	mov	r0, r3
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}
 800205c:	40021000 	.word	0x40021000
 8002060:	40007000 	.word	0x40007000
 8002064:	42420060 	.word	0x42420060

08002068 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b084      	sub	sp, #16
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d101      	bne.n	800207c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e0d0      	b.n	800221e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800207c:	4b6a      	ldr	r3, [pc, #424]	; (8002228 <HAL_RCC_ClockConfig+0x1c0>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 0307 	and.w	r3, r3, #7
 8002084:	683a      	ldr	r2, [r7, #0]
 8002086:	429a      	cmp	r2, r3
 8002088:	d910      	bls.n	80020ac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800208a:	4b67      	ldr	r3, [pc, #412]	; (8002228 <HAL_RCC_ClockConfig+0x1c0>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f023 0207 	bic.w	r2, r3, #7
 8002092:	4965      	ldr	r1, [pc, #404]	; (8002228 <HAL_RCC_ClockConfig+0x1c0>)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	4313      	orrs	r3, r2
 8002098:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800209a:	4b63      	ldr	r3, [pc, #396]	; (8002228 <HAL_RCC_ClockConfig+0x1c0>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f003 0307 	and.w	r3, r3, #7
 80020a2:	683a      	ldr	r2, [r7, #0]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d001      	beq.n	80020ac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e0b8      	b.n	800221e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0302 	and.w	r3, r3, #2
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d020      	beq.n	80020fa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0304 	and.w	r3, r3, #4
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d005      	beq.n	80020d0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020c4:	4b59      	ldr	r3, [pc, #356]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	4a58      	ldr	r2, [pc, #352]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80020ca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80020ce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f003 0308 	and.w	r3, r3, #8
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d005      	beq.n	80020e8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020dc:	4b53      	ldr	r3, [pc, #332]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	4a52      	ldr	r2, [pc, #328]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80020e2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80020e6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020e8:	4b50      	ldr	r3, [pc, #320]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689b      	ldr	r3, [r3, #8]
 80020f4:	494d      	ldr	r1, [pc, #308]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80020f6:	4313      	orrs	r3, r2
 80020f8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	2b00      	cmp	r3, #0
 8002104:	d040      	beq.n	8002188 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	2b01      	cmp	r3, #1
 800210c:	d107      	bne.n	800211e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210e:	4b47      	ldr	r3, [pc, #284]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002116:	2b00      	cmp	r3, #0
 8002118:	d115      	bne.n	8002146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e07f      	b.n	800221e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	2b02      	cmp	r3, #2
 8002124:	d107      	bne.n	8002136 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002126:	4b41      	ldr	r3, [pc, #260]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d109      	bne.n	8002146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e073      	b.n	800221e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002136:	4b3d      	ldr	r3, [pc, #244]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	d101      	bne.n	8002146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002142:	2301      	movs	r3, #1
 8002144:	e06b      	b.n	800221e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002146:	4b39      	ldr	r3, [pc, #228]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f023 0203 	bic.w	r2, r3, #3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	4936      	ldr	r1, [pc, #216]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 8002154:	4313      	orrs	r3, r2
 8002156:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002158:	f7ff fa44 	bl	80015e4 <HAL_GetTick>
 800215c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215e:	e00a      	b.n	8002176 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002160:	f7ff fa40 	bl	80015e4 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	f241 3288 	movw	r2, #5000	; 0x1388
 800216e:	4293      	cmp	r3, r2
 8002170:	d901      	bls.n	8002176 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e053      	b.n	800221e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002176:	4b2d      	ldr	r3, [pc, #180]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 020c 	and.w	r2, r3, #12
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	429a      	cmp	r2, r3
 8002186:	d1eb      	bne.n	8002160 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002188:	4b27      	ldr	r3, [pc, #156]	; (8002228 <HAL_RCC_ClockConfig+0x1c0>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 0307 	and.w	r3, r3, #7
 8002190:	683a      	ldr	r2, [r7, #0]
 8002192:	429a      	cmp	r2, r3
 8002194:	d210      	bcs.n	80021b8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002196:	4b24      	ldr	r3, [pc, #144]	; (8002228 <HAL_RCC_ClockConfig+0x1c0>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f023 0207 	bic.w	r2, r3, #7
 800219e:	4922      	ldr	r1, [pc, #136]	; (8002228 <HAL_RCC_ClockConfig+0x1c0>)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80021a6:	4b20      	ldr	r3, [pc, #128]	; (8002228 <HAL_RCC_ClockConfig+0x1c0>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0307 	and.w	r3, r3, #7
 80021ae:	683a      	ldr	r2, [r7, #0]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d001      	beq.n	80021b8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e032      	b.n	800221e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	f003 0304 	and.w	r3, r3, #4
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d008      	beq.n	80021d6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021c4:	4b19      	ldr	r3, [pc, #100]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	4916      	ldr	r1, [pc, #88]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0308 	and.w	r3, r3, #8
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d009      	beq.n	80021f6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80021e2:	4b12      	ldr	r3, [pc, #72]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	691b      	ldr	r3, [r3, #16]
 80021ee:	00db      	lsls	r3, r3, #3
 80021f0:	490e      	ldr	r1, [pc, #56]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80021f2:	4313      	orrs	r3, r2
 80021f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021f6:	f000 f821 	bl	800223c <HAL_RCC_GetSysClockFreq>
 80021fa:	4602      	mov	r2, r0
 80021fc:	4b0b      	ldr	r3, [pc, #44]	; (800222c <HAL_RCC_ClockConfig+0x1c4>)
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	091b      	lsrs	r3, r3, #4
 8002202:	f003 030f 	and.w	r3, r3, #15
 8002206:	490a      	ldr	r1, [pc, #40]	; (8002230 <HAL_RCC_ClockConfig+0x1c8>)
 8002208:	5ccb      	ldrb	r3, [r1, r3]
 800220a:	fa22 f303 	lsr.w	r3, r2, r3
 800220e:	4a09      	ldr	r2, [pc, #36]	; (8002234 <HAL_RCC_ClockConfig+0x1cc>)
 8002210:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002212:	4b09      	ldr	r3, [pc, #36]	; (8002238 <HAL_RCC_ClockConfig+0x1d0>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4618      	mov	r0, r3
 8002218:	f7ff f9a2 	bl	8001560 <HAL_InitTick>

  return HAL_OK;
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40022000 	.word	0x40022000
 800222c:	40021000 	.word	0x40021000
 8002230:	08002b80 	.word	0x08002b80
 8002234:	20000070 	.word	0x20000070
 8002238:	20000078 	.word	0x20000078

0800223c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800223c:	b490      	push	{r4, r7}
 800223e:	b08a      	sub	sp, #40	; 0x28
 8002240:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002242:	4b2a      	ldr	r3, [pc, #168]	; (80022ec <HAL_RCC_GetSysClockFreq+0xb0>)
 8002244:	1d3c      	adds	r4, r7, #4
 8002246:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002248:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800224c:	f240 2301 	movw	r3, #513	; 0x201
 8002250:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
 8002256:	2300      	movs	r3, #0
 8002258:	61bb      	str	r3, [r7, #24]
 800225a:	2300      	movs	r3, #0
 800225c:	627b      	str	r3, [r7, #36]	; 0x24
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002262:	2300      	movs	r3, #0
 8002264:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002266:	4b22      	ldr	r3, [pc, #136]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	f003 030c 	and.w	r3, r3, #12
 8002272:	2b04      	cmp	r3, #4
 8002274:	d002      	beq.n	800227c <HAL_RCC_GetSysClockFreq+0x40>
 8002276:	2b08      	cmp	r3, #8
 8002278:	d003      	beq.n	8002282 <HAL_RCC_GetSysClockFreq+0x46>
 800227a:	e02d      	b.n	80022d8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800227c:	4b1d      	ldr	r3, [pc, #116]	; (80022f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800227e:	623b      	str	r3, [r7, #32]
      break;
 8002280:	e02d      	b.n	80022de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	0c9b      	lsrs	r3, r3, #18
 8002286:	f003 030f 	and.w	r3, r3, #15
 800228a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800228e:	4413      	add	r3, r2
 8002290:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002294:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800229c:	2b00      	cmp	r3, #0
 800229e:	d013      	beq.n	80022c8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022a0:	4b13      	ldr	r3, [pc, #76]	; (80022f0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	0c5b      	lsrs	r3, r3, #17
 80022a6:	f003 0301 	and.w	r3, r3, #1
 80022aa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80022ae:	4413      	add	r3, r2
 80022b0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80022b4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	4a0e      	ldr	r2, [pc, #56]	; (80022f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022ba:	fb02 f203 	mul.w	r2, r2, r3
 80022be:	69bb      	ldr	r3, [r7, #24]
 80022c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
 80022c6:	e004      	b.n	80022d2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	4a0b      	ldr	r2, [pc, #44]	; (80022f8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80022cc:	fb02 f303 	mul.w	r3, r2, r3
 80022d0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80022d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d4:	623b      	str	r3, [r7, #32]
      break;
 80022d6:	e002      	b.n	80022de <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80022d8:	4b06      	ldr	r3, [pc, #24]	; (80022f4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022da:	623b      	str	r3, [r7, #32]
      break;
 80022dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022de:	6a3b      	ldr	r3, [r7, #32]
}
 80022e0:	4618      	mov	r0, r3
 80022e2:	3728      	adds	r7, #40	; 0x28
 80022e4:	46bd      	mov	sp, r7
 80022e6:	bc90      	pop	{r4, r7}
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	08002b70 	.word	0x08002b70
 80022f0:	40021000 	.word	0x40021000
 80022f4:	007a1200 	.word	0x007a1200
 80022f8:	003d0900 	.word	0x003d0900

080022fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002304:	4b0a      	ldr	r3, [pc, #40]	; (8002330 <RCC_Delay+0x34>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	4a0a      	ldr	r2, [pc, #40]	; (8002334 <RCC_Delay+0x38>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	0a5b      	lsrs	r3, r3, #9
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	fb02 f303 	mul.w	r3, r2, r3
 8002316:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002318:	bf00      	nop
  }
  while (Delay --);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	1e5a      	subs	r2, r3, #1
 800231e:	60fa      	str	r2, [r7, #12]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d1f9      	bne.n	8002318 <RCC_Delay+0x1c>
}
 8002324:	bf00      	nop
 8002326:	bf00      	nop
 8002328:	3714      	adds	r7, #20
 800232a:	46bd      	mov	sp, r7
 800232c:	bc80      	pop	{r7}
 800232e:	4770      	bx	lr
 8002330:	20000070 	.word	0x20000070
 8002334:	10624dd3 	.word	0x10624dd3

08002338 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e041      	b.n	80023ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d106      	bne.n	8002364 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f7fe fd4a 	bl	8000df8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2202      	movs	r2, #2
 8002368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3304      	adds	r3, #4
 8002374:	4619      	mov	r1, r3
 8002376:	4610      	mov	r0, r2
 8002378:	f000 fa6a 	bl	8002850 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2201      	movs	r2, #1
 8002380:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2201      	movs	r2, #1
 8002388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	2201      	movs	r2, #1
 80023a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2201      	movs	r2, #1
 80023a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2201      	movs	r2, #1
 80023b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2201      	movs	r2, #1
 80023c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
	...

080023d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d001      	beq.n	80023f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e035      	b.n	800245c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	68da      	ldr	r2, [r3, #12]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f042 0201 	orr.w	r2, r2, #1
 8002406:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a16      	ldr	r2, [pc, #88]	; (8002468 <HAL_TIM_Base_Start_IT+0x90>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d009      	beq.n	8002426 <HAL_TIM_Base_Start_IT+0x4e>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800241a:	d004      	beq.n	8002426 <HAL_TIM_Base_Start_IT+0x4e>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	4a12      	ldr	r2, [pc, #72]	; (800246c <HAL_TIM_Base_Start_IT+0x94>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d111      	bne.n	800244a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2b06      	cmp	r3, #6
 8002436:	d010      	beq.n	800245a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f042 0201 	orr.w	r2, r2, #1
 8002446:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002448:	e007      	b.n	800245a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f042 0201 	orr.w	r2, r2, #1
 8002458:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3714      	adds	r7, #20
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	40012c00 	.word	0x40012c00
 800246c:	40000400 	.word	0x40000400

08002470 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	691b      	ldr	r3, [r3, #16]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b02      	cmp	r3, #2
 8002484:	d122      	bne.n	80024cc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	f003 0302 	and.w	r3, r3, #2
 8002490:	2b02      	cmp	r3, #2
 8002492:	d11b      	bne.n	80024cc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f06f 0202 	mvn.w	r2, #2
 800249c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2201      	movs	r2, #1
 80024a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	f003 0303 	and.w	r3, r3, #3
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f000 f9b1 	bl	800281a <HAL_TIM_IC_CaptureCallback>
 80024b8:	e005      	b.n	80024c6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ba:	6878      	ldr	r0, [r7, #4]
 80024bc:	f000 f9a4 	bl	8002808 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f000 f9b3 	bl	800282c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	691b      	ldr	r3, [r3, #16]
 80024d2:	f003 0304 	and.w	r3, r3, #4
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	d122      	bne.n	8002520 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	68db      	ldr	r3, [r3, #12]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b04      	cmp	r3, #4
 80024e6:	d11b      	bne.n	8002520 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f06f 0204 	mvn.w	r2, #4
 80024f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2202      	movs	r2, #2
 80024f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002502:	2b00      	cmp	r3, #0
 8002504:	d003      	beq.n	800250e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f000 f987 	bl	800281a <HAL_TIM_IC_CaptureCallback>
 800250c:	e005      	b.n	800251a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f000 f97a 	bl	8002808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f000 f989 	bl	800282c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2200      	movs	r2, #0
 800251e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	f003 0308 	and.w	r3, r3, #8
 800252a:	2b08      	cmp	r3, #8
 800252c:	d122      	bne.n	8002574 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	f003 0308 	and.w	r3, r3, #8
 8002538:	2b08      	cmp	r3, #8
 800253a:	d11b      	bne.n	8002574 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f06f 0208 	mvn.w	r2, #8
 8002544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	2204      	movs	r2, #4
 800254a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f95d 	bl	800281a <HAL_TIM_IC_CaptureCallback>
 8002560:	e005      	b.n	800256e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f000 f950 	bl	8002808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 f95f 	bl	800282c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2200      	movs	r2, #0
 8002572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	691b      	ldr	r3, [r3, #16]
 800257a:	f003 0310 	and.w	r3, r3, #16
 800257e:	2b10      	cmp	r3, #16
 8002580:	d122      	bne.n	80025c8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	f003 0310 	and.w	r3, r3, #16
 800258c:	2b10      	cmp	r3, #16
 800258e:	d11b      	bne.n	80025c8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f06f 0210 	mvn.w	r2, #16
 8002598:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2208      	movs	r2, #8
 800259e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	69db      	ldr	r3, [r3, #28]
 80025a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d003      	beq.n	80025b6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f000 f933 	bl	800281a <HAL_TIM_IC_CaptureCallback>
 80025b4:	e005      	b.n	80025c2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f000 f926 	bl	8002808 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f000 f935 	bl	800282c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2200      	movs	r2, #0
 80025c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d10e      	bne.n	80025f4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d107      	bne.n	80025f4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f06f 0201 	mvn.w	r2, #1
 80025ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025ee:	6878      	ldr	r0, [r7, #4]
 80025f0:	f7fe fcb2 	bl	8000f58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025fe:	2b80      	cmp	r3, #128	; 0x80
 8002600:	d10e      	bne.n	8002620 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	68db      	ldr	r3, [r3, #12]
 8002608:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800260c:	2b80      	cmp	r3, #128	; 0x80
 800260e:	d107      	bne.n	8002620 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f000 fa67 	bl	8002aee <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	691b      	ldr	r3, [r3, #16]
 8002626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800262a:	2b40      	cmp	r3, #64	; 0x40
 800262c:	d10e      	bne.n	800264c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002638:	2b40      	cmp	r3, #64	; 0x40
 800263a:	d107      	bne.n	800264c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 f8f9 	bl	800283e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	f003 0320 	and.w	r3, r3, #32
 8002656:	2b20      	cmp	r3, #32
 8002658:	d10e      	bne.n	8002678 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	f003 0320 	and.w	r3, r3, #32
 8002664:	2b20      	cmp	r3, #32
 8002666:	d107      	bne.n	8002678 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f06f 0220 	mvn.w	r2, #32
 8002670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002672:	6878      	ldr	r0, [r7, #4]
 8002674:	f000 fa32 	bl	8002adc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002678:	bf00      	nop
 800267a:	3708      	adds	r7, #8
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
 8002688:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002690:	2b01      	cmp	r3, #1
 8002692:	d101      	bne.n	8002698 <HAL_TIM_ConfigClockSource+0x18>
 8002694:	2302      	movs	r3, #2
 8002696:	e0b3      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x180>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2202      	movs	r2, #2
 80026a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80026b6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026be:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68fa      	ldr	r2, [r7, #12]
 80026c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026d0:	d03e      	beq.n	8002750 <HAL_TIM_ConfigClockSource+0xd0>
 80026d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80026d6:	f200 8087 	bhi.w	80027e8 <HAL_TIM_ConfigClockSource+0x168>
 80026da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026de:	f000 8085 	beq.w	80027ec <HAL_TIM_ConfigClockSource+0x16c>
 80026e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e6:	d87f      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x168>
 80026e8:	2b70      	cmp	r3, #112	; 0x70
 80026ea:	d01a      	beq.n	8002722 <HAL_TIM_ConfigClockSource+0xa2>
 80026ec:	2b70      	cmp	r3, #112	; 0x70
 80026ee:	d87b      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x168>
 80026f0:	2b60      	cmp	r3, #96	; 0x60
 80026f2:	d050      	beq.n	8002796 <HAL_TIM_ConfigClockSource+0x116>
 80026f4:	2b60      	cmp	r3, #96	; 0x60
 80026f6:	d877      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x168>
 80026f8:	2b50      	cmp	r3, #80	; 0x50
 80026fa:	d03c      	beq.n	8002776 <HAL_TIM_ConfigClockSource+0xf6>
 80026fc:	2b50      	cmp	r3, #80	; 0x50
 80026fe:	d873      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x168>
 8002700:	2b40      	cmp	r3, #64	; 0x40
 8002702:	d058      	beq.n	80027b6 <HAL_TIM_ConfigClockSource+0x136>
 8002704:	2b40      	cmp	r3, #64	; 0x40
 8002706:	d86f      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x168>
 8002708:	2b30      	cmp	r3, #48	; 0x30
 800270a:	d064      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x156>
 800270c:	2b30      	cmp	r3, #48	; 0x30
 800270e:	d86b      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x168>
 8002710:	2b20      	cmp	r3, #32
 8002712:	d060      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x156>
 8002714:	2b20      	cmp	r3, #32
 8002716:	d867      	bhi.n	80027e8 <HAL_TIM_ConfigClockSource+0x168>
 8002718:	2b00      	cmp	r3, #0
 800271a:	d05c      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x156>
 800271c:	2b10      	cmp	r3, #16
 800271e:	d05a      	beq.n	80027d6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002720:	e062      	b.n	80027e8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6818      	ldr	r0, [r3, #0]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	6899      	ldr	r1, [r3, #8]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	685a      	ldr	r2, [r3, #4]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	f000 f95c 	bl	80029ee <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002744:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68fa      	ldr	r2, [r7, #12]
 800274c:	609a      	str	r2, [r3, #8]
      break;
 800274e:	e04e      	b.n	80027ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6818      	ldr	r0, [r3, #0]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	6899      	ldr	r1, [r3, #8]
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	68db      	ldr	r3, [r3, #12]
 8002760:	f000 f945 	bl	80029ee <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002772:	609a      	str	r2, [r3, #8]
      break;
 8002774:	e03b      	b.n	80027ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6818      	ldr	r0, [r3, #0]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	6859      	ldr	r1, [r3, #4]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	461a      	mov	r2, r3
 8002784:	f000 f8bc 	bl	8002900 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2150      	movs	r1, #80	; 0x50
 800278e:	4618      	mov	r0, r3
 8002790:	f000 f913 	bl	80029ba <TIM_ITRx_SetConfig>
      break;
 8002794:	e02b      	b.n	80027ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6818      	ldr	r0, [r3, #0]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	6859      	ldr	r1, [r3, #4]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	68db      	ldr	r3, [r3, #12]
 80027a2:	461a      	mov	r2, r3
 80027a4:	f000 f8da 	bl	800295c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2160      	movs	r1, #96	; 0x60
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 f903 	bl	80029ba <TIM_ITRx_SetConfig>
      break;
 80027b4:	e01b      	b.n	80027ee <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6818      	ldr	r0, [r3, #0]
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	6859      	ldr	r1, [r3, #4]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	68db      	ldr	r3, [r3, #12]
 80027c2:	461a      	mov	r2, r3
 80027c4:	f000 f89c 	bl	8002900 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	2140      	movs	r1, #64	; 0x40
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 f8f3 	bl	80029ba <TIM_ITRx_SetConfig>
      break;
 80027d4:	e00b      	b.n	80027ee <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4619      	mov	r1, r3
 80027e0:	4610      	mov	r0, r2
 80027e2:	f000 f8ea 	bl	80029ba <TIM_ITRx_SetConfig>
        break;
 80027e6:	e002      	b.n	80027ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80027e8:	bf00      	nop
 80027ea:	e000      	b.n	80027ee <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80027ec:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002810:	bf00      	nop
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	bc80      	pop	{r7}
 8002818:	4770      	bx	lr

0800281a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800281a:	b480      	push	{r7}
 800281c:	b083      	sub	sp, #12
 800281e:	af00      	add	r7, sp, #0
 8002820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002822:	bf00      	nop
 8002824:	370c      	adds	r7, #12
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr

0800282c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002834:	bf00      	nop
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	bc80      	pop	{r7}
 800283c:	4770      	bx	lr

0800283e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800283e:	b480      	push	{r7}
 8002840:	b083      	sub	sp, #12
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002846:	bf00      	nop
 8002848:	370c      	adds	r7, #12
 800284a:	46bd      	mov	sp, r7
 800284c:	bc80      	pop	{r7}
 800284e:	4770      	bx	lr

08002850 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a25      	ldr	r2, [pc, #148]	; (80028f8 <TIM_Base_SetConfig+0xa8>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d007      	beq.n	8002878 <TIM_Base_SetConfig+0x28>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800286e:	d003      	beq.n	8002878 <TIM_Base_SetConfig+0x28>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	4a22      	ldr	r2, [pc, #136]	; (80028fc <TIM_Base_SetConfig+0xac>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d108      	bne.n	800288a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800287e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	68fa      	ldr	r2, [r7, #12]
 8002886:	4313      	orrs	r3, r2
 8002888:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a1a      	ldr	r2, [pc, #104]	; (80028f8 <TIM_Base_SetConfig+0xa8>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d007      	beq.n	80028a2 <TIM_Base_SetConfig+0x52>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002898:	d003      	beq.n	80028a2 <TIM_Base_SetConfig+0x52>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a17      	ldr	r2, [pc, #92]	; (80028fc <TIM_Base_SetConfig+0xac>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d108      	bne.n	80028b4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	68db      	ldr	r3, [r3, #12]
 80028ae:	68fa      	ldr	r2, [r7, #12]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	4313      	orrs	r3, r2
 80028c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	68fa      	ldr	r2, [r7, #12]
 80028c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a07      	ldr	r2, [pc, #28]	; (80028f8 <TIM_Base_SetConfig+0xa8>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d103      	bne.n	80028e8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	691a      	ldr	r2, [r3, #16]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2201      	movs	r2, #1
 80028ec:	615a      	str	r2, [r3, #20]
}
 80028ee:	bf00      	nop
 80028f0:	3714      	adds	r7, #20
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bc80      	pop	{r7}
 80028f6:	4770      	bx	lr
 80028f8:	40012c00 	.word	0x40012c00
 80028fc:	40000400 	.word	0x40000400

08002900 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002900:	b480      	push	{r7}
 8002902:	b087      	sub	sp, #28
 8002904:	af00      	add	r7, sp, #0
 8002906:	60f8      	str	r0, [r7, #12]
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	6a1b      	ldr	r3, [r3, #32]
 8002910:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	f023 0201 	bic.w	r2, r3, #1
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800292a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	011b      	lsls	r3, r3, #4
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	4313      	orrs	r3, r2
 8002934:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	f023 030a 	bic.w	r3, r3, #10
 800293c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	4313      	orrs	r3, r2
 8002944:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	693a      	ldr	r2, [r7, #16]
 800294a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	621a      	str	r2, [r3, #32]
}
 8002952:	bf00      	nop
 8002954:	371c      	adds	r7, #28
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr

0800295c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800295c:	b480      	push	{r7}
 800295e:	b087      	sub	sp, #28
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	f023 0210 	bic.w	r2, r3, #16
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6a1b      	ldr	r3, [r3, #32]
 800297e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002986:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	031b      	lsls	r3, r3, #12
 800298c:	697a      	ldr	r2, [r7, #20]
 800298e:	4313      	orrs	r3, r2
 8002990:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002998:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	011b      	lsls	r3, r3, #4
 800299e:	693a      	ldr	r2, [r7, #16]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	621a      	str	r2, [r3, #32]
}
 80029b0:	bf00      	nop
 80029b2:	371c      	adds	r7, #28
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr

080029ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029ba:	b480      	push	{r7}
 80029bc:	b085      	sub	sp, #20
 80029be:	af00      	add	r7, sp, #0
 80029c0:	6078      	str	r0, [r7, #4]
 80029c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80029d2:	683a      	ldr	r2, [r7, #0]
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	f043 0307 	orr.w	r3, r3, #7
 80029dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	68fa      	ldr	r2, [r7, #12]
 80029e2:	609a      	str	r2, [r3, #8]
}
 80029e4:	bf00      	nop
 80029e6:	3714      	adds	r7, #20
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc80      	pop	{r7}
 80029ec:	4770      	bx	lr

080029ee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80029ee:	b480      	push	{r7}
 80029f0:	b087      	sub	sp, #28
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	60f8      	str	r0, [r7, #12]
 80029f6:	60b9      	str	r1, [r7, #8]
 80029f8:	607a      	str	r2, [r7, #4]
 80029fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a08:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	021a      	lsls	r2, r3, #8
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	431a      	orrs	r2, r3
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	697a      	ldr	r2, [r7, #20]
 8002a20:	609a      	str	r2, [r3, #8]
}
 8002a22:	bf00      	nop
 8002a24:	371c      	adds	r7, #28
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr

08002a2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
 8002a34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d101      	bne.n	8002a44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a40:	2302      	movs	r3, #2
 8002a42:	e041      	b.n	8002ac8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2201      	movs	r2, #1
 8002a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68fa      	ldr	r2, [r7, #12]
 8002a72:	4313      	orrs	r3, r2
 8002a74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a14      	ldr	r2, [pc, #80]	; (8002ad4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d009      	beq.n	8002a9c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a90:	d004      	beq.n	8002a9c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a10      	ldr	r2, [pc, #64]	; (8002ad8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d10c      	bne.n	8002ab6 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002aa2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	68ba      	ldr	r2, [r7, #8]
 8002ab4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3714      	adds	r7, #20
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	40012c00 	.word	0x40012c00
 8002ad8:	40000400 	.word	0x40000400

08002adc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr

08002aee <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002aee:	b480      	push	{r7}
 8002af0:	b083      	sub	sp, #12
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002af6:	bf00      	nop
 8002af8:	370c      	adds	r7, #12
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr

08002b00 <__libc_init_array>:
 8002b00:	b570      	push	{r4, r5, r6, lr}
 8002b02:	2600      	movs	r6, #0
 8002b04:	4d0c      	ldr	r5, [pc, #48]	; (8002b38 <__libc_init_array+0x38>)
 8002b06:	4c0d      	ldr	r4, [pc, #52]	; (8002b3c <__libc_init_array+0x3c>)
 8002b08:	1b64      	subs	r4, r4, r5
 8002b0a:	10a4      	asrs	r4, r4, #2
 8002b0c:	42a6      	cmp	r6, r4
 8002b0e:	d109      	bne.n	8002b24 <__libc_init_array+0x24>
 8002b10:	f000 f822 	bl	8002b58 <_init>
 8002b14:	2600      	movs	r6, #0
 8002b16:	4d0a      	ldr	r5, [pc, #40]	; (8002b40 <__libc_init_array+0x40>)
 8002b18:	4c0a      	ldr	r4, [pc, #40]	; (8002b44 <__libc_init_array+0x44>)
 8002b1a:	1b64      	subs	r4, r4, r5
 8002b1c:	10a4      	asrs	r4, r4, #2
 8002b1e:	42a6      	cmp	r6, r4
 8002b20:	d105      	bne.n	8002b2e <__libc_init_array+0x2e>
 8002b22:	bd70      	pop	{r4, r5, r6, pc}
 8002b24:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b28:	4798      	blx	r3
 8002b2a:	3601      	adds	r6, #1
 8002b2c:	e7ee      	b.n	8002b0c <__libc_init_array+0xc>
 8002b2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b32:	4798      	blx	r3
 8002b34:	3601      	adds	r6, #1
 8002b36:	e7f2      	b.n	8002b1e <__libc_init_array+0x1e>
 8002b38:	08002b90 	.word	0x08002b90
 8002b3c:	08002b90 	.word	0x08002b90
 8002b40:	08002b90 	.word	0x08002b90
 8002b44:	08002b94 	.word	0x08002b94

08002b48 <memset>:
 8002b48:	4603      	mov	r3, r0
 8002b4a:	4402      	add	r2, r0
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d100      	bne.n	8002b52 <memset+0xa>
 8002b50:	4770      	bx	lr
 8002b52:	f803 1b01 	strb.w	r1, [r3], #1
 8002b56:	e7f9      	b.n	8002b4c <memset+0x4>

08002b58 <_init>:
 8002b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b5a:	bf00      	nop
 8002b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b5e:	bc08      	pop	{r3}
 8002b60:	469e      	mov	lr, r3
 8002b62:	4770      	bx	lr

08002b64 <_fini>:
 8002b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b66:	bf00      	nop
 8002b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b6a:	bc08      	pop	{r3}
 8002b6c:	469e      	mov	lr, r3
 8002b6e:	4770      	bx	lr
