INFO-FLOW: Workspace /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1 opened at Wed Feb 16 11:38:14 CET 2022
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Command       ap_part_info done; 1.24 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.13 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.46 sec.
Execute     create_clock -period 2 -name default 
Execute       config_clock -quiet -name default -period 2 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.85 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.95 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 3.15 sec.
INFO-FLOW: Done: GCC PP time: 7 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.91 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.74 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.3 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:79:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:79:71
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:37:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:38:5
Execute         send_msg_by_id WARNING @200-471@%s%s 9 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 9 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.67 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.6 sec.
Command         tidy_31 done; 4.29 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 8.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.43 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.89 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.69 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.54 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.07 sec.
INFO-FLOW: Done: GCC PP time: 4.3 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.56 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.55 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.57 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.99 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.43 sec.
Command         tidy_31 done; 1.42 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.98 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.93 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.16 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1640.551 ; gain = 1227.754 ; free physical = 9215 ; free virtual = 14633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1640.551 ; gain = 1227.754 ; free physical = 9215 ; free virtual = 14633
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.13 sec.
Execute           llvm-ld /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.09 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<4, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_resource<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'myproject' (firmware/myproject.cpp:64).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<4, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:76).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_resource<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:274).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'myproject' (firmware/myproject.cpp:79).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' into 'myproject' (firmware/myproject.cpp:88).
Command           transform done; 6.86 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1640.551 ; gain = 1227.754 ; free physical = 9100 ; free virtual = 14533
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_resource<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_resource<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:290) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config8>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:305) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:312) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:314) automatically.
Command           transform done; 1.02 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1640.551 ; gain = 1227.754 ; free physical = 9096 ; free virtual = 14533
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:268:45).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config7>' (firmware/nnet_utils/nnet_activation.h:51:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::linear<ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config4>' (firmware/nnet_utils/nnet_activation.h:51:39).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'nnet::dense_resource<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config2>' (firmware/nnet_utils/nnet_activation.h:71:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:294) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:303) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation.h:315) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:55) in function 'nnet::linear<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config7>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_resource<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:55) in function 'nnet::linear<ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:58) in function 'nnet::dense_resource<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:73) in function 'nnet::dense_resource<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 560.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:97) in function 'nnet::dense_resource<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:76) in function 'nnet::relu<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config2>' completely with a factor of 784.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation.h:293) automatically.
INFO: [XFORM 203-131] Reshaping array 'in_local.V' (firmware/myproject_axi.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 10.
INFO: [XFORM 203-131] Reshaping array 'w3.V'  in dimension 1 with a block factor of 560.
INFO: [XFORM 203-101] Partitioning array 'out_local'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:69) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:73) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V' (firmware/myproject.cpp:77) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation.h:300) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:54) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer2_out.V' (firmware/myproject.cpp:58) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_resource.h:76:20), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_resource<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_resource<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_resource.h:99->firmware/nnet_utils/nnet_dense_resource.h:274) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:53) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:55) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:290) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config8>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:305) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:312) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<12, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:314) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'myproject.entry209'
	 'myproject_Block__proc'
	 'nnet::relu<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config2>'
	 'nnet::dense_resource<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::linear<ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config4>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>'
	 'nnet::dense_resource<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>'
	 'nnet::linear<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config7>'
	 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>'.
Command           transform done; 1114.76 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:267:28) to (firmware/nnet_utils/nnet_activation.h:319:1) in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/myproject.cpp:25:13) in function 'nnet::relu<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config2>'... converting 2353 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:69:18) to (firmware/nnet_utils/nnet_activation.h:84:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:19:40) to (firmware/myproject_axi.cpp:19:35) in function 'myproject_axi'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:27:41) to (firmware/myproject_axi.cpp:27:36) in function 'myproject_axi'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' (firmware/nnet_utils/nnet_activation.h:62:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:64:20)...560 expression(s) balanced.
Command           transform done; 213.86 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:22:54 ; elapsed = 00:22:55 . Memory (MB): peak = 1749.395 ; gain = 1336.598 ; free physical = 8468 ; free virtual = 13905
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<14, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config8>' to 'softmax_stable<ap_fixed,ap_fixed,softmax_config8>' (firmware/nnet_utils/nnet_activation.h:62:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_ufixed<8, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config2>' to 'relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2>' (firmware/nnet_utils/nnet_activation.h:71:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config5>' to 'relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5>' (firmware/nnet_utils/nnet_activation.h:71:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config4>' to 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4>' (firmware/nnet_utils/nnet_activation.h:51:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::linear<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config7>' to 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7>' (firmware/nnet_utils/nnet_activation.h:51:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_ufixed<3, 1, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6>' (firmware/nnet_utils/nnet_dense_resource.h:64:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_resource<ap_ufixed<2, 0, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' to 'dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3>' (firmware/nnet_utils/nnet_mult.h:64:9)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:64) in function 'dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3>'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6>'.
Command           transform done; 151.11 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:25:25 ; elapsed = 00:25:26 . Memory (MB): peak = 1749.395 ; gain = 1336.598 ; free physical = 8458 ; free virtual = 13899
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1488.94 sec.
Command       elaborate done; 1524.74 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'myproject.entry209' to 'myproject_entry209'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2>' to 'relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3>' to 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4>' to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5>' to 'relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6>' to 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7>' to 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<ap_fixed,ap_fixed,softmax_config8>' to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
Execute         preproc_iomode -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
Execute         preproc_iomode -model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
Execute         preproc_iomode -model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
Execute         preproc_iomode -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
Execute         preproc_iomode -model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
Execute         preproc_iomode -model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
Execute         preproc_iomode -model myproject.entry209 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi
INFO-FLOW: Configuring Module : myproject.entry209 ...
Execute         set_default_model myproject.entry209 
Execute         apply_spec_resource_limit myproject.entry209 
INFO-FLOW: Configuring Module : relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> ...
Execute         set_default_model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
Execute         apply_spec_resource_limit relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
INFO-FLOW: Configuring Module : dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> ...
Execute         set_default_model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
Execute         apply_spec_resource_limit dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
INFO-FLOW: Configuring Module : linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> ...
Execute         set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
Execute         apply_spec_resource_limit linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
INFO-FLOW: Configuring Module : relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> ...
Execute         set_default_model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
Execute         apply_spec_resource_limit relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
INFO-FLOW: Configuring Module : dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> ...
Execute         set_default_model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
Execute         apply_spec_resource_limit dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
INFO-FLOW: Configuring Module : linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> ...
Execute         set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
Execute         apply_spec_resource_limit linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
INFO-FLOW: Configuring Module : softmax_stable<ap_fixed,ap_fixed,softmax_config8> ...
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
Execute         apply_spec_resource_limit softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi
INFO-FLOW: Preprocessing Module: myproject.entry209 ...
Execute         set_default_model myproject.entry209 
Execute         cdfg_preprocess -model myproject.entry209 
Execute         rtl_gen_preprocess myproject.entry209 
INFO-FLOW: Preprocessing Module: relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> ...
Execute         set_default_model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
Execute         cdfg_preprocess -model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
Execute         rtl_gen_preprocess relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> ...
Execute         set_default_model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
Execute         cdfg_preprocess -model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
Execute         rtl_gen_preprocess dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> ...
Execute         set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
Execute         cdfg_preprocess -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
Execute         rtl_gen_preprocess linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> ...
Execute         set_default_model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
Execute         cdfg_preprocess -model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> ...
Execute         set_default_model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
Execute         cdfg_preprocess -model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
Execute         rtl_gen_preprocess dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> ...
Execute         set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
Execute         cdfg_preprocess -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
Execute         rtl_gen_preprocess linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
INFO-FLOW: Preprocessing Module: softmax_stable<ap_fixed,ap_fixed,softmax_config8> ...
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
Execute         cdfg_preprocess -model softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
Execute         rtl_gen_preprocess softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_entry209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject.entry209 
Execute         schedule -model myproject.entry209 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1526.49 seconds; current allocated memory: 793.086 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.verbose.sched.rpt 
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.entry209.
Execute         set_default_model myproject.entry209 
Execute         bind -model myproject.entry209 
BIND OPTION: model=myproject.entry209
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 793.139 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.verbose.bind.rpt 
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.bind.adb -f 
INFO-FLOW: Finish binding myproject.entry209.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
Execute         schedule -model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 10.11 sec.
INFO: [HLS 200-111]  Elapsed time: 10.14 seconds; current allocated memory: 840.211 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.verbose.sched.rpt 
Command         syn_report done; 30.13 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.sched.adb -f 
Command         db_write done; 28.12 sec.
INFO-FLOW: Finish scheduling relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2>.
Execute         set_default_model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
Execute         bind -model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
BIND OPTION: model=relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 18.93 sec.
INFO: [HLS 200-111]  Elapsed time: 77.18 seconds; current allocated memory: 915.948 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.verbose.bind.rpt 
Command         syn_report done; 34.74 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.bind.adb -f 
Command         db_write done; 28.61 sec.
INFO-FLOW: Finish binding relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
Execute         schedule -model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 31.72 sec.
INFO: [HLS 200-111]  Elapsed time: 95.09 seconds; current allocated memory: 950.985 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.verbose.sched.rpt 
Command         syn_report done; 13.93 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.sched.adb -f 
Command         db_write done; 13.67 sec.
INFO-FLOW: Finish scheduling dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3>.
Execute         set_default_model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
Execute         bind -model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
BIND OPTION: model=dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.3 sec.
INFO: [HLS 200-111]  Elapsed time: 30.9 seconds; current allocated memory: 998.318 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.verbose.bind.rpt 
Command         syn_report done; 15.85 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.bind.adb -f 
Command         db_write done; 13.73 sec.
INFO-FLOW: Finish binding dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
Execute         schedule -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 29.61 seconds; current allocated memory: 1000.165 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4>.
Execute         set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
Execute         bind -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
BIND OPTION: model=linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1000.413 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
Execute         schedule -model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 1001.459 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.67 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.sched.adb -f 
Command         db_write done; 0.61 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5>.
Execute         set_default_model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
Execute         bind -model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
BIND OPTION: model=relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 1002.954 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.78 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.bind.adb -f 
Command         db_write done; 0.61 sec.
INFO-FLOW: Finish binding relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
Execute         schedule -model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 1003.701 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.verbose.sched.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.sched.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6>.
Execute         set_default_model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
Execute         bind -model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
BIND OPTION: model=dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1004.578 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.bind.adb -f 
Command         db_write done; 0.32 sec.
INFO-FLOW: Finish binding dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
Execute         schedule -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1004.765 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.verbose.sched.rpt 
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7>.
Execute         set_default_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
Execute         bind -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
BIND OPTION: model=linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1004.927 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.verbose.bind.rpt 
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
Execute         schedule -model softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<ap_fixed,ap_fixed,softmax_config8>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1005.729 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.55 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.sched.adb -f 
Command         db_write done; 0.48 sec.
INFO-FLOW: Finish scheduling softmax_stable<ap_fixed,ap_fixed,softmax_config8>.
Execute         set_default_model softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
Execute         bind -model softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
BIND OPTION: model=softmax_stable<ap_fixed,ap_fixed,softmax_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 1006.823 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.63 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.bind.adb -f 
Command         db_write done; 0.49 sec.
INFO-FLOW: Finish binding softmax_stable<ap_fixed,ap_fixed,softmax_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 1009.459 MB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 1.88 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 1.58 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 11.12 sec.
INFO: [HLS 200-111]  Elapsed time: 14.58 seconds; current allocated memory: 1.007 GB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 9.02 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 1.65 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.75 seconds; current allocated memory: 1.018 GB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
Command         db_write done; 0.34 sec.
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.45 sec.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 1.023 GB.
Execute         syn_report -verbosereport -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 7.67 sec.
Execute         db_write -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
Command         db_write done; 0.35 sec.
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess myproject.entry209 
Execute         rtl_gen_preprocess relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> 
Execute         rtl_gen_preprocess dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> 
Execute         rtl_gen_preprocess linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> 
Execute         rtl_gen_preprocess relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> 
Execute         rtl_gen_preprocess dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> 
Execute         rtl_gen_preprocess linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> 
Execute         rtl_gen_preprocess softmax_stable<ap_fixed,ap_fixed,softmax_config8> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_entry209' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject.entry209 -vendor xilinx -mg_file /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'myproject_entry209' is 6276 from HDL expression: (~((real_start == 1'b0) | (layer0_V_c_full_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_entry209'.
INFO: [HLS 200-111]  Elapsed time: 8.05 seconds; current allocated memory: 1.033 GB.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject.entry209 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/myproject_entry209 -synmodules myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi 
Execute         gen_rtl myproject.entry209 -style xilinx -f -lang vhdl -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/myproject_entry209 
Execute         gen_rtl myproject.entry209 -style xilinx -f -lang vlog -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/myproject_entry209 
Execute         syn_report -csynth -model myproject.entry209 -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_entry209_csynth.rpt 
Execute         syn_report -rtlxml -model myproject.entry209 -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_entry209_csynth.xml 
Execute         syn_report -verbosereport -model myproject.entry209 -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.verbose.rpt 
Execute         db_write -model myproject.entry209 -f -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.adb 
Execute         gen_tb_info myproject.entry209 -p /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> -vendor xilinx -mg_file /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s'.
Command         create_rtl_model done; 35.31 sec.
INFO: [HLS 200-111]  Elapsed time: 35.38 seconds; current allocated memory: 2.414 GB.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s -synmodules myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi 
Command         gen_rtl done; 0.15 sec.
Execute         gen_rtl relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> -style xilinx -f -lang vhdl -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s 
Execute         gen_rtl relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> -style xilinx -f -lang vlog -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s 
Command         gen_rtl done; 0.12 sec.
Execute         syn_report -csynth -model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s_csynth.rpt 
Command         syn_report done; 3.78 sec.
Execute         syn_report -rtlxml -model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s_csynth.xml 
Command         syn_report done; 1.83 sec.
Execute         syn_report -verbosereport -model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.verbose.rpt 
Command         syn_report done; 37.71 sec.
Execute         db_write -model relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> -f -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.adb 
Command         db_write done; 44.7 sec.
Execute         gen_tb_info relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> -p /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> -vendor xilinx -mg_file /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_325_2_1_1': 560 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s'.
Command         create_rtl_model done; 3.16 sec.
INFO: [HLS 200-111]  Elapsed time: 93.79 seconds; current allocated memory: 2.796 GB.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s -synmodules myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi 
Execute         gen_rtl dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> -style xilinx -f -lang vhdl -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s 
Execute         gen_rtl dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> -style xilinx -f -lang vlog -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_csynth.rpt 
Command         syn_report done; 1.82 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_csynth.xml 
Command         syn_report done; 0.88 sec.
Execute         syn_report -verbosereport -model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.verbose.rpt 
Command         syn_report done; 16.57 sec.
Execute         db_write -model dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> -f -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.adb 
Command         db_write done; 19.26 sec.
Execute         gen_tb_info dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> -p /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> -vendor xilinx -mg_file /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 40.1 seconds; current allocated memory: 2.953 GB.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s -synmodules myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi 
Execute         gen_rtl linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> -style xilinx -f -lang vhdl -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s 
Execute         gen_rtl linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> -style xilinx -f -lang vlog -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s 
Execute         syn_report -csynth -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> -f -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.adb 
Command         db_write done; 3.73 sec.
Execute         gen_tb_info linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> -p /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> -vendor xilinx -mg_file /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 2.957 GB.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s -synmodules myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi 
Execute         gen_rtl relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> -style xilinx -f -lang vhdl -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s 
Execute         gen_rtl relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> -style xilinx -f -lang vlog -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s 
Execute         syn_report -csynth -model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.verbose.rpt 
Command         syn_report done; 0.86 sec.
Execute         db_write -model relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> -f -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.adb 
Command         db_write done; 5.42 sec.
Execute         gen_tb_info relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> -p /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> -vendor xilinx -mg_file /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_205_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 6.51 seconds; current allocated memory: 2.963 GB.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s -synmodules myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi 
Execute         gen_rtl dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> -style xilinx -f -lang vhdl -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s 
Execute         gen_rtl dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> -style xilinx -f -lang vlog -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s 
Execute         syn_report -csynth -model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.verbose.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -model dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> -f -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.adb 
Command         db_write done; 4.01 sec.
Execute         gen_tb_info dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> -p /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> -vendor xilinx -mg_file /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 4.49 seconds; current allocated memory: 2.967 GB.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s -synmodules myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi 
Execute         gen_rtl linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> -style xilinx -f -lang vhdl -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s 
Execute         gen_rtl linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> -style xilinx -f -lang vlog -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s 
Execute         syn_report -csynth -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s_csynth.rpt 
Execute         syn_report -rtlxml -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.verbose.rpt 
Execute         db_write -model linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> -f -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.adb 
Command         db_write done; 3.8 sec.
Execute         gen_tb_info linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> -p /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<ap_fixed,ap_fixed,softmax_config8> -vendor xilinx -mg_file /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_table1' to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb' due to the length limit 60
INFO: [SYN 201-210] Renamed object name 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invert_table2' to 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud' due to the length limit 60
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_mul_12s_12s_20_3_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 2.970 GB.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed,softmax_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s -synmodules myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed,softmax_config8> -style xilinx -f -lang vhdl -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s 
Execute         gen_rtl softmax_stable<ap_fixed,ap_fixed,softmax_config8> -style xilinx -f -lang vlog -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s 
Execute         syn_report -csynth -model softmax_stable<ap_fixed,ap_fixed,softmax_config8> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax_stable<ap_fixed,ap_fixed,softmax_config8> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<ap_fixed,ap_fixed,softmax_config8> -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.verbose.rpt 
Command         syn_report done; 0.68 sec.
Execute         db_write -model softmax_stable<ap_fixed,ap_fixed,softmax_config8> -f -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.adb 
Command         db_write done; 4.27 sec.
Execute         gen_tb_info softmax_stable<ap_fixed,ap_fixed,softmax_config8> -p /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_U0' to 'start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe' due to the length limit 60
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 18.62 sec.
INFO: [HLS 200-111]  Elapsed time: 23.72 seconds; current allocated memory: 3.051 GB.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 2.13 sec.
Execute         syn_report -rtlxml -model myproject -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 1.05 sec.
Execute         syn_report -verbosereport -model myproject -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 10.11 sec.
Execute         db_write -model myproject -f -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 7.88 sec.
Execute         gen_tb_info myproject -p /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
INFO: [RTGEN 206-104] Estimated max fanout for 'myproject_axi' is 12544 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln19_reg_1185_pp0_iter4_reg == 1'd0))
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
INFO: [HLS 200-111]  Elapsed time: 21.55 seconds; current allocated memory: 3.096 GB.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 7.53 sec.
Execute         db_write -model myproject_axi -f -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 5.44 sec.
Execute         gen_tb_info myproject_axi -p /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 7.93 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: myproject.entry209 relu<ap_ufixed,ap_ufixed<2,0,0,0,0>,relu_config2> dense_resource<ap_ufixed,ap_fixed<9,4,5,3,0>,config3> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config4> relu<ap_fixed,ap_ufixed<3,1,0,0,0>,relu_config5> dense_resource<ap_ufixed,ap_fixed<8,4,5,3,0>,config6> linear<ap_fixed,ap_fixed<16,6,0,0,0>,linear_config7> softmax_stable<ap_fixed,ap_fixed,softmax_config8> myproject myproject_axi
INFO-FLOW: Handling components in module [myproject_entry209] ... 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s] ... 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s] ... 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_325_2_1_1.
INFO-FLOW: Append model myproject_axi_mux_325_2_1_1
INFO-FLOW: Found component dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V.
INFO-FLOW: Append model dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V
INFO-FLOW: Handling components in module [linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s] ... 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s] ... 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s] ... 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_205_3_1_1.
INFO-FLOW: Append model myproject_axi_mux_205_3_1_1
INFO-FLOW: Found component dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V.
INFO-FLOW: Append model dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V
INFO-FLOW: Handling components in module [linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s] ... 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_stable_ap_fixed_ap_fixed_softmax_config8_s] ... 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_mul_12s_12s_20_3_1.
INFO-FLOW: Append model myproject_axi_mul_mul_12s_12s_20_3_1
INFO-FLOW: Found component softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb.
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb
INFO-FLOW: Found component softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud.
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w6272_d2_A.
INFO-FLOW: Append model fifo_w6272_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w2_d2_A.
INFO-FLOW: Append model fifo_w2_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w9_d2_A.
INFO-FLOW: Append model fifo_w9_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w14_d2_A.
INFO-FLOW: Append model fifo_w14_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w3_d2_A.
INFO-FLOW: Append model fifo_w3_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe.
INFO-FLOW: Append model start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_2_1
INFO-FLOW: Found component myproject_axi_mux_104_14_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_14_1_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model myproject_entry209
INFO-FLOW: Append model relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s
INFO-FLOW: Append model dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s
INFO-FLOW: Append model linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s
INFO-FLOW: Append model relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s
INFO-FLOW: Append model dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s
INFO-FLOW: Append model linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s
INFO-FLOW: Append model softmax_stable_ap_fixed_ap_fixed_softmax_config8_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_mux_325_2_1_1 dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V myproject_axi_mux_205_3_1_1 dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V myproject_axi_mul_mul_12s_12s_20_3_1 softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud fifo_w6272_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w2_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w9_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w14_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w3_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w8_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe myproject_axi_fpext_32ns_64_2_1 myproject_axi_mux_104_14_1_1 regslice_core myproject_entry209 relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s softmax_stable_ap_fixed_ap_fixed_softmax_config8_s myproject myproject_axi
INFO-FLOW: To file: write model myproject_axi_mux_325_2_1_1
INFO-FLOW: To file: write model dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V
INFO-FLOW: To file: write model myproject_axi_mux_205_3_1_1
INFO-FLOW: To file: write model dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V
INFO-FLOW: To file: write model myproject_axi_mul_mul_12s_12s_20_3_1
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud
INFO-FLOW: To file: write model fifo_w6272_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w2_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w9_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w14_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w3_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_2_1
INFO-FLOW: To file: write model myproject_axi_mux_104_14_1_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_entry209
INFO-FLOW: To file: write model relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s
INFO-FLOW: To file: write model dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s
INFO-FLOW: To file: write model linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s
INFO-FLOW: To file: write model relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s
INFO-FLOW: To file: write model dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s
INFO-FLOW: To file: write model linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s
INFO-FLOW: To file: write model softmax_stable_ap_fixed_ap_fixed_softmax_config8_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 575.04 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s_w3_V_rom' using auto ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s_w6_V_rom' using distributed ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_exp_tabkb_rom' using block ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_ap_fixed_ap_fixed_softmax_config8_s_invertcud_rom' using auto ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.24 sec.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer0_V_c_U(fifo_w6272_d2_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_0_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_1_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_2_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_3_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_4_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_5_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_6_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_7_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_8_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_9_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_10_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_11_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_12_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_13_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_14_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_15_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_16_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_17_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_18_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_19_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_20_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_21_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_22_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_23_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_24_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_25_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_26_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_27_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_28_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_29_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_30_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_31_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_32_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_33_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_34_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_35_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_36_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_37_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_38_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_39_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_40_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_41_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_42_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_43_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_44_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_45_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_46_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_47_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_48_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_49_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_50_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_51_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_52_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_53_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_54_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_55_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_56_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_57_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_58_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_59_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_60_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_61_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_62_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_63_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_64_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_65_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_66_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_67_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_68_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_69_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_70_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_71_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_72_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_73_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_74_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_75_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_76_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_77_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_78_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_79_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_80_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_81_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_82_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_83_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_84_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_85_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_86_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_87_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_88_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_89_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_90_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_91_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_92_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_93_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_94_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_95_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_96_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_97_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_98_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_99_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_100_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_101_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_102_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_103_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_104_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_105_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_106_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_107_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_108_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_109_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_110_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_111_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_112_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_113_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_114_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_115_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_116_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_117_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_118_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_119_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_120_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_121_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_122_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_123_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_124_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_125_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_126_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_127_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_128_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_129_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_130_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_131_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_132_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_133_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_134_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_135_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_136_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_137_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_138_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_139_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_140_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_141_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_142_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_143_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_144_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_145_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_146_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_147_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_148_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_149_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_150_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_151_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_152_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_153_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_154_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_155_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_156_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_157_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_158_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_159_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_160_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_161_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_162_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_163_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_164_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_165_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_166_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_167_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_168_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_169_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_170_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_171_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_172_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_173_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_174_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_175_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_176_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_177_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_178_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_179_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_180_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_181_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_182_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_183_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_184_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_185_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_186_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_187_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_188_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_189_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_190_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_191_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_192_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_193_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_194_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_195_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_196_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_197_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_198_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_199_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_200_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_201_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_202_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_203_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_204_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_205_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_206_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_207_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_208_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_209_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_210_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_211_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_212_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_213_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_214_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_215_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_216_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_217_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_218_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_219_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_220_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_221_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_222_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_223_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_224_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_225_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_226_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_227_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_228_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_229_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_230_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_231_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_232_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_233_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_234_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_235_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_236_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_237_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_238_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_239_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_240_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_241_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_242_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_243_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_244_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_245_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_246_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_247_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_248_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_249_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_250_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_251_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_252_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_253_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_254_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_255_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_256_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_257_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_258_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_259_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_260_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_261_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_262_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_263_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_264_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_265_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_266_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_267_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_268_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_269_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_270_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_271_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_272_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_273_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_274_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_275_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_276_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_277_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_278_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_279_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_280_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_281_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_282_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_283_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_284_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_285_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_286_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_287_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_288_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_289_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_290_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_291_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_292_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_293_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_294_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_295_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_296_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_297_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_298_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_299_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_300_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_301_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_302_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_303_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_304_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_305_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_306_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_307_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_308_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_309_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_310_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_311_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_312_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_313_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_314_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_315_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_316_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_317_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_318_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_319_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_320_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_321_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_322_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_323_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_324_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_325_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_326_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_327_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_328_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_329_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_330_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_331_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_332_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_333_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_334_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_335_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_336_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_337_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_338_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_339_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_340_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_341_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_342_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_343_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_344_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_345_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_346_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_347_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_348_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_349_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_350_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_351_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_352_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_353_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_354_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_355_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_356_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_357_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_358_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_359_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_360_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_361_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_362_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_363_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_364_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_365_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_366_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_367_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_368_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_369_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_370_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_371_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_372_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_373_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_374_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_375_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_376_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_377_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_378_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_379_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_380_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_381_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_382_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_383_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_384_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_385_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_386_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_387_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_388_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_389_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_390_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_391_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_392_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_393_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_394_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_395_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_396_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_397_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_398_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_399_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_400_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_401_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_402_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_403_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_404_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_405_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_406_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_407_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_408_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_409_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_410_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_411_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_412_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_413_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_414_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_415_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_416_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_417_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_418_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_419_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_420_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_421_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_422_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_423_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_424_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_425_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_426_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_427_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_428_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_429_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_430_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_431_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_432_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_433_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_434_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_435_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_436_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_437_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_438_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_439_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_440_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_441_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_442_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_443_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_444_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_445_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_446_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_447_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_448_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_449_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_450_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_451_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_452_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_453_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_454_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_455_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_456_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_457_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_458_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_459_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_460_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_461_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_462_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_463_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_464_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_465_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_466_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_467_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_468_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_469_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_470_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_471_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_472_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_473_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_474_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_475_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_476_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_477_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_478_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_479_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_480_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_481_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_482_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_483_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_484_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_485_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_486_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_487_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_488_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_489_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_490_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_491_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_492_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_493_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_494_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_495_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_496_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_497_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_498_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_499_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_500_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_501_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_502_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_503_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_504_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_505_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_506_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_507_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_508_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_509_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_510_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_511_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_512_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_513_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_514_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_515_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_516_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_517_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_518_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_519_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_520_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_521_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_522_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_523_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_524_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_525_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_526_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_527_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_528_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_529_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_530_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_531_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_532_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_533_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_534_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_535_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_536_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_537_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_538_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_539_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_540_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_541_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_542_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_543_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_544_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_545_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_546_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_547_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_548_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_549_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_550_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_551_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_552_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_553_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_554_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_555_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_556_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_557_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_558_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_559_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_560_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_561_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_562_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_563_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_564_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_565_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_566_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_567_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_568_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_569_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_570_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_571_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_572_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_573_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_574_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_575_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_576_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_577_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_578_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_579_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_580_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_581_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_582_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_583_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_584_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_585_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_586_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_587_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_588_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_589_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_590_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_591_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_592_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_593_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_594_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_595_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_596_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_597_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_598_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_599_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_600_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_601_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_602_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_603_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_604_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_605_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_606_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_607_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_608_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_609_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_610_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_611_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_612_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_613_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_614_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_615_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_616_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_617_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_618_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_619_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_620_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_621_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_622_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_623_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_624_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_625_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_626_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_627_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_628_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_629_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_630_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_631_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_632_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_633_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_634_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_635_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_636_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_637_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_638_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_639_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_640_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_641_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_642_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_643_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_644_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_645_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_646_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_647_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_648_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_649_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_650_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_651_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_652_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_653_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_654_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_655_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_656_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_657_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_658_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_659_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_660_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_661_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_662_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_663_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_664_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_665_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_666_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_667_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_668_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_669_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_670_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_671_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_672_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_673_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_674_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_675_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_676_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_677_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_678_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_679_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_680_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_681_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_682_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_683_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_684_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_685_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_686_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_687_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_688_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_689_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_690_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_691_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_692_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_693_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_694_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_695_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_696_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_697_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_698_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_699_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_700_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_701_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_702_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_703_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_704_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_705_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_706_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_707_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_708_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_709_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_710_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_711_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_712_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_713_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_714_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_715_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_716_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_717_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_718_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_719_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_720_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_721_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_722_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_723_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_724_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_725_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_726_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_727_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_728_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_729_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_730_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_731_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_732_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_733_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_734_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_735_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_736_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_737_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_738_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_739_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_740_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_741_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_742_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_743_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_744_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_745_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_746_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_747_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_748_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_749_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_750_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_751_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_752_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_753_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_754_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_755_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_756_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_757_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_758_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_759_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_760_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_761_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_762_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_763_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_764_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_765_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_766_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_767_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_768_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_769_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_770_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_771_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_772_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_773_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_774_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_775_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_776_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_777_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_778_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_779_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_780_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_781_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_782_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_783_V_U(fifo_w2_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_0_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_1_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_2_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_3_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_4_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_5_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_6_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_7_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_8_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_9_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_10_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_11_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_12_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_13_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_14_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_15_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_16_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_17_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_18_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_19_V_U(fifo_w9_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_0_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_1_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_2_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_3_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_4_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_5_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_6_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_7_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_8_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_9_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_10_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_11_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_12_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_13_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_14_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_15_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_16_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_17_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_18_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_19_V_U(fifo_w14_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_0_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_1_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_2_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_3_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_4_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_5_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_6_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_7_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_8_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_9_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_10_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_11_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_12_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_13_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_14_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_15_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_16_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_17_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_18_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_19_V_U(fifo_w3_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_0_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_1_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_2_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_3_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_4_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_5_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_6_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_7_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_8_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_9_V_U(fifo_w8_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_0_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_1_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_2_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_3_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_4_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_5_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_6_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_7_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_8_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_9_V_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe_U(start_for_relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2dEe)' using Shift Registers.
Command         ap_source done; 31.46 sec.
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=0
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=886 #gSsdmPorts=8
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_0_no_dsp_32_ip.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:34:34 ; elapsed = 00:35:01 . Memory (MB): peak = 4192.246 ; gain = 3779.449 ; free physical = 5580 ; free virtual = 11547
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 575.08 sec.
Command     csynth_design done; 2099.82 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_entry209.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_ufixed_ap_ufixed_2_0_0_0_0_relu_config2_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_9_4_5_3_0_config3_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config4_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_ap_ufixed_3_1_0_0_0_relu_config5_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_ufixed_ap_fixed_8_4_5_3_0_config6_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_ap_fixed_16_6_0_0_0_linear_config7_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_ap_fixed_ap_fixed_softmax_config8_s.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/gabriele/University/GitHub/ALVEO-PYNQ_ML/NN_train/MNIST_Test/HLS_projects/Qkeras_pruned_Dense/hls4ml_PYNQ_prj/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 17.24 sec.
Execute     cleanup_all 
Command     cleanup_all done; 1.26 sec.
