Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Tue Aug  9 02:45:13 2022
| Host             : Julian-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file FPGA_top_power_routed.rpt -pb FPGA_top_power_summary_routed.pb -rpx FPGA_top_power_routed.rpx
| Design           : FPGA_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.237        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.142        |
| Device Static (W)        | 0.095        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.3         |
| Junction Temperature (C) | 27.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        5 |       --- |             --- |
| Slice Logic    |     0.005 |    15504 |       --- |             --- |
|   LUT as Logic |     0.005 |     9626 |     17600 |           54.69 |
|   CARRY4       |    <0.001 |      514 |      4400 |           11.68 |
|   Register     |    <0.001 |     3755 |     35200 |           10.67 |
|   F7/F8 Muxes  |    <0.001 |      407 |     17600 |            2.31 |
|   Others       |     0.000 |       69 |       --- |             --- |
| Signals        |     0.006 |    11059 |       --- |             --- |
| Block RAM      |     0.006 |     11.5 |        60 |           19.17 |
| MMCM           |     0.122 |        1 |         2 |           50.00 |
| I/O            |    <0.001 |       11 |       100 |           11.00 |
| Static Power   |     0.095 |          |           |                 |
| Total          |     0.237 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.019 |      0.004 |
| Vccaux    |       1.800 |     0.073 |       0.068 |      0.006 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------+------------------------------+-----------------+
| Clock         | Domain                       | Constraint (ns) |
+---------------+------------------------------+-----------------+
| clk_out1_MMCM | MMCM_inst/inst/clk_out1_MMCM |            62.5 |
| clkfbout_MMCM | MMCM_inst/inst/clkfbout_MMCM |             8.0 |
| ref_clk       | ref_clk                      |             8.0 |
+---------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| FPGA_top                    |     0.142 |
|   Acron_x32_inst            |     0.012 |
|     FPU_inst                |     0.002 |
|       float_arithmetic_inst |     0.002 |
|     control_unit_inst       |     0.003 |
|     int_divider_inst        |     0.003 |
|     int_multiplier_inst     |     0.004 |
|     register_file_inst      |     0.001 |
|   MMCM_inst                 |     0.123 |
|     inst                    |     0.123 |
|   RAM_inst                  |     0.003 |
|     U0                      |     0.003 |
|       inst_blk_mem_gen      |     0.003 |
|   ROM_inst                  |     0.003 |
|     U0                      |     0.003 |
|       inst_blk_mem_gen      |     0.003 |
+-----------------------------+-----------+


