
Stm32f407_dfu_BTL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008514  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  0800869c  0800869c  0000969c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008750  08008750  0000a0fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008750  08008750  00009750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008758  08008758  0000a0fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008758  08008758  00009758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800875c  0800875c  0000975c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000fc  20000000  08008760  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a0fc  2**0
                  CONTENTS
 10 .bss          00000f6c  200000fc  200000fc  0000a0fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001068  20001068  0000a0fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a0fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001445e  00000000  00000000  0000a12c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a2c  00000000  00000000  0001e58a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001188  00000000  00000000  00021fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d51  00000000  00000000  00023140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024366  00000000  00000000  00023e91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017364  00000000  00000000  000481f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cdb35  00000000  00000000  0005f55b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012d090  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004764  00000000  00000000  0012d0d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  00131838  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000fc 	.word	0x200000fc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008684 	.word	0x08008684

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000100 	.word	0x20000100
 80001c4:	08008684 	.word	0x08008684

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <is_valid_application>:
#include "stm32f4xx_hal.h"

typedef void (*pAppEntry_t)(void);

bool is_valid_application(void)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
    uint32_t app_msp = *((uint32_t*)APP_START_ADDRESS);
 80004fa:	4b12      	ldr	r3, [pc, #72]	@ (8000544 <is_valid_application+0x50>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	607b      	str	r3, [r7, #4]
    uint32_t app_reset = *((uint32_t*)(APP_START_ADDRESS + 4));
 8000500:	4b11      	ldr	r3, [pc, #68]	@ (8000548 <is_valid_application+0x54>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	603b      	str	r3, [r7, #0]

    // Check 1: MSP should point to SRAM (0x20000000 - 0x2001FFFF for STM32F407)
    if ((app_msp >= 0x20000000) && (app_msp <= 0x2001FFFF))
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800050c:	d312      	bcc.n	8000534 <is_valid_application+0x40>
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	4a0e      	ldr	r2, [pc, #56]	@ (800054c <is_valid_application+0x58>)
 8000512:	4293      	cmp	r3, r2
 8000514:	d80e      	bhi.n	8000534 <is_valid_application+0x40>
    {
        // Check 2: Reset vector should point to valid flash area (after bootloader, within flash)
        if ((app_reset >= APP_START_ADDRESS) && (app_reset <= 0x080FFFFF))
 8000516:	683b      	ldr	r3, [r7, #0]
 8000518:	4a0d      	ldr	r2, [pc, #52]	@ (8000550 <is_valid_application+0x5c>)
 800051a:	4293      	cmp	r3, r2
 800051c:	d90a      	bls.n	8000534 <is_valid_application+0x40>
 800051e:	683b      	ldr	r3, [r7, #0]
 8000520:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8000524:	d206      	bcs.n	8000534 <is_valid_application+0x40>
        {
            // Check 3: Reset vector should be properly aligned
            if ((app_reset & 0x1) == 0)
 8000526:	683b      	ldr	r3, [r7, #0]
 8000528:	f003 0301 	and.w	r3, r3, #1
 800052c:	2b00      	cmp	r3, #0
 800052e:	d101      	bne.n	8000534 <is_valid_application+0x40>
            {
                return true;
 8000530:	2301      	movs	r3, #1
 8000532:	e000      	b.n	8000536 <is_valid_application+0x42>
            }
        }
    }
    return false;
 8000534:	2300      	movs	r3, #0
}
 8000536:	4618      	mov	r0, r3
 8000538:	370c      	adds	r7, #12
 800053a:	46bd      	mov	sp, r7
 800053c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop
 8000544:	08010000 	.word	0x08010000
 8000548:	08010004 	.word	0x08010004
 800054c:	2001ffff 	.word	0x2001ffff
 8000550:	0800ffff 	.word	0x0800ffff

08000554 <jump_to_application>:

void jump_to_application(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b084      	sub	sp, #16
 8000558:	af00      	add	r7, sp, #0
    uint32_t app_stack = *((uint32_t*) APP_START_ADDRESS);
 800055a:	4b16      	ldr	r3, [pc, #88]	@ (80005b4 <jump_to_application+0x60>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset = *((uint32_t*) (APP_START_ADDRESS + 4));
 8000560:	4b15      	ldr	r3, [pc, #84]	@ (80005b8 <jump_to_application+0x64>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	60bb      	str	r3, [r7, #8]

    if ((app_stack & 0x2FFE0000U) != APP_STACK_SRANGE_MIN)
 8000566:	68fa      	ldr	r2, [r7, #12]
 8000568:	4b14      	ldr	r3, [pc, #80]	@ (80005bc <jump_to_application+0x68>)
 800056a:	4013      	ands	r3, r2
 800056c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000570:	d11c      	bne.n	80005ac <jump_to_application+0x58>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000572:	b672      	cpsid	i
}
 8000574:	bf00      	nop
        return; // invalid MSP — do not jump

    // Deinit HAL and peripherals to safe state
    __disable_irq();

    HAL_RCC_DeInit();
 8000576:	f003 f8e3 	bl	8003740 <HAL_RCC_DeInit>
    HAL_DeInit();
 800057a:	f000 fadd 	bl	8000b38 <HAL_DeInit>

    // Disable SysTick
    SysTick->CTRL = 0;
 800057e:	4b10      	ldr	r3, [pc, #64]	@ (80005c0 <jump_to_application+0x6c>)
 8000580:	2200      	movs	r2, #0
 8000582:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8000584:	4b0e      	ldr	r3, [pc, #56]	@ (80005c0 <jump_to_application+0x6c>)
 8000586:	2200      	movs	r2, #0
 8000588:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 800058a:	4b0d      	ldr	r3, [pc, #52]	@ (80005c0 <jump_to_application+0x6c>)
 800058c:	2200      	movs	r2, #0
 800058e:	609a      	str	r2, [r3, #8]

    // Set vector table to application
    SCB->VTOR = APP_START_ADDRESS;
 8000590:	4b0c      	ldr	r3, [pc, #48]	@ (80005c4 <jump_to_application+0x70>)
 8000592:	4a08      	ldr	r2, [pc, #32]	@ (80005b4 <jump_to_application+0x60>)
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800059a:	683b      	ldr	r3, [r7, #0]
 800059c:	f383 8808 	msr	MSP, r3
}
 80005a0:	bf00      	nop

    // Set Main Stack Pointer to application's stack
    __set_MSP(app_stack);

    // Jump to application Reset Handler
    pAppEntry_t appEntry = (pAppEntry_t)app_reset;
 80005a2:	68bb      	ldr	r3, [r7, #8]
 80005a4:	607b      	str	r3, [r7, #4]
    appEntry();
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	4798      	blx	r3
 80005aa:	e000      	b.n	80005ae <jump_to_application+0x5a>
        return; // invalid MSP — do not jump
 80005ac:	bf00      	nop
}
 80005ae:	3710      	adds	r7, #16
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	08010000 	.word	0x08010000
 80005b8:	08010004 	.word	0x08010004
 80005bc:	2ffe0000 	.word	0x2ffe0000
 80005c0:	e000e010 	.word	0xe000e010
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <enter_dfu_mode>:
#define BOOTLOADER_MAGIC 0x424F4F54U // 'BOOT'

extern RTC_HandleTypeDef hrtc; // generated by MX_RTC_Init()

void enter_dfu_mode(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0
    // Initialize USB DFU device (generated by CubeMX)
    MX_USB_DEVICE_Init();
 80005cc:	f007 fa92 	bl	8007af4 <MX_USB_DEVICE_Init>

    // Optionally indicate DFU with LED or keep alive loop
    while (1)
    {
        HAL_Delay(1000);
 80005d0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005d4:	f000 fb36 	bl	8000c44 <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80005d8:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005dc:	4802      	ldr	r0, [pc, #8]	@ (80005e8 <enter_dfu_mode+0x20>)
 80005de:	f001 f8f0 	bl	80017c2 <HAL_GPIO_TogglePin>
        HAL_Delay(1000);
 80005e2:	bf00      	nop
 80005e4:	e7f4      	b.n	80005d0 <enter_dfu_mode+0x8>
 80005e6:	bf00      	nop
 80005e8:	40020c00 	.word	0x40020c00

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f000 fa7f 	bl	8000af4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f6:	f000 f82d 	bl	8000654 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fa:	f000 f8e5 	bl	80007c8 <MX_GPIO_Init>
  MX_RTC_Init();
 80005fe:	f000 f893 	bl	8000728 <MX_RTC_Init>
  MX_USB_DEVICE_Init();
 8000602:	f007 fa77 	bl	8007af4 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 8000606:	f000 f8b5 	bl	8000774 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, BOOTLOADER_MAGIC);
 800060a:	4a10      	ldr	r2, [pc, #64]	@ (800064c <main+0x60>)
 800060c:	2100      	movs	r1, #0
 800060e:	4810      	ldr	r0, [pc, #64]	@ (8000650 <main+0x64>)
 8000610:	f003 fa68 	bl	8003ae4 <HAL_RTCEx_BKUPWrite>
  // Check RTC backup register for bootloader request
  uint32_t magic = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0);
 8000614:	2100      	movs	r1, #0
 8000616:	480e      	ldr	r0, [pc, #56]	@ (8000650 <main+0x64>)
 8000618:	f003 fa7e 	bl	8003b18 <HAL_RTCEx_BKUPRead>
 800061c:	6078      	str	r0, [r7, #4]
  if (magic == BOOTLOADER_MAGIC)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	4a0a      	ldr	r2, [pc, #40]	@ (800064c <main+0x60>)
 8000622:	4293      	cmp	r3, r2
 8000624:	d106      	bne.n	8000634 <main+0x48>
  {
      // Clear magic and start DFU
      HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0);
 8000626:	2200      	movs	r2, #0
 8000628:	2100      	movs	r1, #0
 800062a:	4809      	ldr	r0, [pc, #36]	@ (8000650 <main+0x64>)
 800062c:	f003 fa5a 	bl	8003ae4 <HAL_RTCEx_BKUPWrite>
      enter_dfu_mode();
 8000630:	f7ff ffca 	bl	80005c8 <enter_dfu_mode>
  }

  // If application valid, jump to it
  if (is_valid_application())
 8000634:	f7ff ff5e 	bl	80004f4 <is_valid_application>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <main+0x56>
  {
      jump_to_application();
 800063e:	f7ff ff89 	bl	8000554 <jump_to_application>
  }

  // No valid app — start DFU to allow programming
  enter_dfu_mode();
 8000642:	f7ff ffc1 	bl	80005c8 <enter_dfu_mode>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000646:	bf00      	nop
 8000648:	e7fd      	b.n	8000646 <main+0x5a>
 800064a:	bf00      	nop
 800064c:	424f4f54 	.word	0x424f4f54
 8000650:	20000118 	.word	0x20000118

08000654 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b094      	sub	sp, #80	@ 0x50
 8000658:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065a:	f107 0320 	add.w	r3, r7, #32
 800065e:	2230      	movs	r2, #48	@ 0x30
 8000660:	2100      	movs	r1, #0
 8000662:	4618      	mov	r0, r3
 8000664:	f007 ffe2 	bl	800862c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000668:	f107 030c 	add.w	r3, r7, #12
 800066c:	2200      	movs	r2, #0
 800066e:	601a      	str	r2, [r3, #0]
 8000670:	605a      	str	r2, [r3, #4]
 8000672:	609a      	str	r2, [r3, #8]
 8000674:	60da      	str	r2, [r3, #12]
 8000676:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	4b28      	ldr	r3, [pc, #160]	@ (8000720 <SystemClock_Config+0xcc>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	4a27      	ldr	r2, [pc, #156]	@ (8000720 <SystemClock_Config+0xcc>)
 8000682:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000686:	6413      	str	r3, [r2, #64]	@ 0x40
 8000688:	4b25      	ldr	r3, [pc, #148]	@ (8000720 <SystemClock_Config+0xcc>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800068c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000690:	60bb      	str	r3, [r7, #8]
 8000692:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000694:	2300      	movs	r3, #0
 8000696:	607b      	str	r3, [r7, #4]
 8000698:	4b22      	ldr	r3, [pc, #136]	@ (8000724 <SystemClock_Config+0xd0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a21      	ldr	r2, [pc, #132]	@ (8000724 <SystemClock_Config+0xd0>)
 800069e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006a2:	6013      	str	r3, [r2, #0]
 80006a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000724 <SystemClock_Config+0xd0>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006ac:	607b      	str	r3, [r7, #4]
 80006ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80006b0:	2309      	movs	r3, #9
 80006b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006ba:	2301      	movs	r3, #1
 80006bc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006be:	2302      	movs	r3, #2
 80006c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006c8:	2304      	movs	r3, #4
 80006ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80006cc:	2348      	movs	r3, #72	@ 0x48
 80006ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d0:	2302      	movs	r3, #2
 80006d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80006d4:	2303      	movs	r3, #3
 80006d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d8:	f107 0320 	add.w	r3, r7, #32
 80006dc:	4618      	mov	r0, r3
 80006de:	f002 fab5 	bl	8002c4c <HAL_RCC_OscConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006e8:	f000 f8ce 	bl	8000888 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ec:	230f      	movs	r3, #15
 80006ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f0:	2302      	movs	r3, #2
 80006f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000702:	f107 030c 	add.w	r3, r7, #12
 8000706:	2102      	movs	r1, #2
 8000708:	4618      	mov	r0, r3
 800070a:	f002 fd17 	bl	800313c <HAL_RCC_ClockConfig>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000714:	f000 f8b8 	bl	8000888 <Error_Handler>
  }
}
 8000718:	bf00      	nop
 800071a:	3750      	adds	r7, #80	@ 0x50
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	40023800 	.word	0x40023800
 8000724:	40007000 	.word	0x40007000

08000728 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800072c:	4b0f      	ldr	r3, [pc, #60]	@ (800076c <MX_RTC_Init+0x44>)
 800072e:	4a10      	ldr	r2, [pc, #64]	@ (8000770 <MX_RTC_Init+0x48>)
 8000730:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000732:	4b0e      	ldr	r3, [pc, #56]	@ (800076c <MX_RTC_Init+0x44>)
 8000734:	2200      	movs	r2, #0
 8000736:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000738:	4b0c      	ldr	r3, [pc, #48]	@ (800076c <MX_RTC_Init+0x44>)
 800073a:	227f      	movs	r2, #127	@ 0x7f
 800073c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800073e:	4b0b      	ldr	r3, [pc, #44]	@ (800076c <MX_RTC_Init+0x44>)
 8000740:	22ff      	movs	r2, #255	@ 0xff
 8000742:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000744:	4b09      	ldr	r3, [pc, #36]	@ (800076c <MX_RTC_Init+0x44>)
 8000746:	2200      	movs	r2, #0
 8000748:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800074a:	4b08      	ldr	r3, [pc, #32]	@ (800076c <MX_RTC_Init+0x44>)
 800074c:	2200      	movs	r2, #0
 800074e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000750:	4b06      	ldr	r3, [pc, #24]	@ (800076c <MX_RTC_Init+0x44>)
 8000752:	2200      	movs	r2, #0
 8000754:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000756:	4805      	ldr	r0, [pc, #20]	@ (800076c <MX_RTC_Init+0x44>)
 8000758:	f003 f8c0 	bl	80038dc <HAL_RTC_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000762:	f000 f891 	bl	8000888 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20000118 	.word	0x20000118
 8000770:	40002800 	.word	0x40002800

08000774 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000778:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <MX_UART5_Init+0x4c>)
 800077a:	4a12      	ldr	r2, [pc, #72]	@ (80007c4 <MX_UART5_Init+0x50>)
 800077c:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 800077e:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <MX_UART5_Init+0x4c>)
 8000780:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000784:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000786:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <MX_UART5_Init+0x4c>)
 8000788:	2200      	movs	r2, #0
 800078a:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 800078c:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <MX_UART5_Init+0x4c>)
 800078e:	2200      	movs	r2, #0
 8000790:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000792:	4b0b      	ldr	r3, [pc, #44]	@ (80007c0 <MX_UART5_Init+0x4c>)
 8000794:	2200      	movs	r2, #0
 8000796:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000798:	4b09      	ldr	r3, [pc, #36]	@ (80007c0 <MX_UART5_Init+0x4c>)
 800079a:	220c      	movs	r2, #12
 800079c:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800079e:	4b08      	ldr	r3, [pc, #32]	@ (80007c0 <MX_UART5_Init+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <MX_UART5_Init+0x4c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80007aa:	4805      	ldr	r0, [pc, #20]	@ (80007c0 <MX_UART5_Init+0x4c>)
 80007ac:	f003 f9cc 	bl	8003b48 <HAL_UART_Init>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80007b6:	f000 f867 	bl	8000888 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	20000138 	.word	0x20000138
 80007c4:	40005000 	.word	0x40005000

080007c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08a      	sub	sp, #40	@ 0x28
 80007cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ce:	f107 0314 	add.w	r3, r7, #20
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	60da      	str	r2, [r3, #12]
 80007dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	613b      	str	r3, [r7, #16]
 80007e2:	4b27      	ldr	r3, [pc, #156]	@ (8000880 <MX_GPIO_Init+0xb8>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	4a26      	ldr	r2, [pc, #152]	@ (8000880 <MX_GPIO_Init+0xb8>)
 80007e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ee:	4b24      	ldr	r3, [pc, #144]	@ (8000880 <MX_GPIO_Init+0xb8>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007f6:	613b      	str	r3, [r7, #16]
 80007f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	60fb      	str	r3, [r7, #12]
 80007fe:	4b20      	ldr	r3, [pc, #128]	@ (8000880 <MX_GPIO_Init+0xb8>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	4a1f      	ldr	r2, [pc, #124]	@ (8000880 <MX_GPIO_Init+0xb8>)
 8000804:	f043 0308 	orr.w	r3, r3, #8
 8000808:	6313      	str	r3, [r2, #48]	@ 0x30
 800080a:	4b1d      	ldr	r3, [pc, #116]	@ (8000880 <MX_GPIO_Init+0xb8>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	f003 0308 	and.w	r3, r3, #8
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	60bb      	str	r3, [r7, #8]
 800081a:	4b19      	ldr	r3, [pc, #100]	@ (8000880 <MX_GPIO_Init+0xb8>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	4a18      	ldr	r2, [pc, #96]	@ (8000880 <MX_GPIO_Init+0xb8>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6313      	str	r3, [r2, #48]	@ 0x30
 8000826:	4b16      	ldr	r3, [pc, #88]	@ (8000880 <MX_GPIO_Init+0xb8>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60bb      	str	r3, [r7, #8]
 8000830:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	607b      	str	r3, [r7, #4]
 8000836:	4b12      	ldr	r3, [pc, #72]	@ (8000880 <MX_GPIO_Init+0xb8>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	4a11      	ldr	r2, [pc, #68]	@ (8000880 <MX_GPIO_Init+0xb8>)
 800083c:	f043 0304 	orr.w	r3, r3, #4
 8000840:	6313      	str	r3, [r2, #48]	@ 0x30
 8000842:	4b0f      	ldr	r3, [pc, #60]	@ (8000880 <MX_GPIO_Init+0xb8>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	f003 0304 	and.w	r3, r3, #4
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800084e:	2200      	movs	r2, #0
 8000850:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000854:	480b      	ldr	r0, [pc, #44]	@ (8000884 <MX_GPIO_Init+0xbc>)
 8000856:	f000 ff9b 	bl	8001790 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 800085a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800085e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000860:	2301      	movs	r3, #1
 8000862:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000864:	2300      	movs	r3, #0
 8000866:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000868:	2300      	movs	r3, #0
 800086a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800086c:	f107 0314 	add.w	r3, r7, #20
 8000870:	4619      	mov	r1, r3
 8000872:	4804      	ldr	r0, [pc, #16]	@ (8000884 <MX_GPIO_Init+0xbc>)
 8000874:	f000 fdf0 	bl	8001458 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000878:	bf00      	nop
 800087a:	3728      	adds	r7, #40	@ 0x28
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40023800 	.word	0x40023800
 8000884:	40020c00 	.word	0x40020c00

08000888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800088c:	b672      	cpsid	i
}
 800088e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000890:	bf00      	nop
 8000892:	e7fd      	b.n	8000890 <Error_Handler+0x8>

08000894 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	607b      	str	r3, [r7, #4]
 800089e:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <HAL_MspInit+0x4c>)
 80008a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008a2:	4a0f      	ldr	r2, [pc, #60]	@ (80008e0 <HAL_MspInit+0x4c>)
 80008a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80008aa:	4b0d      	ldr	r3, [pc, #52]	@ (80008e0 <HAL_MspInit+0x4c>)
 80008ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008b2:	607b      	str	r3, [r7, #4]
 80008b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008b6:	2300      	movs	r3, #0
 80008b8:	603b      	str	r3, [r7, #0]
 80008ba:	4b09      	ldr	r3, [pc, #36]	@ (80008e0 <HAL_MspInit+0x4c>)
 80008bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008be:	4a08      	ldr	r2, [pc, #32]	@ (80008e0 <HAL_MspInit+0x4c>)
 80008c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80008c6:	4b06      	ldr	r3, [pc, #24]	@ (80008e0 <HAL_MspInit+0x4c>)
 80008c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ce:	603b      	str	r3, [r7, #0]
 80008d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008d2:	bf00      	nop
 80008d4:	370c      	adds	r7, #12
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800

080008e4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b086      	sub	sp, #24
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008ec:	f107 0308 	add.w	r3, r7, #8
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
 80008f8:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a0c      	ldr	r2, [pc, #48]	@ (8000930 <HAL_RTC_MspInit+0x4c>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d111      	bne.n	8000928 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000904:	2302      	movs	r3, #2
 8000906:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000908:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800090c:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800090e:	f107 0308 	add.w	r3, r7, #8
 8000912:	4618      	mov	r0, r3
 8000914:	f002 fe32 	bl	800357c <HAL_RCCEx_PeriphCLKConfig>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 800091e:	f7ff ffb3 	bl	8000888 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000922:	4b04      	ldr	r3, [pc, #16]	@ (8000934 <HAL_RTC_MspInit+0x50>)
 8000924:	2201      	movs	r2, #1
 8000926:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000928:	bf00      	nop
 800092a:	3718      	adds	r7, #24
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40002800 	.word	0x40002800
 8000934:	42470e3c 	.word	0x42470e3c

08000938 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b08a      	sub	sp, #40	@ 0x28
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a28      	ldr	r2, [pc, #160]	@ (80009f8 <HAL_UART_MspInit+0xc0>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d14a      	bne.n	80009f0 <HAL_UART_MspInit+0xb8>
  {
    /* USER CODE BEGIN UART5_MspInit 0 */

    /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
 800095e:	4b27      	ldr	r3, [pc, #156]	@ (80009fc <HAL_UART_MspInit+0xc4>)
 8000960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000962:	4a26      	ldr	r2, [pc, #152]	@ (80009fc <HAL_UART_MspInit+0xc4>)
 8000964:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000968:	6413      	str	r3, [r2, #64]	@ 0x40
 800096a:	4b24      	ldr	r3, [pc, #144]	@ (80009fc <HAL_UART_MspInit+0xc4>)
 800096c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800096e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000972:	613b      	str	r3, [r7, #16]
 8000974:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	4b20      	ldr	r3, [pc, #128]	@ (80009fc <HAL_UART_MspInit+0xc4>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	4a1f      	ldr	r2, [pc, #124]	@ (80009fc <HAL_UART_MspInit+0xc4>)
 8000980:	f043 0304 	orr.w	r3, r3, #4
 8000984:	6313      	str	r3, [r2, #48]	@ 0x30
 8000986:	4b1d      	ldr	r3, [pc, #116]	@ (80009fc <HAL_UART_MspInit+0xc4>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	f003 0304 	and.w	r3, r3, #4
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	60bb      	str	r3, [r7, #8]
 8000996:	4b19      	ldr	r3, [pc, #100]	@ (80009fc <HAL_UART_MspInit+0xc4>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800099a:	4a18      	ldr	r2, [pc, #96]	@ (80009fc <HAL_UART_MspInit+0xc4>)
 800099c:	f043 0308 	orr.w	r3, r3, #8
 80009a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009a2:	4b16      	ldr	r3, [pc, #88]	@ (80009fc <HAL_UART_MspInit+0xc4>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a6:	f003 0308 	and.w	r3, r3, #8
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80009ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b4:	2302      	movs	r3, #2
 80009b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009bc:	2303      	movs	r3, #3
 80009be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80009c0:	2308      	movs	r3, #8
 80009c2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	4619      	mov	r1, r3
 80009ca:	480d      	ldr	r0, [pc, #52]	@ (8000a00 <HAL_UART_MspInit+0xc8>)
 80009cc:	f000 fd44 	bl	8001458 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80009d0:	2304      	movs	r3, #4
 80009d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d4:	2302      	movs	r3, #2
 80009d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009dc:	2303      	movs	r3, #3
 80009de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80009e0:	2308      	movs	r3, #8
 80009e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	4619      	mov	r1, r3
 80009ea:	4806      	ldr	r0, [pc, #24]	@ (8000a04 <HAL_UART_MspInit+0xcc>)
 80009ec:	f000 fd34 	bl	8001458 <HAL_GPIO_Init>

    /* USER CODE END UART5_MspInit 1 */

  }

}
 80009f0:	bf00      	nop
 80009f2:	3728      	adds	r7, #40	@ 0x28
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	40005000 	.word	0x40005000
 80009fc:	40023800 	.word	0x40023800
 8000a00:	40020800 	.word	0x40020800
 8000a04:	40020c00 	.word	0x40020c00

08000a08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a0c:	bf00      	nop
 8000a0e:	e7fd      	b.n	8000a0c <NMI_Handler+0x4>

08000a10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a14:	bf00      	nop
 8000a16:	e7fd      	b.n	8000a14 <HardFault_Handler+0x4>

08000a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a1c:	bf00      	nop
 8000a1e:	e7fd      	b.n	8000a1c <MemManage_Handler+0x4>

08000a20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <BusFault_Handler+0x4>

08000a28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a2c:	bf00      	nop
 8000a2e:	e7fd      	b.n	8000a2c <UsageFault_Handler+0x4>

08000a30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a34:	bf00      	nop
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr

08000a3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a42:	bf00      	nop
 8000a44:	46bd      	mov	sp, r7
 8000a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4a:	4770      	bx	lr

08000a4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr

08000a5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a5e:	f000 f8d1 	bl	8000c04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
	...

08000a68 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000a6c:	4802      	ldr	r0, [pc, #8]	@ (8000a78 <OTG_FS_IRQHandler+0x10>)
 8000a6e:	f001 f841 	bl	8001af4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000a72:	bf00      	nop
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	20000760 	.word	0x20000760

08000a7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a80:	4b06      	ldr	r3, [pc, #24]	@ (8000a9c <SystemInit+0x20>)
 8000a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a86:	4a05      	ldr	r2, [pc, #20]	@ (8000a9c <SystemInit+0x20>)
 8000a88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000aa0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ad8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000aa4:	f7ff ffea 	bl	8000a7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000aa8:	480c      	ldr	r0, [pc, #48]	@ (8000adc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000aaa:	490d      	ldr	r1, [pc, #52]	@ (8000ae0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000aac:	4a0d      	ldr	r2, [pc, #52]	@ (8000ae4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000aae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ab0:	e002      	b.n	8000ab8 <LoopCopyDataInit>

08000ab2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ab2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ab4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ab6:	3304      	adds	r3, #4

08000ab8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000abc:	d3f9      	bcc.n	8000ab2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000abe:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ac0:	4c0a      	ldr	r4, [pc, #40]	@ (8000aec <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ac2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ac4:	e001      	b.n	8000aca <LoopFillZerobss>

08000ac6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ac6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac8:	3204      	adds	r2, #4

08000aca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000acc:	d3fb      	bcc.n	8000ac6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ace:	f007 fdb5 	bl	800863c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ad2:	f7ff fd8b 	bl	80005ec <main>
  bx  lr    
 8000ad6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ad8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000adc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ae0:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 8000ae4:	08008760 	.word	0x08008760
  ldr r2, =_sbss
 8000ae8:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 8000aec:	20001068 	.word	0x20001068

08000af0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000af0:	e7fe      	b.n	8000af0 <ADC_IRQHandler>
	...

08000af4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000af8:	4b0e      	ldr	r3, [pc, #56]	@ (8000b34 <HAL_Init+0x40>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a0d      	ldr	r2, [pc, #52]	@ (8000b34 <HAL_Init+0x40>)
 8000afe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b02:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b04:	4b0b      	ldr	r3, [pc, #44]	@ (8000b34 <HAL_Init+0x40>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a0a      	ldr	r2, [pc, #40]	@ (8000b34 <HAL_Init+0x40>)
 8000b0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b0e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b10:	4b08      	ldr	r3, [pc, #32]	@ (8000b34 <HAL_Init+0x40>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a07      	ldr	r2, [pc, #28]	@ (8000b34 <HAL_Init+0x40>)
 8000b16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b1a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b1c:	2003      	movs	r0, #3
 8000b1e:	f000 f985 	bl	8000e2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b22:	200f      	movs	r0, #15
 8000b24:	f000 f83e 	bl	8000ba4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b28:	f7ff feb4 	bl	8000894 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	40023c00 	.word	0x40023c00

08000b38 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000b3c:	4b11      	ldr	r3, [pc, #68]	@ (8000b84 <HAL_DeInit+0x4c>)
 8000b3e:	4a12      	ldr	r2, [pc, #72]	@ (8000b88 <HAL_DeInit+0x50>)
 8000b40:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000b42:	4b10      	ldr	r3, [pc, #64]	@ (8000b84 <HAL_DeInit+0x4c>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000b48:	4b0e      	ldr	r3, [pc, #56]	@ (8000b84 <HAL_DeInit+0x4c>)
 8000b4a:	4a10      	ldr	r2, [pc, #64]	@ (8000b8c <HAL_DeInit+0x54>)
 8000b4c:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8000b84 <HAL_DeInit+0x4c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000b54:	4b0b      	ldr	r3, [pc, #44]	@ (8000b84 <HAL_DeInit+0x4c>)
 8000b56:	4a0e      	ldr	r2, [pc, #56]	@ (8000b90 <HAL_DeInit+0x58>)
 8000b58:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b84 <HAL_DeInit+0x4c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000b60:	4b08      	ldr	r3, [pc, #32]	@ (8000b84 <HAL_DeInit+0x4c>)
 8000b62:	22c1      	movs	r2, #193	@ 0xc1
 8000b64:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000b66:	4b07      	ldr	r3, [pc, #28]	@ (8000b84 <HAL_DeInit+0x4c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000b6c:	4b05      	ldr	r3, [pc, #20]	@ (8000b84 <HAL_DeInit+0x4c>)
 8000b6e:	2201      	movs	r2, #1
 8000b70:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000b72:	4b04      	ldr	r3, [pc, #16]	@ (8000b84 <HAL_DeInit+0x4c>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000b78:	f000 f80c 	bl	8000b94 <HAL_MspDeInit>
    
  /* Return function status */
  return HAL_OK;
 8000b7c:	2300      	movs	r3, #0
}
 8000b7e:	4618      	mov	r0, r3
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40023800 	.word	0x40023800
 8000b88:	f6fec9ff 	.word	0xf6fec9ff
 8000b8c:	04777933 	.word	0x04777933
 8000b90:	226011ff 	.word	0x226011ff

08000b94 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
	...

08000ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <HAL_InitTick+0x54>)
 8000bae:	681a      	ldr	r2, [r3, #0]
 8000bb0:	4b12      	ldr	r3, [pc, #72]	@ (8000bfc <HAL_InitTick+0x58>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f000 f967 	bl	8000e96 <HAL_SYSTICK_Config>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e00e      	b.n	8000bf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	2b0f      	cmp	r3, #15
 8000bd6:	d80a      	bhi.n	8000bee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	6879      	ldr	r1, [r7, #4]
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	f000 f92f 	bl	8000e42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be4:	4a06      	ldr	r2, [pc, #24]	@ (8000c00 <HAL_InitTick+0x5c>)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000bea:	2300      	movs	r3, #0
 8000bec:	e000      	b.n	8000bf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000bee:	2301      	movs	r3, #1
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	3708      	adds	r7, #8
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	20000000 	.word	0x20000000
 8000bfc:	20000008 	.word	0x20000008
 8000c00:	20000004 	.word	0x20000004

08000c04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c08:	4b06      	ldr	r3, [pc, #24]	@ (8000c24 <HAL_IncTick+0x20>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	461a      	mov	r2, r3
 8000c0e:	4b06      	ldr	r3, [pc, #24]	@ (8000c28 <HAL_IncTick+0x24>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	4413      	add	r3, r2
 8000c14:	4a04      	ldr	r2, [pc, #16]	@ (8000c28 <HAL_IncTick+0x24>)
 8000c16:	6013      	str	r3, [r2, #0]
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	20000008 	.word	0x20000008
 8000c28:	20000180 	.word	0x20000180

08000c2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000c30:	4b03      	ldr	r3, [pc, #12]	@ (8000c40 <HAL_GetTick+0x14>)
 8000c32:	681b      	ldr	r3, [r3, #0]
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	20000180 	.word	0x20000180

08000c44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c4c:	f7ff ffee 	bl	8000c2c <HAL_GetTick>
 8000c50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c5c:	d005      	beq.n	8000c6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <HAL_Delay+0x44>)
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	461a      	mov	r2, r3
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	4413      	add	r3, r2
 8000c68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c6a:	bf00      	nop
 8000c6c:	f7ff ffde 	bl	8000c2c <HAL_GetTick>
 8000c70:	4602      	mov	r2, r0
 8000c72:	68bb      	ldr	r3, [r7, #8]
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	68fa      	ldr	r2, [r7, #12]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d8f7      	bhi.n	8000c6c <HAL_Delay+0x28>
  {
  }
}
 8000c7c:	bf00      	nop
 8000c7e:	bf00      	nop
 8000c80:	3710      	adds	r7, #16
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	20000008 	.word	0x20000008

08000c8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b085      	sub	sp, #20
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	f003 0307 	and.w	r3, r3, #7
 8000c9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ca2:	68ba      	ldr	r2, [r7, #8]
 8000ca4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ca8:	4013      	ands	r3, r2
 8000caa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cbe:	4a04      	ldr	r2, [pc, #16]	@ (8000cd0 <__NVIC_SetPriorityGrouping+0x44>)
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	60d3      	str	r3, [r2, #12]
}
 8000cc4:	bf00      	nop
 8000cc6:	3714      	adds	r7, #20
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	e000ed00 	.word	0xe000ed00

08000cd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cd8:	4b04      	ldr	r3, [pc, #16]	@ (8000cec <__NVIC_GetPriorityGrouping+0x18>)
 8000cda:	68db      	ldr	r3, [r3, #12]
 8000cdc:	0a1b      	lsrs	r3, r3, #8
 8000cde:	f003 0307 	and.w	r3, r3, #7
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cea:	4770      	bx	lr
 8000cec:	e000ed00 	.word	0xe000ed00

08000cf0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	db0b      	blt.n	8000d1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	f003 021f 	and.w	r2, r3, #31
 8000d08:	4907      	ldr	r1, [pc, #28]	@ (8000d28 <__NVIC_EnableIRQ+0x38>)
 8000d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0e:	095b      	lsrs	r3, r3, #5
 8000d10:	2001      	movs	r0, #1
 8000d12:	fa00 f202 	lsl.w	r2, r0, r2
 8000d16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d1a:	bf00      	nop
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	e000e100 	.word	0xe000e100

08000d2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b083      	sub	sp, #12
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	4603      	mov	r3, r0
 8000d34:	6039      	str	r1, [r7, #0]
 8000d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	db0a      	blt.n	8000d56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	b2da      	uxtb	r2, r3
 8000d44:	490c      	ldr	r1, [pc, #48]	@ (8000d78 <__NVIC_SetPriority+0x4c>)
 8000d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d4a:	0112      	lsls	r2, r2, #4
 8000d4c:	b2d2      	uxtb	r2, r2
 8000d4e:	440b      	add	r3, r1
 8000d50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d54:	e00a      	b.n	8000d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	b2da      	uxtb	r2, r3
 8000d5a:	4908      	ldr	r1, [pc, #32]	@ (8000d7c <__NVIC_SetPriority+0x50>)
 8000d5c:	79fb      	ldrb	r3, [r7, #7]
 8000d5e:	f003 030f 	and.w	r3, r3, #15
 8000d62:	3b04      	subs	r3, #4
 8000d64:	0112      	lsls	r2, r2, #4
 8000d66:	b2d2      	uxtb	r2, r2
 8000d68:	440b      	add	r3, r1
 8000d6a:	761a      	strb	r2, [r3, #24]
}
 8000d6c:	bf00      	nop
 8000d6e:	370c      	adds	r7, #12
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	e000e100 	.word	0xe000e100
 8000d7c:	e000ed00 	.word	0xe000ed00

08000d80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b089      	sub	sp, #36	@ 0x24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	60f8      	str	r0, [r7, #12]
 8000d88:	60b9      	str	r1, [r7, #8]
 8000d8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	f003 0307 	and.w	r3, r3, #7
 8000d92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d94:	69fb      	ldr	r3, [r7, #28]
 8000d96:	f1c3 0307 	rsb	r3, r3, #7
 8000d9a:	2b04      	cmp	r3, #4
 8000d9c:	bf28      	it	cs
 8000d9e:	2304      	movcs	r3, #4
 8000da0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	3304      	adds	r3, #4
 8000da6:	2b06      	cmp	r3, #6
 8000da8:	d902      	bls.n	8000db0 <NVIC_EncodePriority+0x30>
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	3b03      	subs	r3, #3
 8000dae:	e000      	b.n	8000db2 <NVIC_EncodePriority+0x32>
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000db4:	f04f 32ff 	mov.w	r2, #4294967295
 8000db8:	69bb      	ldr	r3, [r7, #24]
 8000dba:	fa02 f303 	lsl.w	r3, r2, r3
 8000dbe:	43da      	mvns	r2, r3
 8000dc0:	68bb      	ldr	r3, [r7, #8]
 8000dc2:	401a      	ands	r2, r3
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd2:	43d9      	mvns	r1, r3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dd8:	4313      	orrs	r3, r2
         );
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3724      	adds	r7, #36	@ 0x24
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr
	...

08000de8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b082      	sub	sp, #8
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3b01      	subs	r3, #1
 8000df4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000df8:	d301      	bcc.n	8000dfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e00f      	b.n	8000e1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8000e28 <SysTick_Config+0x40>)
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	3b01      	subs	r3, #1
 8000e04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e06:	210f      	movs	r1, #15
 8000e08:	f04f 30ff 	mov.w	r0, #4294967295
 8000e0c:	f7ff ff8e 	bl	8000d2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e10:	4b05      	ldr	r3, [pc, #20]	@ (8000e28 <SysTick_Config+0x40>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e16:	4b04      	ldr	r3, [pc, #16]	@ (8000e28 <SysTick_Config+0x40>)
 8000e18:	2207      	movs	r2, #7
 8000e1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e1c:	2300      	movs	r3, #0
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3708      	adds	r7, #8
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	e000e010 	.word	0xe000e010

08000e2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e34:	6878      	ldr	r0, [r7, #4]
 8000e36:	f7ff ff29 	bl	8000c8c <__NVIC_SetPriorityGrouping>
}
 8000e3a:	bf00      	nop
 8000e3c:	3708      	adds	r7, #8
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}

08000e42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e42:	b580      	push	{r7, lr}
 8000e44:	b086      	sub	sp, #24
 8000e46:	af00      	add	r7, sp, #0
 8000e48:	4603      	mov	r3, r0
 8000e4a:	60b9      	str	r1, [r7, #8]
 8000e4c:	607a      	str	r2, [r7, #4]
 8000e4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e54:	f7ff ff3e 	bl	8000cd4 <__NVIC_GetPriorityGrouping>
 8000e58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e5a:	687a      	ldr	r2, [r7, #4]
 8000e5c:	68b9      	ldr	r1, [r7, #8]
 8000e5e:	6978      	ldr	r0, [r7, #20]
 8000e60:	f7ff ff8e 	bl	8000d80 <NVIC_EncodePriority>
 8000e64:	4602      	mov	r2, r0
 8000e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f7ff ff5d 	bl	8000d2c <__NVIC_SetPriority>
}
 8000e72:	bf00      	nop
 8000e74:	3718      	adds	r7, #24
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b082      	sub	sp, #8
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	4603      	mov	r3, r0
 8000e82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff ff31 	bl	8000cf0 <__NVIC_EnableIRQ>
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e9e:	6878      	ldr	r0, [r7, #4]
 8000ea0:	f7ff ffa2 	bl	8000de8 <SysTick_Config>
 8000ea4:	4603      	mov	r3, r0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
	...

08000eb0 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	60f8      	str	r0, [r7, #12]
 8000eb8:	60b9      	str	r1, [r7, #8]
 8000eba:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000ebe:	4b23      	ldr	r3, [pc, #140]	@ (8000f4c <HAL_FLASH_Program+0x9c>)
 8000ec0:	7e1b      	ldrb	r3, [r3, #24]
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d101      	bne.n	8000eca <HAL_FLASH_Program+0x1a>
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	e03b      	b.n	8000f42 <HAL_FLASH_Program+0x92>
 8000eca:	4b20      	ldr	r3, [pc, #128]	@ (8000f4c <HAL_FLASH_Program+0x9c>)
 8000ecc:	2201      	movs	r2, #1
 8000ece:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000ed0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000ed4:	f000 f870 	bl	8000fb8 <FLASH_WaitForLastOperation>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8000edc:	7dfb      	ldrb	r3, [r7, #23]
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d12b      	bne.n	8000f3a <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d105      	bne.n	8000ef4 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8000ee8:	783b      	ldrb	r3, [r7, #0]
 8000eea:	4619      	mov	r1, r3
 8000eec:	68b8      	ldr	r0, [r7, #8]
 8000eee:	f000 f91b 	bl	8001128 <FLASH_Program_Byte>
 8000ef2:	e016      	b.n	8000f22 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d105      	bne.n	8000f06 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8000efa:	883b      	ldrh	r3, [r7, #0]
 8000efc:	4619      	mov	r1, r3
 8000efe:	68b8      	ldr	r0, [r7, #8]
 8000f00:	f000 f8ee 	bl	80010e0 <FLASH_Program_HalfWord>
 8000f04:	e00d      	b.n	8000f22 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	2b02      	cmp	r3, #2
 8000f0a:	d105      	bne.n	8000f18 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	4619      	mov	r1, r3
 8000f10:	68b8      	ldr	r0, [r7, #8]
 8000f12:	f000 f8c3 	bl	800109c <FLASH_Program_Word>
 8000f16:	e004      	b.n	8000f22 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8000f18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f1c:	68b8      	ldr	r0, [r7, #8]
 8000f1e:	f000 f88b 	bl	8001038 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000f22:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000f26:	f000 f847 	bl	8000fb8 <FLASH_WaitForLastOperation>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8000f2e:	4b08      	ldr	r3, [pc, #32]	@ (8000f50 <HAL_FLASH_Program+0xa0>)
 8000f30:	691b      	ldr	r3, [r3, #16]
 8000f32:	4a07      	ldr	r2, [pc, #28]	@ (8000f50 <HAL_FLASH_Program+0xa0>)
 8000f34:	f023 0301 	bic.w	r3, r3, #1
 8000f38:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000f3a:	4b04      	ldr	r3, [pc, #16]	@ (8000f4c <HAL_FLASH_Program+0x9c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	761a      	strb	r2, [r3, #24]

  return status;
 8000f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	3718      	adds	r7, #24
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	2000000c 	.word	0x2000000c
 8000f50:	40023c00 	.word	0x40023c00

08000f54 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <HAL_FLASH_Unlock+0x38>)
 8000f60:	691b      	ldr	r3, [r3, #16]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	da0b      	bge.n	8000f7e <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000f66:	4b09      	ldr	r3, [pc, #36]	@ (8000f8c <HAL_FLASH_Unlock+0x38>)
 8000f68:	4a09      	ldr	r2, [pc, #36]	@ (8000f90 <HAL_FLASH_Unlock+0x3c>)
 8000f6a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000f6c:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <HAL_FLASH_Unlock+0x38>)
 8000f6e:	4a09      	ldr	r2, [pc, #36]	@ (8000f94 <HAL_FLASH_Unlock+0x40>)
 8000f70:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000f72:	4b06      	ldr	r3, [pc, #24]	@ (8000f8c <HAL_FLASH_Unlock+0x38>)
 8000f74:	691b      	ldr	r3, [r3, #16]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	da01      	bge.n	8000f7e <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8000f7a:	2301      	movs	r3, #1
 8000f7c:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8000f7e:	79fb      	ldrb	r3, [r7, #7]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	370c      	adds	r7, #12
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr
 8000f8c:	40023c00 	.word	0x40023c00
 8000f90:	45670123 	.word	0x45670123
 8000f94:	cdef89ab 	.word	0xcdef89ab

08000f98 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8000f9c:	4b05      	ldr	r3, [pc, #20]	@ (8000fb4 <HAL_FLASH_Lock+0x1c>)
 8000f9e:	691b      	ldr	r3, [r3, #16]
 8000fa0:	4a04      	ldr	r2, [pc, #16]	@ (8000fb4 <HAL_FLASH_Lock+0x1c>)
 8000fa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000fa6:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8000fa8:	2300      	movs	r3, #0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	40023c00 	.word	0x40023c00

08000fb8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001030 <FLASH_WaitForLastOperation+0x78>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8000fca:	f7ff fe2f 	bl	8000c2c <HAL_GetTick>
 8000fce:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8000fd0:	e010      	b.n	8000ff4 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fd8:	d00c      	beq.n	8000ff4 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d007      	beq.n	8000ff0 <FLASH_WaitForLastOperation+0x38>
 8000fe0:	f7ff fe24 	bl	8000c2c <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	429a      	cmp	r2, r3
 8000fee:	d201      	bcs.n	8000ff4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	e019      	b.n	8001028 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8000ff4:	4b0f      	ldr	r3, [pc, #60]	@ (8001034 <FLASH_WaitForLastOperation+0x7c>)
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d1e8      	bne.n	8000fd2 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001000:	4b0c      	ldr	r3, [pc, #48]	@ (8001034 <FLASH_WaitForLastOperation+0x7c>)
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	f003 0301 	and.w	r3, r3, #1
 8001008:	2b00      	cmp	r3, #0
 800100a:	d002      	beq.n	8001012 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800100c:	4b09      	ldr	r3, [pc, #36]	@ (8001034 <FLASH_WaitForLastOperation+0x7c>)
 800100e:	2201      	movs	r2, #1
 8001010:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001012:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <FLASH_WaitForLastOperation+0x7c>)
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 800101a:	2b00      	cmp	r3, #0
 800101c:	d003      	beq.n	8001026 <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800101e:	f000 f8a5 	bl	800116c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e000      	b.n	8001028 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001026:	2300      	movs	r3, #0

}
 8001028:	4618      	mov	r0, r3
 800102a:	3710      	adds	r7, #16
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	2000000c 	.word	0x2000000c
 8001034:	40023c00 	.word	0x40023c00

08001038 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001044:	4b14      	ldr	r3, [pc, #80]	@ (8001098 <FLASH_Program_DoubleWord+0x60>)
 8001046:	691b      	ldr	r3, [r3, #16]
 8001048:	4a13      	ldr	r2, [pc, #76]	@ (8001098 <FLASH_Program_DoubleWord+0x60>)
 800104a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800104e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001050:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <FLASH_Program_DoubleWord+0x60>)
 8001052:	691b      	ldr	r3, [r3, #16]
 8001054:	4a10      	ldr	r2, [pc, #64]	@ (8001098 <FLASH_Program_DoubleWord+0x60>)
 8001056:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800105a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800105c:	4b0e      	ldr	r3, [pc, #56]	@ (8001098 <FLASH_Program_DoubleWord+0x60>)
 800105e:	691b      	ldr	r3, [r3, #16]
 8001060:	4a0d      	ldr	r2, [pc, #52]	@ (8001098 <FLASH_Program_DoubleWord+0x60>)
 8001062:	f043 0301 	orr.w	r3, r3, #1
 8001066:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	683a      	ldr	r2, [r7, #0]
 800106c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800106e:	f3bf 8f6f 	isb	sy
}
 8001072:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001074:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	f04f 0300 	mov.w	r3, #0
 8001080:	000a      	movs	r2, r1
 8001082:	2300      	movs	r3, #0
 8001084:	68f9      	ldr	r1, [r7, #12]
 8001086:	3104      	adds	r1, #4
 8001088:	4613      	mov	r3, r2
 800108a:	600b      	str	r3, [r1, #0]
}
 800108c:	bf00      	nop
 800108e:	3714      	adds	r7, #20
 8001090:	46bd      	mov	sp, r7
 8001092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001096:	4770      	bx	lr
 8001098:	40023c00 	.word	0x40023c00

0800109c <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
 80010a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80010a6:	4b0d      	ldr	r3, [pc, #52]	@ (80010dc <FLASH_Program_Word+0x40>)
 80010a8:	691b      	ldr	r3, [r3, #16]
 80010aa:	4a0c      	ldr	r2, [pc, #48]	@ (80010dc <FLASH_Program_Word+0x40>)
 80010ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80010b0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80010b2:	4b0a      	ldr	r3, [pc, #40]	@ (80010dc <FLASH_Program_Word+0x40>)
 80010b4:	691b      	ldr	r3, [r3, #16]
 80010b6:	4a09      	ldr	r2, [pc, #36]	@ (80010dc <FLASH_Program_Word+0x40>)
 80010b8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80010be:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <FLASH_Program_Word+0x40>)
 80010c0:	691b      	ldr	r3, [r3, #16]
 80010c2:	4a06      	ldr	r2, [pc, #24]	@ (80010dc <FLASH_Program_Word+0x40>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	683a      	ldr	r2, [r7, #0]
 80010ce:	601a      	str	r2, [r3, #0]
}
 80010d0:	bf00      	nop
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr
 80010dc:	40023c00 	.word	0x40023c00

080010e0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	460b      	mov	r3, r1
 80010ea:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80010ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001124 <FLASH_Program_HalfWord+0x44>)
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001124 <FLASH_Program_HalfWord+0x44>)
 80010f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80010f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80010f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001124 <FLASH_Program_HalfWord+0x44>)
 80010fa:	691b      	ldr	r3, [r3, #16]
 80010fc:	4a09      	ldr	r2, [pc, #36]	@ (8001124 <FLASH_Program_HalfWord+0x44>)
 80010fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001102:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001104:	4b07      	ldr	r3, [pc, #28]	@ (8001124 <FLASH_Program_HalfWord+0x44>)
 8001106:	691b      	ldr	r3, [r3, #16]
 8001108:	4a06      	ldr	r2, [pc, #24]	@ (8001124 <FLASH_Program_HalfWord+0x44>)
 800110a:	f043 0301 	orr.w	r3, r3, #1
 800110e:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	887a      	ldrh	r2, [r7, #2]
 8001114:	801a      	strh	r2, [r3, #0]
}
 8001116:	bf00      	nop
 8001118:	370c      	adds	r7, #12
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	40023c00 	.word	0x40023c00

08001128 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
 8001130:	460b      	mov	r3, r1
 8001132:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001134:	4b0c      	ldr	r3, [pc, #48]	@ (8001168 <FLASH_Program_Byte+0x40>)
 8001136:	691b      	ldr	r3, [r3, #16]
 8001138:	4a0b      	ldr	r2, [pc, #44]	@ (8001168 <FLASH_Program_Byte+0x40>)
 800113a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800113e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001140:	4b09      	ldr	r3, [pc, #36]	@ (8001168 <FLASH_Program_Byte+0x40>)
 8001142:	4a09      	ldr	r2, [pc, #36]	@ (8001168 <FLASH_Program_Byte+0x40>)
 8001144:	691b      	ldr	r3, [r3, #16]
 8001146:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001148:	4b07      	ldr	r3, [pc, #28]	@ (8001168 <FLASH_Program_Byte+0x40>)
 800114a:	691b      	ldr	r3, [r3, #16]
 800114c:	4a06      	ldr	r2, [pc, #24]	@ (8001168 <FLASH_Program_Byte+0x40>)
 800114e:	f043 0301 	orr.w	r3, r3, #1
 8001152:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	78fa      	ldrb	r2, [r7, #3]
 8001158:	701a      	strb	r2, [r3, #0]
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
 8001166:	bf00      	nop
 8001168:	40023c00 	.word	0x40023c00

0800116c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001170:	4b27      	ldr	r3, [pc, #156]	@ (8001210 <FLASH_SetErrorCode+0xa4>)
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	f003 0310 	and.w	r3, r3, #16
 8001178:	2b00      	cmp	r3, #0
 800117a:	d008      	beq.n	800118e <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800117c:	4b25      	ldr	r3, [pc, #148]	@ (8001214 <FLASH_SetErrorCode+0xa8>)
 800117e:	69db      	ldr	r3, [r3, #28]
 8001180:	f043 0310 	orr.w	r3, r3, #16
 8001184:	4a23      	ldr	r2, [pc, #140]	@ (8001214 <FLASH_SetErrorCode+0xa8>)
 8001186:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001188:	4b21      	ldr	r3, [pc, #132]	@ (8001210 <FLASH_SetErrorCode+0xa4>)
 800118a:	2210      	movs	r2, #16
 800118c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800118e:	4b20      	ldr	r3, [pc, #128]	@ (8001210 <FLASH_SetErrorCode+0xa4>)
 8001190:	68db      	ldr	r3, [r3, #12]
 8001192:	f003 0320 	and.w	r3, r3, #32
 8001196:	2b00      	cmp	r3, #0
 8001198:	d008      	beq.n	80011ac <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800119a:	4b1e      	ldr	r3, [pc, #120]	@ (8001214 <FLASH_SetErrorCode+0xa8>)
 800119c:	69db      	ldr	r3, [r3, #28]
 800119e:	f043 0308 	orr.w	r3, r3, #8
 80011a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001214 <FLASH_SetErrorCode+0xa8>)
 80011a4:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80011a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001210 <FLASH_SetErrorCode+0xa4>)
 80011a8:	2220      	movs	r2, #32
 80011aa:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80011ac:	4b18      	ldr	r3, [pc, #96]	@ (8001210 <FLASH_SetErrorCode+0xa4>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d008      	beq.n	80011ca <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80011b8:	4b16      	ldr	r3, [pc, #88]	@ (8001214 <FLASH_SetErrorCode+0xa8>)
 80011ba:	69db      	ldr	r3, [r3, #28]
 80011bc:	f043 0304 	orr.w	r3, r3, #4
 80011c0:	4a14      	ldr	r2, [pc, #80]	@ (8001214 <FLASH_SetErrorCode+0xa8>)
 80011c2:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80011c4:	4b12      	ldr	r3, [pc, #72]	@ (8001210 <FLASH_SetErrorCode+0xa4>)
 80011c6:	2240      	movs	r2, #64	@ 0x40
 80011c8:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80011ca:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <FLASH_SetErrorCode+0xa4>)
 80011cc:	68db      	ldr	r3, [r3, #12]
 80011ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d008      	beq.n	80011e8 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80011d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <FLASH_SetErrorCode+0xa8>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	f043 0302 	orr.w	r3, r3, #2
 80011de:	4a0d      	ldr	r2, [pc, #52]	@ (8001214 <FLASH_SetErrorCode+0xa8>)
 80011e0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80011e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001210 <FLASH_SetErrorCode+0xa4>)
 80011e4:	2280      	movs	r2, #128	@ 0x80
 80011e6:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80011e8:	4b09      	ldr	r3, [pc, #36]	@ (8001210 <FLASH_SetErrorCode+0xa4>)
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	f003 0302 	and.w	r3, r3, #2
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d008      	beq.n	8001206 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80011f4:	4b07      	ldr	r3, [pc, #28]	@ (8001214 <FLASH_SetErrorCode+0xa8>)
 80011f6:	69db      	ldr	r3, [r3, #28]
 80011f8:	f043 0320 	orr.w	r3, r3, #32
 80011fc:	4a05      	ldr	r2, [pc, #20]	@ (8001214 <FLASH_SetErrorCode+0xa8>)
 80011fe:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001200:	4b03      	ldr	r3, [pc, #12]	@ (8001210 <FLASH_SetErrorCode+0xa4>)
 8001202:	2202      	movs	r2, #2
 8001204:	60da      	str	r2, [r3, #12]
  }
}
 8001206:	bf00      	nop
 8001208:	46bd      	mov	sp, r7
 800120a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120e:	4770      	bx	lr
 8001210:	40023c00 	.word	0x40023c00
 8001214:	2000000c 	.word	0x2000000c

08001218 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 8001222:	2300      	movs	r3, #0
 8001224:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001226:	4b31      	ldr	r3, [pc, #196]	@ (80012ec <HAL_FLASHEx_Erase+0xd4>)
 8001228:	7e1b      	ldrb	r3, [r3, #24]
 800122a:	2b01      	cmp	r3, #1
 800122c:	d101      	bne.n	8001232 <HAL_FLASHEx_Erase+0x1a>
 800122e:	2302      	movs	r3, #2
 8001230:	e058      	b.n	80012e4 <HAL_FLASHEx_Erase+0xcc>
 8001232:	4b2e      	ldr	r3, [pc, #184]	@ (80012ec <HAL_FLASHEx_Erase+0xd4>)
 8001234:	2201      	movs	r2, #1
 8001236:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001238:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800123c:	f7ff febc 	bl	8000fb8 <FLASH_WaitForLastOperation>
 8001240:	4603      	mov	r3, r0
 8001242:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d148      	bne.n	80012dc <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	f04f 32ff 	mov.w	r2, #4294967295
 8001250:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d115      	bne.n	8001286 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	691b      	ldr	r3, [r3, #16]
 800125e:	b2da      	uxtb	r2, r3
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	4619      	mov	r1, r3
 8001266:	4610      	mov	r0, r2
 8001268:	f000 f844 	bl	80012f4 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800126c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001270:	f7ff fea2 	bl	8000fb8 <FLASH_WaitForLastOperation>
 8001274:	4603      	mov	r3, r0
 8001276:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001278:	4b1d      	ldr	r3, [pc, #116]	@ (80012f0 <HAL_FLASHEx_Erase+0xd8>)
 800127a:	691b      	ldr	r3, [r3, #16]
 800127c:	4a1c      	ldr	r2, [pc, #112]	@ (80012f0 <HAL_FLASHEx_Erase+0xd8>)
 800127e:	f023 0304 	bic.w	r3, r3, #4
 8001282:	6113      	str	r3, [r2, #16]
 8001284:	e028      	b.n	80012d8 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	60bb      	str	r3, [r7, #8]
 800128c:	e01c      	b.n	80012c8 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	691b      	ldr	r3, [r3, #16]
 8001292:	b2db      	uxtb	r3, r3
 8001294:	4619      	mov	r1, r3
 8001296:	68b8      	ldr	r0, [r7, #8]
 8001298:	f000 f850 	bl	800133c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800129c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80012a0:	f7ff fe8a 	bl	8000fb8 <FLASH_WaitForLastOperation>
 80012a4:	4603      	mov	r3, r0
 80012a6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80012a8:	4b11      	ldr	r3, [pc, #68]	@ (80012f0 <HAL_FLASHEx_Erase+0xd8>)
 80012aa:	691b      	ldr	r3, [r3, #16]
 80012ac:	4a10      	ldr	r2, [pc, #64]	@ (80012f0 <HAL_FLASHEx_Erase+0xd8>)
 80012ae:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 80012b2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80012b4:	7bfb      	ldrb	r3, [r7, #15]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d003      	beq.n	80012c2 <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80012ba:	683b      	ldr	r3, [r7, #0]
 80012bc:	68ba      	ldr	r2, [r7, #8]
 80012be:	601a      	str	r2, [r3, #0]
          break;
 80012c0:	e00a      	b.n	80012d8 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	3301      	adds	r3, #1
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	68da      	ldr	r2, [r3, #12]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	689b      	ldr	r3, [r3, #8]
 80012d0:	4413      	add	r3, r2
 80012d2:	68ba      	ldr	r2, [r7, #8]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d3da      	bcc.n	800128e <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80012d8:	f000 f878 	bl	80013cc <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80012dc:	4b03      	ldr	r3, [pc, #12]	@ (80012ec <HAL_FLASHEx_Erase+0xd4>)
 80012de:	2200      	movs	r2, #0
 80012e0:	761a      	strb	r2, [r3, #24]

  return status;
 80012e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	2000000c 	.word	0x2000000c
 80012f0:	40023c00 	.word	0x40023c00

080012f4 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	6039      	str	r1, [r7, #0]
 80012fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001300:	4b0d      	ldr	r3, [pc, #52]	@ (8001338 <FLASH_MassErase+0x44>)
 8001302:	691b      	ldr	r3, [r3, #16]
 8001304:	4a0c      	ldr	r2, [pc, #48]	@ (8001338 <FLASH_MassErase+0x44>)
 8001306:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800130a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800130c:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <FLASH_MassErase+0x44>)
 800130e:	691b      	ldr	r3, [r3, #16]
 8001310:	4a09      	ldr	r2, [pc, #36]	@ (8001338 <FLASH_MassErase+0x44>)
 8001312:	f043 0304 	orr.w	r3, r3, #4
 8001316:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8001318:	4b07      	ldr	r3, [pc, #28]	@ (8001338 <FLASH_MassErase+0x44>)
 800131a:	691a      	ldr	r2, [r3, #16]
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	021b      	lsls	r3, r3, #8
 8001320:	4313      	orrs	r3, r2
 8001322:	4a05      	ldr	r2, [pc, #20]	@ (8001338 <FLASH_MassErase+0x44>)
 8001324:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001328:	6113      	str	r3, [r2, #16]
}
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	40023c00 	.word	0x40023c00

0800133c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	460b      	mov	r3, r1
 8001346:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001348:	2300      	movs	r3, #0
 800134a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800134c:	78fb      	ldrb	r3, [r7, #3]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d102      	bne.n	8001358 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	e010      	b.n	800137a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001358:	78fb      	ldrb	r3, [r7, #3]
 800135a:	2b01      	cmp	r3, #1
 800135c:	d103      	bne.n	8001366 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800135e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	e009      	b.n	800137a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001366:	78fb      	ldrb	r3, [r7, #3]
 8001368:	2b02      	cmp	r3, #2
 800136a:	d103      	bne.n	8001374 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800136c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001370:	60fb      	str	r3, [r7, #12]
 8001372:	e002      	b.n	800137a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001374:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001378:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800137a:	4b13      	ldr	r3, [pc, #76]	@ (80013c8 <FLASH_Erase_Sector+0x8c>)
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	4a12      	ldr	r2, [pc, #72]	@ (80013c8 <FLASH_Erase_Sector+0x8c>)
 8001380:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001384:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001386:	4b10      	ldr	r3, [pc, #64]	@ (80013c8 <FLASH_Erase_Sector+0x8c>)
 8001388:	691a      	ldr	r2, [r3, #16]
 800138a:	490f      	ldr	r1, [pc, #60]	@ (80013c8 <FLASH_Erase_Sector+0x8c>)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4313      	orrs	r3, r2
 8001390:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001392:	4b0d      	ldr	r3, [pc, #52]	@ (80013c8 <FLASH_Erase_Sector+0x8c>)
 8001394:	691b      	ldr	r3, [r3, #16]
 8001396:	4a0c      	ldr	r2, [pc, #48]	@ (80013c8 <FLASH_Erase_Sector+0x8c>)
 8001398:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 800139c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800139e:	4b0a      	ldr	r3, [pc, #40]	@ (80013c8 <FLASH_Erase_Sector+0x8c>)
 80013a0:	691a      	ldr	r2, [r3, #16]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	00db      	lsls	r3, r3, #3
 80013a6:	4313      	orrs	r3, r2
 80013a8:	4a07      	ldr	r2, [pc, #28]	@ (80013c8 <FLASH_Erase_Sector+0x8c>)
 80013aa:	f043 0302 	orr.w	r3, r3, #2
 80013ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80013b0:	4b05      	ldr	r3, [pc, #20]	@ (80013c8 <FLASH_Erase_Sector+0x8c>)
 80013b2:	691b      	ldr	r3, [r3, #16]
 80013b4:	4a04      	ldr	r2, [pc, #16]	@ (80013c8 <FLASH_Erase_Sector+0x8c>)
 80013b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013ba:	6113      	str	r3, [r2, #16]
}
 80013bc:	bf00      	nop
 80013be:	3714      	adds	r7, #20
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	40023c00 	.word	0x40023c00

080013cc <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80013d0:	4b20      	ldr	r3, [pc, #128]	@ (8001454 <FLASH_FlushCaches+0x88>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d017      	beq.n	800140c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80013dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001454 <FLASH_FlushCaches+0x88>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001454 <FLASH_FlushCaches+0x88>)
 80013e2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80013e6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80013e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001454 <FLASH_FlushCaches+0x88>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4a19      	ldr	r2, [pc, #100]	@ (8001454 <FLASH_FlushCaches+0x88>)
 80013ee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80013f2:	6013      	str	r3, [r2, #0]
 80013f4:	4b17      	ldr	r3, [pc, #92]	@ (8001454 <FLASH_FlushCaches+0x88>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a16      	ldr	r2, [pc, #88]	@ (8001454 <FLASH_FlushCaches+0x88>)
 80013fa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80013fe:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001400:	4b14      	ldr	r3, [pc, #80]	@ (8001454 <FLASH_FlushCaches+0x88>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a13      	ldr	r2, [pc, #76]	@ (8001454 <FLASH_FlushCaches+0x88>)
 8001406:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800140a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800140c:	4b11      	ldr	r3, [pc, #68]	@ (8001454 <FLASH_FlushCaches+0x88>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001414:	2b00      	cmp	r3, #0
 8001416:	d017      	beq.n	8001448 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001418:	4b0e      	ldr	r3, [pc, #56]	@ (8001454 <FLASH_FlushCaches+0x88>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a0d      	ldr	r2, [pc, #52]	@ (8001454 <FLASH_FlushCaches+0x88>)
 800141e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001422:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001424:	4b0b      	ldr	r3, [pc, #44]	@ (8001454 <FLASH_FlushCaches+0x88>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <FLASH_FlushCaches+0x88>)
 800142a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800142e:	6013      	str	r3, [r2, #0]
 8001430:	4b08      	ldr	r3, [pc, #32]	@ (8001454 <FLASH_FlushCaches+0x88>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a07      	ldr	r2, [pc, #28]	@ (8001454 <FLASH_FlushCaches+0x88>)
 8001436:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800143a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800143c:	4b05      	ldr	r3, [pc, #20]	@ (8001454 <FLASH_FlushCaches+0x88>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a04      	ldr	r2, [pc, #16]	@ (8001454 <FLASH_FlushCaches+0x88>)
 8001442:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001446:	6013      	str	r3, [r2, #0]
  }
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40023c00 	.word	0x40023c00

08001458 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001458:	b480      	push	{r7}
 800145a:	b089      	sub	sp, #36	@ 0x24
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001462:	2300      	movs	r3, #0
 8001464:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001466:	2300      	movs	r3, #0
 8001468:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800146a:	2300      	movs	r3, #0
 800146c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800146e:	2300      	movs	r3, #0
 8001470:	61fb      	str	r3, [r7, #28]
 8001472:	e16b      	b.n	800174c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001474:	2201      	movs	r2, #1
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	fa02 f303 	lsl.w	r3, r2, r3
 800147c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	697a      	ldr	r2, [r7, #20]
 8001484:	4013      	ands	r3, r2
 8001486:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001488:	693a      	ldr	r2, [r7, #16]
 800148a:	697b      	ldr	r3, [r7, #20]
 800148c:	429a      	cmp	r2, r3
 800148e:	f040 815a 	bne.w	8001746 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	f003 0303 	and.w	r3, r3, #3
 800149a:	2b01      	cmp	r3, #1
 800149c:	d005      	beq.n	80014aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014a6:	2b02      	cmp	r3, #2
 80014a8:	d130      	bne.n	800150c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014b0:	69fb      	ldr	r3, [r7, #28]
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	2203      	movs	r2, #3
 80014b6:	fa02 f303 	lsl.w	r3, r2, r3
 80014ba:	43db      	mvns	r3, r3
 80014bc:	69ba      	ldr	r2, [r7, #24]
 80014be:	4013      	ands	r3, r2
 80014c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	68da      	ldr	r2, [r3, #12]
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	fa02 f303 	lsl.w	r3, r2, r3
 80014ce:	69ba      	ldr	r2, [r7, #24]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014e0:	2201      	movs	r2, #1
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	fa02 f303 	lsl.w	r3, r2, r3
 80014e8:	43db      	mvns	r3, r3
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	4013      	ands	r3, r2
 80014ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	091b      	lsrs	r3, r3, #4
 80014f6:	f003 0201 	and.w	r2, r3, #1
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001500:	69ba      	ldr	r2, [r7, #24]
 8001502:	4313      	orrs	r3, r2
 8001504:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f003 0303 	and.w	r3, r3, #3
 8001514:	2b03      	cmp	r3, #3
 8001516:	d017      	beq.n	8001548 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	68db      	ldr	r3, [r3, #12]
 800151c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	2203      	movs	r2, #3
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	43db      	mvns	r3, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	689a      	ldr	r2, [r3, #8]
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4313      	orrs	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	69ba      	ldr	r2, [r7, #24]
 8001546:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	f003 0303 	and.w	r3, r3, #3
 8001550:	2b02      	cmp	r3, #2
 8001552:	d123      	bne.n	800159c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001554:	69fb      	ldr	r3, [r7, #28]
 8001556:	08da      	lsrs	r2, r3, #3
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3208      	adds	r2, #8
 800155c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001560:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001562:	69fb      	ldr	r3, [r7, #28]
 8001564:	f003 0307 	and.w	r3, r3, #7
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	220f      	movs	r2, #15
 800156c:	fa02 f303 	lsl.w	r3, r2, r3
 8001570:	43db      	mvns	r3, r3
 8001572:	69ba      	ldr	r2, [r7, #24]
 8001574:	4013      	ands	r3, r2
 8001576:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	691a      	ldr	r2, [r3, #16]
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	f003 0307 	and.w	r3, r3, #7
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	fa02 f303 	lsl.w	r3, r2, r3
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	4313      	orrs	r3, r2
 800158c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800158e:	69fb      	ldr	r3, [r7, #28]
 8001590:	08da      	lsrs	r2, r3, #3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	3208      	adds	r2, #8
 8001596:	69b9      	ldr	r1, [r7, #24]
 8001598:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015a2:	69fb      	ldr	r3, [r7, #28]
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	2203      	movs	r2, #3
 80015a8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ac:	43db      	mvns	r3, r3
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	4013      	ands	r3, r2
 80015b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f003 0203 	and.w	r2, r3, #3
 80015bc:	69fb      	ldr	r3, [r7, #28]
 80015be:	005b      	lsls	r3, r3, #1
 80015c0:	fa02 f303 	lsl.w	r3, r2, r3
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	4313      	orrs	r3, r2
 80015c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80015d8:	2b00      	cmp	r3, #0
 80015da:	f000 80b4 	beq.w	8001746 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]
 80015e2:	4b60      	ldr	r3, [pc, #384]	@ (8001764 <HAL_GPIO_Init+0x30c>)
 80015e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015e6:	4a5f      	ldr	r2, [pc, #380]	@ (8001764 <HAL_GPIO_Init+0x30c>)
 80015e8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80015ee:	4b5d      	ldr	r3, [pc, #372]	@ (8001764 <HAL_GPIO_Init+0x30c>)
 80015f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015f6:	60fb      	str	r3, [r7, #12]
 80015f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015fa:	4a5b      	ldr	r2, [pc, #364]	@ (8001768 <HAL_GPIO_Init+0x310>)
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	089b      	lsrs	r3, r3, #2
 8001600:	3302      	adds	r3, #2
 8001602:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001606:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	f003 0303 	and.w	r3, r3, #3
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	220f      	movs	r2, #15
 8001612:	fa02 f303 	lsl.w	r3, r2, r3
 8001616:	43db      	mvns	r3, r3
 8001618:	69ba      	ldr	r2, [r7, #24]
 800161a:	4013      	ands	r3, r2
 800161c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a52      	ldr	r2, [pc, #328]	@ (800176c <HAL_GPIO_Init+0x314>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d02b      	beq.n	800167e <HAL_GPIO_Init+0x226>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4a51      	ldr	r2, [pc, #324]	@ (8001770 <HAL_GPIO_Init+0x318>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d025      	beq.n	800167a <HAL_GPIO_Init+0x222>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4a50      	ldr	r2, [pc, #320]	@ (8001774 <HAL_GPIO_Init+0x31c>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d01f      	beq.n	8001676 <HAL_GPIO_Init+0x21e>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a4f      	ldr	r2, [pc, #316]	@ (8001778 <HAL_GPIO_Init+0x320>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d019      	beq.n	8001672 <HAL_GPIO_Init+0x21a>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a4e      	ldr	r2, [pc, #312]	@ (800177c <HAL_GPIO_Init+0x324>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d013      	beq.n	800166e <HAL_GPIO_Init+0x216>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a4d      	ldr	r2, [pc, #308]	@ (8001780 <HAL_GPIO_Init+0x328>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d00d      	beq.n	800166a <HAL_GPIO_Init+0x212>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a4c      	ldr	r2, [pc, #304]	@ (8001784 <HAL_GPIO_Init+0x32c>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d007      	beq.n	8001666 <HAL_GPIO_Init+0x20e>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a4b      	ldr	r2, [pc, #300]	@ (8001788 <HAL_GPIO_Init+0x330>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d101      	bne.n	8001662 <HAL_GPIO_Init+0x20a>
 800165e:	2307      	movs	r3, #7
 8001660:	e00e      	b.n	8001680 <HAL_GPIO_Init+0x228>
 8001662:	2308      	movs	r3, #8
 8001664:	e00c      	b.n	8001680 <HAL_GPIO_Init+0x228>
 8001666:	2306      	movs	r3, #6
 8001668:	e00a      	b.n	8001680 <HAL_GPIO_Init+0x228>
 800166a:	2305      	movs	r3, #5
 800166c:	e008      	b.n	8001680 <HAL_GPIO_Init+0x228>
 800166e:	2304      	movs	r3, #4
 8001670:	e006      	b.n	8001680 <HAL_GPIO_Init+0x228>
 8001672:	2303      	movs	r3, #3
 8001674:	e004      	b.n	8001680 <HAL_GPIO_Init+0x228>
 8001676:	2302      	movs	r3, #2
 8001678:	e002      	b.n	8001680 <HAL_GPIO_Init+0x228>
 800167a:	2301      	movs	r3, #1
 800167c:	e000      	b.n	8001680 <HAL_GPIO_Init+0x228>
 800167e:	2300      	movs	r3, #0
 8001680:	69fa      	ldr	r2, [r7, #28]
 8001682:	f002 0203 	and.w	r2, r2, #3
 8001686:	0092      	lsls	r2, r2, #2
 8001688:	4093      	lsls	r3, r2
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	4313      	orrs	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001690:	4935      	ldr	r1, [pc, #212]	@ (8001768 <HAL_GPIO_Init+0x310>)
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	089b      	lsrs	r3, r3, #2
 8001696:	3302      	adds	r3, #2
 8001698:	69ba      	ldr	r2, [r7, #24]
 800169a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800169e:	4b3b      	ldr	r3, [pc, #236]	@ (800178c <HAL_GPIO_Init+0x334>)
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	43db      	mvns	r3, r3
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	4013      	ands	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d003      	beq.n	80016c2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	4313      	orrs	r3, r2
 80016c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016c2:	4a32      	ldr	r2, [pc, #200]	@ (800178c <HAL_GPIO_Init+0x334>)
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016c8:	4b30      	ldr	r3, [pc, #192]	@ (800178c <HAL_GPIO_Init+0x334>)
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	43db      	mvns	r3, r3
 80016d2:	69ba      	ldr	r2, [r7, #24]
 80016d4:	4013      	ands	r3, r2
 80016d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d003      	beq.n	80016ec <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80016e4:	69ba      	ldr	r2, [r7, #24]
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	4313      	orrs	r3, r2
 80016ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80016ec:	4a27      	ldr	r2, [pc, #156]	@ (800178c <HAL_GPIO_Init+0x334>)
 80016ee:	69bb      	ldr	r3, [r7, #24]
 80016f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80016f2:	4b26      	ldr	r3, [pc, #152]	@ (800178c <HAL_GPIO_Init+0x334>)
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	43db      	mvns	r3, r3
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	4013      	ands	r3, r2
 8001700:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800170a:	2b00      	cmp	r3, #0
 800170c:	d003      	beq.n	8001716 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	4313      	orrs	r3, r2
 8001714:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001716:	4a1d      	ldr	r2, [pc, #116]	@ (800178c <HAL_GPIO_Init+0x334>)
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800171c:	4b1b      	ldr	r3, [pc, #108]	@ (800178c <HAL_GPIO_Init+0x334>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	43db      	mvns	r3, r3
 8001726:	69ba      	ldr	r2, [r7, #24]
 8001728:	4013      	ands	r3, r2
 800172a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d003      	beq.n	8001740 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	4313      	orrs	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001740:	4a12      	ldr	r2, [pc, #72]	@ (800178c <HAL_GPIO_Init+0x334>)
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	3301      	adds	r3, #1
 800174a:	61fb      	str	r3, [r7, #28]
 800174c:	69fb      	ldr	r3, [r7, #28]
 800174e:	2b0f      	cmp	r3, #15
 8001750:	f67f ae90 	bls.w	8001474 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001754:	bf00      	nop
 8001756:	bf00      	nop
 8001758:	3724      	adds	r7, #36	@ 0x24
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40023800 	.word	0x40023800
 8001768:	40013800 	.word	0x40013800
 800176c:	40020000 	.word	0x40020000
 8001770:	40020400 	.word	0x40020400
 8001774:	40020800 	.word	0x40020800
 8001778:	40020c00 	.word	0x40020c00
 800177c:	40021000 	.word	0x40021000
 8001780:	40021400 	.word	0x40021400
 8001784:	40021800 	.word	0x40021800
 8001788:	40021c00 	.word	0x40021c00
 800178c:	40013c00 	.word	0x40013c00

08001790 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001790:	b480      	push	{r7}
 8001792:	b083      	sub	sp, #12
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	460b      	mov	r3, r1
 800179a:	807b      	strh	r3, [r7, #2]
 800179c:	4613      	mov	r3, r2
 800179e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017a0:	787b      	ldrb	r3, [r7, #1]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d003      	beq.n	80017ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017a6:	887a      	ldrh	r2, [r7, #2]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80017ac:	e003      	b.n	80017b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017ae:	887b      	ldrh	r3, [r7, #2]
 80017b0:	041a      	lsls	r2, r3, #16
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	619a      	str	r2, [r3, #24]
}
 80017b6:	bf00      	nop
 80017b8:	370c      	adds	r7, #12
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr

080017c2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017c2:	b480      	push	{r7}
 80017c4:	b085      	sub	sp, #20
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	6078      	str	r0, [r7, #4]
 80017ca:	460b      	mov	r3, r1
 80017cc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	695b      	ldr	r3, [r3, #20]
 80017d2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80017d4:	887a      	ldrh	r2, [r7, #2]
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	4013      	ands	r3, r2
 80017da:	041a      	lsls	r2, r3, #16
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	43d9      	mvns	r1, r3
 80017e0:	887b      	ldrh	r3, [r7, #2]
 80017e2:	400b      	ands	r3, r1
 80017e4:	431a      	orrs	r2, r3
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	619a      	str	r2, [r3, #24]
}
 80017ea:	bf00      	nop
 80017ec:	3714      	adds	r7, #20
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b086      	sub	sp, #24
 80017fa:	af02      	add	r7, sp, #8
 80017fc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d101      	bne.n	8001808 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e101      	b.n	8001a0c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001814:	b2db      	uxtb	r3, r3
 8001816:	2b00      	cmp	r3, #0
 8001818:	d106      	bne.n	8001828 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f006 fbf6 	bl	8008014 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	2203      	movs	r2, #3
 800182c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001836:	d102      	bne.n	800183e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4618      	mov	r0, r3
 8001844:	f002 fd5b 	bl	80042fe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6818      	ldr	r0, [r3, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	7c1a      	ldrb	r2, [r3, #16]
 8001850:	f88d 2000 	strb.w	r2, [sp]
 8001854:	3304      	adds	r3, #4
 8001856:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001858:	f002 fc3a 	bl	80040d0 <USB_CoreInit>
 800185c:	4603      	mov	r3, r0
 800185e:	2b00      	cmp	r3, #0
 8001860:	d005      	beq.n	800186e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2202      	movs	r2, #2
 8001866:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e0ce      	b.n	8001a0c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2100      	movs	r1, #0
 8001874:	4618      	mov	r0, r3
 8001876:	f002 fd53 	bl	8004320 <USB_SetCurrentMode>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d005      	beq.n	800188c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2202      	movs	r2, #2
 8001884:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001888:	2301      	movs	r3, #1
 800188a:	e0bf      	b.n	8001a0c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800188c:	2300      	movs	r3, #0
 800188e:	73fb      	strb	r3, [r7, #15]
 8001890:	e04a      	b.n	8001928 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001892:	7bfa      	ldrb	r2, [r7, #15]
 8001894:	6879      	ldr	r1, [r7, #4]
 8001896:	4613      	mov	r3, r2
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	4413      	add	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	440b      	add	r3, r1
 80018a0:	3315      	adds	r3, #21
 80018a2:	2201      	movs	r2, #1
 80018a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80018a6:	7bfa      	ldrb	r2, [r7, #15]
 80018a8:	6879      	ldr	r1, [r7, #4]
 80018aa:	4613      	mov	r3, r2
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	4413      	add	r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	440b      	add	r3, r1
 80018b4:	3314      	adds	r3, #20
 80018b6:	7bfa      	ldrb	r2, [r7, #15]
 80018b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80018ba:	7bfa      	ldrb	r2, [r7, #15]
 80018bc:	7bfb      	ldrb	r3, [r7, #15]
 80018be:	b298      	uxth	r0, r3
 80018c0:	6879      	ldr	r1, [r7, #4]
 80018c2:	4613      	mov	r3, r2
 80018c4:	00db      	lsls	r3, r3, #3
 80018c6:	4413      	add	r3, r2
 80018c8:	009b      	lsls	r3, r3, #2
 80018ca:	440b      	add	r3, r1
 80018cc:	332e      	adds	r3, #46	@ 0x2e
 80018ce:	4602      	mov	r2, r0
 80018d0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80018d2:	7bfa      	ldrb	r2, [r7, #15]
 80018d4:	6879      	ldr	r1, [r7, #4]
 80018d6:	4613      	mov	r3, r2
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	4413      	add	r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	440b      	add	r3, r1
 80018e0:	3318      	adds	r3, #24
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80018e6:	7bfa      	ldrb	r2, [r7, #15]
 80018e8:	6879      	ldr	r1, [r7, #4]
 80018ea:	4613      	mov	r3, r2
 80018ec:	00db      	lsls	r3, r3, #3
 80018ee:	4413      	add	r3, r2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	440b      	add	r3, r1
 80018f4:	331c      	adds	r3, #28
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80018fa:	7bfa      	ldrb	r2, [r7, #15]
 80018fc:	6879      	ldr	r1, [r7, #4]
 80018fe:	4613      	mov	r3, r2
 8001900:	00db      	lsls	r3, r3, #3
 8001902:	4413      	add	r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	440b      	add	r3, r1
 8001908:	3320      	adds	r3, #32
 800190a:	2200      	movs	r2, #0
 800190c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800190e:	7bfa      	ldrb	r2, [r7, #15]
 8001910:	6879      	ldr	r1, [r7, #4]
 8001912:	4613      	mov	r3, r2
 8001914:	00db      	lsls	r3, r3, #3
 8001916:	4413      	add	r3, r2
 8001918:	009b      	lsls	r3, r3, #2
 800191a:	440b      	add	r3, r1
 800191c:	3324      	adds	r3, #36	@ 0x24
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001922:	7bfb      	ldrb	r3, [r7, #15]
 8001924:	3301      	adds	r3, #1
 8001926:	73fb      	strb	r3, [r7, #15]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	791b      	ldrb	r3, [r3, #4]
 800192c:	7bfa      	ldrb	r2, [r7, #15]
 800192e:	429a      	cmp	r2, r3
 8001930:	d3af      	bcc.n	8001892 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001932:	2300      	movs	r3, #0
 8001934:	73fb      	strb	r3, [r7, #15]
 8001936:	e044      	b.n	80019c2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001938:	7bfa      	ldrb	r2, [r7, #15]
 800193a:	6879      	ldr	r1, [r7, #4]
 800193c:	4613      	mov	r3, r2
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	4413      	add	r3, r2
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	440b      	add	r3, r1
 8001946:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800194e:	7bfa      	ldrb	r2, [r7, #15]
 8001950:	6879      	ldr	r1, [r7, #4]
 8001952:	4613      	mov	r3, r2
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	4413      	add	r3, r2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	440b      	add	r3, r1
 800195c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001960:	7bfa      	ldrb	r2, [r7, #15]
 8001962:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001964:	7bfa      	ldrb	r2, [r7, #15]
 8001966:	6879      	ldr	r1, [r7, #4]
 8001968:	4613      	mov	r3, r2
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	4413      	add	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	440b      	add	r3, r1
 8001972:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001976:	2200      	movs	r2, #0
 8001978:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800197a:	7bfa      	ldrb	r2, [r7, #15]
 800197c:	6879      	ldr	r1, [r7, #4]
 800197e:	4613      	mov	r3, r2
 8001980:	00db      	lsls	r3, r3, #3
 8001982:	4413      	add	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	440b      	add	r3, r1
 8001988:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800198c:	2200      	movs	r2, #0
 800198e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001990:	7bfa      	ldrb	r2, [r7, #15]
 8001992:	6879      	ldr	r1, [r7, #4]
 8001994:	4613      	mov	r3, r2
 8001996:	00db      	lsls	r3, r3, #3
 8001998:	4413      	add	r3, r2
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	440b      	add	r3, r1
 800199e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80019a2:	2200      	movs	r2, #0
 80019a4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80019a6:	7bfa      	ldrb	r2, [r7, #15]
 80019a8:	6879      	ldr	r1, [r7, #4]
 80019aa:	4613      	mov	r3, r2
 80019ac:	00db      	lsls	r3, r3, #3
 80019ae:	4413      	add	r3, r2
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	440b      	add	r3, r1
 80019b4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019bc:	7bfb      	ldrb	r3, [r7, #15]
 80019be:	3301      	adds	r3, #1
 80019c0:	73fb      	strb	r3, [r7, #15]
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	791b      	ldrb	r3, [r3, #4]
 80019c6:	7bfa      	ldrb	r2, [r7, #15]
 80019c8:	429a      	cmp	r2, r3
 80019ca:	d3b5      	bcc.n	8001938 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6818      	ldr	r0, [r3, #0]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	7c1a      	ldrb	r2, [r3, #16]
 80019d4:	f88d 2000 	strb.w	r2, [sp]
 80019d8:	3304      	adds	r3, #4
 80019da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019dc:	f002 fcec 	bl	80043b8 <USB_DevInit>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d005      	beq.n	80019f2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2202      	movs	r2, #2
 80019ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019ee:	2301      	movs	r3, #1
 80019f0:	e00c      	b.n	8001a0c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	2200      	movs	r2, #0
 80019f6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	2201      	movs	r2, #1
 80019fc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	4618      	mov	r0, r3
 8001a06:	f003 fc5a 	bl	80052be <USB_DevDisconnect>

  return HAL_OK;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	3710      	adds	r7, #16
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}

08001a14 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	b084      	sub	sp, #16
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d101      	bne.n	8001a30 <HAL_PCD_Start+0x1c>
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	e022      	b.n	8001a76 <HAL_PCD_Start+0x62>
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	68db      	ldr	r3, [r3, #12]
 8001a3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d009      	beq.n	8001a58 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001a48:	2b01      	cmp	r3, #1
 8001a4a:	d105      	bne.n	8001a58 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a50:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f002 fc3d 	bl	80042dc <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4618      	mov	r0, r3
 8001a68:	f003 fc08 	bl	800527c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3710      	adds	r7, #16
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b084      	sub	sp, #16
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d101      	bne.n	8001a9a <HAL_PCD_Stop+0x1c>
 8001a96:	2302      	movs	r3, #2
 8001a98:	e028      	b.n	8001aec <HAL_PCD_Stop+0x6e>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_DISABLE(hpcd);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f002 fc29 	bl	80042fe <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f003 fc04 	bl	80052be <USB_DevDisconnect>

  (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	2110      	movs	r1, #16
 8001abc:	4618      	mov	r0, r3
 8001abe:	f002 fddf 	bl	8004680 <USB_FlushTxFifo>

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d009      	beq.n	8001ae2 <HAL_PCD_Stop+0x64>
      (hpcd->Init.battery_charging_enable == 1U))
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d105      	bne.n	8001ae2 <HAL_PCD_Stop+0x64>
  {
    /* Disable USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ada:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_UNLOCK(hpcd);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001aea:	2300      	movs	r3, #0
}
 8001aec:	4618      	mov	r0, r3
 8001aee:	3710      	adds	r7, #16
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}

08001af4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001af4:	b590      	push	{r4, r7, lr}
 8001af6:	b08d      	sub	sp, #52	@ 0x34
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b02:	6a3b      	ldr	r3, [r7, #32]
 8001b04:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f003 fc8b 	bl	8005426 <USB_GetMode>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	f040 848c 	bne.w	8002430 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f003 fbef 	bl	8005300 <USB_ReadInterrupts>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	f000 8482 	beq.w	800242e <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	0a1b      	lsrs	r3, r3, #8
 8001b34:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f003 fbdc 	bl	8005300 <USB_ReadInterrupts>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d107      	bne.n	8001b62 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	695a      	ldr	r2, [r3, #20]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f002 0202 	and.w	r2, r2, #2
 8001b60:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f003 fbca 	bl	8005300 <USB_ReadInterrupts>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	f003 0310 	and.w	r3, r3, #16
 8001b72:	2b10      	cmp	r3, #16
 8001b74:	d161      	bne.n	8001c3a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	699a      	ldr	r2, [r3, #24]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f022 0210 	bic.w	r2, r2, #16
 8001b84:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001b86:	6a3b      	ldr	r3, [r7, #32]
 8001b88:	6a1b      	ldr	r3, [r3, #32]
 8001b8a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001b8c:	69bb      	ldr	r3, [r7, #24]
 8001b8e:	f003 020f 	and.w	r2, r3, #15
 8001b92:	4613      	mov	r3, r2
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	4413      	add	r3, r2
 8001b98:	009b      	lsls	r3, r3, #2
 8001b9a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	3304      	adds	r3, #4
 8001ba4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001bac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001bb0:	d124      	bne.n	8001bfc <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001bb8:	4013      	ands	r3, r2
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d035      	beq.n	8001c2a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	091b      	lsrs	r3, r3, #4
 8001bc6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001bc8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	461a      	mov	r2, r3
 8001bd0:	6a38      	ldr	r0, [r7, #32]
 8001bd2:	f003 fa01 	bl	8004fd8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	68da      	ldr	r2, [r3, #12]
 8001bda:	69bb      	ldr	r3, [r7, #24]
 8001bdc:	091b      	lsrs	r3, r3, #4
 8001bde:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001be2:	441a      	add	r2, r3
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	695a      	ldr	r2, [r3, #20]
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	091b      	lsrs	r3, r3, #4
 8001bf0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001bf4:	441a      	add	r2, r3
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	615a      	str	r2, [r3, #20]
 8001bfa:	e016      	b.n	8001c2a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001c02:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001c06:	d110      	bne.n	8001c2a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001c0e:	2208      	movs	r2, #8
 8001c10:	4619      	mov	r1, r3
 8001c12:	6a38      	ldr	r0, [r7, #32]
 8001c14:	f003 f9e0 	bl	8004fd8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	695a      	ldr	r2, [r3, #20]
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	091b      	lsrs	r3, r3, #4
 8001c20:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c24:	441a      	add	r2, r3
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	699a      	ldr	r2, [r3, #24]
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f042 0210 	orr.w	r2, r2, #16
 8001c38:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f003 fb5e 	bl	8005300 <USB_ReadInterrupts>
 8001c44:	4603      	mov	r3, r0
 8001c46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c4a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001c4e:	f040 80a7 	bne.w	8001da0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001c52:	2300      	movs	r3, #0
 8001c54:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f003 fb63 	bl	8005326 <USB_ReadDevAllOutEpInterrupt>
 8001c60:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001c62:	e099      	b.n	8001d98 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	f000 808e 	beq.w	8001d8c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c76:	b2d2      	uxtb	r2, r2
 8001c78:	4611      	mov	r1, r2
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f003 fb87 	bl	800538e <USB_ReadDevOutEPInterrupt>
 8001c80:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d00c      	beq.n	8001ca6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c8e:	015a      	lsls	r2, r3, #5
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	4413      	add	r3, r2
 8001c94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c98:	461a      	mov	r2, r3
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001c9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f000 fe41 	bl	8002928 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	f003 0308 	and.w	r3, r3, #8
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d00c      	beq.n	8001cca <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb2:	015a      	lsls	r2, r3, #5
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	4413      	add	r3, r2
 8001cb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001cbc:	461a      	mov	r2, r3
 8001cbe:	2308      	movs	r3, #8
 8001cc0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001cc2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f000 ff17 	bl	8002af8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001cca:	693b      	ldr	r3, [r7, #16]
 8001ccc:	f003 0310 	and.w	r3, r3, #16
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d008      	beq.n	8001ce6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd6:	015a      	lsls	r2, r3, #5
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	4413      	add	r3, r2
 8001cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	2310      	movs	r3, #16
 8001ce4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d030      	beq.n	8001d52 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001cf0:	6a3b      	ldr	r3, [r7, #32]
 8001cf2:	695b      	ldr	r3, [r3, #20]
 8001cf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cf8:	2b80      	cmp	r3, #128	@ 0x80
 8001cfa:	d109      	bne.n	8001d10 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001cfc:	69fb      	ldr	r3, [r7, #28]
 8001cfe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	69fa      	ldr	r2, [r7, #28]
 8001d06:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d0a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d0e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001d10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d12:	4613      	mov	r3, r2
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	4413      	add	r3, r2
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001d1e:	687a      	ldr	r2, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	3304      	adds	r3, #4
 8001d24:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	78db      	ldrb	r3, [r3, #3]
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d108      	bne.n	8001d40 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001d2e:	697b      	ldr	r3, [r7, #20]
 8001d30:	2200      	movs	r2, #0
 8001d32:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	4619      	mov	r1, r3
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f006 fa7e 	bl	800823c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d42:	015a      	lsls	r2, r3, #5
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	4413      	add	r3, r2
 8001d48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	2302      	movs	r3, #2
 8001d50:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	f003 0320 	and.w	r3, r3, #32
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d008      	beq.n	8001d6e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5e:	015a      	lsls	r2, r3, #5
 8001d60:	69fb      	ldr	r3, [r7, #28]
 8001d62:	4413      	add	r3, r2
 8001d64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d68:	461a      	mov	r2, r3
 8001d6a:	2320      	movs	r3, #32
 8001d6c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d009      	beq.n	8001d8c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7a:	015a      	lsls	r2, r3, #5
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	4413      	add	r3, r2
 8001d80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d84:	461a      	mov	r2, r3
 8001d86:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d8a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8e:	3301      	adds	r3, #1
 8001d90:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d94:	085b      	lsrs	r3, r3, #1
 8001d96:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f47f af62 	bne.w	8001c64 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4618      	mov	r0, r3
 8001da6:	f003 faab 	bl	8005300 <USB_ReadInterrupts>
 8001daa:	4603      	mov	r3, r0
 8001dac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001db0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001db4:	f040 80db 	bne.w	8001f6e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f003 facc 	bl	800535a <USB_ReadDevAllInEpInterrupt>
 8001dc2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001dc8:	e0cd      	b.n	8001f66 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 80c2 	beq.w	8001f5a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ddc:	b2d2      	uxtb	r2, r2
 8001dde:	4611      	mov	r1, r2
 8001de0:	4618      	mov	r0, r3
 8001de2:	f003 faf2 	bl	80053ca <USB_ReadDevInEPInterrupt>
 8001de6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001de8:	693b      	ldr	r3, [r7, #16]
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d057      	beq.n	8001ea2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df4:	f003 030f 	and.w	r3, r3, #15
 8001df8:	2201      	movs	r2, #1
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e06:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	69f9      	ldr	r1, [r7, #28]
 8001e0e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001e12:	4013      	ands	r3, r2
 8001e14:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e18:	015a      	lsls	r2, r3, #5
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001e22:	461a      	mov	r2, r3
 8001e24:	2301      	movs	r3, #1
 8001e26:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	799b      	ldrb	r3, [r3, #6]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d132      	bne.n	8001e96 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001e30:	6879      	ldr	r1, [r7, #4]
 8001e32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e34:	4613      	mov	r3, r2
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	4413      	add	r3, r2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	440b      	add	r3, r1
 8001e3e:	3320      	adds	r3, #32
 8001e40:	6819      	ldr	r1, [r3, #0]
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e46:	4613      	mov	r3, r2
 8001e48:	00db      	lsls	r3, r3, #3
 8001e4a:	4413      	add	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4403      	add	r3, r0
 8001e50:	331c      	adds	r3, #28
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4419      	add	r1, r3
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	4413      	add	r3, r2
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4403      	add	r3, r0
 8001e64:	3320      	adds	r3, #32
 8001e66:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d113      	bne.n	8001e96 <HAL_PCD_IRQHandler+0x3a2>
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e72:	4613      	mov	r3, r2
 8001e74:	00db      	lsls	r3, r3, #3
 8001e76:	4413      	add	r3, r2
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	440b      	add	r3, r1
 8001e7c:	3324      	adds	r3, #36	@ 0x24
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d108      	bne.n	8001e96 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	6818      	ldr	r0, [r3, #0]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001e8e:	461a      	mov	r2, r3
 8001e90:	2101      	movs	r1, #1
 8001e92:	f003 faf9 	bl	8005488 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f006 f948 	bl	8008132 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	f003 0308 	and.w	r3, r3, #8
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d008      	beq.n	8001ebe <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eae:	015a      	lsls	r2, r3, #5
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001eb8:	461a      	mov	r2, r3
 8001eba:	2308      	movs	r3, #8
 8001ebc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	f003 0310 	and.w	r3, r3, #16
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d008      	beq.n	8001eda <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eca:	015a      	lsls	r2, r3, #5
 8001ecc:	69fb      	ldr	r3, [r7, #28]
 8001ece:	4413      	add	r3, r2
 8001ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	2310      	movs	r3, #16
 8001ed8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d008      	beq.n	8001ef6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee6:	015a      	lsls	r2, r3, #5
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	4413      	add	r3, r2
 8001eec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ef0:	461a      	mov	r2, r3
 8001ef2:	2340      	movs	r3, #64	@ 0x40
 8001ef4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	f003 0302 	and.w	r3, r3, #2
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d023      	beq.n	8001f48 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001f00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f02:	6a38      	ldr	r0, [r7, #32]
 8001f04:	f002 fbbc 	bl	8004680 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	4413      	add	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	3310      	adds	r3, #16
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	4413      	add	r3, r2
 8001f18:	3304      	adds	r3, #4
 8001f1a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	78db      	ldrb	r3, [r3, #3]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d108      	bne.n	8001f36 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	2200      	movs	r2, #0
 8001f28:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	4619      	mov	r1, r3
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f006 f995 	bl	8008260 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f38:	015a      	lsls	r2, r3, #5
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f42:	461a      	mov	r2, r3
 8001f44:	2302      	movs	r3, #2
 8001f46:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001f52:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f000 fc5b 	bl	8002810 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5c:	3301      	adds	r3, #1
 8001f5e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f62:	085b      	lsrs	r3, r3, #1
 8001f64:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f47f af2e 	bne.w	8001dca <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f003 f9c4 	bl	8005300 <USB_ReadInterrupts>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001f7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001f82:	d122      	bne.n	8001fca <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001f84:	69fb      	ldr	r3, [r7, #28]
 8001f86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	69fa      	ldr	r2, [r7, #28]
 8001f8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001f92:	f023 0301 	bic.w	r3, r3, #1
 8001f96:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d108      	bne.n	8001fb4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001faa:	2100      	movs	r1, #0
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f000 fe41 	bl	8002c34 <HAL_PCDEx_LPM_Callback>
 8001fb2:	e002      	b.n	8001fba <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f006 f933 	bl	8008220 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	695a      	ldr	r2, [r3, #20]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001fc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f003 f996 	bl	8005300 <USB_ReadInterrupts>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fda:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001fde:	d112      	bne.n	8002006 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	d102      	bne.n	8001ff6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f006 f8ef 	bl	80081d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	695a      	ldr	r2, [r3, #20]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002004:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4618      	mov	r0, r3
 800200c:	f003 f978 	bl	8005300 <USB_ReadInterrupts>
 8002010:	4603      	mov	r3, r0
 8002012:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002016:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800201a:	f040 80b7 	bne.w	800218c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	69fa      	ldr	r2, [r7, #28]
 8002028:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800202c:	f023 0301 	bic.w	r3, r3, #1
 8002030:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2110      	movs	r1, #16
 8002038:	4618      	mov	r0, r3
 800203a:	f002 fb21 	bl	8004680 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800203e:	2300      	movs	r3, #0
 8002040:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002042:	e046      	b.n	80020d2 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002046:	015a      	lsls	r2, r3, #5
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	4413      	add	r3, r2
 800204c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002050:	461a      	mov	r2, r3
 8002052:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002056:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800205a:	015a      	lsls	r2, r3, #5
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	4413      	add	r3, r2
 8002060:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002068:	0151      	lsls	r1, r2, #5
 800206a:	69fa      	ldr	r2, [r7, #28]
 800206c:	440a      	add	r2, r1
 800206e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002072:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002076:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800207a:	015a      	lsls	r2, r3, #5
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	4413      	add	r3, r2
 8002080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002084:	461a      	mov	r2, r3
 8002086:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800208a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800208c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800208e:	015a      	lsls	r2, r3, #5
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	4413      	add	r3, r2
 8002094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800209c:	0151      	lsls	r1, r2, #5
 800209e:	69fa      	ldr	r2, [r7, #28]
 80020a0:	440a      	add	r2, r1
 80020a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80020a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80020aa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80020ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020ae:	015a      	lsls	r2, r3, #5
 80020b0:	69fb      	ldr	r3, [r7, #28]
 80020b2:	4413      	add	r3, r2
 80020b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020bc:	0151      	lsls	r1, r2, #5
 80020be:	69fa      	ldr	r2, [r7, #28]
 80020c0:	440a      	add	r2, r1
 80020c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80020c6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80020ca:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020ce:	3301      	adds	r3, #1
 80020d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	791b      	ldrb	r3, [r3, #4]
 80020d6:	461a      	mov	r2, r3
 80020d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020da:	4293      	cmp	r3, r2
 80020dc:	d3b2      	bcc.n	8002044 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	69fa      	ldr	r2, [r7, #28]
 80020e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80020ec:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80020f0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	7bdb      	ldrb	r3, [r3, #15]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d016      	beq.n	8002128 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80020fa:	69fb      	ldr	r3, [r7, #28]
 80020fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002100:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002104:	69fa      	ldr	r2, [r7, #28]
 8002106:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800210a:	f043 030b 	orr.w	r3, r3, #11
 800210e:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002112:	69fb      	ldr	r3, [r7, #28]
 8002114:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800211a:	69fa      	ldr	r2, [r7, #28]
 800211c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002120:	f043 030b 	orr.w	r3, r3, #11
 8002124:	6453      	str	r3, [r2, #68]	@ 0x44
 8002126:	e015      	b.n	8002154 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800212e:	695b      	ldr	r3, [r3, #20]
 8002130:	69fa      	ldr	r2, [r7, #28]
 8002132:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002136:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800213a:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800213e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002146:	691b      	ldr	r3, [r3, #16]
 8002148:	69fa      	ldr	r2, [r7, #28]
 800214a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800214e:	f043 030b 	orr.w	r3, r3, #11
 8002152:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	69fa      	ldr	r2, [r7, #28]
 800215e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002162:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002166:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6818      	ldr	r0, [r3, #0]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002176:	461a      	mov	r2, r3
 8002178:	f003 f986 	bl	8005488 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	695a      	ldr	r2, [r3, #20]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800218a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4618      	mov	r0, r3
 8002192:	f003 f8b5 	bl	8005300 <USB_ReadInterrupts>
 8002196:	4603      	mov	r3, r0
 8002198:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800219c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021a0:	d123      	bne.n	80021ea <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4618      	mov	r0, r3
 80021a8:	f003 f94b 	bl	8005442 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f002 fade 	bl	8004772 <USB_GetDevSpeed>
 80021b6:	4603      	mov	r3, r0
 80021b8:	461a      	mov	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681c      	ldr	r4, [r3, #0]
 80021c2:	f001 f9a7 	bl	8003514 <HAL_RCC_GetHCLKFreq>
 80021c6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80021cc:	461a      	mov	r2, r3
 80021ce:	4620      	mov	r0, r4
 80021d0:	f001 ffe2 	bl	8004198 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80021d4:	6878      	ldr	r0, [r7, #4]
 80021d6:	f005 ffd4 	bl	8008182 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	695a      	ldr	r2, [r3, #20]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80021e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f003 f886 	bl	8005300 <USB_ReadInterrupts>
 80021f4:	4603      	mov	r3, r0
 80021f6:	f003 0308 	and.w	r3, r3, #8
 80021fa:	2b08      	cmp	r3, #8
 80021fc:	d10a      	bne.n	8002214 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f005 ffb1 	bl	8008166 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	695a      	ldr	r2, [r3, #20]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f002 0208 	and.w	r2, r2, #8
 8002212:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f003 f871 	bl	8005300 <USB_ReadInterrupts>
 800221e:	4603      	mov	r3, r0
 8002220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002224:	2b80      	cmp	r3, #128	@ 0x80
 8002226:	d123      	bne.n	8002270 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002228:	6a3b      	ldr	r3, [r7, #32]
 800222a:	699b      	ldr	r3, [r3, #24]
 800222c:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002230:	6a3b      	ldr	r3, [r7, #32]
 8002232:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002234:	2301      	movs	r3, #1
 8002236:	627b      	str	r3, [r7, #36]	@ 0x24
 8002238:	e014      	b.n	8002264 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800223a:	6879      	ldr	r1, [r7, #4]
 800223c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800223e:	4613      	mov	r3, r2
 8002240:	00db      	lsls	r3, r3, #3
 8002242:	4413      	add	r3, r2
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	440b      	add	r3, r1
 8002248:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800224c:	781b      	ldrb	r3, [r3, #0]
 800224e:	2b01      	cmp	r3, #1
 8002250:	d105      	bne.n	800225e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002254:	b2db      	uxtb	r3, r3
 8002256:	4619      	mov	r1, r3
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	f000 faa8 	bl	80027ae <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800225e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002260:	3301      	adds	r3, #1
 8002262:	627b      	str	r3, [r7, #36]	@ 0x24
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	791b      	ldrb	r3, [r3, #4]
 8002268:	461a      	mov	r2, r3
 800226a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800226c:	4293      	cmp	r3, r2
 800226e:	d3e4      	bcc.n	800223a <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f003 f843 	bl	8005300 <USB_ReadInterrupts>
 800227a:	4603      	mov	r3, r0
 800227c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002280:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002284:	d13c      	bne.n	8002300 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002286:	2301      	movs	r3, #1
 8002288:	627b      	str	r3, [r7, #36]	@ 0x24
 800228a:	e02b      	b.n	80022e4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800228c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228e:	015a      	lsls	r2, r3, #5
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	4413      	add	r3, r2
 8002294:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800229c:	6879      	ldr	r1, [r7, #4]
 800229e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022a0:	4613      	mov	r3, r2
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	4413      	add	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	440b      	add	r3, r1
 80022aa:	3318      	adds	r3, #24
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d115      	bne.n	80022de <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80022b2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	da12      	bge.n	80022de <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80022b8:	6879      	ldr	r1, [r7, #4]
 80022ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022bc:	4613      	mov	r3, r2
 80022be:	00db      	lsls	r3, r3, #3
 80022c0:	4413      	add	r3, r2
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	440b      	add	r3, r1
 80022c6:	3317      	adds	r3, #23
 80022c8:	2201      	movs	r2, #1
 80022ca:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80022cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80022d4:	b2db      	uxtb	r3, r3
 80022d6:	4619      	mov	r1, r3
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f000 fa68 	bl	80027ae <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80022de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022e0:	3301      	adds	r3, #1
 80022e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	791b      	ldrb	r3, [r3, #4]
 80022e8:	461a      	mov	r2, r3
 80022ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d3cd      	bcc.n	800228c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	695a      	ldr	r2, [r3, #20]
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80022fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	4618      	mov	r0, r3
 8002306:	f002 fffb 	bl	8005300 <USB_ReadInterrupts>
 800230a:	4603      	mov	r3, r0
 800230c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002310:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002314:	d156      	bne.n	80023c4 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002316:	2301      	movs	r3, #1
 8002318:	627b      	str	r3, [r7, #36]	@ 0x24
 800231a:	e045      	b.n	80023a8 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800231c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231e:	015a      	lsls	r2, r3, #5
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	4413      	add	r3, r2
 8002324:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800232c:	6879      	ldr	r1, [r7, #4]
 800232e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002330:	4613      	mov	r3, r2
 8002332:	00db      	lsls	r3, r3, #3
 8002334:	4413      	add	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	440b      	add	r3, r1
 800233a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d12e      	bne.n	80023a2 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002344:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002346:	2b00      	cmp	r3, #0
 8002348:	da2b      	bge.n	80023a2 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	0c1a      	lsrs	r2, r3, #16
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002354:	4053      	eors	r3, r2
 8002356:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800235a:	2b00      	cmp	r3, #0
 800235c:	d121      	bne.n	80023a2 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800235e:	6879      	ldr	r1, [r7, #4]
 8002360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002362:	4613      	mov	r3, r2
 8002364:	00db      	lsls	r3, r3, #3
 8002366:	4413      	add	r3, r2
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	440b      	add	r3, r1
 800236c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002370:	2201      	movs	r2, #1
 8002372:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800237c:	6a3b      	ldr	r3, [r7, #32]
 800237e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002380:	6a3b      	ldr	r3, [r7, #32]
 8002382:	695b      	ldr	r3, [r3, #20]
 8002384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002388:	2b00      	cmp	r3, #0
 800238a:	d10a      	bne.n	80023a2 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	69fa      	ldr	r2, [r7, #28]
 8002396:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800239a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800239e:	6053      	str	r3, [r2, #4]
            break;
 80023a0:	e008      	b.n	80023b4 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a4:	3301      	adds	r3, #1
 80023a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	791b      	ldrb	r3, [r3, #4]
 80023ac:	461a      	mov	r2, r3
 80023ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b0:	4293      	cmp	r3, r2
 80023b2:	d3b3      	bcc.n	800231c <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	695a      	ldr	r2, [r3, #20]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80023c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f002 ff99 	bl	8005300 <USB_ReadInterrupts>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80023d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023d8:	d10a      	bne.n	80023f0 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	f005 ff52 	bl	8008284 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	695a      	ldr	r2, [r3, #20]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80023ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f002 ff83 	bl	8005300 <USB_ReadInterrupts>
 80023fa:	4603      	mov	r3, r0
 80023fc:	f003 0304 	and.w	r3, r3, #4
 8002400:	2b04      	cmp	r3, #4
 8002402:	d115      	bne.n	8002430 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800240c:	69bb      	ldr	r3, [r7, #24]
 800240e:	f003 0304 	and.w	r3, r3, #4
 8002412:	2b00      	cmp	r3, #0
 8002414:	d002      	beq.n	800241c <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f005 ff42 	bl	80082a0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6859      	ldr	r1, [r3, #4]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	430a      	orrs	r2, r1
 800242a:	605a      	str	r2, [r3, #4]
 800242c:	e000      	b.n	8002430 <HAL_PCD_IRQHandler+0x93c>
      return;
 800242e:	bf00      	nop
    }
  }
}
 8002430:	3734      	adds	r7, #52	@ 0x34
 8002432:	46bd      	mov	sp, r7
 8002434:	bd90      	pop	{r4, r7, pc}

08002436 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b082      	sub	sp, #8
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
 800243e:	460b      	mov	r3, r1
 8002440:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002448:	2b01      	cmp	r3, #1
 800244a:	d101      	bne.n	8002450 <HAL_PCD_SetAddress+0x1a>
 800244c:	2302      	movs	r3, #2
 800244e:	e012      	b.n	8002476 <HAL_PCD_SetAddress+0x40>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	78fa      	ldrb	r2, [r7, #3]
 800245c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	78fa      	ldrb	r2, [r7, #3]
 8002464:	4611      	mov	r1, r2
 8002466:	4618      	mov	r0, r3
 8002468:	f002 fee2 	bl	8005230 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	b084      	sub	sp, #16
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	4608      	mov	r0, r1
 8002488:	4611      	mov	r1, r2
 800248a:	461a      	mov	r2, r3
 800248c:	4603      	mov	r3, r0
 800248e:	70fb      	strb	r3, [r7, #3]
 8002490:	460b      	mov	r3, r1
 8002492:	803b      	strh	r3, [r7, #0]
 8002494:	4613      	mov	r3, r2
 8002496:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002498:	2300      	movs	r3, #0
 800249a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800249c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	da0f      	bge.n	80024c4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024a4:	78fb      	ldrb	r3, [r7, #3]
 80024a6:	f003 020f 	and.w	r2, r3, #15
 80024aa:	4613      	mov	r3, r2
 80024ac:	00db      	lsls	r3, r3, #3
 80024ae:	4413      	add	r3, r2
 80024b0:	009b      	lsls	r3, r3, #2
 80024b2:	3310      	adds	r3, #16
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	4413      	add	r3, r2
 80024b8:	3304      	adds	r3, #4
 80024ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2201      	movs	r2, #1
 80024c0:	705a      	strb	r2, [r3, #1]
 80024c2:	e00f      	b.n	80024e4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024c4:	78fb      	ldrb	r3, [r7, #3]
 80024c6:	f003 020f 	and.w	r2, r3, #15
 80024ca:	4613      	mov	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	4413      	add	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	3304      	adds	r3, #4
 80024dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2200      	movs	r2, #0
 80024e2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80024e4:	78fb      	ldrb	r3, [r7, #3]
 80024e6:	f003 030f 	and.w	r3, r3, #15
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80024f0:	883b      	ldrh	r3, [r7, #0]
 80024f2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	78ba      	ldrb	r2, [r7, #2]
 80024fe:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	785b      	ldrb	r3, [r3, #1]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d004      	beq.n	8002512 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	461a      	mov	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002512:	78bb      	ldrb	r3, [r7, #2]
 8002514:	2b02      	cmp	r3, #2
 8002516:	d102      	bne.n	800251e <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <HAL_PCD_EP_Open+0xae>
 8002528:	2302      	movs	r3, #2
 800252a:	e00e      	b.n	800254a <HAL_PCD_EP_Open+0xcc>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	68f9      	ldr	r1, [r7, #12]
 800253a:	4618      	mov	r0, r3
 800253c:	f002 f93e 	bl	80047bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2200      	movs	r2, #0
 8002544:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8002548:	7afb      	ldrb	r3, [r7, #11]
}
 800254a:	4618      	mov	r0, r3
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b086      	sub	sp, #24
 8002556:	af00      	add	r7, sp, #0
 8002558:	60f8      	str	r0, [r7, #12]
 800255a:	607a      	str	r2, [r7, #4]
 800255c:	603b      	str	r3, [r7, #0]
 800255e:	460b      	mov	r3, r1
 8002560:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002562:	7afb      	ldrb	r3, [r7, #11]
 8002564:	f003 020f 	and.w	r2, r3, #15
 8002568:	4613      	mov	r3, r2
 800256a:	00db      	lsls	r3, r3, #3
 800256c:	4413      	add	r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002574:	68fa      	ldr	r2, [r7, #12]
 8002576:	4413      	add	r3, r2
 8002578:	3304      	adds	r3, #4
 800257a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	687a      	ldr	r2, [r7, #4]
 8002580:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002582:	697b      	ldr	r3, [r7, #20]
 8002584:	683a      	ldr	r2, [r7, #0]
 8002586:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	2200      	movs	r2, #0
 800258c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	2200      	movs	r2, #0
 8002592:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002594:	7afb      	ldrb	r3, [r7, #11]
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	b2da      	uxtb	r2, r3
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	799b      	ldrb	r3, [r3, #6]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d102      	bne.n	80025ae <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80025a8:	687a      	ldr	r2, [r7, #4]
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6818      	ldr	r0, [r3, #0]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	799b      	ldrb	r3, [r3, #6]
 80025b6:	461a      	mov	r2, r3
 80025b8:	6979      	ldr	r1, [r7, #20]
 80025ba:	f002 f987 	bl	80048cc <USB_EPStartXfer>

  return HAL_OK;
 80025be:	2300      	movs	r3, #0
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3718      	adds	r7, #24
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	607a      	str	r2, [r7, #4]
 80025d2:	603b      	str	r3, [r7, #0]
 80025d4:	460b      	mov	r3, r1
 80025d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025d8:	7afb      	ldrb	r3, [r7, #11]
 80025da:	f003 020f 	and.w	r2, r3, #15
 80025de:	4613      	mov	r3, r2
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	4413      	add	r3, r2
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	3310      	adds	r3, #16
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	4413      	add	r3, r2
 80025ec:	3304      	adds	r3, #4
 80025ee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	687a      	ldr	r2, [r7, #4]
 80025f4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	683a      	ldr	r2, [r7, #0]
 80025fa:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	2200      	movs	r2, #0
 8002600:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2201      	movs	r2, #1
 8002606:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002608:	7afb      	ldrb	r3, [r7, #11]
 800260a:	f003 030f 	and.w	r3, r3, #15
 800260e:	b2da      	uxtb	r2, r3
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	799b      	ldrb	r3, [r3, #6]
 8002618:	2b01      	cmp	r3, #1
 800261a:	d102      	bne.n	8002622 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6818      	ldr	r0, [r3, #0]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	799b      	ldrb	r3, [r3, #6]
 800262a:	461a      	mov	r2, r3
 800262c:	6979      	ldr	r1, [r7, #20]
 800262e:	f002 f94d 	bl	80048cc <USB_EPStartXfer>

  return HAL_OK;
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	3718      	adds	r7, #24
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}

0800263c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b084      	sub	sp, #16
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	460b      	mov	r3, r1
 8002646:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002648:	78fb      	ldrb	r3, [r7, #3]
 800264a:	f003 030f 	and.w	r3, r3, #15
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	7912      	ldrb	r2, [r2, #4]
 8002652:	4293      	cmp	r3, r2
 8002654:	d901      	bls.n	800265a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e04f      	b.n	80026fa <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800265a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800265e:	2b00      	cmp	r3, #0
 8002660:	da0f      	bge.n	8002682 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002662:	78fb      	ldrb	r3, [r7, #3]
 8002664:	f003 020f 	and.w	r2, r3, #15
 8002668:	4613      	mov	r3, r2
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	4413      	add	r3, r2
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	3310      	adds	r3, #16
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	4413      	add	r3, r2
 8002676:	3304      	adds	r3, #4
 8002678:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2201      	movs	r2, #1
 800267e:	705a      	strb	r2, [r3, #1]
 8002680:	e00d      	b.n	800269e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002682:	78fa      	ldrb	r2, [r7, #3]
 8002684:	4613      	mov	r3, r2
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	4413      	add	r3, r2
 800268a:	009b      	lsls	r3, r3, #2
 800268c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	4413      	add	r3, r2
 8002694:	3304      	adds	r3, #4
 8002696:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2201      	movs	r2, #1
 80026a2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026a4:	78fb      	ldrb	r3, [r7, #3]
 80026a6:	f003 030f 	and.w	r3, r3, #15
 80026aa:	b2da      	uxtb	r2, r3
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d101      	bne.n	80026be <HAL_PCD_EP_SetStall+0x82>
 80026ba:	2302      	movs	r3, #2
 80026bc:	e01d      	b.n	80026fa <HAL_PCD_EP_SetStall+0xbe>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2201      	movs	r2, #1
 80026c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	68f9      	ldr	r1, [r7, #12]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f002 fcdb 	bl	8005088 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80026d2:	78fb      	ldrb	r3, [r7, #3]
 80026d4:	f003 030f 	and.w	r3, r3, #15
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d109      	bne.n	80026f0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6818      	ldr	r0, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	7999      	ldrb	r1, [r3, #6]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80026ea:	461a      	mov	r2, r3
 80026ec:	f002 fecc 	bl	8005488 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3710      	adds	r7, #16
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
 800270a:	460b      	mov	r3, r1
 800270c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800270e:	78fb      	ldrb	r3, [r7, #3]
 8002710:	f003 030f 	and.w	r3, r3, #15
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	7912      	ldrb	r2, [r2, #4]
 8002718:	4293      	cmp	r3, r2
 800271a:	d901      	bls.n	8002720 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e042      	b.n	80027a6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002720:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002724:	2b00      	cmp	r3, #0
 8002726:	da0f      	bge.n	8002748 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002728:	78fb      	ldrb	r3, [r7, #3]
 800272a:	f003 020f 	and.w	r2, r3, #15
 800272e:	4613      	mov	r3, r2
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	4413      	add	r3, r2
 8002734:	009b      	lsls	r3, r3, #2
 8002736:	3310      	adds	r3, #16
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	4413      	add	r3, r2
 800273c:	3304      	adds	r3, #4
 800273e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2201      	movs	r2, #1
 8002744:	705a      	strb	r2, [r3, #1]
 8002746:	e00f      	b.n	8002768 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002748:	78fb      	ldrb	r3, [r7, #3]
 800274a:	f003 020f 	and.w	r2, r3, #15
 800274e:	4613      	mov	r3, r2
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	4413      	add	r3, r2
 800275e:	3304      	adds	r3, #4
 8002760:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2200      	movs	r2, #0
 8002766:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2200      	movs	r2, #0
 800276c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800276e:	78fb      	ldrb	r3, [r7, #3]
 8002770:	f003 030f 	and.w	r3, r3, #15
 8002774:	b2da      	uxtb	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002780:	2b01      	cmp	r3, #1
 8002782:	d101      	bne.n	8002788 <HAL_PCD_EP_ClrStall+0x86>
 8002784:	2302      	movs	r3, #2
 8002786:	e00e      	b.n	80027a6 <HAL_PCD_EP_ClrStall+0xa4>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68f9      	ldr	r1, [r7, #12]
 8002796:	4618      	mov	r0, r3
 8002798:	f002 fce4 	bl	8005164 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3710      	adds	r7, #16
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80027ae:	b580      	push	{r7, lr}
 80027b0:	b084      	sub	sp, #16
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
 80027b6:	460b      	mov	r3, r1
 80027b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80027ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	da0c      	bge.n	80027dc <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027c2:	78fb      	ldrb	r3, [r7, #3]
 80027c4:	f003 020f 	and.w	r2, r3, #15
 80027c8:	4613      	mov	r3, r2
 80027ca:	00db      	lsls	r3, r3, #3
 80027cc:	4413      	add	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	3310      	adds	r3, #16
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	4413      	add	r3, r2
 80027d6:	3304      	adds	r3, #4
 80027d8:	60fb      	str	r3, [r7, #12]
 80027da:	e00c      	b.n	80027f6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80027dc:	78fb      	ldrb	r3, [r7, #3]
 80027de:	f003 020f 	and.w	r2, r3, #15
 80027e2:	4613      	mov	r3, r2
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	4413      	add	r3, r2
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	4413      	add	r3, r2
 80027f2:	3304      	adds	r3, #4
 80027f4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68f9      	ldr	r1, [r7, #12]
 80027fc:	4618      	mov	r0, r3
 80027fe:	f002 fb03 	bl	8004e08 <USB_EPStopXfer>
 8002802:	4603      	mov	r3, r0
 8002804:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002806:	7afb      	ldrb	r3, [r7, #11]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b08a      	sub	sp, #40	@ 0x28
 8002814:	af02      	add	r7, sp, #8
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002820:	697b      	ldr	r3, [r7, #20]
 8002822:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002824:	683a      	ldr	r2, [r7, #0]
 8002826:	4613      	mov	r3, r2
 8002828:	00db      	lsls	r3, r3, #3
 800282a:	4413      	add	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	3310      	adds	r3, #16
 8002830:	687a      	ldr	r2, [r7, #4]
 8002832:	4413      	add	r3, r2
 8002834:	3304      	adds	r3, #4
 8002836:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	695a      	ldr	r2, [r3, #20]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	429a      	cmp	r2, r3
 8002842:	d901      	bls.n	8002848 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e06b      	b.n	8002920 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	691a      	ldr	r2, [r3, #16]
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	69fa      	ldr	r2, [r7, #28]
 800285a:	429a      	cmp	r2, r3
 800285c:	d902      	bls.n	8002864 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	3303      	adds	r3, #3
 8002868:	089b      	lsrs	r3, r3, #2
 800286a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800286c:	e02a      	b.n	80028c4 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	691a      	ldr	r2, [r3, #16]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	695b      	ldr	r3, [r3, #20]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	69fa      	ldr	r2, [r7, #28]
 8002880:	429a      	cmp	r2, r3
 8002882:	d902      	bls.n	800288a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	3303      	adds	r3, #3
 800288e:	089b      	lsrs	r3, r3, #2
 8002890:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	68d9      	ldr	r1, [r3, #12]
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	69fb      	ldr	r3, [r7, #28]
 800289c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	4603      	mov	r3, r0
 80028a6:	6978      	ldr	r0, [r7, #20]
 80028a8:	f002 fb58 	bl	8004f5c <USB_WritePacket>

    ep->xfer_buff  += len;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	68da      	ldr	r2, [r3, #12]
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	441a      	add	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	695a      	ldr	r2, [r3, #20]
 80028bc:	69fb      	ldr	r3, [r7, #28]
 80028be:	441a      	add	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	015a      	lsls	r2, r3, #5
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	4413      	add	r3, r2
 80028cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80028d0:	699b      	ldr	r3, [r3, #24]
 80028d2:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d809      	bhi.n	80028ee <PCD_WriteEmptyTxFifo+0xde>
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	695a      	ldr	r2, [r3, #20]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d203      	bcs.n	80028ee <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	691b      	ldr	r3, [r3, #16]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1bf      	bne.n	800286e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	691a      	ldr	r2, [r3, #16]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d811      	bhi.n	800291e <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	f003 030f 	and.w	r3, r3, #15
 8002900:	2201      	movs	r2, #1
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800290e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	43db      	mvns	r3, r3
 8002914:	6939      	ldr	r1, [r7, #16]
 8002916:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800291a:	4013      	ands	r3, r2
 800291c:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	3720      	adds	r7, #32
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	333c      	adds	r3, #60	@ 0x3c
 8002940:	3304      	adds	r3, #4
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	015a      	lsls	r2, r3, #5
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	4413      	add	r3, r2
 800294e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	799b      	ldrb	r3, [r3, #6]
 800295a:	2b01      	cmp	r3, #1
 800295c:	d17b      	bne.n	8002a56 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	f003 0308 	and.w	r3, r3, #8
 8002964:	2b00      	cmp	r3, #0
 8002966:	d015      	beq.n	8002994 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	4a61      	ldr	r2, [pc, #388]	@ (8002af0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800296c:	4293      	cmp	r3, r2
 800296e:	f240 80b9 	bls.w	8002ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002978:	2b00      	cmp	r3, #0
 800297a:	f000 80b3 	beq.w	8002ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	015a      	lsls	r2, r3, #5
 8002982:	69bb      	ldr	r3, [r7, #24]
 8002984:	4413      	add	r3, r2
 8002986:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800298a:	461a      	mov	r2, r3
 800298c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002990:	6093      	str	r3, [r2, #8]
 8002992:	e0a7      	b.n	8002ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	f003 0320 	and.w	r3, r3, #32
 800299a:	2b00      	cmp	r3, #0
 800299c:	d009      	beq.n	80029b2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	015a      	lsls	r2, r3, #5
 80029a2:	69bb      	ldr	r3, [r7, #24]
 80029a4:	4413      	add	r3, r2
 80029a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029aa:	461a      	mov	r2, r3
 80029ac:	2320      	movs	r3, #32
 80029ae:	6093      	str	r3, [r2, #8]
 80029b0:	e098      	b.n	8002ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	f040 8093 	bne.w	8002ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	4a4b      	ldr	r2, [pc, #300]	@ (8002af0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d90f      	bls.n	80029e6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d00a      	beq.n	80029e6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	015a      	lsls	r2, r3, #5
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	4413      	add	r3, r2
 80029d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029dc:	461a      	mov	r2, r3
 80029de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029e2:	6093      	str	r3, [r2, #8]
 80029e4:	e07e      	b.n	8002ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80029e6:	683a      	ldr	r2, [r7, #0]
 80029e8:	4613      	mov	r3, r2
 80029ea:	00db      	lsls	r3, r3, #3
 80029ec:	4413      	add	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	4413      	add	r3, r2
 80029f8:	3304      	adds	r3, #4
 80029fa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	6a1a      	ldr	r2, [r3, #32]
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	0159      	lsls	r1, r3, #5
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	440b      	add	r3, r1
 8002a08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a12:	1ad2      	subs	r2, r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d114      	bne.n	8002a48 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d109      	bne.n	8002a3a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6818      	ldr	r0, [r3, #0]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a30:	461a      	mov	r2, r3
 8002a32:	2101      	movs	r1, #1
 8002a34:	f002 fd28 	bl	8005488 <USB_EP0_OutStart>
 8002a38:	e006      	b.n	8002a48 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	68da      	ldr	r2, [r3, #12]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	441a      	add	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	6878      	ldr	r0, [r7, #4]
 8002a50:	f005 fb54 	bl	80080fc <HAL_PCD_DataOutStageCallback>
 8002a54:	e046      	b.n	8002ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	4a26      	ldr	r2, [pc, #152]	@ (8002af4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d124      	bne.n	8002aa8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d00a      	beq.n	8002a7e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	015a      	lsls	r2, r3, #5
 8002a6c:	69bb      	ldr	r3, [r7, #24]
 8002a6e:	4413      	add	r3, r2
 8002a70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a74:	461a      	mov	r2, r3
 8002a76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a7a:	6093      	str	r3, [r2, #8]
 8002a7c:	e032      	b.n	8002ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	f003 0320 	and.w	r3, r3, #32
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d008      	beq.n	8002a9a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	015a      	lsls	r2, r3, #5
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	4413      	add	r3, r2
 8002a90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a94:	461a      	mov	r2, r3
 8002a96:	2320      	movs	r3, #32
 8002a98:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f005 fb2b 	bl	80080fc <HAL_PCD_DataOutStageCallback>
 8002aa6:	e01d      	b.n	8002ae4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d114      	bne.n	8002ad8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002aae:	6879      	ldr	r1, [r7, #4]
 8002ab0:	683a      	ldr	r2, [r7, #0]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	00db      	lsls	r3, r3, #3
 8002ab6:	4413      	add	r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	440b      	add	r3, r1
 8002abc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d108      	bne.n	8002ad8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6818      	ldr	r0, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	f002 fcd8 	bl	8005488 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	4619      	mov	r1, r3
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f005 fb0c 	bl	80080fc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002ae4:	2300      	movs	r3, #0
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3720      	adds	r7, #32
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	4f54300a 	.word	0x4f54300a
 8002af4:	4f54310a 	.word	0x4f54310a

08002af8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b0c:	697b      	ldr	r3, [r7, #20]
 8002b0e:	333c      	adds	r3, #60	@ 0x3c
 8002b10:	3304      	adds	r3, #4
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	015a      	lsls	r2, r3, #5
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	4413      	add	r3, r2
 8002b1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	4a15      	ldr	r2, [pc, #84]	@ (8002b80 <PCD_EP_OutSetupPacket_int+0x88>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d90e      	bls.n	8002b4c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d009      	beq.n	8002b4c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	015a      	lsls	r2, r3, #5
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	4413      	add	r3, r2
 8002b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b44:	461a      	mov	r2, r3
 8002b46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b4a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f005 fac3 	bl	80080d8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	4a0a      	ldr	r2, [pc, #40]	@ (8002b80 <PCD_EP_OutSetupPacket_int+0x88>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d90c      	bls.n	8002b74 <PCD_EP_OutSetupPacket_int+0x7c>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	799b      	ldrb	r3, [r3, #6]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d108      	bne.n	8002b74 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6818      	ldr	r0, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	2101      	movs	r1, #1
 8002b70:	f002 fc8a 	bl	8005488 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002b74:	2300      	movs	r3, #0
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3718      	adds	r7, #24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	4f54300a 	.word	0x4f54300a

08002b84 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	70fb      	strb	r3, [r7, #3]
 8002b90:	4613      	mov	r3, r2
 8002b92:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002b9c:	78fb      	ldrb	r3, [r7, #3]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d107      	bne.n	8002bb2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002ba2:	883b      	ldrh	r3, [r7, #0]
 8002ba4:	0419      	lsls	r1, r3, #16
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	430a      	orrs	r2, r1
 8002bae:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bb0:	e028      	b.n	8002c04 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb8:	0c1b      	lsrs	r3, r3, #16
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	73fb      	strb	r3, [r7, #15]
 8002bc4:	e00d      	b.n	8002be2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	7bfb      	ldrb	r3, [r7, #15]
 8002bcc:	3340      	adds	r3, #64	@ 0x40
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	4413      	add	r3, r2
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	0c1b      	lsrs	r3, r3, #16
 8002bd6:	68ba      	ldr	r2, [r7, #8]
 8002bd8:	4413      	add	r3, r2
 8002bda:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002bdc:	7bfb      	ldrb	r3, [r7, #15]
 8002bde:	3301      	adds	r3, #1
 8002be0:	73fb      	strb	r3, [r7, #15]
 8002be2:	7bfa      	ldrb	r2, [r7, #15]
 8002be4:	78fb      	ldrb	r3, [r7, #3]
 8002be6:	3b01      	subs	r3, #1
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d3ec      	bcc.n	8002bc6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002bec:	883b      	ldrh	r3, [r7, #0]
 8002bee:	0418      	lsls	r0, r3, #16
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6819      	ldr	r1, [r3, #0]
 8002bf4:	78fb      	ldrb	r3, [r7, #3]
 8002bf6:	3b01      	subs	r3, #1
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	4302      	orrs	r2, r0
 8002bfc:	3340      	adds	r3, #64	@ 0x40
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	440b      	add	r3, r1
 8002c02:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3714      	adds	r7, #20
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002c12:	b480      	push	{r7}
 8002c14:	b083      	sub	sp, #12
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	887a      	ldrh	r2, [r7, #2]
 8002c24:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002c26:	2300      	movs	r3, #0
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	370c      	adds	r7, #12
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c32:	4770      	bx	lr

08002c34 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b083      	sub	sp, #12
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002c40:	bf00      	nop
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b086      	sub	sp, #24
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e267      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f003 0301 	and.w	r3, r3, #1
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d075      	beq.n	8002d56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c6a:	4b88      	ldr	r3, [pc, #544]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 030c 	and.w	r3, r3, #12
 8002c72:	2b04      	cmp	r3, #4
 8002c74:	d00c      	beq.n	8002c90 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c76:	4b85      	ldr	r3, [pc, #532]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c7e:	2b08      	cmp	r3, #8
 8002c80:	d112      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c82:	4b82      	ldr	r3, [pc, #520]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c8e:	d10b      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c90:	4b7e      	ldr	r3, [pc, #504]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d05b      	beq.n	8002d54 <HAL_RCC_OscConfig+0x108>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d157      	bne.n	8002d54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e242      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cb0:	d106      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x74>
 8002cb2:	4b76      	ldr	r3, [pc, #472]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a75      	ldr	r2, [pc, #468]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cbc:	6013      	str	r3, [r2, #0]
 8002cbe:	e01d      	b.n	8002cfc <HAL_RCC_OscConfig+0xb0>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	685b      	ldr	r3, [r3, #4]
 8002cc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cc8:	d10c      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x98>
 8002cca:	4b70      	ldr	r3, [pc, #448]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	4a6f      	ldr	r2, [pc, #444]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cd4:	6013      	str	r3, [r2, #0]
 8002cd6:	4b6d      	ldr	r3, [pc, #436]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a6c      	ldr	r2, [pc, #432]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ce0:	6013      	str	r3, [r2, #0]
 8002ce2:	e00b      	b.n	8002cfc <HAL_RCC_OscConfig+0xb0>
 8002ce4:	4b69      	ldr	r3, [pc, #420]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a68      	ldr	r2, [pc, #416]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	4b66      	ldr	r3, [pc, #408]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a65      	ldr	r2, [pc, #404]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002cf6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d013      	beq.n	8002d2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d04:	f7fd ff92 	bl	8000c2c <HAL_GetTick>
 8002d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d0a:	e008      	b.n	8002d1e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d0c:	f7fd ff8e 	bl	8000c2c <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	2b64      	cmp	r3, #100	@ 0x64
 8002d18:	d901      	bls.n	8002d1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e207      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d1e:	4b5b      	ldr	r3, [pc, #364]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d0f0      	beq.n	8002d0c <HAL_RCC_OscConfig+0xc0>
 8002d2a:	e014      	b.n	8002d56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d2c:	f7fd ff7e 	bl	8000c2c <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d34:	f7fd ff7a 	bl	8000c2c <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b64      	cmp	r3, #100	@ 0x64
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e1f3      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d46:	4b51      	ldr	r3, [pc, #324]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1f0      	bne.n	8002d34 <HAL_RCC_OscConfig+0xe8>
 8002d52:	e000      	b.n	8002d56 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d063      	beq.n	8002e2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d62:	4b4a      	ldr	r3, [pc, #296]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f003 030c 	and.w	r3, r3, #12
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00b      	beq.n	8002d86 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d6e:	4b47      	ldr	r3, [pc, #284]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d76:	2b08      	cmp	r3, #8
 8002d78:	d11c      	bne.n	8002db4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d7a:	4b44      	ldr	r3, [pc, #272]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d116      	bne.n	8002db4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d86:	4b41      	ldr	r3, [pc, #260]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d005      	beq.n	8002d9e <HAL_RCC_OscConfig+0x152>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d001      	beq.n	8002d9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e1c7      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d9e:	4b3b      	ldr	r3, [pc, #236]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	4937      	ldr	r1, [pc, #220]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002db2:	e03a      	b.n	8002e2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d020      	beq.n	8002dfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dbc:	4b34      	ldr	r3, [pc, #208]	@ (8002e90 <HAL_RCC_OscConfig+0x244>)
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc2:	f7fd ff33 	bl	8000c2c <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dca:	f7fd ff2f 	bl	8000c2c <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e1a8      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ddc:	4b2b      	ldr	r3, [pc, #172]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0f0      	beq.n	8002dca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de8:	4b28      	ldr	r3, [pc, #160]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	00db      	lsls	r3, r3, #3
 8002df6:	4925      	ldr	r1, [pc, #148]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	600b      	str	r3, [r1, #0]
 8002dfc:	e015      	b.n	8002e2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dfe:	4b24      	ldr	r3, [pc, #144]	@ (8002e90 <HAL_RCC_OscConfig+0x244>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e04:	f7fd ff12 	bl	8000c2c <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e0a:	e008      	b.n	8002e1e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e0c:	f7fd ff0e 	bl	8000c2c <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e187      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e1e:	4b1b      	ldr	r3, [pc, #108]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1f0      	bne.n	8002e0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d036      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d016      	beq.n	8002e6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e3e:	4b15      	ldr	r3, [pc, #84]	@ (8002e94 <HAL_RCC_OscConfig+0x248>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e44:	f7fd fef2 	bl	8000c2c <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4c:	f7fd feee 	bl	8000c2c <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e167      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002e8c <HAL_RCC_OscConfig+0x240>)
 8002e60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0f0      	beq.n	8002e4c <HAL_RCC_OscConfig+0x200>
 8002e6a:	e01b      	b.n	8002ea4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e6c:	4b09      	ldr	r3, [pc, #36]	@ (8002e94 <HAL_RCC_OscConfig+0x248>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e72:	f7fd fedb 	bl	8000c2c <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e78:	e00e      	b.n	8002e98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e7a:	f7fd fed7 	bl	8000c2c <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d907      	bls.n	8002e98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e150      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	42470000 	.word	0x42470000
 8002e94:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e98:	4b88      	ldr	r3, [pc, #544]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002e9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1ea      	bne.n	8002e7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0304 	and.w	r3, r3, #4
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 8097 	beq.w	8002fe0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eb6:	4b81      	ldr	r3, [pc, #516]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10f      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	4b7d      	ldr	r3, [pc, #500]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eca:	4a7c      	ldr	r2, [pc, #496]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ed2:	4b7a      	ldr	r3, [pc, #488]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eda:	60bb      	str	r3, [r7, #8]
 8002edc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee2:	4b77      	ldr	r3, [pc, #476]	@ (80030c0 <HAL_RCC_OscConfig+0x474>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d118      	bne.n	8002f20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eee:	4b74      	ldr	r3, [pc, #464]	@ (80030c0 <HAL_RCC_OscConfig+0x474>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a73      	ldr	r2, [pc, #460]	@ (80030c0 <HAL_RCC_OscConfig+0x474>)
 8002ef4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ef8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002efa:	f7fd fe97 	bl	8000c2c <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f00:	e008      	b.n	8002f14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f02:	f7fd fe93 	bl	8000c2c <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e10c      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f14:	4b6a      	ldr	r3, [pc, #424]	@ (80030c0 <HAL_RCC_OscConfig+0x474>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d0f0      	beq.n	8002f02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d106      	bne.n	8002f36 <HAL_RCC_OscConfig+0x2ea>
 8002f28:	4b64      	ldr	r3, [pc, #400]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f2c:	4a63      	ldr	r2, [pc, #396]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f2e:	f043 0301 	orr.w	r3, r3, #1
 8002f32:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f34:	e01c      	b.n	8002f70 <HAL_RCC_OscConfig+0x324>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b05      	cmp	r3, #5
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RCC_OscConfig+0x30c>
 8002f3e:	4b5f      	ldr	r3, [pc, #380]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f42:	4a5e      	ldr	r2, [pc, #376]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f44:	f043 0304 	orr.w	r3, r3, #4
 8002f48:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f4a:	4b5c      	ldr	r3, [pc, #368]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f4e:	4a5b      	ldr	r2, [pc, #364]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f50:	f043 0301 	orr.w	r3, r3, #1
 8002f54:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f56:	e00b      	b.n	8002f70 <HAL_RCC_OscConfig+0x324>
 8002f58:	4b58      	ldr	r3, [pc, #352]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f5c:	4a57      	ldr	r2, [pc, #348]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f5e:	f023 0301 	bic.w	r3, r3, #1
 8002f62:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f64:	4b55      	ldr	r3, [pc, #340]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f68:	4a54      	ldr	r2, [pc, #336]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f6a:	f023 0304 	bic.w	r3, r3, #4
 8002f6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d015      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f78:	f7fd fe58 	bl	8000c2c <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f7e:	e00a      	b.n	8002f96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f80:	f7fd fe54 	bl	8000c2c <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e0cb      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f96:	4b49      	ldr	r3, [pc, #292]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0ee      	beq.n	8002f80 <HAL_RCC_OscConfig+0x334>
 8002fa2:	e014      	b.n	8002fce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fa4:	f7fd fe42 	bl	8000c2c <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002faa:	e00a      	b.n	8002fc2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fac:	f7fd fe3e 	bl	8000c2c <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e0b5      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fc2:	4b3e      	ldr	r3, [pc, #248]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1ee      	bne.n	8002fac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fce:	7dfb      	ldrb	r3, [r7, #23]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d105      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fd4:	4b39      	ldr	r3, [pc, #228]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd8:	4a38      	ldr	r2, [pc, #224]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002fda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fde:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 80a1 	beq.w	800312c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fea:	4b34      	ldr	r3, [pc, #208]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 030c 	and.w	r3, r3, #12
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	d05c      	beq.n	80030b0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d141      	bne.n	8003082 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ffe:	4b31      	ldr	r3, [pc, #196]	@ (80030c4 <HAL_RCC_OscConfig+0x478>)
 8003000:	2200      	movs	r2, #0
 8003002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003004:	f7fd fe12 	bl	8000c2c <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800300c:	f7fd fe0e 	bl	8000c2c <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e087      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800301e:	4b27      	ldr	r3, [pc, #156]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f0      	bne.n	800300c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69da      	ldr	r2, [r3, #28]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003038:	019b      	lsls	r3, r3, #6
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003040:	085b      	lsrs	r3, r3, #1
 8003042:	3b01      	subs	r3, #1
 8003044:	041b      	lsls	r3, r3, #16
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800304c:	061b      	lsls	r3, r3, #24
 800304e:	491b      	ldr	r1, [pc, #108]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8003050:	4313      	orrs	r3, r2
 8003052:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003054:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <HAL_RCC_OscConfig+0x478>)
 8003056:	2201      	movs	r2, #1
 8003058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305a:	f7fd fde7 	bl	8000c2c <HAL_GetTick>
 800305e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003060:	e008      	b.n	8003074 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003062:	f7fd fde3 	bl	8000c2c <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	693b      	ldr	r3, [r7, #16]
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b02      	cmp	r3, #2
 800306e:	d901      	bls.n	8003074 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	e05c      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003074:	4b11      	ldr	r3, [pc, #68]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d0f0      	beq.n	8003062 <HAL_RCC_OscConfig+0x416>
 8003080:	e054      	b.n	800312c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003082:	4b10      	ldr	r3, [pc, #64]	@ (80030c4 <HAL_RCC_OscConfig+0x478>)
 8003084:	2200      	movs	r2, #0
 8003086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003088:	f7fd fdd0 	bl	8000c2c <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003090:	f7fd fdcc 	bl	8000c2c <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e045      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030a2:	4b06      	ldr	r3, [pc, #24]	@ (80030bc <HAL_RCC_OscConfig+0x470>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f0      	bne.n	8003090 <HAL_RCC_OscConfig+0x444>
 80030ae:	e03d      	b.n	800312c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d107      	bne.n	80030c8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030b8:	2301      	movs	r3, #1
 80030ba:	e038      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
 80030bc:	40023800 	.word	0x40023800
 80030c0:	40007000 	.word	0x40007000
 80030c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030c8:	4b1b      	ldr	r3, [pc, #108]	@ (8003138 <HAL_RCC_OscConfig+0x4ec>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	699b      	ldr	r3, [r3, #24]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d028      	beq.n	8003128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d121      	bne.n	8003128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d11a      	bne.n	8003128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030f2:	68fa      	ldr	r2, [r7, #12]
 80030f4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80030f8:	4013      	ands	r3, r2
 80030fa:	687a      	ldr	r2, [r7, #4]
 80030fc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003100:	4293      	cmp	r3, r2
 8003102:	d111      	bne.n	8003128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800310e:	085b      	lsrs	r3, r3, #1
 8003110:	3b01      	subs	r3, #1
 8003112:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003114:	429a      	cmp	r2, r3
 8003116:	d107      	bne.n	8003128 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003122:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003124:	429a      	cmp	r2, r3
 8003126:	d001      	beq.n	800312c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e000      	b.n	800312e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3718      	adds	r7, #24
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40023800 	.word	0x40023800

0800313c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
 8003144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d101      	bne.n	8003150 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e0cc      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003150:	4b68      	ldr	r3, [pc, #416]	@ (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f003 0307 	and.w	r3, r3, #7
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	429a      	cmp	r2, r3
 800315c:	d90c      	bls.n	8003178 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800315e:	4b65      	ldr	r3, [pc, #404]	@ (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003160:	683a      	ldr	r2, [r7, #0]
 8003162:	b2d2      	uxtb	r2, r2
 8003164:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003166:	4b63      	ldr	r3, [pc, #396]	@ (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0307 	and.w	r3, r3, #7
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	429a      	cmp	r2, r3
 8003172:	d001      	beq.n	8003178 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e0b8      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0302 	and.w	r3, r3, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d020      	beq.n	80031c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0304 	and.w	r3, r3, #4
 800318c:	2b00      	cmp	r3, #0
 800318e:	d005      	beq.n	800319c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003190:	4b59      	ldr	r3, [pc, #356]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	4a58      	ldr	r2, [pc, #352]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003196:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800319a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0308 	and.w	r3, r3, #8
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d005      	beq.n	80031b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031a8:	4b53      	ldr	r3, [pc, #332]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	4a52      	ldr	r2, [pc, #328]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80031b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b4:	4b50      	ldr	r3, [pc, #320]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	494d      	ldr	r1, [pc, #308]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031c2:	4313      	orrs	r3, r2
 80031c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d044      	beq.n	800325c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d107      	bne.n	80031ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031da:	4b47      	ldr	r3, [pc, #284]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d119      	bne.n	800321a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e07f      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d003      	beq.n	80031fa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031f6:	2b03      	cmp	r3, #3
 80031f8:	d107      	bne.n	800320a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031fa:	4b3f      	ldr	r3, [pc, #252]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d109      	bne.n	800321a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e06f      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800320a:	4b3b      	ldr	r3, [pc, #236]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 0302 	and.w	r3, r3, #2
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e067      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800321a:	4b37      	ldr	r3, [pc, #220]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f023 0203 	bic.w	r2, r3, #3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4934      	ldr	r1, [pc, #208]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003228:	4313      	orrs	r3, r2
 800322a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800322c:	f7fd fcfe 	bl	8000c2c <HAL_GetTick>
 8003230:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003232:	e00a      	b.n	800324a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003234:	f7fd fcfa 	bl	8000c2c <HAL_GetTick>
 8003238:	4602      	mov	r2, r0
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	1ad3      	subs	r3, r2, r3
 800323e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003242:	4293      	cmp	r3, r2
 8003244:	d901      	bls.n	800324a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e04f      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800324a:	4b2b      	ldr	r3, [pc, #172]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f003 020c 	and.w	r2, r3, #12
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	429a      	cmp	r2, r3
 800325a:	d1eb      	bne.n	8003234 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800325c:	4b25      	ldr	r3, [pc, #148]	@ (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0307 	and.w	r3, r3, #7
 8003264:	683a      	ldr	r2, [r7, #0]
 8003266:	429a      	cmp	r2, r3
 8003268:	d20c      	bcs.n	8003284 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800326a:	4b22      	ldr	r3, [pc, #136]	@ (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 800326c:	683a      	ldr	r2, [r7, #0]
 800326e:	b2d2      	uxtb	r2, r2
 8003270:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003272:	4b20      	ldr	r3, [pc, #128]	@ (80032f4 <HAL_RCC_ClockConfig+0x1b8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0307 	and.w	r3, r3, #7
 800327a:	683a      	ldr	r2, [r7, #0]
 800327c:	429a      	cmp	r2, r3
 800327e:	d001      	beq.n	8003284 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e032      	b.n	80032ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f003 0304 	and.w	r3, r3, #4
 800328c:	2b00      	cmp	r3, #0
 800328e:	d008      	beq.n	80032a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003290:	4b19      	ldr	r3, [pc, #100]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	4916      	ldr	r1, [pc, #88]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0308 	and.w	r3, r3, #8
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d009      	beq.n	80032c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032ae:	4b12      	ldr	r3, [pc, #72]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	00db      	lsls	r3, r3, #3
 80032bc:	490e      	ldr	r1, [pc, #56]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032c2:	f000 f821 	bl	8003308 <HAL_RCC_GetSysClockFreq>
 80032c6:	4602      	mov	r2, r0
 80032c8:	4b0b      	ldr	r3, [pc, #44]	@ (80032f8 <HAL_RCC_ClockConfig+0x1bc>)
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	091b      	lsrs	r3, r3, #4
 80032ce:	f003 030f 	and.w	r3, r3, #15
 80032d2:	490a      	ldr	r1, [pc, #40]	@ (80032fc <HAL_RCC_ClockConfig+0x1c0>)
 80032d4:	5ccb      	ldrb	r3, [r1, r3]
 80032d6:	fa22 f303 	lsr.w	r3, r2, r3
 80032da:	4a09      	ldr	r2, [pc, #36]	@ (8003300 <HAL_RCC_ClockConfig+0x1c4>)
 80032dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80032de:	4b09      	ldr	r3, [pc, #36]	@ (8003304 <HAL_RCC_ClockConfig+0x1c8>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4618      	mov	r0, r3
 80032e4:	f7fd fc5e 	bl	8000ba4 <HAL_InitTick>

  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40023c00 	.word	0x40023c00
 80032f8:	40023800 	.word	0x40023800
 80032fc:	08008738 	.word	0x08008738
 8003300:	20000000 	.word	0x20000000
 8003304:	20000004 	.word	0x20000004

08003308 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800330c:	b094      	sub	sp, #80	@ 0x50
 800330e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003310:	2300      	movs	r3, #0
 8003312:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003314:	2300      	movs	r3, #0
 8003316:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003318:	2300      	movs	r3, #0
 800331a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800331c:	2300      	movs	r3, #0
 800331e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003320:	4b79      	ldr	r3, [pc, #484]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	f003 030c 	and.w	r3, r3, #12
 8003328:	2b08      	cmp	r3, #8
 800332a:	d00d      	beq.n	8003348 <HAL_RCC_GetSysClockFreq+0x40>
 800332c:	2b08      	cmp	r3, #8
 800332e:	f200 80e1 	bhi.w	80034f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003332:	2b00      	cmp	r3, #0
 8003334:	d002      	beq.n	800333c <HAL_RCC_GetSysClockFreq+0x34>
 8003336:	2b04      	cmp	r3, #4
 8003338:	d003      	beq.n	8003342 <HAL_RCC_GetSysClockFreq+0x3a>
 800333a:	e0db      	b.n	80034f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800333c:	4b73      	ldr	r3, [pc, #460]	@ (800350c <HAL_RCC_GetSysClockFreq+0x204>)
 800333e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003340:	e0db      	b.n	80034fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003342:	4b73      	ldr	r3, [pc, #460]	@ (8003510 <HAL_RCC_GetSysClockFreq+0x208>)
 8003344:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003346:	e0d8      	b.n	80034fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003348:	4b6f      	ldr	r3, [pc, #444]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003350:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003352:	4b6d      	ldr	r3, [pc, #436]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800335a:	2b00      	cmp	r3, #0
 800335c:	d063      	beq.n	8003426 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800335e:	4b6a      	ldr	r3, [pc, #424]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	099b      	lsrs	r3, r3, #6
 8003364:	2200      	movs	r2, #0
 8003366:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003368:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800336a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800336c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003370:	633b      	str	r3, [r7, #48]	@ 0x30
 8003372:	2300      	movs	r3, #0
 8003374:	637b      	str	r3, [r7, #52]	@ 0x34
 8003376:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800337a:	4622      	mov	r2, r4
 800337c:	462b      	mov	r3, r5
 800337e:	f04f 0000 	mov.w	r0, #0
 8003382:	f04f 0100 	mov.w	r1, #0
 8003386:	0159      	lsls	r1, r3, #5
 8003388:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800338c:	0150      	lsls	r0, r2, #5
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	4621      	mov	r1, r4
 8003394:	1a51      	subs	r1, r2, r1
 8003396:	6139      	str	r1, [r7, #16]
 8003398:	4629      	mov	r1, r5
 800339a:	eb63 0301 	sbc.w	r3, r3, r1
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	f04f 0200 	mov.w	r2, #0
 80033a4:	f04f 0300 	mov.w	r3, #0
 80033a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033ac:	4659      	mov	r1, fp
 80033ae:	018b      	lsls	r3, r1, #6
 80033b0:	4651      	mov	r1, sl
 80033b2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033b6:	4651      	mov	r1, sl
 80033b8:	018a      	lsls	r2, r1, #6
 80033ba:	4651      	mov	r1, sl
 80033bc:	ebb2 0801 	subs.w	r8, r2, r1
 80033c0:	4659      	mov	r1, fp
 80033c2:	eb63 0901 	sbc.w	r9, r3, r1
 80033c6:	f04f 0200 	mov.w	r2, #0
 80033ca:	f04f 0300 	mov.w	r3, #0
 80033ce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033d2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033d6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033da:	4690      	mov	r8, r2
 80033dc:	4699      	mov	r9, r3
 80033de:	4623      	mov	r3, r4
 80033e0:	eb18 0303 	adds.w	r3, r8, r3
 80033e4:	60bb      	str	r3, [r7, #8]
 80033e6:	462b      	mov	r3, r5
 80033e8:	eb49 0303 	adc.w	r3, r9, r3
 80033ec:	60fb      	str	r3, [r7, #12]
 80033ee:	f04f 0200 	mov.w	r2, #0
 80033f2:	f04f 0300 	mov.w	r3, #0
 80033f6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80033fa:	4629      	mov	r1, r5
 80033fc:	024b      	lsls	r3, r1, #9
 80033fe:	4621      	mov	r1, r4
 8003400:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003404:	4621      	mov	r1, r4
 8003406:	024a      	lsls	r2, r1, #9
 8003408:	4610      	mov	r0, r2
 800340a:	4619      	mov	r1, r3
 800340c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800340e:	2200      	movs	r2, #0
 8003410:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003412:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003414:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003418:	f7fc fed6 	bl	80001c8 <__aeabi_uldivmod>
 800341c:	4602      	mov	r2, r0
 800341e:	460b      	mov	r3, r1
 8003420:	4613      	mov	r3, r2
 8003422:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003424:	e058      	b.n	80034d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003426:	4b38      	ldr	r3, [pc, #224]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	099b      	lsrs	r3, r3, #6
 800342c:	2200      	movs	r2, #0
 800342e:	4618      	mov	r0, r3
 8003430:	4611      	mov	r1, r2
 8003432:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003436:	623b      	str	r3, [r7, #32]
 8003438:	2300      	movs	r3, #0
 800343a:	627b      	str	r3, [r7, #36]	@ 0x24
 800343c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003440:	4642      	mov	r2, r8
 8003442:	464b      	mov	r3, r9
 8003444:	f04f 0000 	mov.w	r0, #0
 8003448:	f04f 0100 	mov.w	r1, #0
 800344c:	0159      	lsls	r1, r3, #5
 800344e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003452:	0150      	lsls	r0, r2, #5
 8003454:	4602      	mov	r2, r0
 8003456:	460b      	mov	r3, r1
 8003458:	4641      	mov	r1, r8
 800345a:	ebb2 0a01 	subs.w	sl, r2, r1
 800345e:	4649      	mov	r1, r9
 8003460:	eb63 0b01 	sbc.w	fp, r3, r1
 8003464:	f04f 0200 	mov.w	r2, #0
 8003468:	f04f 0300 	mov.w	r3, #0
 800346c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003470:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003474:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003478:	ebb2 040a 	subs.w	r4, r2, sl
 800347c:	eb63 050b 	sbc.w	r5, r3, fp
 8003480:	f04f 0200 	mov.w	r2, #0
 8003484:	f04f 0300 	mov.w	r3, #0
 8003488:	00eb      	lsls	r3, r5, #3
 800348a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800348e:	00e2      	lsls	r2, r4, #3
 8003490:	4614      	mov	r4, r2
 8003492:	461d      	mov	r5, r3
 8003494:	4643      	mov	r3, r8
 8003496:	18e3      	adds	r3, r4, r3
 8003498:	603b      	str	r3, [r7, #0]
 800349a:	464b      	mov	r3, r9
 800349c:	eb45 0303 	adc.w	r3, r5, r3
 80034a0:	607b      	str	r3, [r7, #4]
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034ae:	4629      	mov	r1, r5
 80034b0:	028b      	lsls	r3, r1, #10
 80034b2:	4621      	mov	r1, r4
 80034b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034b8:	4621      	mov	r1, r4
 80034ba:	028a      	lsls	r2, r1, #10
 80034bc:	4610      	mov	r0, r2
 80034be:	4619      	mov	r1, r3
 80034c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034c2:	2200      	movs	r2, #0
 80034c4:	61bb      	str	r3, [r7, #24]
 80034c6:	61fa      	str	r2, [r7, #28]
 80034c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034cc:	f7fc fe7c 	bl	80001c8 <__aeabi_uldivmod>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4613      	mov	r3, r2
 80034d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003508 <HAL_RCC_GetSysClockFreq+0x200>)
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	0c1b      	lsrs	r3, r3, #16
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	3301      	adds	r3, #1
 80034e4:	005b      	lsls	r3, r3, #1
 80034e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80034e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80034f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034f2:	e002      	b.n	80034fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034f4:	4b05      	ldr	r3, [pc, #20]	@ (800350c <HAL_RCC_GetSysClockFreq+0x204>)
 80034f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3750      	adds	r7, #80	@ 0x50
 8003500:	46bd      	mov	sp, r7
 8003502:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003506:	bf00      	nop
 8003508:	40023800 	.word	0x40023800
 800350c:	00f42400 	.word	0x00f42400
 8003510:	007a1200 	.word	0x007a1200

08003514 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003514:	b480      	push	{r7}
 8003516:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003518:	4b03      	ldr	r3, [pc, #12]	@ (8003528 <HAL_RCC_GetHCLKFreq+0x14>)
 800351a:	681b      	ldr	r3, [r3, #0]
}
 800351c:	4618      	mov	r0, r3
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
 8003526:	bf00      	nop
 8003528:	20000000 	.word	0x20000000

0800352c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003530:	f7ff fff0 	bl	8003514 <HAL_RCC_GetHCLKFreq>
 8003534:	4602      	mov	r2, r0
 8003536:	4b05      	ldr	r3, [pc, #20]	@ (800354c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	0a9b      	lsrs	r3, r3, #10
 800353c:	f003 0307 	and.w	r3, r3, #7
 8003540:	4903      	ldr	r1, [pc, #12]	@ (8003550 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003542:	5ccb      	ldrb	r3, [r1, r3]
 8003544:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003548:	4618      	mov	r0, r3
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40023800 	.word	0x40023800
 8003550:	08008748 	.word	0x08008748

08003554 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003558:	f7ff ffdc 	bl	8003514 <HAL_RCC_GetHCLKFreq>
 800355c:	4602      	mov	r2, r0
 800355e:	4b05      	ldr	r3, [pc, #20]	@ (8003574 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	0b5b      	lsrs	r3, r3, #13
 8003564:	f003 0307 	and.w	r3, r3, #7
 8003568:	4903      	ldr	r1, [pc, #12]	@ (8003578 <HAL_RCC_GetPCLK2Freq+0x24>)
 800356a:	5ccb      	ldrb	r3, [r1, r3]
 800356c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003570:	4618      	mov	r0, r3
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40023800 	.word	0x40023800
 8003578:	08008748 	.word	0x08008748

0800357c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b086      	sub	sp, #24
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003588:	2300      	movs	r3, #0
 800358a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0301 	and.w	r3, r3, #1
 8003594:	2b00      	cmp	r3, #0
 8003596:	d105      	bne.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d035      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80035a4:	4b62      	ldr	r3, [pc, #392]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80035aa:	f7fd fb3f 	bl	8000c2c <HAL_GetTick>
 80035ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035b0:	e008      	b.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80035b2:	f7fd fb3b 	bl	8000c2c <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e0b0      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80035c4:	4b5b      	ldr	r3, [pc, #364]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d1f0      	bne.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	019a      	lsls	r2, r3, #6
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	689b      	ldr	r3, [r3, #8]
 80035da:	071b      	lsls	r3, r3, #28
 80035dc:	4955      	ldr	r1, [pc, #340]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80035de:	4313      	orrs	r3, r2
 80035e0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80035e4:	4b52      	ldr	r3, [pc, #328]	@ (8003730 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80035e6:	2201      	movs	r2, #1
 80035e8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80035ea:	f7fd fb1f 	bl	8000c2c <HAL_GetTick>
 80035ee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80035f0:	e008      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80035f2:	f7fd fb1b 	bl	8000c2c <HAL_GetTick>
 80035f6:	4602      	mov	r2, r0
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d901      	bls.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e090      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003604:	4b4b      	ldr	r3, [pc, #300]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d0f0      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	f000 8083 	beq.w	8003724 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800361e:	2300      	movs	r3, #0
 8003620:	60fb      	str	r3, [r7, #12]
 8003622:	4b44      	ldr	r3, [pc, #272]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003626:	4a43      	ldr	r2, [pc, #268]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003628:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800362c:	6413      	str	r3, [r2, #64]	@ 0x40
 800362e:	4b41      	ldr	r3, [pc, #260]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800363a:	4b3f      	ldr	r3, [pc, #252]	@ (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a3e      	ldr	r2, [pc, #248]	@ (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003640:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003644:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003646:	f7fd faf1 	bl	8000c2c <HAL_GetTick>
 800364a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800364c:	e008      	b.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800364e:	f7fd faed 	bl	8000c2c <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d901      	bls.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e062      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003660:	4b35      	ldr	r3, [pc, #212]	@ (8003738 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003668:	2b00      	cmp	r3, #0
 800366a:	d0f0      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800366c:	4b31      	ldr	r3, [pc, #196]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800366e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003670:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003674:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	2b00      	cmp	r3, #0
 800367a:	d02f      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	68db      	ldr	r3, [r3, #12]
 8003680:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	429a      	cmp	r2, r3
 8003688:	d028      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800368a:	4b2a      	ldr	r3, [pc, #168]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800368c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800368e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003692:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003694:	4b29      	ldr	r3, [pc, #164]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003696:	2201      	movs	r2, #1
 8003698:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800369a:	4b28      	ldr	r3, [pc, #160]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80036a0:	4a24      	ldr	r2, [pc, #144]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80036a6:	4b23      	ldr	r3, [pc, #140]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d114      	bne.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80036b2:	f7fd fabb 	bl	8000c2c <HAL_GetTick>
 80036b6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036b8:	e00a      	b.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ba:	f7fd fab7 	bl	8000c2c <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d901      	bls.n	80036d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e02a      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d0:	4b18      	ldr	r3, [pc, #96]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d0ee      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036e8:	d10d      	bne.n	8003706 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80036ea:	4b12      	ldr	r3, [pc, #72]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80036ec:	689b      	ldr	r3, [r3, #8]
 80036ee:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80036fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036fe:	490d      	ldr	r1, [pc, #52]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003700:	4313      	orrs	r3, r2
 8003702:	608b      	str	r3, [r1, #8]
 8003704:	e005      	b.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8003706:	4b0b      	ldr	r3, [pc, #44]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	4a0a      	ldr	r2, [pc, #40]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800370c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003710:	6093      	str	r3, [r2, #8]
 8003712:	4b08      	ldr	r3, [pc, #32]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003714:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800371e:	4905      	ldr	r1, [pc, #20]	@ (8003734 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003720:	4313      	orrs	r3, r2
 8003722:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3718      	adds	r7, #24
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	42470068 	.word	0x42470068
 8003734:	40023800 	.word	0x40023800
 8003738:	40007000 	.word	0x40007000
 800373c:	42470e40 	.word	0x42470e40

08003740 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003746:	f7fd fa71 	bl	8000c2c <HAL_GetTick>
 800374a:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800374c:	4b5d      	ldr	r3, [pc, #372]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a5c      	ldr	r2, [pc, #368]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 8003752:	f043 0301 	orr.w	r3, r3, #1
 8003756:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8003758:	e008      	b.n	800376c <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800375a:	f7fd fa67 	bl	8000c2c <HAL_GetTick>
 800375e:	4602      	mov	r2, r0
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	1ad3      	subs	r3, r2, r3
 8003764:	2b02      	cmp	r3, #2
 8003766:	d901      	bls.n	800376c <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8003768:	2303      	movs	r3, #3
 800376a:	e0a7      	b.n	80038bc <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800376c:	4b55      	ldr	r3, [pc, #340]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d0f0      	beq.n	800375a <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8003778:	4b52      	ldr	r3, [pc, #328]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4a51      	ldr	r2, [pc, #324]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800377e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003782:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003784:	f7fd fa52 	bl	8000c2c <HAL_GetTick>
 8003788:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800378a:	4b4e      	ldr	r3, [pc, #312]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800378c:	2200      	movs	r2, #0
 800378e:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8003790:	e00a      	b.n	80037a8 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003792:	f7fd fa4b 	bl	8000c2c <HAL_GetTick>
 8003796:	4602      	mov	r2, r0
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d901      	bls.n	80037a8 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	e089      	b.n	80038bc <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 80037a8:	4b46      	ldr	r3, [pc, #280]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f003 030c 	and.w	r3, r3, #12
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d1ee      	bne.n	8003792 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80037b4:	f7fd fa3a 	bl	8000c2c <HAL_GetTick>
 80037b8:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 80037ba:	4b42      	ldr	r3, [pc, #264]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	4a41      	ldr	r2, [pc, #260]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 80037c0:	f423 2350 	bic.w	r3, r3, #851968	@ 0xd0000
 80037c4:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80037c6:	e008      	b.n	80037da <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037c8:	f7fd fa30 	bl	8000c2c <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b64      	cmp	r3, #100	@ 0x64
 80037d4:	d901      	bls.n	80037da <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e070      	b.n	80038bc <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 80037da:	4b3a      	ldr	r3, [pc, #232]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80037e6:	f7fd fa21 	bl	8000c2c <HAL_GetTick>
 80037ea:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80037ec:	4b35      	ldr	r3, [pc, #212]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a34      	ldr	r2, [pc, #208]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 80037f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037f6:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80037f8:	e008      	b.n	800380c <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037fa:	f7fd fa17 	bl	8000c2c <HAL_GetTick>
 80037fe:	4602      	mov	r2, r0
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	1ad3      	subs	r3, r2, r3
 8003804:	2b02      	cmp	r3, #2
 8003806:	d901      	bls.n	800380c <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e057      	b.n	80038bc <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800380c:	4b2d      	ldr	r3, [pc, #180]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d1f0      	bne.n	80037fa <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8003818:	f7fd fa08 	bl	8000c2c <HAL_GetTick>
 800381c:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 800381e:	4b29      	ldr	r3, [pc, #164]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a28      	ldr	r2, [pc, #160]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 8003824:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003828:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800382a:	e008      	b.n	800383e <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800382c:	f7fd f9fe 	bl	8000c2c <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d901      	bls.n	800383e <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e03e      	b.n	80038bc <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 800383e:	4b21      	ldr	r3, [pc, #132]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d1f0      	bne.n	800382c <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 800384a:	4b1e      	ldr	r3, [pc, #120]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800384c:	4a1e      	ldr	r2, [pc, #120]	@ (80038c8 <HAL_RCC_DeInit+0x188>)
 800384e:	605a      	str	r2, [r3, #4]
  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8003850:	4b1c      	ldr	r3, [pc, #112]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 8003852:	4a1e      	ldr	r2, [pc, #120]	@ (80038cc <HAL_RCC_DeInit+0x18c>)
 8003854:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8003858:	4b1a      	ldr	r3, [pc, #104]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800385a:	68db      	ldr	r3, [r3, #12]
 800385c:	4a19      	ldr	r2, [pc, #100]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800385e:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8003862:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8003864:	4b17      	ldr	r3, [pc, #92]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	4a16      	ldr	r2, [pc, #88]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800386a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800386e:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
 8003870:	4b14      	ldr	r3, [pc, #80]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	4a13      	ldr	r2, [pc, #76]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 8003876:	f443 031f 	orr.w	r3, r3, #10420224	@ 0x9f0000
 800387a:	60d3      	str	r3, [r2, #12]
          RCC_CIR_CSSC);

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 800387c:	4b11      	ldr	r3, [pc, #68]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	4a10      	ldr	r2, [pc, #64]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 8003882:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003886:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8003888:	4b0e      	ldr	r3, [pc, #56]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800388a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800388c:	4a0d      	ldr	r2, [pc, #52]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800388e:	f023 0301 	bic.w	r3, r3, #1
 8003892:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8003894:	4b0b      	ldr	r3, [pc, #44]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 8003896:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003898:	4a0a      	ldr	r2, [pc, #40]	@ (80038c4 <HAL_RCC_DeInit+0x184>)
 800389a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800389e:	6753      	str	r3, [r2, #116]	@ 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 80038a0:	4b0b      	ldr	r3, [pc, #44]	@ (80038d0 <HAL_RCC_DeInit+0x190>)
 80038a2:	4a0c      	ldr	r2, [pc, #48]	@ (80038d4 <HAL_RCC_DeInit+0x194>)
 80038a4:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80038a6:	4b0c      	ldr	r3, [pc, #48]	@ (80038d8 <HAL_RCC_DeInit+0x198>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7fd f97a 	bl	8000ba4 <HAL_InitTick>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d001      	beq.n	80038ba <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e000      	b.n	80038bc <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 80038ba:	2300      	movs	r3, #0
  }
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3708      	adds	r7, #8
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40023800 	.word	0x40023800
 80038c8:	04003010 	.word	0x04003010
 80038cc:	20003000 	.word	0x20003000
 80038d0:	20000000 	.word	0x20000000
 80038d4:	00f42400 	.word	0x00f42400
 80038d8:	20000004 	.word	0x20000004

080038dc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b084      	sub	sp, #16
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e073      	b.n	80039d6 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	7f5b      	ldrb	r3, [r3, #29]
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d105      	bne.n	8003904 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7fc fff0 	bl	80008e4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2202      	movs	r2, #2
 8003908:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	68db      	ldr	r3, [r3, #12]
 8003910:	f003 0310 	and.w	r3, r3, #16
 8003914:	2b10      	cmp	r3, #16
 8003916:	d055      	beq.n	80039c4 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	22ca      	movs	r2, #202	@ 0xca
 800391e:	625a      	str	r2, [r3, #36]	@ 0x24
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2253      	movs	r2, #83	@ 0x53
 8003926:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f000 f87f 	bl	8003a2c <RTC_EnterInitMode>
 800392e:	4603      	mov	r3, r0
 8003930:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8003932:	7bfb      	ldrb	r3, [r7, #15]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d12c      	bne.n	8003992 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	689b      	ldr	r3, [r3, #8]
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	6812      	ldr	r2, [r2, #0]
 8003942:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003946:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800394a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	6899      	ldr	r1, [r3, #8]
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	431a      	orrs	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	431a      	orrs	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	68d2      	ldr	r2, [r2, #12]
 8003972:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	6919      	ldr	r1, [r3, #16]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	041a      	lsls	r2, r3, #16
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	430a      	orrs	r2, r1
 8003986:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f886 	bl	8003a9a <RTC_ExitInitMode>
 800398e:	4603      	mov	r3, r0
 8003990:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003992:	7bfb      	ldrb	r3, [r7, #15]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d110      	bne.n	80039ba <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80039a6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	699a      	ldr	r2, [r3, #24]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	430a      	orrs	r2, r1
 80039b8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	22ff      	movs	r2, #255	@ 0xff
 80039c0:	625a      	str	r2, [r3, #36]	@ 0x24
 80039c2:	e001      	b.n	80039c8 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80039c4:	2300      	movs	r3, #0
 80039c6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80039c8:	7bfb      	ldrb	r3, [r7, #15]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d102      	bne.n	80039d4 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	2201      	movs	r2, #1
 80039d2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
	...

080039e0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003a28 <HAL_RTC_WaitForSynchro+0x48>)
 80039f2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80039f4:	f7fd f91a 	bl	8000c2c <HAL_GetTick>
 80039f8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80039fa:	e009      	b.n	8003a10 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80039fc:	f7fd f916 	bl	8000c2c <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a0a:	d901      	bls.n	8003a10 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8003a0c:	2303      	movs	r3, #3
 8003a0e:	e007      	b.n	8003a20 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	f003 0320 	and.w	r3, r3, #32
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0ee      	beq.n	80039fc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3710      	adds	r7, #16
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	00017f5f 	.word	0x00017f5f

08003a2c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d122      	bne.n	8003a90 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68da      	ldr	r2, [r3, #12]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003a58:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a5a:	f7fd f8e7 	bl	8000c2c <HAL_GetTick>
 8003a5e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003a60:	e00c      	b.n	8003a7c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003a62:	f7fd f8e3 	bl	8000c2c <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003a70:	d904      	bls.n	8003a7c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2204      	movs	r2, #4
 8003a76:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d102      	bne.n	8003a90 <RTC_EnterInitMode+0x64>
 8003a8a:	7bfb      	ldrb	r3, [r7, #15]
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	d1e8      	bne.n	8003a62 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}

08003a9a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003a9a:	b580      	push	{r7, lr}
 8003a9c:	b084      	sub	sp, #16
 8003a9e:	af00      	add	r7, sp, #0
 8003aa0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	68da      	ldr	r2, [r3, #12]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ab4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f003 0320 	and.w	r3, r3, #32
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10a      	bne.n	8003ada <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	f7ff ff8b 	bl	80039e0 <HAL_RTC_WaitForSynchro>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d004      	beq.n	8003ada <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2204      	movs	r2, #4
 8003ad4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003ada:	7bfb      	ldrb	r3, [r7, #15]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b087      	sub	sp, #28
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8003af0:	2300      	movs	r3, #0
 8003af2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	3350      	adds	r3, #80	@ 0x50
 8003afa:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	009b      	lsls	r3, r3, #2
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	4413      	add	r3, r2
 8003b04:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	601a      	str	r2, [r3, #0]
}
 8003b0c:	bf00      	nop
 8003b0e:	371c      	adds	r7, #28
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr

08003b18 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b085      	sub	sp, #20
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 8003b22:	2300      	movs	r3, #0
 8003b24:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	3350      	adds	r3, #80	@ 0x50
 8003b2c:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	009b      	lsls	r3, r3, #2
 8003b32:	68fa      	ldr	r2, [r7, #12]
 8003b34:	4413      	add	r3, r2
 8003b36:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3714      	adds	r7, #20
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	b082      	sub	sp, #8
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d101      	bne.n	8003b5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
 8003b58:	e042      	b.n	8003be0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d106      	bne.n	8003b74 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b6e:	6878      	ldr	r0, [r7, #4]
 8003b70:	f7fc fee2 	bl	8000938 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2224      	movs	r2, #36	@ 0x24
 8003b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68da      	ldr	r2, [r3, #12]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003b8a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003b8c:	6878      	ldr	r0, [r7, #4]
 8003b8e:	f000 f82b 	bl	8003be8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	691a      	ldr	r2, [r3, #16]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ba0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	695a      	ldr	r2, [r3, #20]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003bb0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68da      	ldr	r2, [r3, #12]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003bc0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3708      	adds	r7, #8
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003be8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bec:	b0c0      	sub	sp, #256	@ 0x100
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	691b      	ldr	r3, [r3, #16]
 8003bfc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003c00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c04:	68d9      	ldr	r1, [r3, #12]
 8003c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	ea40 0301 	orr.w	r3, r0, r1
 8003c10:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c16:	689a      	ldr	r2, [r3, #8]
 8003c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c1c:	691b      	ldr	r3, [r3, #16]
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	431a      	orrs	r2, r3
 8003c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003c40:	f021 010c 	bic.w	r1, r1, #12
 8003c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003c4e:	430b      	orrs	r3, r1
 8003c50:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c62:	6999      	ldr	r1, [r3, #24]
 8003c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	ea40 0301 	orr.w	r3, r0, r1
 8003c6e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003c70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	4b8f      	ldr	r3, [pc, #572]	@ (8003eb4 <UART_SetConfig+0x2cc>)
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d005      	beq.n	8003c88 <UART_SetConfig+0xa0>
 8003c7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c80:	681a      	ldr	r2, [r3, #0]
 8003c82:	4b8d      	ldr	r3, [pc, #564]	@ (8003eb8 <UART_SetConfig+0x2d0>)
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d104      	bne.n	8003c92 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003c88:	f7ff fc64 	bl	8003554 <HAL_RCC_GetPCLK2Freq>
 8003c8c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003c90:	e003      	b.n	8003c9a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003c92:	f7ff fc4b 	bl	800352c <HAL_RCC_GetPCLK1Freq>
 8003c96:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c9e:	69db      	ldr	r3, [r3, #28]
 8003ca0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ca4:	f040 810c 	bne.w	8003ec0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003ca8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cac:	2200      	movs	r2, #0
 8003cae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003cb2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003cb6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003cba:	4622      	mov	r2, r4
 8003cbc:	462b      	mov	r3, r5
 8003cbe:	1891      	adds	r1, r2, r2
 8003cc0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003cc2:	415b      	adcs	r3, r3
 8003cc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003cc6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003cca:	4621      	mov	r1, r4
 8003ccc:	eb12 0801 	adds.w	r8, r2, r1
 8003cd0:	4629      	mov	r1, r5
 8003cd2:	eb43 0901 	adc.w	r9, r3, r1
 8003cd6:	f04f 0200 	mov.w	r2, #0
 8003cda:	f04f 0300 	mov.w	r3, #0
 8003cde:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ce2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ce6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003cea:	4690      	mov	r8, r2
 8003cec:	4699      	mov	r9, r3
 8003cee:	4623      	mov	r3, r4
 8003cf0:	eb18 0303 	adds.w	r3, r8, r3
 8003cf4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003cf8:	462b      	mov	r3, r5
 8003cfa:	eb49 0303 	adc.w	r3, r9, r3
 8003cfe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003d0e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003d12:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003d16:	460b      	mov	r3, r1
 8003d18:	18db      	adds	r3, r3, r3
 8003d1a:	653b      	str	r3, [r7, #80]	@ 0x50
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	eb42 0303 	adc.w	r3, r2, r3
 8003d22:	657b      	str	r3, [r7, #84]	@ 0x54
 8003d24:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003d28:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003d2c:	f7fc fa4c 	bl	80001c8 <__aeabi_uldivmod>
 8003d30:	4602      	mov	r2, r0
 8003d32:	460b      	mov	r3, r1
 8003d34:	4b61      	ldr	r3, [pc, #388]	@ (8003ebc <UART_SetConfig+0x2d4>)
 8003d36:	fba3 2302 	umull	r2, r3, r3, r2
 8003d3a:	095b      	lsrs	r3, r3, #5
 8003d3c:	011c      	lsls	r4, r3, #4
 8003d3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d42:	2200      	movs	r2, #0
 8003d44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003d48:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003d4c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003d50:	4642      	mov	r2, r8
 8003d52:	464b      	mov	r3, r9
 8003d54:	1891      	adds	r1, r2, r2
 8003d56:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003d58:	415b      	adcs	r3, r3
 8003d5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d5c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003d60:	4641      	mov	r1, r8
 8003d62:	eb12 0a01 	adds.w	sl, r2, r1
 8003d66:	4649      	mov	r1, r9
 8003d68:	eb43 0b01 	adc.w	fp, r3, r1
 8003d6c:	f04f 0200 	mov.w	r2, #0
 8003d70:	f04f 0300 	mov.w	r3, #0
 8003d74:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d78:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d7c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d80:	4692      	mov	sl, r2
 8003d82:	469b      	mov	fp, r3
 8003d84:	4643      	mov	r3, r8
 8003d86:	eb1a 0303 	adds.w	r3, sl, r3
 8003d8a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d8e:	464b      	mov	r3, r9
 8003d90:	eb4b 0303 	adc.w	r3, fp, r3
 8003d94:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003da4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003da8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003dac:	460b      	mov	r3, r1
 8003dae:	18db      	adds	r3, r3, r3
 8003db0:	643b      	str	r3, [r7, #64]	@ 0x40
 8003db2:	4613      	mov	r3, r2
 8003db4:	eb42 0303 	adc.w	r3, r2, r3
 8003db8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003dba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003dbe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003dc2:	f7fc fa01 	bl	80001c8 <__aeabi_uldivmod>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	4611      	mov	r1, r2
 8003dcc:	4b3b      	ldr	r3, [pc, #236]	@ (8003ebc <UART_SetConfig+0x2d4>)
 8003dce:	fba3 2301 	umull	r2, r3, r3, r1
 8003dd2:	095b      	lsrs	r3, r3, #5
 8003dd4:	2264      	movs	r2, #100	@ 0x64
 8003dd6:	fb02 f303 	mul.w	r3, r2, r3
 8003dda:	1acb      	subs	r3, r1, r3
 8003ddc:	00db      	lsls	r3, r3, #3
 8003dde:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003de2:	4b36      	ldr	r3, [pc, #216]	@ (8003ebc <UART_SetConfig+0x2d4>)
 8003de4:	fba3 2302 	umull	r2, r3, r3, r2
 8003de8:	095b      	lsrs	r3, r3, #5
 8003dea:	005b      	lsls	r3, r3, #1
 8003dec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003df0:	441c      	add	r4, r3
 8003df2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003df6:	2200      	movs	r2, #0
 8003df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003dfc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003e00:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003e04:	4642      	mov	r2, r8
 8003e06:	464b      	mov	r3, r9
 8003e08:	1891      	adds	r1, r2, r2
 8003e0a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003e0c:	415b      	adcs	r3, r3
 8003e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e10:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003e14:	4641      	mov	r1, r8
 8003e16:	1851      	adds	r1, r2, r1
 8003e18:	6339      	str	r1, [r7, #48]	@ 0x30
 8003e1a:	4649      	mov	r1, r9
 8003e1c:	414b      	adcs	r3, r1
 8003e1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003e20:	f04f 0200 	mov.w	r2, #0
 8003e24:	f04f 0300 	mov.w	r3, #0
 8003e28:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003e2c:	4659      	mov	r1, fp
 8003e2e:	00cb      	lsls	r3, r1, #3
 8003e30:	4651      	mov	r1, sl
 8003e32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e36:	4651      	mov	r1, sl
 8003e38:	00ca      	lsls	r2, r1, #3
 8003e3a:	4610      	mov	r0, r2
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4603      	mov	r3, r0
 8003e40:	4642      	mov	r2, r8
 8003e42:	189b      	adds	r3, r3, r2
 8003e44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e48:	464b      	mov	r3, r9
 8003e4a:	460a      	mov	r2, r1
 8003e4c:	eb42 0303 	adc.w	r3, r2, r3
 8003e50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003e60:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003e64:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003e68:	460b      	mov	r3, r1
 8003e6a:	18db      	adds	r3, r3, r3
 8003e6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e6e:	4613      	mov	r3, r2
 8003e70:	eb42 0303 	adc.w	r3, r2, r3
 8003e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003e76:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003e7a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003e7e:	f7fc f9a3 	bl	80001c8 <__aeabi_uldivmod>
 8003e82:	4602      	mov	r2, r0
 8003e84:	460b      	mov	r3, r1
 8003e86:	4b0d      	ldr	r3, [pc, #52]	@ (8003ebc <UART_SetConfig+0x2d4>)
 8003e88:	fba3 1302 	umull	r1, r3, r3, r2
 8003e8c:	095b      	lsrs	r3, r3, #5
 8003e8e:	2164      	movs	r1, #100	@ 0x64
 8003e90:	fb01 f303 	mul.w	r3, r1, r3
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	00db      	lsls	r3, r3, #3
 8003e98:	3332      	adds	r3, #50	@ 0x32
 8003e9a:	4a08      	ldr	r2, [pc, #32]	@ (8003ebc <UART_SetConfig+0x2d4>)
 8003e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea0:	095b      	lsrs	r3, r3, #5
 8003ea2:	f003 0207 	and.w	r2, r3, #7
 8003ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4422      	add	r2, r4
 8003eae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003eb0:	e106      	b.n	80040c0 <UART_SetConfig+0x4d8>
 8003eb2:	bf00      	nop
 8003eb4:	40011000 	.word	0x40011000
 8003eb8:	40011400 	.word	0x40011400
 8003ebc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003ec0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003eca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003ece:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003ed2:	4642      	mov	r2, r8
 8003ed4:	464b      	mov	r3, r9
 8003ed6:	1891      	adds	r1, r2, r2
 8003ed8:	6239      	str	r1, [r7, #32]
 8003eda:	415b      	adcs	r3, r3
 8003edc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ede:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003ee2:	4641      	mov	r1, r8
 8003ee4:	1854      	adds	r4, r2, r1
 8003ee6:	4649      	mov	r1, r9
 8003ee8:	eb43 0501 	adc.w	r5, r3, r1
 8003eec:	f04f 0200 	mov.w	r2, #0
 8003ef0:	f04f 0300 	mov.w	r3, #0
 8003ef4:	00eb      	lsls	r3, r5, #3
 8003ef6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003efa:	00e2      	lsls	r2, r4, #3
 8003efc:	4614      	mov	r4, r2
 8003efe:	461d      	mov	r5, r3
 8003f00:	4643      	mov	r3, r8
 8003f02:	18e3      	adds	r3, r4, r3
 8003f04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003f08:	464b      	mov	r3, r9
 8003f0a:	eb45 0303 	adc.w	r3, r5, r3
 8003f0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003f12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003f1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003f22:	f04f 0200 	mov.w	r2, #0
 8003f26:	f04f 0300 	mov.w	r3, #0
 8003f2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003f2e:	4629      	mov	r1, r5
 8003f30:	008b      	lsls	r3, r1, #2
 8003f32:	4621      	mov	r1, r4
 8003f34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003f38:	4621      	mov	r1, r4
 8003f3a:	008a      	lsls	r2, r1, #2
 8003f3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003f40:	f7fc f942 	bl	80001c8 <__aeabi_uldivmod>
 8003f44:	4602      	mov	r2, r0
 8003f46:	460b      	mov	r3, r1
 8003f48:	4b60      	ldr	r3, [pc, #384]	@ (80040cc <UART_SetConfig+0x4e4>)
 8003f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8003f4e:	095b      	lsrs	r3, r3, #5
 8003f50:	011c      	lsls	r4, r3, #4
 8003f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003f56:	2200      	movs	r2, #0
 8003f58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003f60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003f64:	4642      	mov	r2, r8
 8003f66:	464b      	mov	r3, r9
 8003f68:	1891      	adds	r1, r2, r2
 8003f6a:	61b9      	str	r1, [r7, #24]
 8003f6c:	415b      	adcs	r3, r3
 8003f6e:	61fb      	str	r3, [r7, #28]
 8003f70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f74:	4641      	mov	r1, r8
 8003f76:	1851      	adds	r1, r2, r1
 8003f78:	6139      	str	r1, [r7, #16]
 8003f7a:	4649      	mov	r1, r9
 8003f7c:	414b      	adcs	r3, r1
 8003f7e:	617b      	str	r3, [r7, #20]
 8003f80:	f04f 0200 	mov.w	r2, #0
 8003f84:	f04f 0300 	mov.w	r3, #0
 8003f88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003f8c:	4659      	mov	r1, fp
 8003f8e:	00cb      	lsls	r3, r1, #3
 8003f90:	4651      	mov	r1, sl
 8003f92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003f96:	4651      	mov	r1, sl
 8003f98:	00ca      	lsls	r2, r1, #3
 8003f9a:	4610      	mov	r0, r2
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	4642      	mov	r2, r8
 8003fa2:	189b      	adds	r3, r3, r2
 8003fa4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003fa8:	464b      	mov	r3, r9
 8003faa:	460a      	mov	r2, r1
 8003fac:	eb42 0303 	adc.w	r3, r2, r3
 8003fb0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003fbe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003fc0:	f04f 0200 	mov.w	r2, #0
 8003fc4:	f04f 0300 	mov.w	r3, #0
 8003fc8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003fcc:	4649      	mov	r1, r9
 8003fce:	008b      	lsls	r3, r1, #2
 8003fd0:	4641      	mov	r1, r8
 8003fd2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003fd6:	4641      	mov	r1, r8
 8003fd8:	008a      	lsls	r2, r1, #2
 8003fda:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003fde:	f7fc f8f3 	bl	80001c8 <__aeabi_uldivmod>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	460b      	mov	r3, r1
 8003fe6:	4611      	mov	r1, r2
 8003fe8:	4b38      	ldr	r3, [pc, #224]	@ (80040cc <UART_SetConfig+0x4e4>)
 8003fea:	fba3 2301 	umull	r2, r3, r3, r1
 8003fee:	095b      	lsrs	r3, r3, #5
 8003ff0:	2264      	movs	r2, #100	@ 0x64
 8003ff2:	fb02 f303 	mul.w	r3, r2, r3
 8003ff6:	1acb      	subs	r3, r1, r3
 8003ff8:	011b      	lsls	r3, r3, #4
 8003ffa:	3332      	adds	r3, #50	@ 0x32
 8003ffc:	4a33      	ldr	r2, [pc, #204]	@ (80040cc <UART_SetConfig+0x4e4>)
 8003ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8004002:	095b      	lsrs	r3, r3, #5
 8004004:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004008:	441c      	add	r4, r3
 800400a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800400e:	2200      	movs	r2, #0
 8004010:	673b      	str	r3, [r7, #112]	@ 0x70
 8004012:	677a      	str	r2, [r7, #116]	@ 0x74
 8004014:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004018:	4642      	mov	r2, r8
 800401a:	464b      	mov	r3, r9
 800401c:	1891      	adds	r1, r2, r2
 800401e:	60b9      	str	r1, [r7, #8]
 8004020:	415b      	adcs	r3, r3
 8004022:	60fb      	str	r3, [r7, #12]
 8004024:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004028:	4641      	mov	r1, r8
 800402a:	1851      	adds	r1, r2, r1
 800402c:	6039      	str	r1, [r7, #0]
 800402e:	4649      	mov	r1, r9
 8004030:	414b      	adcs	r3, r1
 8004032:	607b      	str	r3, [r7, #4]
 8004034:	f04f 0200 	mov.w	r2, #0
 8004038:	f04f 0300 	mov.w	r3, #0
 800403c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004040:	4659      	mov	r1, fp
 8004042:	00cb      	lsls	r3, r1, #3
 8004044:	4651      	mov	r1, sl
 8004046:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800404a:	4651      	mov	r1, sl
 800404c:	00ca      	lsls	r2, r1, #3
 800404e:	4610      	mov	r0, r2
 8004050:	4619      	mov	r1, r3
 8004052:	4603      	mov	r3, r0
 8004054:	4642      	mov	r2, r8
 8004056:	189b      	adds	r3, r3, r2
 8004058:	66bb      	str	r3, [r7, #104]	@ 0x68
 800405a:	464b      	mov	r3, r9
 800405c:	460a      	mov	r2, r1
 800405e:	eb42 0303 	adc.w	r3, r2, r3
 8004062:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	663b      	str	r3, [r7, #96]	@ 0x60
 800406e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004070:	f04f 0200 	mov.w	r2, #0
 8004074:	f04f 0300 	mov.w	r3, #0
 8004078:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800407c:	4649      	mov	r1, r9
 800407e:	008b      	lsls	r3, r1, #2
 8004080:	4641      	mov	r1, r8
 8004082:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004086:	4641      	mov	r1, r8
 8004088:	008a      	lsls	r2, r1, #2
 800408a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800408e:	f7fc f89b 	bl	80001c8 <__aeabi_uldivmod>
 8004092:	4602      	mov	r2, r0
 8004094:	460b      	mov	r3, r1
 8004096:	4b0d      	ldr	r3, [pc, #52]	@ (80040cc <UART_SetConfig+0x4e4>)
 8004098:	fba3 1302 	umull	r1, r3, r3, r2
 800409c:	095b      	lsrs	r3, r3, #5
 800409e:	2164      	movs	r1, #100	@ 0x64
 80040a0:	fb01 f303 	mul.w	r3, r1, r3
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	011b      	lsls	r3, r3, #4
 80040a8:	3332      	adds	r3, #50	@ 0x32
 80040aa:	4a08      	ldr	r2, [pc, #32]	@ (80040cc <UART_SetConfig+0x4e4>)
 80040ac:	fba2 2303 	umull	r2, r3, r2, r3
 80040b0:	095b      	lsrs	r3, r3, #5
 80040b2:	f003 020f 	and.w	r2, r3, #15
 80040b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4422      	add	r2, r4
 80040be:	609a      	str	r2, [r3, #8]
}
 80040c0:	bf00      	nop
 80040c2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80040c6:	46bd      	mov	sp, r7
 80040c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040cc:	51eb851f 	.word	0x51eb851f

080040d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80040d0:	b084      	sub	sp, #16
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b084      	sub	sp, #16
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
 80040da:	f107 001c 	add.w	r0, r7, #28
 80040de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80040e2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80040e6:	2b01      	cmp	r3, #1
 80040e8:	d123      	bne.n	8004132 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ee:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80040fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004102:	687a      	ldr	r2, [r7, #4]
 8004104:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004112:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004116:	2b01      	cmp	r3, #1
 8004118:	d105      	bne.n	8004126 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f001 fa0c 	bl	8005544 <USB_CoreReset>
 800412c:	4603      	mov	r3, r0
 800412e:	73fb      	strb	r3, [r7, #15]
 8004130:	e01b      	b.n	800416a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f001 fa00 	bl	8005544 <USB_CoreReset>
 8004144:	4603      	mov	r3, r0
 8004146:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004148:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800414c:	2b00      	cmp	r3, #0
 800414e:	d106      	bne.n	800415e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004154:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	639a      	str	r2, [r3, #56]	@ 0x38
 800415c:	e005      	b.n	800416a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004162:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800416a:	7fbb      	ldrb	r3, [r7, #30]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d10b      	bne.n	8004188 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f043 0206 	orr.w	r2, r3, #6
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f043 0220 	orr.w	r2, r3, #32
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004188:	7bfb      	ldrb	r3, [r7, #15]
}
 800418a:	4618      	mov	r0, r3
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004194:	b004      	add	sp, #16
 8004196:	4770      	bx	lr

08004198 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004198:	b480      	push	{r7}
 800419a:	b087      	sub	sp, #28
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	4613      	mov	r3, r2
 80041a4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80041a6:	79fb      	ldrb	r3, [r7, #7]
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d165      	bne.n	8004278 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	4a41      	ldr	r2, [pc, #260]	@ (80042b4 <USB_SetTurnaroundTime+0x11c>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	d906      	bls.n	80041c2 <USB_SetTurnaroundTime+0x2a>
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	4a40      	ldr	r2, [pc, #256]	@ (80042b8 <USB_SetTurnaroundTime+0x120>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d202      	bcs.n	80041c2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80041bc:	230f      	movs	r3, #15
 80041be:	617b      	str	r3, [r7, #20]
 80041c0:	e062      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	4a3c      	ldr	r2, [pc, #240]	@ (80042b8 <USB_SetTurnaroundTime+0x120>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d306      	bcc.n	80041d8 <USB_SetTurnaroundTime+0x40>
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	4a3b      	ldr	r2, [pc, #236]	@ (80042bc <USB_SetTurnaroundTime+0x124>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d202      	bcs.n	80041d8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80041d2:	230e      	movs	r3, #14
 80041d4:	617b      	str	r3, [r7, #20]
 80041d6:	e057      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	4a38      	ldr	r2, [pc, #224]	@ (80042bc <USB_SetTurnaroundTime+0x124>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d306      	bcc.n	80041ee <USB_SetTurnaroundTime+0x56>
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	4a37      	ldr	r2, [pc, #220]	@ (80042c0 <USB_SetTurnaroundTime+0x128>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d202      	bcs.n	80041ee <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80041e8:	230d      	movs	r3, #13
 80041ea:	617b      	str	r3, [r7, #20]
 80041ec:	e04c      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	4a33      	ldr	r2, [pc, #204]	@ (80042c0 <USB_SetTurnaroundTime+0x128>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d306      	bcc.n	8004204 <USB_SetTurnaroundTime+0x6c>
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	4a32      	ldr	r2, [pc, #200]	@ (80042c4 <USB_SetTurnaroundTime+0x12c>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d802      	bhi.n	8004204 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80041fe:	230c      	movs	r3, #12
 8004200:	617b      	str	r3, [r7, #20]
 8004202:	e041      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	4a2f      	ldr	r2, [pc, #188]	@ (80042c4 <USB_SetTurnaroundTime+0x12c>)
 8004208:	4293      	cmp	r3, r2
 800420a:	d906      	bls.n	800421a <USB_SetTurnaroundTime+0x82>
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	4a2e      	ldr	r2, [pc, #184]	@ (80042c8 <USB_SetTurnaroundTime+0x130>)
 8004210:	4293      	cmp	r3, r2
 8004212:	d802      	bhi.n	800421a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004214:	230b      	movs	r3, #11
 8004216:	617b      	str	r3, [r7, #20]
 8004218:	e036      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	4a2a      	ldr	r2, [pc, #168]	@ (80042c8 <USB_SetTurnaroundTime+0x130>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d906      	bls.n	8004230 <USB_SetTurnaroundTime+0x98>
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	4a29      	ldr	r2, [pc, #164]	@ (80042cc <USB_SetTurnaroundTime+0x134>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d802      	bhi.n	8004230 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800422a:	230a      	movs	r3, #10
 800422c:	617b      	str	r3, [r7, #20]
 800422e:	e02b      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	4a26      	ldr	r2, [pc, #152]	@ (80042cc <USB_SetTurnaroundTime+0x134>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d906      	bls.n	8004246 <USB_SetTurnaroundTime+0xae>
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	4a25      	ldr	r2, [pc, #148]	@ (80042d0 <USB_SetTurnaroundTime+0x138>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d202      	bcs.n	8004246 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004240:	2309      	movs	r3, #9
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	e020      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	4a21      	ldr	r2, [pc, #132]	@ (80042d0 <USB_SetTurnaroundTime+0x138>)
 800424a:	4293      	cmp	r3, r2
 800424c:	d306      	bcc.n	800425c <USB_SetTurnaroundTime+0xc4>
 800424e:	68bb      	ldr	r3, [r7, #8]
 8004250:	4a20      	ldr	r2, [pc, #128]	@ (80042d4 <USB_SetTurnaroundTime+0x13c>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d802      	bhi.n	800425c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004256:	2308      	movs	r3, #8
 8004258:	617b      	str	r3, [r7, #20]
 800425a:	e015      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	4a1d      	ldr	r2, [pc, #116]	@ (80042d4 <USB_SetTurnaroundTime+0x13c>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d906      	bls.n	8004272 <USB_SetTurnaroundTime+0xda>
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	4a1c      	ldr	r2, [pc, #112]	@ (80042d8 <USB_SetTurnaroundTime+0x140>)
 8004268:	4293      	cmp	r3, r2
 800426a:	d202      	bcs.n	8004272 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800426c:	2307      	movs	r3, #7
 800426e:	617b      	str	r3, [r7, #20]
 8004270:	e00a      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004272:	2306      	movs	r3, #6
 8004274:	617b      	str	r3, [r7, #20]
 8004276:	e007      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004278:	79fb      	ldrb	r3, [r7, #7]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d102      	bne.n	8004284 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800427e:	2309      	movs	r3, #9
 8004280:	617b      	str	r3, [r7, #20]
 8004282:	e001      	b.n	8004288 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004284:	2309      	movs	r3, #9
 8004286:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	68da      	ldr	r2, [r3, #12]
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	029b      	lsls	r3, r3, #10
 800429c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80042a0:	431a      	orrs	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	371c      	adds	r7, #28
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr
 80042b4:	00d8acbf 	.word	0x00d8acbf
 80042b8:	00e4e1c0 	.word	0x00e4e1c0
 80042bc:	00f42400 	.word	0x00f42400
 80042c0:	01067380 	.word	0x01067380
 80042c4:	011a499f 	.word	0x011a499f
 80042c8:	01312cff 	.word	0x01312cff
 80042cc:	014ca43f 	.word	0x014ca43f
 80042d0:	016e3600 	.word	0x016e3600
 80042d4:	01a6ab1f 	.word	0x01a6ab1f
 80042d8:	01e84800 	.word	0x01e84800

080042dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80042dc:	b480      	push	{r7}
 80042de:	b083      	sub	sp, #12
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f043 0201 	orr.w	r2, r3, #1
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	370c      	adds	r7, #12
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80042fe:	b480      	push	{r7}
 8004300:	b083      	sub	sp, #12
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f023 0201 	bic.w	r2, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004312:	2300      	movs	r3, #0
}
 8004314:	4618      	mov	r0, r3
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	460b      	mov	r3, r1
 800432a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800432c:	2300      	movs	r3, #0
 800432e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800433c:	78fb      	ldrb	r3, [r7, #3]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d115      	bne.n	800436e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800434e:	200a      	movs	r0, #10
 8004350:	f7fc fc78 	bl	8000c44 <HAL_Delay>
      ms += 10U;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	330a      	adds	r3, #10
 8004358:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f001 f863 	bl	8005426 <USB_GetMode>
 8004360:	4603      	mov	r3, r0
 8004362:	2b01      	cmp	r3, #1
 8004364:	d01e      	beq.n	80043a4 <USB_SetCurrentMode+0x84>
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2bc7      	cmp	r3, #199	@ 0xc7
 800436a:	d9f0      	bls.n	800434e <USB_SetCurrentMode+0x2e>
 800436c:	e01a      	b.n	80043a4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800436e:	78fb      	ldrb	r3, [r7, #3]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d115      	bne.n	80043a0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	68db      	ldr	r3, [r3, #12]
 8004378:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004380:	200a      	movs	r0, #10
 8004382:	f7fc fc5f 	bl	8000c44 <HAL_Delay>
      ms += 10U;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	330a      	adds	r3, #10
 800438a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f001 f84a 	bl	8005426 <USB_GetMode>
 8004392:	4603      	mov	r3, r0
 8004394:	2b00      	cmp	r3, #0
 8004396:	d005      	beq.n	80043a4 <USB_SetCurrentMode+0x84>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2bc7      	cmp	r3, #199	@ 0xc7
 800439c:	d9f0      	bls.n	8004380 <USB_SetCurrentMode+0x60>
 800439e:	e001      	b.n	80043a4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e005      	b.n	80043b0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2bc8      	cmp	r3, #200	@ 0xc8
 80043a8:	d101      	bne.n	80043ae <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e000      	b.n	80043b0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3710      	adds	r7, #16
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80043b8:	b084      	sub	sp, #16
 80043ba:	b580      	push	{r7, lr}
 80043bc:	b086      	sub	sp, #24
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
 80043c2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80043c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80043ca:	2300      	movs	r3, #0
 80043cc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80043d2:	2300      	movs	r3, #0
 80043d4:	613b      	str	r3, [r7, #16]
 80043d6:	e009      	b.n	80043ec <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	3340      	adds	r3, #64	@ 0x40
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	4413      	add	r3, r2
 80043e2:	2200      	movs	r2, #0
 80043e4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	3301      	adds	r3, #1
 80043ea:	613b      	str	r3, [r7, #16]
 80043ec:	693b      	ldr	r3, [r7, #16]
 80043ee:	2b0e      	cmp	r3, #14
 80043f0:	d9f2      	bls.n	80043d8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80043f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d11c      	bne.n	8004434 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	68fa      	ldr	r2, [r7, #12]
 8004404:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004408:	f043 0302 	orr.w	r3, r3, #2
 800440c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004412:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800441e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800442a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	639a      	str	r2, [r3, #56]	@ 0x38
 8004432:	e00b      	b.n	800444c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004438:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004444:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004452:	461a      	mov	r2, r3
 8004454:	2300      	movs	r3, #0
 8004456:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004458:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800445c:	2b01      	cmp	r3, #1
 800445e:	d10d      	bne.n	800447c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004460:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004464:	2b00      	cmp	r3, #0
 8004466:	d104      	bne.n	8004472 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004468:	2100      	movs	r1, #0
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 f968 	bl	8004740 <USB_SetDevSpeed>
 8004470:	e008      	b.n	8004484 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004472:	2101      	movs	r1, #1
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	f000 f963 	bl	8004740 <USB_SetDevSpeed>
 800447a:	e003      	b.n	8004484 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800447c:	2103      	movs	r1, #3
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 f95e 	bl	8004740 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004484:	2110      	movs	r1, #16
 8004486:	6878      	ldr	r0, [r7, #4]
 8004488:	f000 f8fa 	bl	8004680 <USB_FlushTxFifo>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 f924 	bl	80046e4 <USB_FlushRxFifo>
 800449c:	4603      	mov	r3, r0
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d001      	beq.n	80044a6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044ac:	461a      	mov	r2, r3
 80044ae:	2300      	movs	r3, #0
 80044b0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044b8:	461a      	mov	r2, r3
 80044ba:	2300      	movs	r3, #0
 80044bc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044c4:	461a      	mov	r2, r3
 80044c6:	2300      	movs	r3, #0
 80044c8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80044ca:	2300      	movs	r3, #0
 80044cc:	613b      	str	r3, [r7, #16]
 80044ce:	e043      	b.n	8004558 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	015a      	lsls	r2, r3, #5
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	4413      	add	r3, r2
 80044d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044e6:	d118      	bne.n	800451a <USB_DevInit+0x162>
    {
      if (i == 0U)
 80044e8:	693b      	ldr	r3, [r7, #16]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d10a      	bne.n	8004504 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80044ee:	693b      	ldr	r3, [r7, #16]
 80044f0:	015a      	lsls	r2, r3, #5
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	4413      	add	r3, r2
 80044f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044fa:	461a      	mov	r2, r3
 80044fc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004500:	6013      	str	r3, [r2, #0]
 8004502:	e013      	b.n	800452c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	015a      	lsls	r2, r3, #5
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	4413      	add	r3, r2
 800450c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004510:	461a      	mov	r2, r3
 8004512:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004516:	6013      	str	r3, [r2, #0]
 8004518:	e008      	b.n	800452c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	015a      	lsls	r2, r3, #5
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	4413      	add	r3, r2
 8004522:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004526:	461a      	mov	r2, r3
 8004528:	2300      	movs	r3, #0
 800452a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	015a      	lsls	r2, r3, #5
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	4413      	add	r3, r2
 8004534:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004538:	461a      	mov	r2, r3
 800453a:	2300      	movs	r3, #0
 800453c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	015a      	lsls	r2, r3, #5
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	4413      	add	r3, r2
 8004546:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800454a:	461a      	mov	r2, r3
 800454c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004550:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	3301      	adds	r3, #1
 8004556:	613b      	str	r3, [r7, #16]
 8004558:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800455c:	461a      	mov	r2, r3
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	4293      	cmp	r3, r2
 8004562:	d3b5      	bcc.n	80044d0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004564:	2300      	movs	r3, #0
 8004566:	613b      	str	r3, [r7, #16]
 8004568:	e043      	b.n	80045f2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	015a      	lsls	r2, r3, #5
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	4413      	add	r3, r2
 8004572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800457c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004580:	d118      	bne.n	80045b4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d10a      	bne.n	800459e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	015a      	lsls	r2, r3, #5
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	4413      	add	r3, r2
 8004590:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004594:	461a      	mov	r2, r3
 8004596:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800459a:	6013      	str	r3, [r2, #0]
 800459c:	e013      	b.n	80045c6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	015a      	lsls	r2, r3, #5
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	4413      	add	r3, r2
 80045a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045aa:	461a      	mov	r2, r3
 80045ac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80045b0:	6013      	str	r3, [r2, #0]
 80045b2:	e008      	b.n	80045c6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	015a      	lsls	r2, r3, #5
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	4413      	add	r3, r2
 80045bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045c0:	461a      	mov	r2, r3
 80045c2:	2300      	movs	r3, #0
 80045c4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	015a      	lsls	r2, r3, #5
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	4413      	add	r3, r2
 80045ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045d2:	461a      	mov	r2, r3
 80045d4:	2300      	movs	r3, #0
 80045d6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	015a      	lsls	r2, r3, #5
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	4413      	add	r3, r2
 80045e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045e4:	461a      	mov	r2, r3
 80045e6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80045ea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	3301      	adds	r3, #1
 80045f0:	613b      	str	r3, [r7, #16]
 80045f2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80045f6:	461a      	mov	r2, r3
 80045f8:	693b      	ldr	r3, [r7, #16]
 80045fa:	4293      	cmp	r3, r2
 80045fc:	d3b5      	bcc.n	800456a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004604:	691b      	ldr	r3, [r3, #16]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800460c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004610:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800461e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004620:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004624:	2b00      	cmp	r3, #0
 8004626:	d105      	bne.n	8004634 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	699b      	ldr	r3, [r3, #24]
 800462c:	f043 0210 	orr.w	r2, r3, #16
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	699a      	ldr	r2, [r3, #24]
 8004638:	4b10      	ldr	r3, [pc, #64]	@ (800467c <USB_DevInit+0x2c4>)
 800463a:	4313      	orrs	r3, r2
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004640:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	f043 0208 	orr.w	r2, r3, #8
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004654:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004658:	2b01      	cmp	r3, #1
 800465a:	d107      	bne.n	800466c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	699b      	ldr	r3, [r3, #24]
 8004660:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004664:	f043 0304 	orr.w	r3, r3, #4
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800466c:	7dfb      	ldrb	r3, [r7, #23]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3718      	adds	r7, #24
 8004672:	46bd      	mov	sp, r7
 8004674:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004678:	b004      	add	sp, #16
 800467a:	4770      	bx	lr
 800467c:	803c3800 	.word	0x803c3800

08004680 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	3301      	adds	r3, #1
 8004692:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800469a:	d901      	bls.n	80046a0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e01b      	b.n	80046d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	691b      	ldr	r3, [r3, #16]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	daf2      	bge.n	800468e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80046a8:	2300      	movs	r3, #0
 80046aa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	019b      	lsls	r3, r3, #6
 80046b0:	f043 0220 	orr.w	r2, r3, #32
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	3301      	adds	r3, #1
 80046bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80046c4:	d901      	bls.n	80046ca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e006      	b.n	80046d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f003 0320 	and.w	r3, r3, #32
 80046d2:	2b20      	cmp	r3, #32
 80046d4:	d0f0      	beq.n	80046b8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3714      	adds	r7, #20
 80046dc:	46bd      	mov	sp, r7
 80046de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e2:	4770      	bx	lr

080046e4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80046e4:	b480      	push	{r7}
 80046e6:	b085      	sub	sp, #20
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	3301      	adds	r3, #1
 80046f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80046fc:	d901      	bls.n	8004702 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80046fe:	2303      	movs	r3, #3
 8004700:	e018      	b.n	8004734 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	691b      	ldr	r3, [r3, #16]
 8004706:	2b00      	cmp	r3, #0
 8004708:	daf2      	bge.n	80046f0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800470a:	2300      	movs	r3, #0
 800470c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2210      	movs	r2, #16
 8004712:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	3301      	adds	r3, #1
 8004718:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004720:	d901      	bls.n	8004726 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e006      	b.n	8004734 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	f003 0310 	and.w	r3, r3, #16
 800472e:	2b10      	cmp	r3, #16
 8004730:	d0f0      	beq.n	8004714 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004732:	2300      	movs	r3, #0
}
 8004734:	4618      	mov	r0, r3
 8004736:	3714      	adds	r7, #20
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004740:	b480      	push	{r7}
 8004742:	b085      	sub	sp, #20
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	460b      	mov	r3, r1
 800474a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	78fb      	ldrb	r3, [r7, #3]
 800475a:	68f9      	ldr	r1, [r7, #12]
 800475c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004760:	4313      	orrs	r3, r2
 8004762:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004764:	2300      	movs	r3, #0
}
 8004766:	4618      	mov	r0, r3
 8004768:	3714      	adds	r7, #20
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8004772:	b480      	push	{r7}
 8004774:	b087      	sub	sp, #28
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f003 0306 	and.w	r3, r3, #6
 800478a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d102      	bne.n	8004798 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004792:	2300      	movs	r3, #0
 8004794:	75fb      	strb	r3, [r7, #23]
 8004796:	e00a      	b.n	80047ae <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2b02      	cmp	r3, #2
 800479c:	d002      	beq.n	80047a4 <USB_GetDevSpeed+0x32>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2b06      	cmp	r3, #6
 80047a2:	d102      	bne.n	80047aa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80047a4:	2302      	movs	r3, #2
 80047a6:	75fb      	strb	r3, [r7, #23]
 80047a8:	e001      	b.n	80047ae <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80047aa:	230f      	movs	r3, #15
 80047ac:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80047ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	371c      	adds	r7, #28
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	785b      	ldrb	r3, [r3, #1]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d13a      	bne.n	800484e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80047de:	69da      	ldr	r2, [r3, #28]
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	781b      	ldrb	r3, [r3, #0]
 80047e4:	f003 030f 	and.w	r3, r3, #15
 80047e8:	2101      	movs	r1, #1
 80047ea:	fa01 f303 	lsl.w	r3, r1, r3
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	68f9      	ldr	r1, [r7, #12]
 80047f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80047f6:	4313      	orrs	r3, r2
 80047f8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	015a      	lsls	r2, r3, #5
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	4413      	add	r3, r2
 8004802:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800480c:	2b00      	cmp	r3, #0
 800480e:	d155      	bne.n	80048bc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	015a      	lsls	r2, r3, #5
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	4413      	add	r3, r2
 8004818:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800481c:	681a      	ldr	r2, [r3, #0]
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	791b      	ldrb	r3, [r3, #4]
 800482a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800482c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	059b      	lsls	r3, r3, #22
 8004832:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004834:	4313      	orrs	r3, r2
 8004836:	68ba      	ldr	r2, [r7, #8]
 8004838:	0151      	lsls	r1, r2, #5
 800483a:	68fa      	ldr	r2, [r7, #12]
 800483c:	440a      	add	r2, r1
 800483e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004842:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004846:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800484a:	6013      	str	r3, [r2, #0]
 800484c:	e036      	b.n	80048bc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004854:	69da      	ldr	r2, [r3, #28]
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	781b      	ldrb	r3, [r3, #0]
 800485a:	f003 030f 	and.w	r3, r3, #15
 800485e:	2101      	movs	r1, #1
 8004860:	fa01 f303 	lsl.w	r3, r1, r3
 8004864:	041b      	lsls	r3, r3, #16
 8004866:	68f9      	ldr	r1, [r7, #12]
 8004868:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800486c:	4313      	orrs	r3, r2
 800486e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	015a      	lsls	r2, r3, #5
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	4413      	add	r3, r2
 8004878:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d11a      	bne.n	80048bc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	015a      	lsls	r2, r3, #5
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	4413      	add	r3, r2
 800488e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	791b      	ldrb	r3, [r3, #4]
 80048a0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80048a2:	430b      	orrs	r3, r1
 80048a4:	4313      	orrs	r3, r2
 80048a6:	68ba      	ldr	r2, [r7, #8]
 80048a8:	0151      	lsls	r1, r2, #5
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	440a      	add	r2, r1
 80048ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80048b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048ba:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80048bc:	2300      	movs	r3, #0
}
 80048be:	4618      	mov	r0, r3
 80048c0:	3714      	adds	r7, #20
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
	...

080048cc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08a      	sub	sp, #40	@ 0x28
 80048d0:	af02      	add	r7, sp, #8
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	4613      	mov	r3, r2
 80048d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	785b      	ldrb	r3, [r3, #1]
 80048e8:	2b01      	cmp	r3, #1
 80048ea:	f040 817f 	bne.w	8004bec <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	691b      	ldr	r3, [r3, #16]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d132      	bne.n	800495c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80048f6:	69bb      	ldr	r3, [r7, #24]
 80048f8:	015a      	lsls	r2, r3, #5
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	4413      	add	r3, r2
 80048fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004902:	691b      	ldr	r3, [r3, #16]
 8004904:	69ba      	ldr	r2, [r7, #24]
 8004906:	0151      	lsls	r1, r2, #5
 8004908:	69fa      	ldr	r2, [r7, #28]
 800490a:	440a      	add	r2, r1
 800490c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004910:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004914:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004918:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800491a:	69bb      	ldr	r3, [r7, #24]
 800491c:	015a      	lsls	r2, r3, #5
 800491e:	69fb      	ldr	r3, [r7, #28]
 8004920:	4413      	add	r3, r2
 8004922:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	69ba      	ldr	r2, [r7, #24]
 800492a:	0151      	lsls	r1, r2, #5
 800492c:	69fa      	ldr	r2, [r7, #28]
 800492e:	440a      	add	r2, r1
 8004930:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004934:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004938:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	015a      	lsls	r2, r3, #5
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	4413      	add	r3, r2
 8004942:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004946:	691b      	ldr	r3, [r3, #16]
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	0151      	lsls	r1, r2, #5
 800494c:	69fa      	ldr	r2, [r7, #28]
 800494e:	440a      	add	r2, r1
 8004950:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004954:	0cdb      	lsrs	r3, r3, #19
 8004956:	04db      	lsls	r3, r3, #19
 8004958:	6113      	str	r3, [r2, #16]
 800495a:	e097      	b.n	8004a8c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	015a      	lsls	r2, r3, #5
 8004960:	69fb      	ldr	r3, [r7, #28]
 8004962:	4413      	add	r3, r2
 8004964:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	69ba      	ldr	r2, [r7, #24]
 800496c:	0151      	lsls	r1, r2, #5
 800496e:	69fa      	ldr	r2, [r7, #28]
 8004970:	440a      	add	r2, r1
 8004972:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004976:	0cdb      	lsrs	r3, r3, #19
 8004978:	04db      	lsls	r3, r3, #19
 800497a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	015a      	lsls	r2, r3, #5
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	4413      	add	r3, r2
 8004984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	69ba      	ldr	r2, [r7, #24]
 800498c:	0151      	lsls	r1, r2, #5
 800498e:	69fa      	ldr	r2, [r7, #28]
 8004990:	440a      	add	r2, r1
 8004992:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004996:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800499a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800499e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d11a      	bne.n	80049dc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	691a      	ldr	r2, [r3, #16]
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d903      	bls.n	80049ba <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	689a      	ldr	r2, [r3, #8]
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80049ba:	69bb      	ldr	r3, [r7, #24]
 80049bc:	015a      	lsls	r2, r3, #5
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	4413      	add	r3, r2
 80049c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	69ba      	ldr	r2, [r7, #24]
 80049ca:	0151      	lsls	r1, r2, #5
 80049cc:	69fa      	ldr	r2, [r7, #28]
 80049ce:	440a      	add	r2, r1
 80049d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80049d8:	6113      	str	r3, [r2, #16]
 80049da:	e044      	b.n	8004a66 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	691a      	ldr	r2, [r3, #16]
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	4413      	add	r3, r2
 80049e6:	1e5a      	subs	r2, r3, #1
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80049f2:	69bb      	ldr	r3, [r7, #24]
 80049f4:	015a      	lsls	r2, r3, #5
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	4413      	add	r3, r2
 80049fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049fe:	691a      	ldr	r2, [r3, #16]
 8004a00:	8afb      	ldrh	r3, [r7, #22]
 8004a02:	04d9      	lsls	r1, r3, #19
 8004a04:	4ba4      	ldr	r3, [pc, #656]	@ (8004c98 <USB_EPStartXfer+0x3cc>)
 8004a06:	400b      	ands	r3, r1
 8004a08:	69b9      	ldr	r1, [r7, #24]
 8004a0a:	0148      	lsls	r0, r1, #5
 8004a0c:	69f9      	ldr	r1, [r7, #28]
 8004a0e:	4401      	add	r1, r0
 8004a10:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004a14:	4313      	orrs	r3, r2
 8004a16:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	791b      	ldrb	r3, [r3, #4]
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d122      	bne.n	8004a66 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004a20:	69bb      	ldr	r3, [r7, #24]
 8004a22:	015a      	lsls	r2, r3, #5
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	4413      	add	r3, r2
 8004a28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a2c:	691b      	ldr	r3, [r3, #16]
 8004a2e:	69ba      	ldr	r2, [r7, #24]
 8004a30:	0151      	lsls	r1, r2, #5
 8004a32:	69fa      	ldr	r2, [r7, #28]
 8004a34:	440a      	add	r2, r1
 8004a36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a3a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004a3e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	015a      	lsls	r2, r3, #5
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	4413      	add	r3, r2
 8004a48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a4c:	691a      	ldr	r2, [r3, #16]
 8004a4e:	8afb      	ldrh	r3, [r7, #22]
 8004a50:	075b      	lsls	r3, r3, #29
 8004a52:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8004a56:	69b9      	ldr	r1, [r7, #24]
 8004a58:	0148      	lsls	r0, r1, #5
 8004a5a:	69f9      	ldr	r1, [r7, #28]
 8004a5c:	4401      	add	r1, r0
 8004a5e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004a62:	4313      	orrs	r3, r2
 8004a64:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004a66:	69bb      	ldr	r3, [r7, #24]
 8004a68:	015a      	lsls	r2, r3, #5
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	4413      	add	r3, r2
 8004a6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a72:	691a      	ldr	r2, [r3, #16]
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	691b      	ldr	r3, [r3, #16]
 8004a78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a7c:	69b9      	ldr	r1, [r7, #24]
 8004a7e:	0148      	lsls	r0, r1, #5
 8004a80:	69f9      	ldr	r1, [r7, #28]
 8004a82:	4401      	add	r1, r0
 8004a84:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004a8c:	79fb      	ldrb	r3, [r7, #7]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d14b      	bne.n	8004b2a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	69db      	ldr	r3, [r3, #28]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d009      	beq.n	8004aae <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	015a      	lsls	r2, r3, #5
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	4413      	add	r3, r2
 8004aa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	69db      	ldr	r3, [r3, #28]
 8004aac:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	791b      	ldrb	r3, [r3, #4]
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d128      	bne.n	8004b08 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d110      	bne.n	8004ae8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	015a      	lsls	r2, r3, #5
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	4413      	add	r3, r2
 8004ace:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	69ba      	ldr	r2, [r7, #24]
 8004ad6:	0151      	lsls	r1, r2, #5
 8004ad8:	69fa      	ldr	r2, [r7, #28]
 8004ada:	440a      	add	r2, r1
 8004adc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ae0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004ae4:	6013      	str	r3, [r2, #0]
 8004ae6:	e00f      	b.n	8004b08 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004ae8:	69bb      	ldr	r3, [r7, #24]
 8004aea:	015a      	lsls	r2, r3, #5
 8004aec:	69fb      	ldr	r3, [r7, #28]
 8004aee:	4413      	add	r3, r2
 8004af0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	69ba      	ldr	r2, [r7, #24]
 8004af8:	0151      	lsls	r1, r2, #5
 8004afa:	69fa      	ldr	r2, [r7, #28]
 8004afc:	440a      	add	r2, r1
 8004afe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b06:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	015a      	lsls	r2, r3, #5
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	4413      	add	r3, r2
 8004b10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	0151      	lsls	r1, r2, #5
 8004b1a:	69fa      	ldr	r2, [r7, #28]
 8004b1c:	440a      	add	r2, r1
 8004b1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b22:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004b26:	6013      	str	r3, [r2, #0]
 8004b28:	e166      	b.n	8004df8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004b2a:	69bb      	ldr	r3, [r7, #24]
 8004b2c:	015a      	lsls	r2, r3, #5
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	4413      	add	r3, r2
 8004b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	69ba      	ldr	r2, [r7, #24]
 8004b3a:	0151      	lsls	r1, r2, #5
 8004b3c:	69fa      	ldr	r2, [r7, #28]
 8004b3e:	440a      	add	r2, r1
 8004b40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b44:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004b48:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	791b      	ldrb	r3, [r3, #4]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d015      	beq.n	8004b7e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f000 814e 	beq.w	8004df8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	781b      	ldrb	r3, [r3, #0]
 8004b68:	f003 030f 	and.w	r3, r3, #15
 8004b6c:	2101      	movs	r1, #1
 8004b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8004b72:	69f9      	ldr	r1, [r7, #28]
 8004b74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	634b      	str	r3, [r1, #52]	@ 0x34
 8004b7c:	e13c      	b.n	8004df8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004b7e:	69fb      	ldr	r3, [r7, #28]
 8004b80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d110      	bne.n	8004bb0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	015a      	lsls	r2, r3, #5
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	4413      	add	r3, r2
 8004b96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	69ba      	ldr	r2, [r7, #24]
 8004b9e:	0151      	lsls	r1, r2, #5
 8004ba0:	69fa      	ldr	r2, [r7, #28]
 8004ba2:	440a      	add	r2, r1
 8004ba4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ba8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004bac:	6013      	str	r3, [r2, #0]
 8004bae:	e00f      	b.n	8004bd0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004bb0:	69bb      	ldr	r3, [r7, #24]
 8004bb2:	015a      	lsls	r2, r3, #5
 8004bb4:	69fb      	ldr	r3, [r7, #28]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	69ba      	ldr	r2, [r7, #24]
 8004bc0:	0151      	lsls	r1, r2, #5
 8004bc2:	69fa      	ldr	r2, [r7, #28]
 8004bc4:	440a      	add	r2, r1
 8004bc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004bca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bce:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	68d9      	ldr	r1, [r3, #12]
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	781a      	ldrb	r2, [r3, #0]
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	b298      	uxth	r0, r3
 8004bde:	79fb      	ldrb	r3, [r7, #7]
 8004be0:	9300      	str	r3, [sp, #0]
 8004be2:	4603      	mov	r3, r0
 8004be4:	68f8      	ldr	r0, [r7, #12]
 8004be6:	f000 f9b9 	bl	8004f5c <USB_WritePacket>
 8004bea:	e105      	b.n	8004df8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	015a      	lsls	r2, r3, #5
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bf8:	691b      	ldr	r3, [r3, #16]
 8004bfa:	69ba      	ldr	r2, [r7, #24]
 8004bfc:	0151      	lsls	r1, r2, #5
 8004bfe:	69fa      	ldr	r2, [r7, #28]
 8004c00:	440a      	add	r2, r1
 8004c02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c06:	0cdb      	lsrs	r3, r3, #19
 8004c08:	04db      	lsls	r3, r3, #19
 8004c0a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	015a      	lsls	r2, r3, #5
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	4413      	add	r3, r2
 8004c14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c18:	691b      	ldr	r3, [r3, #16]
 8004c1a:	69ba      	ldr	r2, [r7, #24]
 8004c1c:	0151      	lsls	r1, r2, #5
 8004c1e:	69fa      	ldr	r2, [r7, #28]
 8004c20:	440a      	add	r2, r1
 8004c22:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c26:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004c2a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004c2e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d132      	bne.n	8004c9c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d003      	beq.n	8004c46 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	689a      	ldr	r2, [r3, #8]
 8004c42:	68bb      	ldr	r3, [r7, #8]
 8004c44:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	689a      	ldr	r2, [r3, #8]
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004c4e:	69bb      	ldr	r3, [r7, #24]
 8004c50:	015a      	lsls	r2, r3, #5
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	4413      	add	r3, r2
 8004c56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c5a:	691a      	ldr	r2, [r3, #16]
 8004c5c:	68bb      	ldr	r3, [r7, #8]
 8004c5e:	6a1b      	ldr	r3, [r3, #32]
 8004c60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c64:	69b9      	ldr	r1, [r7, #24]
 8004c66:	0148      	lsls	r0, r1, #5
 8004c68:	69f9      	ldr	r1, [r7, #28]
 8004c6a:	4401      	add	r1, r0
 8004c6c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004c70:	4313      	orrs	r3, r2
 8004c72:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	015a      	lsls	r2, r3, #5
 8004c78:	69fb      	ldr	r3, [r7, #28]
 8004c7a:	4413      	add	r3, r2
 8004c7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	69ba      	ldr	r2, [r7, #24]
 8004c84:	0151      	lsls	r1, r2, #5
 8004c86:	69fa      	ldr	r2, [r7, #28]
 8004c88:	440a      	add	r2, r1
 8004c8a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c8e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c92:	6113      	str	r3, [r2, #16]
 8004c94:	e062      	b.n	8004d5c <USB_EPStartXfer+0x490>
 8004c96:	bf00      	nop
 8004c98:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004c9c:	68bb      	ldr	r3, [r7, #8]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d123      	bne.n	8004cec <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	015a      	lsls	r2, r3, #5
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	4413      	add	r3, r2
 8004cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb0:	691a      	ldr	r2, [r3, #16]
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cba:	69b9      	ldr	r1, [r7, #24]
 8004cbc:	0148      	lsls	r0, r1, #5
 8004cbe:	69f9      	ldr	r1, [r7, #28]
 8004cc0:	4401      	add	r1, r0
 8004cc2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004cca:	69bb      	ldr	r3, [r7, #24]
 8004ccc:	015a      	lsls	r2, r3, #5
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	0151      	lsls	r1, r2, #5
 8004cdc:	69fa      	ldr	r2, [r7, #28]
 8004cde:	440a      	add	r2, r1
 8004ce0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ce4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004ce8:	6113      	str	r3, [r2, #16]
 8004cea:	e037      	b.n	8004d5c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	691a      	ldr	r2, [r3, #16]
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	4413      	add	r3, r2
 8004cf6:	1e5a      	subs	r2, r3, #1
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d00:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	8afa      	ldrh	r2, [r7, #22]
 8004d08:	fb03 f202 	mul.w	r2, r3, r2
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	015a      	lsls	r2, r3, #5
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	4413      	add	r3, r2
 8004d18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d1c:	691a      	ldr	r2, [r3, #16]
 8004d1e:	8afb      	ldrh	r3, [r7, #22]
 8004d20:	04d9      	lsls	r1, r3, #19
 8004d22:	4b38      	ldr	r3, [pc, #224]	@ (8004e04 <USB_EPStartXfer+0x538>)
 8004d24:	400b      	ands	r3, r1
 8004d26:	69b9      	ldr	r1, [r7, #24]
 8004d28:	0148      	lsls	r0, r1, #5
 8004d2a:	69f9      	ldr	r1, [r7, #28]
 8004d2c:	4401      	add	r1, r0
 8004d2e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004d32:	4313      	orrs	r3, r2
 8004d34:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	015a      	lsls	r2, r3, #5
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d42:	691a      	ldr	r2, [r3, #16]
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d4c:	69b9      	ldr	r1, [r7, #24]
 8004d4e:	0148      	lsls	r0, r1, #5
 8004d50:	69f9      	ldr	r1, [r7, #28]
 8004d52:	4401      	add	r1, r0
 8004d54:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004d5c:	79fb      	ldrb	r3, [r7, #7]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d10d      	bne.n	8004d7e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d009      	beq.n	8004d7e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	68d9      	ldr	r1, [r3, #12]
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	015a      	lsls	r2, r3, #5
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	4413      	add	r3, r2
 8004d76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d7a:	460a      	mov	r2, r1
 8004d7c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	791b      	ldrb	r3, [r3, #4]
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d128      	bne.n	8004dd8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d110      	bne.n	8004db8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004d96:	69bb      	ldr	r3, [r7, #24]
 8004d98:	015a      	lsls	r2, r3, #5
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	4413      	add	r3, r2
 8004d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	0151      	lsls	r1, r2, #5
 8004da8:	69fa      	ldr	r2, [r7, #28]
 8004daa:	440a      	add	r2, r1
 8004dac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004db0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004db4:	6013      	str	r3, [r2, #0]
 8004db6:	e00f      	b.n	8004dd8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	015a      	lsls	r2, r3, #5
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	69ba      	ldr	r2, [r7, #24]
 8004dc8:	0151      	lsls	r1, r2, #5
 8004dca:	69fa      	ldr	r2, [r7, #28]
 8004dcc:	440a      	add	r2, r1
 8004dce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004dd6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004dd8:	69bb      	ldr	r3, [r7, #24]
 8004dda:	015a      	lsls	r2, r3, #5
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	4413      	add	r3, r2
 8004de0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	69ba      	ldr	r2, [r7, #24]
 8004de8:	0151      	lsls	r1, r2, #5
 8004dea:	69fa      	ldr	r2, [r7, #28]
 8004dec:	440a      	add	r2, r1
 8004dee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004df2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004df6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3720      	adds	r7, #32
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	1ff80000 	.word	0x1ff80000

08004e08 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004e08:	b480      	push	{r7}
 8004e0a:	b087      	sub	sp, #28
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
 8004e10:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004e12:	2300      	movs	r3, #0
 8004e14:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004e16:	2300      	movs	r3, #0
 8004e18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	785b      	ldrb	r3, [r3, #1]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d14a      	bne.n	8004ebc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	015a      	lsls	r2, r3, #5
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	4413      	add	r3, r2
 8004e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e3e:	f040 8086 	bne.w	8004f4e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	781b      	ldrb	r3, [r3, #0]
 8004e46:	015a      	lsls	r2, r3, #5
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	683a      	ldr	r2, [r7, #0]
 8004e54:	7812      	ldrb	r2, [r2, #0]
 8004e56:	0151      	lsls	r1, r2, #5
 8004e58:	693a      	ldr	r2, [r7, #16]
 8004e5a:	440a      	add	r2, r1
 8004e5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e60:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004e64:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	015a      	lsls	r2, r3, #5
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	4413      	add	r3, r2
 8004e70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	683a      	ldr	r2, [r7, #0]
 8004e78:	7812      	ldrb	r2, [r2, #0]
 8004e7a:	0151      	lsls	r1, r2, #5
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	440a      	add	r2, r1
 8004e80:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e84:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004e88:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d902      	bls.n	8004ea0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	75fb      	strb	r3, [r7, #23]
          break;
 8004e9e:	e056      	b.n	8004f4e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	781b      	ldrb	r3, [r3, #0]
 8004ea4:	015a      	lsls	r2, r3, #5
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	4413      	add	r3, r2
 8004eaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004eb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004eb8:	d0e7      	beq.n	8004e8a <USB_EPStopXfer+0x82>
 8004eba:	e048      	b.n	8004f4e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	015a      	lsls	r2, r3, #5
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	4413      	add	r3, r2
 8004ec6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ed0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004ed4:	d13b      	bne.n	8004f4e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	781b      	ldrb	r3, [r3, #0]
 8004eda:	015a      	lsls	r2, r3, #5
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	4413      	add	r3, r2
 8004ee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	7812      	ldrb	r2, [r2, #0]
 8004eea:	0151      	lsls	r1, r2, #5
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	440a      	add	r2, r1
 8004ef0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ef4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004ef8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	015a      	lsls	r2, r3, #5
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	4413      	add	r3, r2
 8004f04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	7812      	ldrb	r2, [r2, #0]
 8004f0e:	0151      	lsls	r1, r2, #5
 8004f10:	693a      	ldr	r2, [r7, #16]
 8004f12:	440a      	add	r2, r1
 8004f14:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004f18:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004f1c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	3301      	adds	r3, #1
 8004f22:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d902      	bls.n	8004f34 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	75fb      	strb	r3, [r7, #23]
          break;
 8004f32:	e00c      	b.n	8004f4e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	781b      	ldrb	r3, [r3, #0]
 8004f38:	015a      	lsls	r2, r3, #5
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004f48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004f4c:	d0e7      	beq.n	8004f1e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004f4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	371c      	adds	r7, #28
 8004f54:	46bd      	mov	sp, r7
 8004f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5a:	4770      	bx	lr

08004f5c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b089      	sub	sp, #36	@ 0x24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	60f8      	str	r0, [r7, #12]
 8004f64:	60b9      	str	r1, [r7, #8]
 8004f66:	4611      	mov	r1, r2
 8004f68:	461a      	mov	r2, r3
 8004f6a:	460b      	mov	r3, r1
 8004f6c:	71fb      	strb	r3, [r7, #7]
 8004f6e:	4613      	mov	r3, r2
 8004f70:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004f7a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d123      	bne.n	8004fca <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004f82:	88bb      	ldrh	r3, [r7, #4]
 8004f84:	3303      	adds	r3, #3
 8004f86:	089b      	lsrs	r3, r3, #2
 8004f88:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	61bb      	str	r3, [r7, #24]
 8004f8e:	e018      	b.n	8004fc2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004f90:	79fb      	ldrb	r3, [r7, #7]
 8004f92:	031a      	lsls	r2, r3, #12
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	4413      	add	r3, r2
 8004f98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	69fb      	ldr	r3, [r7, #28]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004fa4:	69fb      	ldr	r3, [r7, #28]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004faa:	69fb      	ldr	r3, [r7, #28]
 8004fac:	3301      	adds	r3, #1
 8004fae:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004fb0:	69fb      	ldr	r3, [r7, #28]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004fb6:	69fb      	ldr	r3, [r7, #28]
 8004fb8:	3301      	adds	r3, #1
 8004fba:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004fbc:	69bb      	ldr	r3, [r7, #24]
 8004fbe:	3301      	adds	r3, #1
 8004fc0:	61bb      	str	r3, [r7, #24]
 8004fc2:	69ba      	ldr	r2, [r7, #24]
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	429a      	cmp	r2, r3
 8004fc8:	d3e2      	bcc.n	8004f90 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3724      	adds	r7, #36	@ 0x24
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b08b      	sub	sp, #44	@ 0x2c
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	4613      	mov	r3, r2
 8004fe4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004fee:	88fb      	ldrh	r3, [r7, #6]
 8004ff0:	089b      	lsrs	r3, r3, #2
 8004ff2:	b29b      	uxth	r3, r3
 8004ff4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004ff6:	88fb      	ldrh	r3, [r7, #6]
 8004ff8:	f003 0303 	and.w	r3, r3, #3
 8004ffc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004ffe:	2300      	movs	r3, #0
 8005000:	623b      	str	r3, [r7, #32]
 8005002:	e014      	b.n	800502e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800500e:	601a      	str	r2, [r3, #0]
    pDest++;
 8005010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005012:	3301      	adds	r3, #1
 8005014:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005018:	3301      	adds	r3, #1
 800501a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800501c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501e:	3301      	adds	r3, #1
 8005020:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005024:	3301      	adds	r3, #1
 8005026:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005028:	6a3b      	ldr	r3, [r7, #32]
 800502a:	3301      	adds	r3, #1
 800502c:	623b      	str	r3, [r7, #32]
 800502e:	6a3a      	ldr	r2, [r7, #32]
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	429a      	cmp	r2, r3
 8005034:	d3e6      	bcc.n	8005004 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005036:	8bfb      	ldrh	r3, [r7, #30]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d01e      	beq.n	800507a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800503c:	2300      	movs	r3, #0
 800503e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005046:	461a      	mov	r2, r3
 8005048:	f107 0310 	add.w	r3, r7, #16
 800504c:	6812      	ldr	r2, [r2, #0]
 800504e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	6a3b      	ldr	r3, [r7, #32]
 8005054:	b2db      	uxtb	r3, r3
 8005056:	00db      	lsls	r3, r3, #3
 8005058:	fa22 f303 	lsr.w	r3, r2, r3
 800505c:	b2da      	uxtb	r2, r3
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005060:	701a      	strb	r2, [r3, #0]
      i++;
 8005062:	6a3b      	ldr	r3, [r7, #32]
 8005064:	3301      	adds	r3, #1
 8005066:	623b      	str	r3, [r7, #32]
      pDest++;
 8005068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506a:	3301      	adds	r3, #1
 800506c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800506e:	8bfb      	ldrh	r3, [r7, #30]
 8005070:	3b01      	subs	r3, #1
 8005072:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005074:	8bfb      	ldrh	r3, [r7, #30]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d1ea      	bne.n	8005050 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800507a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800507c:	4618      	mov	r0, r3
 800507e:	372c      	adds	r7, #44	@ 0x2c
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005088:	b480      	push	{r7}
 800508a:	b085      	sub	sp, #20
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	781b      	ldrb	r3, [r3, #0]
 800509a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	785b      	ldrb	r3, [r3, #1]
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d12c      	bne.n	80050fe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	015a      	lsls	r2, r3, #5
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	4413      	add	r3, r2
 80050ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	db12      	blt.n	80050dc <USB_EPSetStall+0x54>
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00f      	beq.n	80050dc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	015a      	lsls	r2, r3, #5
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	4413      	add	r3, r2
 80050c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	0151      	lsls	r1, r2, #5
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	440a      	add	r2, r1
 80050d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050d6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80050da:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	015a      	lsls	r2, r3, #5
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	4413      	add	r3, r2
 80050e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68ba      	ldr	r2, [r7, #8]
 80050ec:	0151      	lsls	r1, r2, #5
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	440a      	add	r2, r1
 80050f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80050f6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80050fa:	6013      	str	r3, [r2, #0]
 80050fc:	e02b      	b.n	8005156 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	015a      	lsls	r2, r3, #5
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	4413      	add	r3, r2
 8005106:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	db12      	blt.n	8005136 <USB_EPSetStall+0xae>
 8005110:	68bb      	ldr	r3, [r7, #8]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00f      	beq.n	8005136 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	015a      	lsls	r2, r3, #5
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	4413      	add	r3, r2
 800511e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68ba      	ldr	r2, [r7, #8]
 8005126:	0151      	lsls	r1, r2, #5
 8005128:	68fa      	ldr	r2, [r7, #12]
 800512a:	440a      	add	r2, r1
 800512c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005130:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005134:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	015a      	lsls	r2, r3, #5
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	4413      	add	r3, r2
 800513e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68ba      	ldr	r2, [r7, #8]
 8005146:	0151      	lsls	r1, r2, #5
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	440a      	add	r2, r1
 800514c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005150:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005154:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	3714      	adds	r7, #20
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005164:	b480      	push	{r7}
 8005166:	b085      	sub	sp, #20
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	785b      	ldrb	r3, [r3, #1]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d128      	bne.n	80051d2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	015a      	lsls	r2, r3, #5
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	4413      	add	r3, r2
 8005188:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	68ba      	ldr	r2, [r7, #8]
 8005190:	0151      	lsls	r1, r2, #5
 8005192:	68fa      	ldr	r2, [r7, #12]
 8005194:	440a      	add	r2, r1
 8005196:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800519a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800519e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	791b      	ldrb	r3, [r3, #4]
 80051a4:	2b03      	cmp	r3, #3
 80051a6:	d003      	beq.n	80051b0 <USB_EPClearStall+0x4c>
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	791b      	ldrb	r3, [r3, #4]
 80051ac:	2b02      	cmp	r3, #2
 80051ae:	d138      	bne.n	8005222 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	015a      	lsls	r2, r3, #5
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	4413      	add	r3, r2
 80051b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68ba      	ldr	r2, [r7, #8]
 80051c0:	0151      	lsls	r1, r2, #5
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	440a      	add	r2, r1
 80051c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80051ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051ce:	6013      	str	r3, [r2, #0]
 80051d0:	e027      	b.n	8005222 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	015a      	lsls	r2, r3, #5
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	4413      	add	r3, r2
 80051da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68ba      	ldr	r2, [r7, #8]
 80051e2:	0151      	lsls	r1, r2, #5
 80051e4:	68fa      	ldr	r2, [r7, #12]
 80051e6:	440a      	add	r2, r1
 80051e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051ec:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80051f0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	791b      	ldrb	r3, [r3, #4]
 80051f6:	2b03      	cmp	r3, #3
 80051f8:	d003      	beq.n	8005202 <USB_EPClearStall+0x9e>
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	791b      	ldrb	r3, [r3, #4]
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d10f      	bne.n	8005222 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	015a      	lsls	r2, r3, #5
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	4413      	add	r3, r2
 800520a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	68ba      	ldr	r2, [r7, #8]
 8005212:	0151      	lsls	r1, r2, #5
 8005214:	68fa      	ldr	r2, [r7, #12]
 8005216:	440a      	add	r2, r1
 8005218:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800521c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005220:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8005222:	2300      	movs	r3, #0
}
 8005224:	4618      	mov	r0, r3
 8005226:	3714      	adds	r7, #20
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	460b      	mov	r3, r1
 800523a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800524e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005252:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	78fb      	ldrb	r3, [r7, #3]
 800525e:	011b      	lsls	r3, r3, #4
 8005260:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8005264:	68f9      	ldr	r1, [r7, #12]
 8005266:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800526a:	4313      	orrs	r3, r2
 800526c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800526e:	2300      	movs	r3, #0
}
 8005270:	4618      	mov	r0, r3
 8005272:	3714      	adds	r7, #20
 8005274:	46bd      	mov	sp, r7
 8005276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800527a:	4770      	bx	lr

0800527c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68fa      	ldr	r2, [r7, #12]
 8005292:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005296:	f023 0303 	bic.w	r3, r3, #3
 800529a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	68fa      	ldr	r2, [r7, #12]
 80052a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052aa:	f023 0302 	bic.w	r3, r3, #2
 80052ae:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr

080052be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80052be:	b480      	push	{r7}
 80052c0:	b085      	sub	sp, #20
 80052c2:	af00      	add	r7, sp, #0
 80052c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80052d8:	f023 0303 	bic.w	r3, r3, #3
 80052dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052e4:	685b      	ldr	r3, [r3, #4]
 80052e6:	68fa      	ldr	r2, [r7, #12]
 80052e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052ec:	f043 0302 	orr.w	r3, r3, #2
 80052f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80052f2:	2300      	movs	r3, #0
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3714      	adds	r7, #20
 80052f8:	46bd      	mov	sp, r7
 80052fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fe:	4770      	bx	lr

08005300 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005300:	b480      	push	{r7}
 8005302:	b085      	sub	sp, #20
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	695b      	ldr	r3, [r3, #20]
 800530c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	699b      	ldr	r3, [r3, #24]
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	4013      	ands	r3, r2
 8005316:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005318:	68fb      	ldr	r3, [r7, #12]
}
 800531a:	4618      	mov	r0, r3
 800531c:	3714      	adds	r7, #20
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr

08005326 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005326:	b480      	push	{r7}
 8005328:	b085      	sub	sp, #20
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005338:	699b      	ldr	r3, [r3, #24]
 800533a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005342:	69db      	ldr	r3, [r3, #28]
 8005344:	68ba      	ldr	r2, [r7, #8]
 8005346:	4013      	ands	r3, r2
 8005348:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	0c1b      	lsrs	r3, r3, #16
}
 800534e:	4618      	mov	r0, r3
 8005350:	3714      	adds	r7, #20
 8005352:	46bd      	mov	sp, r7
 8005354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005358:	4770      	bx	lr

0800535a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800535a:	b480      	push	{r7}
 800535c:	b085      	sub	sp, #20
 800535e:	af00      	add	r7, sp, #0
 8005360:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005376:	69db      	ldr	r3, [r3, #28]
 8005378:	68ba      	ldr	r2, [r7, #8]
 800537a:	4013      	ands	r3, r2
 800537c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	b29b      	uxth	r3, r3
}
 8005382:	4618      	mov	r0, r3
 8005384:	3714      	adds	r7, #20
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr

0800538e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800538e:	b480      	push	{r7}
 8005390:	b085      	sub	sp, #20
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
 8005396:	460b      	mov	r3, r1
 8005398:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800539e:	78fb      	ldrb	r3, [r7, #3]
 80053a0:	015a      	lsls	r2, r3, #5
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	4413      	add	r3, r2
 80053a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	68ba      	ldr	r2, [r7, #8]
 80053b8:	4013      	ands	r3, r2
 80053ba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80053bc:	68bb      	ldr	r3, [r7, #8]
}
 80053be:	4618      	mov	r0, r3
 80053c0:	3714      	adds	r7, #20
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr

080053ca <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80053ca:	b480      	push	{r7}
 80053cc:	b087      	sub	sp, #28
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
 80053d2:	460b      	mov	r3, r1
 80053d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053ec:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80053ee:	78fb      	ldrb	r3, [r7, #3]
 80053f0:	f003 030f 	and.w	r3, r3, #15
 80053f4:	68fa      	ldr	r2, [r7, #12]
 80053f6:	fa22 f303 	lsr.w	r3, r2, r3
 80053fa:	01db      	lsls	r3, r3, #7
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	693a      	ldr	r2, [r7, #16]
 8005400:	4313      	orrs	r3, r2
 8005402:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005404:	78fb      	ldrb	r3, [r7, #3]
 8005406:	015a      	lsls	r2, r3, #5
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	4413      	add	r3, r2
 800540c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	693a      	ldr	r2, [r7, #16]
 8005414:	4013      	ands	r3, r2
 8005416:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005418:	68bb      	ldr	r3, [r7, #8]
}
 800541a:	4618      	mov	r0, r3
 800541c:	371c      	adds	r7, #28
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr

08005426 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005426:	b480      	push	{r7}
 8005428:	b083      	sub	sp, #12
 800542a:	af00      	add	r7, sp, #0
 800542c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	695b      	ldr	r3, [r3, #20]
 8005432:	f003 0301 	and.w	r3, r3, #1
}
 8005436:	4618      	mov	r0, r3
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr

08005442 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8005442:	b480      	push	{r7}
 8005444:	b085      	sub	sp, #20
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800545c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005460:	f023 0307 	bic.w	r3, r3, #7
 8005464:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	68fa      	ldr	r2, [r7, #12]
 8005470:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005474:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005478:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3714      	adds	r7, #20
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005488:	b480      	push	{r7}
 800548a:	b087      	sub	sp, #28
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	460b      	mov	r3, r1
 8005492:	607a      	str	r2, [r7, #4]
 8005494:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	333c      	adds	r3, #60	@ 0x3c
 800549e:	3304      	adds	r3, #4
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	4a26      	ldr	r2, [pc, #152]	@ (8005540 <USB_EP0_OutStart+0xb8>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d90a      	bls.n	80054c2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054bc:	d101      	bne.n	80054c2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80054be:	2300      	movs	r3, #0
 80054c0:	e037      	b.n	8005532 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054c8:	461a      	mov	r2, r3
 80054ca:	2300      	movs	r3, #0
 80054cc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054d4:	691b      	ldr	r3, [r3, #16]
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80054e0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80054e2:	697b      	ldr	r3, [r7, #20]
 80054e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80054f0:	f043 0318 	orr.w	r3, r3, #24
 80054f4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054fc:	691b      	ldr	r3, [r3, #16]
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005504:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8005508:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800550a:	7afb      	ldrb	r3, [r7, #11]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d10f      	bne.n	8005530 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005516:	461a      	mov	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	697a      	ldr	r2, [r7, #20]
 8005526:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800552a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800552e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005530:	2300      	movs	r3, #0
}
 8005532:	4618      	mov	r0, r3
 8005534:	371c      	adds	r7, #28
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	4f54300a 	.word	0x4f54300a

08005544 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005544:	b480      	push	{r7}
 8005546:	b085      	sub	sp, #20
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800554c:	2300      	movs	r3, #0
 800554e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	3301      	adds	r3, #1
 8005554:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800555c:	d901      	bls.n	8005562 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e022      	b.n	80055a8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	2b00      	cmp	r3, #0
 8005568:	daf2      	bge.n	8005550 <USB_CoreReset+0xc>

  count = 10U;
 800556a:	230a      	movs	r3, #10
 800556c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800556e:	e002      	b.n	8005576 <USB_CoreReset+0x32>
  {
    count--;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	3b01      	subs	r3, #1
 8005574:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d1f9      	bne.n	8005570 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	f043 0201 	orr.w	r2, r3, #1
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	3301      	adds	r3, #1
 800558c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005594:	d901      	bls.n	800559a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e006      	b.n	80055a8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d0f0      	beq.n	8005588 <USB_CoreReset+0x44>

  return HAL_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <__NVIC_SystemReset>:
{
 80055b4:	b480      	push	{r7}
 80055b6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80055b8:	f3bf 8f4f 	dsb	sy
}
 80055bc:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80055be:	4b06      	ldr	r3, [pc, #24]	@ (80055d8 <__NVIC_SystemReset+0x24>)
 80055c0:	68db      	ldr	r3, [r3, #12]
 80055c2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80055c6:	4904      	ldr	r1, [pc, #16]	@ (80055d8 <__NVIC_SystemReset+0x24>)
 80055c8:	4b04      	ldr	r3, [pc, #16]	@ (80055dc <__NVIC_SystemReset+0x28>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80055ce:	f3bf 8f4f 	dsb	sy
}
 80055d2:	bf00      	nop
    __NOP();
 80055d4:	bf00      	nop
 80055d6:	e7fd      	b.n	80055d4 <__NVIC_SystemReset+0x20>
 80055d8:	e000ed00 	.word	0xe000ed00
 80055dc:	05fa0004 	.word	0x05fa0004

080055e0 <USBD_DFU_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	460b      	mov	r3, r1
 80055ea:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_DFU_HandleTypeDef *hdfu;

  /* Allocate Audio structure */
  hdfu = (USBD_DFU_HandleTypeDef *)USBD_malloc(sizeof(USBD_DFU_HandleTypeDef));
 80055ec:	f44f 6084 	mov.w	r0, #1056	@ 0x420
 80055f0:	f002 ffd8 	bl	80085a4 <USBD_static_malloc>
 80055f4:	60f8      	str	r0, [r7, #12]

  if (hdfu == NULL)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d109      	bne.n	8005610 <USBD_DFU_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	32b0      	adds	r2, #176	@ 0xb0
 8005606:	2100      	movs	r1, #0
 8005608:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800560c:	2302      	movs	r3, #2
 800560e:	e052      	b.n	80056b6 <USBD_DFU_Init+0xd6>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hdfu;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	32b0      	adds	r2, #176	@ 0xb0
 800561a:	68f9      	ldr	r1, [r7, #12]
 800561c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	32b0      	adds	r2, #176	@ 0xb0
 800562a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  hdfu->alt_setting = 0U;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2200      	movs	r2, #0
 8005638:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
  hdfu->data_ptr = USBD_DFU_APP_DEFAULT_ADD;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8005642:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
  hdfu->wblock_num = 0U;
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2200      	movs	r2, #0
 800564a:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
  hdfu->dev_state = DFU_STATE_IDLE;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2202      	movs	r2, #2
 8005662:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

  hdfu->dev_status[0] = DFU_ERROR_NONE;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
  hdfu->dev_status[1] = 0U;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
  hdfu->dev_status[2] = 0U;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
  hdfu->dev_status[3] = 0U;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2202      	movs	r2, #2
 800568a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
  hdfu->dev_status[5] = 0U;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2200      	movs	r2, #0
 8005692:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419

  /* Initialize Hardware layer */
  if (((USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId])->Init() != USBD_OK)
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800569c:	687a      	ldr	r2, [r7, #4]
 800569e:	33b0      	adds	r3, #176	@ 0xb0
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	4413      	add	r3, r2
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	4798      	blx	r3
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d001      	beq.n	80056b4 <USBD_DFU_Init+0xd4>
  {
    return (uint8_t)USBD_FAIL;
 80056b0:	2303      	movs	r3, #3
 80056b2:	e000      	b.n	80056b6 <USBD_DFU_Init+0xd6>
  }

  return (uint8_t)USBD_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3710      	adds	r7, #16
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}

080056be <USBD_DFU_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_DFU_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80056be:	b580      	push	{r7, lr}
 80056c0:	b084      	sub	sp, #16
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
 80056c6:	460b      	mov	r3, r1
 80056c8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_DFU_HandleTypeDef *hdfu;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	32b0      	adds	r2, #176	@ 0xb0
 80056d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <USBD_DFU_DeInit+0x22>
  {
    return (uint8_t)USBD_EMEM;
 80056dc:	2302      	movs	r3, #2
 80056de:	e03c      	b.n	800575a <USBD_DFU_DeInit+0x9c>
  }

  hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	32b0      	adds	r2, #176	@ 0xb0
 80056ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056ee:	60fb      	str	r3, [r7, #12]
  hdfu->wblock_num = 0U;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdfu->wlength = 0U;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

  hdfu->dev_state = DFU_STATE_IDLE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2202      	movs	r2, #2
 8005704:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
  hdfu->dev_status[0] = DFU_ERROR_NONE;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
  hdfu->dev_status[4] = DFU_STATE_IDLE;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2202      	movs	r2, #2
 8005714:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

  /* DeInit  physical Interface components and Hardware Layer */
  ((USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	33b0      	adds	r3, #176	@ 0xb0
 8005722:	009b      	lsls	r3, r3, #2
 8005724:	4413      	add	r3, r2
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	4798      	blx	r3
  USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	32b0      	adds	r2, #176	@ 0xb0
 8005736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800573a:	4618      	mov	r0, r3
 800573c:	f002 ff40 	bl	80085c0 <USBD_static_free>
  pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	32b0      	adds	r2, #176	@ 0xb0
 800574a:	2100      	movs	r1, #0
 800574c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = NULL;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2200      	movs	r2, #0
 8005754:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  return (uint8_t)USBD_OK;
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	3710      	adds	r7, #16
 800575e:	46bd      	mov	sp, r7
 8005760:	bd80      	pop	{r7, pc}
	...

08005764 <USBD_DFU_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_DFU_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
 800576c:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	32b0      	adds	r2, #176	@ 0xb0
 8005778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800577c:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 800577e:	2300      	movs	r3, #0
 8005780:	75fb      	strb	r3, [r7, #23]
  uint8_t *pbuf;
  uint16_t len;
  uint16_t status_info = 0U;
 8005782:	2300      	movs	r3, #0
 8005784:	813b      	strh	r3, [r7, #8]

  if (hdfu == NULL)
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d101      	bne.n	8005790 <USBD_DFU_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 800578c:	2303      	movs	r3, #3
 800578e:	e0e8      	b.n	8005962 <USBD_DFU_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005790:	683b      	ldr	r3, [r7, #0]
 8005792:	781b      	ldrb	r3, [r3, #0]
 8005794:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005798:	2b00      	cmp	r3, #0
 800579a:	d03e      	beq.n	800581a <USBD_DFU_Setup+0xb6>
 800579c:	2b20      	cmp	r3, #32
 800579e:	f040 80d8 	bne.w	8005952 <USBD_DFU_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	785b      	ldrb	r3, [r3, #1]
 80057a6:	2b06      	cmp	r3, #6
 80057a8:	d82f      	bhi.n	800580a <USBD_DFU_Setup+0xa6>
 80057aa:	a201      	add	r2, pc, #4	@ (adr r2, 80057b0 <USBD_DFU_Setup+0x4c>)
 80057ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057b0:	08005801 	.word	0x08005801
 80057b4:	080057cd 	.word	0x080057cd
 80057b8:	080057d7 	.word	0x080057d7
 80057bc:	080057e1 	.word	0x080057e1
 80057c0:	080057e9 	.word	0x080057e9
 80057c4:	080057f1 	.word	0x080057f1
 80057c8:	080057f9 	.word	0x080057f9
      {
        case DFU_DNLOAD:
          DFU_Download(pdev, req);
 80057cc:	6839      	ldr	r1, [r7, #0]
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 fac2 	bl	8005d58 <DFU_Download>
          break;
 80057d4:	e020      	b.n	8005818 <USBD_DFU_Setup+0xb4>

        case DFU_UPLOAD:
          DFU_Upload(pdev, req);
 80057d6:	6839      	ldr	r1, [r7, #0]
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f000 fb33 	bl	8005e44 <DFU_Upload>
          break;
 80057de:	e01b      	b.n	8005818 <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATUS:
          DFU_GetStatus(pdev);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 fc37 	bl	8006054 <DFU_GetStatus>
          break;
 80057e6:	e017      	b.n	8005818 <USBD_DFU_Setup+0xb4>

        case DFU_CLRSTATUS:
          DFU_ClearStatus(pdev);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 fcff 	bl	80061ec <DFU_ClearStatus>
          break;
 80057ee:	e013      	b.n	8005818 <USBD_DFU_Setup+0xb4>

        case DFU_GETSTATE:
          DFU_GetState(pdev);
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 fd53 	bl	800629c <DFU_GetState>
          break;
 80057f6:	e00f      	b.n	8005818 <USBD_DFU_Setup+0xb4>

        case DFU_ABORT:
          DFU_Abort(pdev);
 80057f8:	6878      	ldr	r0, [r7, #4]
 80057fa:	f000 fd6b 	bl	80062d4 <DFU_Abort>
          break;
 80057fe:	e00b      	b.n	8005818 <USBD_DFU_Setup+0xb4>

        case DFU_DETACH:
          DFU_Detach(pdev, req);
 8005800:	6839      	ldr	r1, [r7, #0]
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f000 fa38 	bl	8005c78 <DFU_Detach>
          break;
 8005808:	e006      	b.n	8005818 <USBD_DFU_Setup+0xb4>

        default:
          USBD_CtlError(pdev, req);
 800580a:	6839      	ldr	r1, [r7, #0]
 800580c:	6878      	ldr	r0, [r7, #4]
 800580e:	f002 f86c 	bl	80078ea <USBD_CtlError>
          ret = USBD_FAIL;
 8005812:	2303      	movs	r3, #3
 8005814:	75fb      	strb	r3, [r7, #23]
          break;
 8005816:	bf00      	nop
      }
      break;
 8005818:	e0a2      	b.n	8005960 <USBD_DFU_Setup+0x1fc>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	785b      	ldrb	r3, [r3, #1]
 800581e:	2b0b      	cmp	r3, #11
 8005820:	f200 808c 	bhi.w	800593c <USBD_DFU_Setup+0x1d8>
 8005824:	a201      	add	r2, pc, #4	@ (adr r2, 800582c <USBD_DFU_Setup+0xc8>)
 8005826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800582a:	bf00      	nop
 800582c:	0800585d 	.word	0x0800585d
 8005830:	0800594b 	.word	0x0800594b
 8005834:	0800593d 	.word	0x0800593d
 8005838:	0800593d 	.word	0x0800593d
 800583c:	0800593d 	.word	0x0800593d
 8005840:	0800593d 	.word	0x0800593d
 8005844:	08005887 	.word	0x08005887
 8005848:	0800593d 	.word	0x0800593d
 800584c:	0800593d 	.word	0x0800593d
 8005850:	0800593d 	.word	0x0800593d
 8005854:	080058cf 	.word	0x080058cf
 8005858:	080058fb 	.word	0x080058fb
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005862:	b2db      	uxtb	r3, r3
 8005864:	2b03      	cmp	r3, #3
 8005866:	d107      	bne.n	8005878 <USBD_DFU_Setup+0x114>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005868:	f107 0308 	add.w	r3, r7, #8
 800586c:	2202      	movs	r2, #2
 800586e:	4619      	mov	r1, r3
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f002 f8b7 	bl	80079e4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005876:	e06b      	b.n	8005950 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8005878:	6839      	ldr	r1, [r7, #0]
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f002 f835 	bl	80078ea <USBD_CtlError>
            ret = USBD_FAIL;
 8005880:	2303      	movs	r3, #3
 8005882:	75fb      	strb	r3, [r7, #23]
          break;
 8005884:	e064      	b.n	8005950 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == DFU_DESCRIPTOR_TYPE)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	885b      	ldrh	r3, [r3, #2]
 800588a:	0a1b      	lsrs	r3, r3, #8
 800588c:	b29b      	uxth	r3, r3
 800588e:	2b21      	cmp	r3, #33	@ 0x21
 8005890:	d15d      	bne.n	800594e <USBD_DFU_Setup+0x1ea>
          {
            pbuf = (uint8_t *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8005898:	4618      	mov	r0, r3
 800589a:	f000 fdd5 	bl	8006448 <USBD_DFU_GetDfuFuncDesc>
 800589e:	60f8      	str	r0, [r7, #12]

            if (pbuf != NULL)
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00c      	beq.n	80058c0 <USBD_DFU_Setup+0x15c>
            {
              len = MIN(USB_DFU_DESC_SIZ, req->wLength);
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	88db      	ldrh	r3, [r3, #6]
 80058aa:	2b09      	cmp	r3, #9
 80058ac:	bf28      	it	cs
 80058ae:	2309      	movcs	r3, #9
 80058b0:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 80058b2:	897b      	ldrh	r3, [r7, #10]
 80058b4:	461a      	mov	r2, r3
 80058b6:	68f9      	ldr	r1, [r7, #12]
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f002 f893 	bl	80079e4 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 80058be:	e046      	b.n	800594e <USBD_DFU_Setup+0x1ea>
              USBD_CtlError(pdev, req);
 80058c0:	6839      	ldr	r1, [r7, #0]
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f002 f811 	bl	80078ea <USBD_CtlError>
              ret = USBD_FAIL;
 80058c8:	2303      	movs	r3, #3
 80058ca:	75fb      	strb	r3, [r7, #23]
          break;
 80058cc:	e03f      	b.n	800594e <USBD_DFU_Setup+0x1ea>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	2b03      	cmp	r3, #3
 80058d8:	d108      	bne.n	80058ec <USBD_DFU_Setup+0x188>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hdfu->alt_setting, 1U);
 80058da:	693b      	ldr	r3, [r7, #16]
 80058dc:	f503 6382 	add.w	r3, r3, #1040	@ 0x410
 80058e0:	2201      	movs	r2, #1
 80058e2:	4619      	mov	r1, r3
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f002 f87d 	bl	80079e4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80058ea:	e031      	b.n	8005950 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 80058ec:	6839      	ldr	r1, [r7, #0]
 80058ee:	6878      	ldr	r0, [r7, #4]
 80058f0:	f001 fffb 	bl	80078ea <USBD_CtlError>
            ret = USBD_FAIL;
 80058f4:	2303      	movs	r3, #3
 80058f6:	75fb      	strb	r3, [r7, #23]
          break;
 80058f8:	e02a      	b.n	8005950 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if ((uint8_t)(req->wValue) < USBD_DFU_MAX_ITF_NUM)
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	885b      	ldrh	r3, [r3, #2]
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	2b00      	cmp	r3, #0
 8005902:	d114      	bne.n	800592e <USBD_DFU_Setup+0x1ca>
          {
            if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800590a:	b2db      	uxtb	r3, r3
 800590c:	2b03      	cmp	r3, #3
 800590e:	d107      	bne.n	8005920 <USBD_DFU_Setup+0x1bc>
            {
              hdfu->alt_setting = (uint8_t)(req->wValue);
 8005910:	683b      	ldr	r3, [r7, #0]
 8005912:	885b      	ldrh	r3, [r3, #2]
 8005914:	b2db      	uxtb	r3, r3
 8005916:	461a      	mov	r2, r3
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
          {
            /* Call the error management function (command will be NAKed */
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800591e:	e017      	b.n	8005950 <USBD_DFU_Setup+0x1ec>
              USBD_CtlError(pdev, req);
 8005920:	6839      	ldr	r1, [r7, #0]
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f001 ffe1 	bl	80078ea <USBD_CtlError>
              ret = USBD_FAIL;
 8005928:	2303      	movs	r3, #3
 800592a:	75fb      	strb	r3, [r7, #23]
          break;
 800592c:	e010      	b.n	8005950 <USBD_DFU_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 800592e:	6839      	ldr	r1, [r7, #0]
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f001 ffda 	bl	80078ea <USBD_CtlError>
            ret = USBD_FAIL;
 8005936:	2303      	movs	r3, #3
 8005938:	75fb      	strb	r3, [r7, #23]
          break;
 800593a:	e009      	b.n	8005950 <USBD_DFU_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800593c:	6839      	ldr	r1, [r7, #0]
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f001 ffd3 	bl	80078ea <USBD_CtlError>
          ret = USBD_FAIL;
 8005944:	2303      	movs	r3, #3
 8005946:	75fb      	strb	r3, [r7, #23]
          break;
 8005948:	e002      	b.n	8005950 <USBD_DFU_Setup+0x1ec>
          break;
 800594a:	bf00      	nop
 800594c:	e008      	b.n	8005960 <USBD_DFU_Setup+0x1fc>
          break;
 800594e:	bf00      	nop
      }
      break;
 8005950:	e006      	b.n	8005960 <USBD_DFU_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8005952:	6839      	ldr	r1, [r7, #0]
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f001 ffc8 	bl	80078ea <USBD_CtlError>
      ret = USBD_FAIL;
 800595a:	2303      	movs	r3, #3
 800595c:	75fb      	strb	r3, [r7, #23]
      break;
 800595e:	bf00      	nop
  }

  return (uint8_t)ret;
 8005960:	7dfb      	ldrb	r3, [r7, #23]
}
 8005962:	4618      	mov	r0, r3
 8005964:	3718      	adds	r7, #24
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}
 800596a:	bf00      	nop

0800596c <USBD_DFU_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetCfgDesc(uint16_t *length)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_CfgDesc);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	221b      	movs	r2, #27
 8005978:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_CfgDesc;
 800597a:	4b03      	ldr	r3, [pc, #12]	@ (8005988 <USBD_DFU_GetCfgDesc+0x1c>)
}
 800597c:	4618      	mov	r0, r3
 800597e:	370c      	adds	r7, #12
 8005980:	46bd      	mov	sp, r7
 8005982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005986:	4770      	bx	lr
 8005988:	20000068 	.word	0x20000068

0800598c <USBD_DFU_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8005994:	2300      	movs	r3, #0
}
 8005996:	4618      	mov	r0, r3
 8005998:	370c      	adds	r7, #12
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr

080059a2 <USBD_DFU_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_DFU_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 80059a2:	b580      	push	{r7, lr}
 80059a4:	b088      	sub	sp, #32
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	6078      	str	r0, [r7, #4]
  USBD_SetupReqTypedef req;
  uint32_t app_addr_ptr;
  uint32_t addr;
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	32b0      	adds	r2, #176	@ 0xb0
 80059b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059b8:	61fb      	str	r3, [r7, #28]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80059c0:	687a      	ldr	r2, [r7, #4]
 80059c2:	33b0      	adds	r3, #176	@ 0xb0
 80059c4:	009b      	lsls	r3, r3, #2
 80059c6:	4413      	add	r3, r2
 80059c8:	685b      	ldr	r3, [r3, #4]
 80059ca:	61bb      	str	r3, [r7, #24]
#if (USBD_DFU_VENDOR_CMD_ENABLED == 1U) || (USBD_DFU_VENDOR_CHECK_ENABLED == 1U)
  uint32_t VendorStatus = 0U;
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

  if (hdfu == NULL)
 80059cc:	69fb      	ldr	r3, [r7, #28]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <USBD_DFU_EP0_TxReady+0x34>
  {
    return (uint8_t)USBD_FAIL;
 80059d2:	2303      	movs	r3, #3
 80059d4:	e0f1      	b.n	8005bba <USBD_DFU_EP0_TxReady+0x218>
  }

  if (hdfu->dev_state == DFU_STATE_DNLOAD_BUSY)
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80059dc:	2b04      	cmp	r3, #4
 80059de:	f040 80e0 	bne.w	8005ba2 <USBD_DFU_EP0_TxReady+0x200>
  {
    /* Decode the Special Command */
    if (hdfu->wblock_num == 0U)
 80059e2:	69fb      	ldr	r3, [r7, #28]
 80059e4:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	f040 8085 	bne.w	8005af8 <USBD_DFU_EP0_TxReady+0x156>
    {
      if (hdfu->wlength == 1U)
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	f000 80b5 	beq.w	8005b64 <USBD_DFU_EP0_TxReady+0x1c2>
            return (uint8_t)USBD_FAIL;
          }
        }
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */
      }
      else if (hdfu->wlength == 5U)
 80059fa:	69fb      	ldr	r3, [r7, #28]
 80059fc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8005a00:	2b05      	cmp	r3, #5
 8005a02:	d166      	bne.n	8005ad2 <USBD_DFU_EP0_TxReady+0x130>
      {
        if (hdfu->buffer.d8[0] == DFU_CMD_SETADDRESSPOINTER)
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	2b21      	cmp	r3, #33	@ 0x21
 8005a0a:	d124      	bne.n	8005a56 <USBD_DFU_EP0_TxReady+0xb4>
            hdfu->dev_status[4] = hdfu->dev_state;
            return (uint8_t)USBD_FAIL;
          }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

          hdfu->data_ptr = hdfu->buffer.d8[1];
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	785b      	ldrb	r3, [r3, #1]
 8005a10:	461a      	mov	r2, r3
 8005a12:	69fb      	ldr	r3, [r7, #28]
 8005a14:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 8005a18:	69fb      	ldr	r3, [r7, #28]
 8005a1a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8005a1e:	69fb      	ldr	r3, [r7, #28]
 8005a20:	789b      	ldrb	r3, [r3, #2]
 8005a22:	021b      	lsls	r3, r3, #8
 8005a24:	441a      	add	r2, r3
 8005a26:	69fb      	ldr	r3, [r7, #28]
 8005a28:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 8005a2c:	69fb      	ldr	r3, [r7, #28]
 8005a2e:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8005a32:	69fb      	ldr	r3, [r7, #28]
 8005a34:	78db      	ldrb	r3, [r3, #3]
 8005a36:	041b      	lsls	r3, r3, #16
 8005a38:	441a      	add	r2, r3
 8005a3a:	69fb      	ldr	r3, [r7, #28]
 8005a3c:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
          hdfu->data_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 8005a46:	69fb      	ldr	r3, [r7, #28]
 8005a48:	791b      	ldrb	r3, [r3, #4]
 8005a4a:	061b      	lsls	r3, r3, #24
 8005a4c:	441a      	add	r2, r3
 8005a4e:	69fb      	ldr	r3, [r7, #28]
 8005a50:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408
 8005a54:	e086      	b.n	8005b64 <USBD_DFU_EP0_TxReady+0x1c2>
        }
        else if (hdfu->buffer.d8[0] == DFU_CMD_ERASE)
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	781b      	ldrb	r3, [r3, #0]
 8005a5a:	2b41      	cmp	r3, #65	@ 0x41
 8005a5c:	d137      	bne.n	8005ace <USBD_DFU_EP0_TxReady+0x12c>
            hdfu->dev_status[4] = hdfu->dev_state;
            return (uint8_t)USBD_FAIL;
          }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

          app_addr_ptr = hdfu->buffer.d8[1];
 8005a5e:	69fb      	ldr	r3, [r7, #28]
 8005a60:	785b      	ldrb	r3, [r3, #1]
 8005a62:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[2] << 8;
 8005a64:	69fb      	ldr	r3, [r7, #28]
 8005a66:	789b      	ldrb	r3, [r3, #2]
 8005a68:	021b      	lsls	r3, r3, #8
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	4413      	add	r3, r2
 8005a6e:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[3] << 16;
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	78db      	ldrb	r3, [r3, #3]
 8005a74:	041b      	lsls	r3, r3, #16
 8005a76:	693a      	ldr	r2, [r7, #16]
 8005a78:	4413      	add	r3, r2
 8005a7a:	613b      	str	r3, [r7, #16]
          app_addr_ptr += (uint32_t)hdfu->buffer.d8[4] << 24;
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	791b      	ldrb	r3, [r3, #4]
 8005a80:	061b      	lsls	r3, r3, #24
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	4413      	add	r3, r2
 8005a86:	613b      	str	r3, [r7, #16]

          if (DfuInterface->Erase(app_addr_ptr) != USBD_OK)
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	6938      	ldr	r0, [r7, #16]
 8005a8e:	4798      	blx	r3
 8005a90:	4603      	mov	r3, r0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d066      	beq.n	8005b64 <USBD_DFU_EP0_TxReady+0x1c2>
          {
            /* Update the state machine */
            hdfu->dev_state = DFU_STATE_ERROR;
 8005a96:	69fb      	ldr	r3, [r7, #28]
 8005a98:	220a      	movs	r2, #10
 8005a9a:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
            hdfu->dev_status[0] = DFU_ERROR_VENDOR;
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	220b      	movs	r2, #11
 8005aa2:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
            hdfu->dev_status[1] = 0U;
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
            hdfu->dev_status[2] = 0U;
 8005aae:	69fb      	ldr	r3, [r7, #28]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
            hdfu->dev_status[3] = 0U;
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
            hdfu->dev_status[4] = hdfu->dev_state;
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005ac4:	69fb      	ldr	r3, [r7, #28]
 8005ac6:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            return (uint8_t)USBD_FAIL;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e075      	b.n	8005bba <USBD_DFU_EP0_TxReady+0x218>
          }
        }
#else
        else
        {
          return (uint8_t)USBD_FAIL;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e073      	b.n	8005bba <USBD_DFU_EP0_TxReady+0x218>
          req.wLength = 1U;
          USBD_CtlError(pdev, &req);
        }
#else
        /* Reset the global length and block number */
        hdfu->wlength = 0U;
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
        hdfu->wblock_num = 0U;
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	2200      	movs	r2, #0
 8005ade:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

        /* Call the error management function (command will be NAKed) */
        req.bmRequest = 0U;
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	723b      	strb	r3, [r7, #8]
        req.wLength = 1U;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	81fb      	strh	r3, [r7, #14]
        USBD_CtlError(pdev, &req);
 8005aea:	f107 0308 	add.w	r3, r7, #8
 8005aee:	4619      	mov	r1, r3
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f001 fefa 	bl	80078ea <USBD_CtlError>
 8005af6:	e035      	b.n	8005b64 <USBD_DFU_EP0_TxReady+0x1c2>
      }
    }
    /* Regular Download Command */
    else
    {
      if (hdfu->wblock_num > 1U)
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d930      	bls.n	8005b64 <USBD_DFU_EP0_TxReady+0x1c2>
          return (uint8_t)USBD_FAIL;
        }
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

        /* Decode the required address */
        addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8005b08:	3b02      	subs	r3, #2
 8005b0a:	029a      	lsls	r2, r3, #10
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8005b12:	4413      	add	r3, r2
 8005b14:	617b      	str	r3, [r7, #20]

        /* Perform the write operation */
        if (DfuInterface->Write(hdfu->buffer.d8, (uint8_t *)addr, hdfu->wlength) != USBD_OK)
 8005b16:	69bb      	ldr	r3, [r7, #24]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	69f8      	ldr	r0, [r7, #28]
 8005b1c:	6979      	ldr	r1, [r7, #20]
 8005b1e:	69fa      	ldr	r2, [r7, #28]
 8005b20:	f8d2 2404 	ldr.w	r2, [r2, #1028]	@ 0x404
 8005b24:	4798      	blx	r3
 8005b26:	4603      	mov	r3, r0
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d01b      	beq.n	8005b64 <USBD_DFU_EP0_TxReady+0x1c2>
        {
          /* Update the state machine */
          hdfu->dev_state = DFU_STATE_ERROR;
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	220a      	movs	r2, #10
 8005b30:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
          hdfu->dev_status[0] = DFU_ERROR_VENDOR;
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	220b      	movs	r2, #11
 8005b38:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
          hdfu->dev_status[1] = 0U;
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
          hdfu->dev_status[2] = 0U;
 8005b44:	69fb      	ldr	r3, [r7, #28]
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
          hdfu->dev_status[3] = 0U;
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
          hdfu->dev_status[4] = hdfu->dev_state;
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
          return (uint8_t)USBD_FAIL;
 8005b60:	2303      	movs	r3, #3
 8005b62:	e02a      	b.n	8005bba <USBD_DFU_EP0_TxReady+0x218>
        }
      }
    }

    /* Reset the global length and block number */
    hdfu->wlength = 0U;
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	2200      	movs	r2, #0
 8005b68:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
    hdfu->wblock_num = 0U;
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

    /* Update the state machine */
    hdfu->dev_state =  DFU_STATE_DNLOAD_SYNC;
 8005b74:	69fb      	ldr	r3, [r7, #28]
 8005b76:	2203      	movs	r2, #3
 8005b78:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 8005b7c:	69fb      	ldr	r3, [r7, #28]
 8005b7e:	2200      	movs	r2, #0
 8005b80:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8005b8c:	69fb      	ldr	r3, [r7, #28]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005b9a:	69fb      	ldr	r3, [r7, #28]
 8005b9c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 8005ba0:	e00a      	b.n	8005bb8 <USBD_DFU_EP0_TxReady+0x216>
  }
  else if (hdfu->dev_state == DFU_STATE_MANIFEST)/* Manifestation in progress */
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005ba8:	2b07      	cmp	r3, #7
 8005baa:	d103      	bne.n	8005bb4 <USBD_DFU_EP0_TxReady+0x212>
  {
    /* Start leaving DFU mode */
    DFU_Leave(pdev);
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f000 fbe6 	bl	800637e <DFU_Leave>
 8005bb2:	e001      	b.n	8005bb8 <USBD_DFU_EP0_TxReady+0x216>
  }
  else
  {
    return (uint8_t)USBD_FAIL;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e000      	b.n	8005bba <USBD_DFU_EP0_TxReady+0x218>
  }

  return (uint8_t)USBD_OK;
 8005bb8:	2300      	movs	r3, #0
}
 8005bba:	4618      	mov	r0, r3
 8005bbc:	3720      	adds	r7, #32
 8005bbe:	46bd      	mov	sp, r7
 8005bc0:	bd80      	pop	{r7, pc}

08005bc2 <USBD_DFU_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_DFU_SOF(USBD_HandleTypeDef *pdev)
{
 8005bc2:	b480      	push	{r7}
 8005bc4:	b083      	sub	sp, #12
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	370c      	adds	r7, #12
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr

08005bd8 <USBD_DFU_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_DFU_GetDeviceQualifierDesc(uint16_t *length)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_DFU_DeviceQualifierDesc);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	220a      	movs	r2, #10
 8005be4:	801a      	strh	r2, [r3, #0]

  return USBD_DFU_DeviceQualifierDesc;
 8005be6:	4b03      	ldr	r3, [pc, #12]	@ (8005bf4 <USBD_DFU_GetDeviceQualifierDesc+0x1c>)
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr
 8005bf4:	20000084 	.word	0x20000084

08005bf8 <USBD_DFU_GetUsrStringDesc>:
  * @param  length : pointer data length
  * @retval pointer to the descriptor table or NULL if the descriptor is not supported.
  */
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
static uint8_t *USBD_DFU_GetUsrStringDesc(USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b086      	sub	sp, #24
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	460b      	mov	r3, r1
 8005c02:	607a      	str	r2, [r7, #4]
 8005c04:	72fb      	strb	r3, [r7, #11]
  static uint8_t USBD_StrDesc[255];
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c0c:	68fa      	ldr	r2, [r7, #12]
 8005c0e:	33b0      	adds	r3, #176	@ 0xb0
 8005c10:	009b      	lsls	r3, r3, #2
 8005c12:	4413      	add	r3, r2
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	617b      	str	r3, [r7, #20]

  /* Check if the requested string interface is supported */
  if (index <= (USBD_IDX_INTERFACE_STR + USBD_DFU_MAX_ITF_NUM))
 8005c18:	7afb      	ldrb	r3, [r7, #11]
 8005c1a:	2b06      	cmp	r3, #6
 8005c1c:	d808      	bhi.n	8005c30 <USBD_DFU_GetUsrStringDesc+0x38>
  {
    USBD_GetString((uint8_t *)DfuInterface->pStrDesc, USBD_StrDesc, length);
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	687a      	ldr	r2, [r7, #4]
 8005c24:	4906      	ldr	r1, [pc, #24]	@ (8005c40 <USBD_DFU_GetUsrStringDesc+0x48>)
 8005c26:	4618      	mov	r0, r3
 8005c28:	f001 fe70 	bl	800790c <USBD_GetString>
    return USBD_StrDesc;
 8005c2c:	4b04      	ldr	r3, [pc, #16]	@ (8005c40 <USBD_DFU_GetUsrStringDesc+0x48>)
 8005c2e:	e003      	b.n	8005c38 <USBD_DFU_GetUsrStringDesc+0x40>
  }
  else
  {
    /* Not supported Interface Descriptor index */
    *length = 0U;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	801a      	strh	r2, [r3, #0]
    return NULL;
 8005c36:	2300      	movs	r3, #0
  }
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3718      	adds	r7, #24
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	20000184 	.word	0x20000184

08005c44 <USBD_DFU_RegisterMedia>:
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_DFU_RegisterMedia(USBD_HandleTypeDef *pdev,
                               USBD_DFU_MediaTypeDef *fops)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d101      	bne.n	8005c58 <USBD_DFU_RegisterMedia+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e009      	b.n	8005c6c <USBD_DFU_RegisterMedia+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c5e:	687a      	ldr	r2, [r7, #4]
 8005c60:	33b0      	adds	r3, #176	@ 0xb0
 8005c62:	009b      	lsls	r3, r3, #2
 8005c64:	4413      	add	r3, r2
 8005c66:	683a      	ldr	r2, [r7, #0]
 8005c68:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	370c      	adds	r7, #12
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr

08005c78 <DFU_Detach>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure.
  * @retval None.
  */
static void DFU_Detach(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	32b0      	adds	r2, #176	@ 0xb0
 8005c8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c90:	60fb      	str	r3, [r7, #12]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f000 fbd5 	bl	8006448 <USBD_DFU_GetDfuFuncDesc>
 8005c9e:	60b8      	str	r0, [r7, #8]

  if ((hdfu == NULL) || (pDfuFunc == NULL))
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d054      	beq.n	8005d50 <DFU_Detach+0xd8>
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d051      	beq.n	8005d50 <DFU_Detach+0xd8>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d013      	beq.n	8005cde <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8005cbc:	2b03      	cmp	r3, #3
 8005cbe:	d00e      	beq.n	8005cde <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 8005cc6:	2b05      	cmp	r3, #5
 8005cc8:	d009      	beq.n	8005cde <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8005cd0:	2b06      	cmp	r3, #6
 8005cd2:	d004      	beq.n	8005cde <DFU_Detach+0x66>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8005cda:	2b09      	cmp	r3, #9
 8005cdc:	d125      	bne.n	8005d2a <DFU_Detach+0xb2>
  {
    /* Update the state machine */
    hdfu->dev_state = DFU_STATE_IDLE;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /*bwPollTimeout=0ms*/
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /*iString*/
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    hdfu->wblock_num = 0U;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
  }

  /* Check the detach capability in the DFU functional descriptor */
  if ((pDfuFunc->bmAttributes & DFU_DETACH_MASK) != 0U)
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	789b      	ldrb	r3, [r3, #2]
 8005d2e:	f003 0308 	and.w	r3, r3, #8
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d006      	beq.n	8005d44 <DFU_Detach+0xcc>
  {
    /* Perform an Attach-Detach operation on USB bus */
    (void)USBD_Stop(pdev);
 8005d36:	6878      	ldr	r0, [r7, #4]
 8005d38:	f000 fc26 	bl	8006588 <USBD_Stop>
    (void)USBD_Start(pdev);
 8005d3c:	6878      	ldr	r0, [r7, #4]
 8005d3e:	f000 fc17 	bl	8006570 <USBD_Start>
 8005d42:	e006      	b.n	8005d52 <DFU_Detach+0xda>
  }
  else
  {
    /* Wait for the period of time specified in Detach request */
    USBD_Delay((uint32_t)req->wValue);
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	885b      	ldrh	r3, [r3, #2]
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f7fa ff7b 	bl	8000c44 <HAL_Delay>
 8005d4e:	e000      	b.n	8005d52 <DFU_Detach+0xda>
    return;
 8005d50:	bf00      	nop
  }
}
 8005d52:	3710      	adds	r7, #16
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <DFU_Download>:
  * @param  pdev: device instance
  * @param  req: pointer to the request structure
  * @retval None
  */
static void DFU_Download(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b084      	sub	sp, #16
 8005d5c:	af00      	add	r7, sp, #0
 8005d5e:	6078      	str	r0, [r7, #4]
 8005d60:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	32b0      	adds	r2, #176	@ 0xb0
 8005d6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d70:	60fb      	str	r3, [r7, #12]
#if (USBD_DFU_VENDOR_CHECK_ENABLED == 1U)
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
  uint32_t VendorStatus = 0U;
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */

  if (hdfu == NULL)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d061      	beq.n	8005e3c <DFU_Download+0xe4>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	88db      	ldrh	r3, [r3, #6]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d033      	beq.n	8005de8 <DFU_Download+0x90>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE))
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d004      	beq.n	8005d94 <DFU_Download+0x3c>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005d90:	2b05      	cmp	r3, #5
 8005d92:	d124      	bne.n	8005dde <DFU_Download+0x86>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	885b      	ldrh	r3, [r3, #2]
 8005d98:	461a      	mov	r2, r3
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = MIN(req->wLength, USBD_DFU_XFER_SIZE);
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	88db      	ldrh	r3, [r3, #6]
 8005da4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005da8:	bf28      	it	cs
 8005daa:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	461a      	mov	r2, r3
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

      /* Update the state machine */
      hdfu->dev_state = DFU_STATE_DNLOAD_SYNC;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2203      	movs	r2, #3
 8005dbc:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
      hdfu->dev_status[4] = hdfu->dev_state;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

      /* Prepare the reception of the buffer over EP0 */
      (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hdfu->buffer.d8, hdfu->wlength);
 8005dcc:	68f9      	ldr	r1, [r7, #12]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8005dd4:	461a      	mov	r2, r3
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f001 fe33 	bl	8007a42 <USBD_CtlPrepareRx>
 8005ddc:	e02f      	b.n	8005e3e <DFU_Download+0xe6>
    }
    /* Unsupported state */
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 8005dde:	6839      	ldr	r1, [r7, #0]
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f001 fd82 	bl	80078ea <USBD_CtlError>
 8005de6:	e02a      	b.n	8005e3e <DFU_Download+0xe6>
  }
  /* 0 Data DNLOAD request */
  else
  {
    /* End of DNLOAD operation */
    if ((hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) || (hdfu->dev_state == DFU_STATE_IDLE))
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005dee:	2b05      	cmp	r3, #5
 8005df0:	d004      	beq.n	8005dfc <DFU_Download+0xa4>
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005df8:	2b02      	cmp	r3, #2
 8005dfa:	d11a      	bne.n	8005e32 <DFU_Download+0xda>
        hdfu->dev_status[4] = hdfu->dev_state;
      }
      else
#endif /* USBD_DFU_VENDOR_CHECK_ENABLED */
      {
        hdfu->manif_state = DFU_MANIFEST_IN_PROGRESS;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2201      	movs	r2, #1
 8005e00:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d
        hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	2206      	movs	r2, #6
 8005e08:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	2200      	movs	r2, #0
 8005e10:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 8005e30:	e005      	b.n	8005e3e <DFU_Download+0xe6>
      }
    }
    else
    {
      /* Call the error management function (command will be NAKed */
      USBD_CtlError(pdev, req);
 8005e32:	6839      	ldr	r1, [r7, #0]
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f001 fd58 	bl	80078ea <USBD_CtlError>
 8005e3a:	e000      	b.n	8005e3e <DFU_Download+0xe6>
    return;
 8005e3c:	bf00      	nop
    }
  }
}
 8005e3e:	3710      	adds	r7, #16
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <DFU_Upload>:
  * @param  pdev: instance
  * @param  req: pointer to the request structure
  * @retval status
  */
static void DFU_Upload(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b088      	sub	sp, #32
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	6039      	str	r1, [r7, #0]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	32b0      	adds	r2, #176	@ 0xb0
 8005e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e5c:	61fb      	str	r3, [r7, #28]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005e64:	687a      	ldr	r2, [r7, #4]
 8005e66:	33b0      	adds	r3, #176	@ 0xb0
 8005e68:	009b      	lsls	r3, r3, #2
 8005e6a:	4413      	add	r3, r2
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	61bb      	str	r3, [r7, #24]
  uint8_t VendorCmdLength = 0U;
  uint8_t VendorCmdBuffer[DFU_VENDOR_CMD_MAX];
  uint8_t idx;
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

  if (hdfu == NULL)
 8005e70:	69fb      	ldr	r3, [r7, #28]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 80ea 	beq.w	800604c <DFU_Upload+0x208>
  {
    return;
  }

  /* Data setup request */
  if (req->wLength > 0U)
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	88db      	ldrh	r3, [r3, #6]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f000 80ce 	beq.w	800601e <DFU_Upload+0x1da>
  {
    if ((hdfu->dev_state == DFU_STATE_IDLE) || (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 8005e82:	69fb      	ldr	r3, [r7, #28]
 8005e84:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005e88:	2b02      	cmp	r3, #2
 8005e8a:	d005      	beq.n	8005e98 <DFU_Upload+0x54>
 8005e8c:	69fb      	ldr	r3, [r7, #28]
 8005e8e:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8005e92:	2b09      	cmp	r3, #9
 8005e94:	f040 80b6 	bne.w	8006004 <DFU_Upload+0x1c0>
    {
      /* Update the global length and block number */
      hdfu->wblock_num = req->wValue;
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	885b      	ldrh	r3, [r3, #2]
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	69fb      	ldr	r3, [r7, #28]
 8005ea0:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
      hdfu->wlength = MIN(req->wLength, USBD_DFU_XFER_SIZE);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	88db      	ldrh	r3, [r3, #6]
 8005ea8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005eac:	bf28      	it	cs
 8005eae:	f44f 6380 	movcs.w	r3, #1024	@ 0x400
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	461a      	mov	r2, r3
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404

      /* DFU Get Command */
      if (hdfu->wblock_num == 0U)
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d12e      	bne.n	8005f24 <DFU_Upload+0xe0>
      {
        /* Update the state machine */
        hdfu->dev_state = (hdfu->wlength > 3U) ? DFU_STATE_IDLE : DFU_STATE_UPLOAD_IDLE;
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8005ecc:	2b03      	cmp	r3, #3
 8005ece:	d901      	bls.n	8005ed4 <DFU_Upload+0x90>
 8005ed0:	2202      	movs	r2, #2
 8005ed2:	e000      	b.n	8005ed6 <DFU_Upload+0x92>
 8005ed4:	2209      	movs	r2, #9
 8005ed6:	69fb      	ldr	r3, [r7, #28]
 8005ed8:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 8005edc:	69fb      	ldr	r3, [r7, #28]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8005ee4:	69fb      	ldr	r3, [r7, #28]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	2200      	movs	r2, #0
 8005ef0:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005efa:	69fb      	ldr	r3, [r7, #28]
 8005efc:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        /* Store the values of all supported commands */
        hdfu->buffer.d8[0] = DFU_CMD_GETCOMMANDS;
 8005f00:	69fb      	ldr	r3, [r7, #28]
 8005f02:	2200      	movs	r2, #0
 8005f04:	701a      	strb	r2, [r3, #0]
        hdfu->buffer.d8[1] = DFU_CMD_SETADDRESSPOINTER;
 8005f06:	69fb      	ldr	r3, [r7, #28]
 8005f08:	2221      	movs	r2, #33	@ 0x21
 8005f0a:	705a      	strb	r2, [r3, #1]
        hdfu->buffer.d8[2] = DFU_CMD_ERASE;
 8005f0c:	69fb      	ldr	r3, [r7, #28]
 8005f0e:	2241      	movs	r2, #65	@ 0x41
 8005f10:	709a      	strb	r2, [r3, #2]

        CmdLength = 3U;
 8005f12:	2303      	movs	r3, #3
 8005f14:	60fb      	str	r3, [r7, #12]
          CmdLength += MIN(VendorCmdLength, DFU_VENDOR_CMD_MAX);
        }
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */

        /* Send the status data over EP0 */
        (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->buffer.d8[0])), CmdLength);
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	68fa      	ldr	r2, [r7, #12]
 8005f1a:	4619      	mov	r1, r3
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f001 fd61 	bl	80079e4 <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 8005f22:	e094      	b.n	800604e <DFU_Upload+0x20a>
      }
      else if (hdfu->wblock_num > 1U)
 8005f24:	69fb      	ldr	r3, [r7, #28]
 8005f26:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8005f2a:	2b01      	cmp	r3, #1
 8005f2c:	d94f      	bls.n	8005fce <DFU_Upload+0x18a>
      {
        hdfu->dev_state = DFU_STATE_UPLOAD_IDLE;
 8005f2e:	69fb      	ldr	r3, [r7, #28]
 8005f30:	2209      	movs	r2, #9
 8005f32:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 8005f36:	69fb      	ldr	r3, [r7, #28]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8005f4e:	69fb      	ldr	r3, [r7, #28]
 8005f50:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        }

        if (VendorStatus == IS_DFU_PHY_ADDRESS)
#endif /* USBD_DFU_VENDOR_CMD_ENABLED */
        {
          addr = ((hdfu->wblock_num - 2U) * USBD_DFU_XFER_SIZE) + hdfu->data_ptr;
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 8005f60:	3b02      	subs	r3, #2
 8005f62:	029a      	lsls	r2, r3, #10
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8005f6a:	4413      	add	r3, r2
 8005f6c:	617b      	str	r3, [r7, #20]

          /* Return the physical address where data are stored */
          phaddr = DfuInterface->Read((uint8_t *)addr, hdfu->buffer.d8, hdfu->wlength);
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	6978      	ldr	r0, [r7, #20]
 8005f74:	69f9      	ldr	r1, [r7, #28]
 8005f76:	69fa      	ldr	r2, [r7, #28]
 8005f78:	f8d2 2404 	ldr.w	r2, [r2, #1028]	@ 0x404
 8005f7c:	4798      	blx	r3
 8005f7e:	6138      	str	r0, [r7, #16]

          if (phaddr == NULL)
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d11a      	bne.n	8005fbc <DFU_Upload+0x178>
          {
            hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	220f      	movs	r2, #15
 8005f8a:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

            hdfu->dev_status[1] = 0U;
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	2200      	movs	r2, #0
 8005f92:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
            hdfu->dev_status[2] = 0U;
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
            hdfu->dev_status[3] = 0U;
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
            hdfu->dev_status[4] = hdfu->dev_state;
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005fac:	69fb      	ldr	r3, [r7, #28]
 8005fae:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

            /* Call the error management function (command will be NAKed) */
            USBD_CtlError(pdev, req);
 8005fb2:	6839      	ldr	r1, [r7, #0]
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f001 fc98 	bl	80078ea <USBD_CtlError>
      if (hdfu->wblock_num == 0U)
 8005fba:	e048      	b.n	800604e <DFU_Upload+0x20a>
          }
          else
          {
            /* Send the status data over EP0 */
            (void)USBD_CtlSendData(pdev, phaddr, hdfu->wlength);
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	6939      	ldr	r1, [r7, #16]
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	f001 fd0c 	bl	80079e4 <USBD_CtlSendData>
      if (hdfu->wblock_num == 0U)
 8005fcc:	e03f      	b.n	800604e <DFU_Upload+0x20a>
          }
        }
      }
      else  /* unsupported hdfu->wblock_num */
      {
        hdfu->dev_state = DFU_ERROR_STALLEDPKT;
 8005fce:	69fb      	ldr	r3, [r7, #28]
 8005fd0:	220f      	movs	r2, #15
 8005fd2:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

        hdfu->dev_status[1] = 0U;
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8005ff4:	69fb      	ldr	r3, [r7, #28]
 8005ff6:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

        /* Call the error management function (command will be NAKed) */
        USBD_CtlError(pdev, req);
 8005ffa:	6839      	ldr	r1, [r7, #0]
 8005ffc:	6878      	ldr	r0, [r7, #4]
 8005ffe:	f001 fc74 	bl	80078ea <USBD_CtlError>
      if (hdfu->wblock_num == 0U)
 8006002:	e024      	b.n	800604e <DFU_Upload+0x20a>
      }
    }
    /* Unsupported state */
    else
    {
      hdfu->wlength = 0U;
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	2200      	movs	r2, #0
 8006008:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
      hdfu->wblock_num = 0U;
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	2200      	movs	r2, #0
 8006010:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

      /* Call the error management function (command will be NAKed) */
      USBD_CtlError(pdev, req);
 8006014:	6839      	ldr	r1, [r7, #0]
 8006016:	6878      	ldr	r0, [r7, #4]
 8006018:	f001 fc67 	bl	80078ea <USBD_CtlError>
 800601c:	e017      	b.n	800604e <DFU_Upload+0x20a>
    }
  }
  /* No Data setup request */
  else
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 800601e:	69fb      	ldr	r3, [r7, #28]
 8006020:	2202      	movs	r2, #2
 8006022:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 8006026:	69fb      	ldr	r3, [r7, #28]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 800603e:	69fb      	ldr	r3, [r7, #28]
 8006040:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
 800604a:	e000      	b.n	800604e <DFU_Upload+0x20a>
    return;
 800604c:	bf00      	nop
  }
}
 800604e:	3720      	adds	r7, #32
 8006050:	46bd      	mov	sp, r7
 8006052:	bd80      	pop	{r7, pc}

08006054 <DFU_GetStatus>:
  *         Handles the DFU GETSTATUS request.
  * @param  pdev: instance
  * @retval status
  */
static void DFU_GetStatus(USBD_HandleTypeDef *pdev)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b086      	sub	sp, #24
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	32b0      	adds	r2, #176	@ 0xb0
 8006066:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800606a:	617b      	str	r3, [r7, #20]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006072:	687a      	ldr	r2, [r7, #4]
 8006074:	33b0      	adds	r3, #176	@ 0xb0
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	4413      	add	r3, r2
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	613b      	str	r3, [r7, #16]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8006084:	4618      	mov	r0, r3
 8006086:	f000 f9df 	bl	8006448 <USBD_DFU_GetDfuFuncDesc>
 800608a:	60f8      	str	r0, [r7, #12]

  if ((hdfu == NULL) || (DfuInterface == NULL) || (pDfuFunc == NULL))
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	2b00      	cmp	r3, #0
 8006090:	f000 80a8 	beq.w	80061e4 <DFU_GetStatus+0x190>
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	2b00      	cmp	r3, #0
 8006098:	f000 80a4 	beq.w	80061e4 <DFU_GetStatus+0x190>
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	f000 80a0 	beq.w	80061e4 <DFU_GetStatus+0x190>
  {
    return;
  }

  switch (hdfu->dev_state)
 80060a4:	697b      	ldr	r3, [r7, #20]
 80060a6:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80060aa:	2b03      	cmp	r3, #3
 80060ac:	d002      	beq.n	80060b4 <DFU_GetStatus+0x60>
 80060ae:	2b06      	cmp	r3, #6
 80060b0:	d051      	beq.n	8006156 <DFU_GetStatus+0x102>
        }
      }
      break;

    default:
      break;
 80060b2:	e08e      	b.n	80061d2 <DFU_GetStatus+0x17e>
      if (hdfu->wlength != 0U)
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d034      	beq.n	8006128 <DFU_GetStatus+0xd4>
        hdfu->dev_state = DFU_STATE_DNLOAD_BUSY;
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	2204      	movs	r2, #4
 80060c2:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 80060c6:	697b      	ldr	r3, [r7, #20]
 80060c8:	2200      	movs	r2, #0
 80060ca:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
        if ((hdfu->wblock_num == 0U) && (hdfu->buffer.d8[0] == DFU_CMD_ERASE))
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f8d3 3400 	ldr.w	r3, [r3, #1024]	@ 0x400
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d10e      	bne.n	8006112 <DFU_GetStatus+0xbe>
 80060f4:	697b      	ldr	r3, [r7, #20]
 80060f6:	781b      	ldrb	r3, [r3, #0]
 80060f8:	2b41      	cmp	r3, #65	@ 0x41
 80060fa:	d10a      	bne.n	8006112 <DFU_GetStatus+0xbe>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_ERASE, hdfu->dev_status);
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	697a      	ldr	r2, [r7, #20]
 8006102:	f8d2 0408 	ldr.w	r0, [r2, #1032]	@ 0x408
 8006106:	697a      	ldr	r2, [r7, #20]
 8006108:	f202 4214 	addw	r2, r2, #1044	@ 0x414
 800610c:	2100      	movs	r1, #0
 800610e:	4798      	blx	r3
      break;
 8006110:	e05f      	b.n	80061d2 <DFU_GetStatus+0x17e>
          DfuInterface->GetStatus(hdfu->data_ptr, DFU_MEDIA_PROGRAM, hdfu->dev_status);
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	699b      	ldr	r3, [r3, #24]
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	f8d2 0408 	ldr.w	r0, [r2, #1032]	@ 0x408
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	f202 4214 	addw	r2, r2, #1044	@ 0x414
 8006122:	2101      	movs	r1, #1
 8006124:	4798      	blx	r3
      break;
 8006126:	e054      	b.n	80061d2 <DFU_GetStatus+0x17e>
        hdfu->dev_state = DFU_STATE_DNLOAD_IDLE;
 8006128:	697b      	ldr	r3, [r7, #20]
 800612a:	2205      	movs	r2, #5
 800612c:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 0U;
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	2200      	movs	r2, #0
 8006134:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	2200      	movs	r2, #0
 800613c:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	2200      	movs	r2, #0
 8006144:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 8006154:	e03d      	b.n	80061d2 <DFU_GetStatus+0x17e>
      if (hdfu->manif_state == DFU_MANIFEST_IN_PROGRESS)
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 800615c:	2b01      	cmp	r3, #1
 800615e:	d116      	bne.n	800618e <DFU_GetStatus+0x13a>
        hdfu->dev_state = DFU_STATE_MANIFEST;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	2207      	movs	r2, #7
 8006164:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
        hdfu->dev_status[1] = 1U;             /* bwPollTimeout = 1ms */
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
        hdfu->dev_status[2] = 0U;
 8006170:	697b      	ldr	r3, [r7, #20]
 8006172:	2200      	movs	r2, #0
 8006174:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
        hdfu->dev_status[3] = 0U;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	2200      	movs	r2, #0
 800617c:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
        hdfu->dev_status[4] = hdfu->dev_state;
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 800618c:	e020      	b.n	80061d0 <DFU_GetStatus+0x17c>
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f893 341d 	ldrb.w	r3, [r3, #1053]	@ 0x41d
 8006194:	2b00      	cmp	r3, #0
 8006196:	d11b      	bne.n	80061d0 <DFU_GetStatus+0x17c>
            ((pDfuFunc->bmAttributes & DFU_MANIFEST_MASK) != 0U))
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	789b      	ldrb	r3, [r3, #2]
 800619c:	f003 0304 	and.w	r3, r3, #4
        if ((hdfu->manif_state == DFU_MANIFEST_COMPLETE) &&
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d015      	beq.n	80061d0 <DFU_GetStatus+0x17c>
          hdfu->dev_state = DFU_STATE_IDLE;
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	2202      	movs	r2, #2
 80061a8:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
          hdfu->dev_status[1] = 0U;
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	2200      	movs	r2, #0
 80061b0:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
          hdfu->dev_status[2] = 0U;
 80061b4:	697b      	ldr	r3, [r7, #20]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
          hdfu->dev_status[3] = 0U;
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
          hdfu->dev_status[4] = hdfu->dev_state;
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
      break;
 80061d0:	bf00      	nop
  }

  /* Send the status data over EP0 */
  (void)USBD_CtlSendData(pdev, (uint8_t *)(&(hdfu->dev_status[0])), 6U);
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f203 4314 	addw	r3, r3, #1044	@ 0x414
 80061d8:	2206      	movs	r2, #6
 80061da:	4619      	mov	r1, r3
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f001 fc01 	bl	80079e4 <USBD_CtlSendData>
 80061e2:	e000      	b.n	80061e6 <DFU_GetStatus+0x192>
    return;
 80061e4:	bf00      	nop
}
 80061e6:	3718      	adds	r7, #24
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <DFU_ClearStatus>:
  *         Handles the DFU CLRSTATUS request.
  * @param  pdev: device instance
  * @retval status
  */
static void DFU_ClearStatus(USBD_HandleTypeDef *pdev)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	32b0      	adds	r2, #176	@ 0xb0
 80061fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006202:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d042      	beq.n	8006290 <DFU_ClearStatus+0xa4>
  {
    return;
  }

  if (hdfu->dev_state == DFU_STATE_ERROR)
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 8006210:	2b0a      	cmp	r3, #10
 8006212:	d11e      	bne.n	8006252 <DFU_ClearStatus+0x66>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2202      	movs	r2, #2
 8006218:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE; /* bStatus */
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	2200      	movs	r2, #0
 8006230:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 8006250:	e01f      	b.n	8006292 <DFU_ClearStatus+0xa6>
  }
  else
  {
    /* State Error */
    hdfu->dev_state = DFU_STATE_ERROR;
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	220a      	movs	r2, #10
 8006256:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_UNKNOWN; /* bStatus */
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	220e      	movs	r2, #14
 800625e:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	2200      	movs	r2, #0
 8006276:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state; /* bState */
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2200      	movs	r2, #0
 800628a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
 800628e:	e000      	b.n	8006292 <DFU_ClearStatus+0xa6>
    return;
 8006290:	bf00      	nop
  }
}
 8006292:	3714      	adds	r7, #20
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <DFU_GetState>:
  *         Handles the DFU GETSTATE request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_GetState(USBD_HandleTypeDef *pdev)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b084      	sub	sp, #16
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	32b0      	adds	r2, #176	@ 0xb0
 80062ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062b2:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d008      	beq.n	80062cc <DFU_GetState+0x30>
  {
    return;
  }

  /* Return the current state of the DFU interface */
  (void)USBD_CtlSendData(pdev, &hdfu->dev_state, 1U);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f203 431c 	addw	r3, r3, #1052	@ 0x41c
 80062c0:	2201      	movs	r2, #1
 80062c2:	4619      	mov	r1, r3
 80062c4:	6878      	ldr	r0, [r7, #4]
 80062c6:	f001 fb8d 	bl	80079e4 <USBD_CtlSendData>
 80062ca:	e000      	b.n	80062ce <DFU_GetState+0x32>
    return;
 80062cc:	bf00      	nop
}
 80062ce:	3710      	adds	r7, #16
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bd80      	pop	{r7, pc}

080062d4 <DFU_Abort>:
  *         Handles the DFU ABORT request.
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Abort(USBD_HandleTypeDef *pdev)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
 80062da:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	32b0      	adds	r2, #176	@ 0xb0
 80062e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062ea:	60fb      	str	r3, [r7, #12]

  if (hdfu == NULL)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d03f      	beq.n	8006372 <DFU_Abort+0x9e>
  {
    return;
  }

  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d013      	beq.n	8006324 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
  if ((hdfu->dev_state == DFU_STATE_IDLE) ||
 8006302:	2b03      	cmp	r3, #3
 8006304:	d00e      	beq.n	8006324 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_SYNC) ||
 800630c:	2b05      	cmp	r3, #5
 800630e:	d009      	beq.n	8006324 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_DNLOAD_IDLE) ||
 8006316:	2b06      	cmp	r3, #6
 8006318:	d004      	beq.n	8006324 <DFU_Abort+0x50>
      (hdfu->dev_state == DFU_STATE_UPLOAD_IDLE))
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f893 341c 	ldrb.w	r3, [r3, #1052]	@ 0x41c
      (hdfu->dev_state == DFU_STATE_MANIFEST_SYNC) ||
 8006320:	2b09      	cmp	r3, #9
 8006322:	d127      	bne.n	8006374 <DFU_Abort+0xa0>
  {
    hdfu->dev_state = DFU_STATE_IDLE;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2202      	movs	r2, #2
 8006328:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c
    hdfu->dev_status[0] = DFU_ERROR_NONE;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	f883 2414 	strb.w	r2, [r3, #1044]	@ 0x414
    hdfu->dev_status[1] = 0U;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U; /* bwPollTimeout=0ms */
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    hdfu->dev_status[5] = 0U; /* iString */
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2200      	movs	r2, #0
 800635c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    hdfu->wblock_num = 0U;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
    hdfu->wlength = 0U;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2200      	movs	r2, #0
 800636c:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
 8006370:	e000      	b.n	8006374 <DFU_Abort+0xa0>
    return;
 8006372:	bf00      	nop
  }
}
 8006374:	3714      	adds	r7, #20
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr

0800637e <DFU_Leave>:
  *         and resets device to jump to user loaded code).
  * @param  pdev: device instance
  * @retval None
  */
static void DFU_Leave(USBD_HandleTypeDef *pdev)
{
 800637e:	b580      	push	{r7, lr}
 8006380:	b086      	sub	sp, #24
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
  USBD_DFU_HandleTypeDef *hdfu = (USBD_DFU_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	32b0      	adds	r2, #176	@ 0xb0
 8006390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006394:	617b      	str	r3, [r7, #20]
  USBD_DFU_MediaTypeDef *DfuInterface = (USBD_DFU_MediaTypeDef *)pdev->pUserData[pdev->classId];
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800639c:	687a      	ldr	r2, [r7, #4]
 800639e:	33b0      	adds	r3, #176	@ 0xb0
 80063a0:	009b      	lsls	r3, r3, #2
 80063a2:	4413      	add	r3, r2
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	613b      	str	r3, [r7, #16]
  USBD_DFUFuncDescTypeDef *pDfuFunc = (USBD_DFUFuncDescTypeDef *)USBD_DFU_GetDfuFuncDesc(pdev->pConfDesc);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 80063ae:	4618      	mov	r0, r3
 80063b0:	f000 f84a 	bl	8006448 <USBD_DFU_GetDfuFuncDesc>
 80063b4:	60f8      	str	r0, [r7, #12]

  if ((hdfu == NULL) || (DfuInterface == NULL) || (pDfuFunc == NULL))
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d041      	beq.n	8006440 <DFU_Leave+0xc2>
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d03e      	beq.n	8006440 <DFU_Leave+0xc2>
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d03b      	beq.n	8006440 <DFU_Leave+0xc2>
  {
    return;
  }

  hdfu->manif_state = DFU_MANIFEST_COMPLETE;
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 241d 	strb.w	r2, [r3, #1053]	@ 0x41d

  if ((pDfuFunc->bmAttributes & DFU_MANIFEST_MASK) != 0U)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	789b      	ldrb	r3, [r3, #2]
 80063d4:	f003 0304 	and.w	r3, r3, #4
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d016      	beq.n	800640a <DFU_Leave+0x8c>
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_SYNC;
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	2206      	movs	r2, #6
 80063e0:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 80063e4:	697b      	ldr	r3, [r7, #20]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006402:	697b      	ldr	r3, [r7, #20]
 8006404:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    return;
 8006408:	e01b      	b.n	8006442 <DFU_Leave+0xc4>
  }
  else
  {
    hdfu->dev_state = DFU_STATE_MANIFEST_WAIT_RESET;
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	2208      	movs	r2, #8
 800640e:	f883 241c 	strb.w	r2, [r3, #1052]	@ 0x41c

    hdfu->dev_status[1] = 0U;
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 2415 	strb.w	r2, [r3, #1045]	@ 0x415
    hdfu->dev_status[2] = 0U;
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 2416 	strb.w	r2, [r3, #1046]	@ 0x416
    hdfu->dev_status[3] = 0U;
 8006422:	697b      	ldr	r3, [r7, #20]
 8006424:	2200      	movs	r2, #0
 8006426:	f883 2417 	strb.w	r2, [r3, #1047]	@ 0x417
    hdfu->dev_status[4] = hdfu->dev_state;
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	f893 241c 	ldrb.w	r2, [r3, #1052]	@ 0x41c
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418

    /* Disconnect the USB device */
    (void)USBD_Stop(pdev);
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	f000 f8a6 	bl	8006588 <USBD_Stop>
#if (USBD_DFU_VENDOR_EXIT_ENABLED == 1U)
    /* Jump should be ensured by user application */
    DfuInterface->LeaveDFU(hdfu->data_ptr);
#else
    /* Generate system reset to allow jumping to the user code */
    NVIC_SystemReset();
 800643c:	f7ff f8ba 	bl	80055b4 <__NVIC_SystemReset>
    return;
 8006440:	bf00      	nop
#endif /* USBD_DFU_VENDOR_EXIT_ENABLED */

    /* The next instructions will not be reached (system reset) */
  }
}
 8006442:	3718      	adds	r7, #24
 8006444:	46bd      	mov	sp, r7
 8006446:	bd80      	pop	{r7, pc}

08006448 <USBD_DFU_GetDfuFuncDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the DFU descriptor
  */
static void *USBD_DFU_GetDfuFuncDesc(uint8_t *pConfDesc)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b086      	sub	sp, #24
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	617b      	str	r3, [r7, #20]
  uint8_t *pDfuDesc = NULL;
 8006458:	2300      	movs	r3, #0
 800645a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	885b      	ldrh	r3, [r3, #2]
 8006460:	b29b      	uxth	r3, r3
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	7812      	ldrb	r2, [r2, #0]
 8006466:	4293      	cmp	r3, r2
 8006468:	d917      	bls.n	800649a <USBD_DFU_GetDfuFuncDesc+0x52>
  {
    ptr = desc->bLength;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	781b      	ldrb	r3, [r3, #0]
 800646e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006470:	e00d      	b.n	800648e <USBD_DFU_GetDfuFuncDesc+0x46>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006472:	f107 030a 	add.w	r3, r7, #10
 8006476:	4619      	mov	r1, r3
 8006478:	6978      	ldr	r0, [r7, #20]
 800647a:	f000 fc10 	bl	8006c9e <USBD_GetNextDesc>
 800647e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == DFU_DESCRIPTOR_TYPE)
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	785b      	ldrb	r3, [r3, #1]
 8006484:	2b21      	cmp	r3, #33	@ 0x21
 8006486:	d102      	bne.n	800648e <USBD_DFU_GetDfuFuncDesc+0x46>
      {
        pDfuDesc = (uint8_t *)pdesc;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	613b      	str	r3, [r7, #16]
        break;
 800648c:	e005      	b.n	800649a <USBD_DFU_GetDfuFuncDesc+0x52>
    while (ptr < desc->wTotalLength)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	885b      	ldrh	r3, [r3, #2]
 8006492:	b29a      	uxth	r2, r3
 8006494:	897b      	ldrh	r3, [r7, #10]
 8006496:	429a      	cmp	r2, r3
 8006498:	d8eb      	bhi.n	8006472 <USBD_DFU_GetDfuFuncDesc+0x2a>
      }
    }
  }
  return pDfuDesc;
 800649a:	693b      	ldr	r3, [r7, #16]
}
 800649c:	4618      	mov	r0, r3
 800649e:	3718      	adds	r7, #24
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b086      	sub	sp, #24
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	60f8      	str	r0, [r7, #12]
 80064ac:	60b9      	str	r1, [r7, #8]
 80064ae:	4613      	mov	r3, r2
 80064b0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d101      	bne.n	80064bc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80064b8:	2303      	movs	r3, #3
 80064ba:	e01f      	b.n	80064fc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	2200      	movs	r2, #0
 80064c0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d003      	beq.n	80064e2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	68ba      	ldr	r2, [r7, #8]
 80064de:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2201      	movs	r2, #1
 80064e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	79fa      	ldrb	r2, [r7, #7]
 80064ee:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f001 fee3 	bl	80082bc <USBD_LL_Init>
 80064f6:	4603      	mov	r3, r0
 80064f8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80064fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3718      	adds	r7, #24
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}

08006504 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800650e:	2300      	movs	r3, #0
 8006510:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006512:	683b      	ldr	r3, [r7, #0]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d101      	bne.n	800651c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006518:	2303      	movs	r3, #3
 800651a:	e025      	b.n	8006568 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	683a      	ldr	r2, [r7, #0]
 8006520:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	32ae      	adds	r2, #174	@ 0xae
 800652e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006534:	2b00      	cmp	r3, #0
 8006536:	d00f      	beq.n	8006558 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	32ae      	adds	r2, #174	@ 0xae
 8006542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006546:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006548:	f107 020e 	add.w	r2, r7, #14
 800654c:	4610      	mov	r0, r2
 800654e:	4798      	blx	r3
 8006550:	4602      	mov	r2, r0
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800655e:	1c5a      	adds	r2, r3, #1
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006566:	2300      	movs	r3, #0
}
 8006568:	4618      	mov	r0, r3
 800656a:	3710      	adds	r7, #16
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}

08006570 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006570:	b580      	push	{r7, lr}
 8006572:	b082      	sub	sp, #8
 8006574:	af00      	add	r7, sp, #0
 8006576:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f001 feeb 	bl	8008354 <USBD_LL_Start>
 800657e:	4603      	mov	r3, r0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}

08006588 <USBD_Stop>:
  *         Stop the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b082      	sub	sp, #8
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  /* Disconnect USB Device */
  (void)USBD_LL_Stop(pdev);
 8006590:	6878      	ldr	r0, [r7, #4]
 8006592:	f001 fefa 	bl	800838a <USBD_LL_Stop>
  }

  /* Reset the class ID */
  pdev->classId = 0U;
#else
  if (pdev->pClass[0] != NULL)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800659c:	2b00      	cmp	r3, #0
 800659e:	d009      	beq.n	80065b4 <USBD_Stop+0x2c>
  {
    (void)pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	6852      	ldr	r2, [r2, #4]
 80065ac:	b2d2      	uxtb	r2, r2
 80065ae:	4611      	mov	r1, r2
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	4798      	blx	r3
  }
#endif /* USE_USBD_COMPOSITE */

  return USBD_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3708      	adds	r7, #8
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}

080065be <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80065be:	b480      	push	{r7}
 80065c0:	b083      	sub	sp, #12
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80065c6:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	370c      	adds	r7, #12
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	b084      	sub	sp, #16
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	460b      	mov	r3, r1
 80065de:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80065e0:	2300      	movs	r3, #0
 80065e2:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d009      	beq.n	8006602 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	78fa      	ldrb	r2, [r7, #3]
 80065f8:	4611      	mov	r1, r2
 80065fa:	6878      	ldr	r0, [r7, #4]
 80065fc:	4798      	blx	r3
 80065fe:	4603      	mov	r3, r0
 8006600:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006602:	7bfb      	ldrb	r3, [r7, #15]
}
 8006604:	4618      	mov	r0, r3
 8006606:	3710      	adds	r7, #16
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}

0800660c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800660c:	b580      	push	{r7, lr}
 800660e:	b084      	sub	sp, #16
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
 8006614:	460b      	mov	r3, r1
 8006616:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006618:	2300      	movs	r3, #0
 800661a:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	78fa      	ldrb	r2, [r7, #3]
 8006626:	4611      	mov	r1, r2
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	4798      	blx	r3
 800662c:	4603      	mov	r3, r0
 800662e:	2b00      	cmp	r3, #0
 8006630:	d001      	beq.n	8006636 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006632:	2303      	movs	r3, #3
 8006634:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006636:	7bfb      	ldrb	r3, [r7, #15]
}
 8006638:	4618      	mov	r0, r3
 800663a:	3710      	adds	r7, #16
 800663c:	46bd      	mov	sp, r7
 800663e:	bd80      	pop	{r7, pc}

08006640 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006650:	6839      	ldr	r1, [r7, #0]
 8006652:	4618      	mov	r0, r3
 8006654:	f001 f90f 	bl	8007876 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2201      	movs	r2, #1
 800665c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006666:	461a      	mov	r2, r3
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006674:	f003 031f 	and.w	r3, r3, #31
 8006678:	2b02      	cmp	r3, #2
 800667a:	d01a      	beq.n	80066b2 <USBD_LL_SetupStage+0x72>
 800667c:	2b02      	cmp	r3, #2
 800667e:	d822      	bhi.n	80066c6 <USBD_LL_SetupStage+0x86>
 8006680:	2b00      	cmp	r3, #0
 8006682:	d002      	beq.n	800668a <USBD_LL_SetupStage+0x4a>
 8006684:	2b01      	cmp	r3, #1
 8006686:	d00a      	beq.n	800669e <USBD_LL_SetupStage+0x5e>
 8006688:	e01d      	b.n	80066c6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006690:	4619      	mov	r1, r3
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f000 fb3e 	bl	8006d14 <USBD_StdDevReq>
 8006698:	4603      	mov	r3, r0
 800669a:	73fb      	strb	r3, [r7, #15]
      break;
 800669c:	e020      	b.n	80066e0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80066a4:	4619      	mov	r1, r3
 80066a6:	6878      	ldr	r0, [r7, #4]
 80066a8:	f000 fba6 	bl	8006df8 <USBD_StdItfReq>
 80066ac:	4603      	mov	r3, r0
 80066ae:	73fb      	strb	r3, [r7, #15]
      break;
 80066b0:	e016      	b.n	80066e0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80066b8:	4619      	mov	r1, r3
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 fc08 	bl	8006ed0 <USBD_StdEPReq>
 80066c0:	4603      	mov	r3, r0
 80066c2:	73fb      	strb	r3, [r7, #15]
      break;
 80066c4:	e00c      	b.n	80066e0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80066cc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80066d0:	b2db      	uxtb	r3, r3
 80066d2:	4619      	mov	r1, r3
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f001 fe99 	bl	800840c <USBD_LL_StallEP>
 80066da:	4603      	mov	r3, r0
 80066dc:	73fb      	strb	r3, [r7, #15]
      break;
 80066de:	bf00      	nop
  }

  return ret;
 80066e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	b086      	sub	sp, #24
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	60f8      	str	r0, [r7, #12]
 80066f2:	460b      	mov	r3, r1
 80066f4:	607a      	str	r2, [r7, #4]
 80066f6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80066f8:	2300      	movs	r3, #0
 80066fa:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80066fc:	7afb      	ldrb	r3, [r7, #11]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d177      	bne.n	80067f2 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006708:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006710:	2b03      	cmp	r3, #3
 8006712:	f040 80a1 	bne.w	8006858 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	685b      	ldr	r3, [r3, #4]
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	8992      	ldrh	r2, [r2, #12]
 800671e:	4293      	cmp	r3, r2
 8006720:	d91c      	bls.n	800675c <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	8992      	ldrh	r2, [r2, #12]
 800672a:	1a9a      	subs	r2, r3, r2
 800672c:	693b      	ldr	r3, [r7, #16]
 800672e:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006730:	693b      	ldr	r3, [r7, #16]
 8006732:	691b      	ldr	r3, [r3, #16]
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	8992      	ldrh	r2, [r2, #12]
 8006738:	441a      	add	r2, r3
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	6919      	ldr	r1, [r3, #16]
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	899b      	ldrh	r3, [r3, #12]
 8006746:	461a      	mov	r2, r3
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	685b      	ldr	r3, [r3, #4]
 800674c:	4293      	cmp	r3, r2
 800674e:	bf38      	it	cc
 8006750:	4613      	movcc	r3, r2
 8006752:	461a      	mov	r2, r3
 8006754:	68f8      	ldr	r0, [r7, #12]
 8006756:	f001 f995 	bl	8007a84 <USBD_CtlContinueRx>
 800675a:	e07d      	b.n	8006858 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006762:	f003 031f 	and.w	r3, r3, #31
 8006766:	2b02      	cmp	r3, #2
 8006768:	d014      	beq.n	8006794 <USBD_LL_DataOutStage+0xaa>
 800676a:	2b02      	cmp	r3, #2
 800676c:	d81d      	bhi.n	80067aa <USBD_LL_DataOutStage+0xc0>
 800676e:	2b00      	cmp	r3, #0
 8006770:	d002      	beq.n	8006778 <USBD_LL_DataOutStage+0x8e>
 8006772:	2b01      	cmp	r3, #1
 8006774:	d003      	beq.n	800677e <USBD_LL_DataOutStage+0x94>
 8006776:	e018      	b.n	80067aa <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006778:	2300      	movs	r3, #0
 800677a:	75bb      	strb	r3, [r7, #22]
            break;
 800677c:	e018      	b.n	80067b0 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006784:	b2db      	uxtb	r3, r3
 8006786:	4619      	mov	r1, r3
 8006788:	68f8      	ldr	r0, [r7, #12]
 800678a:	f000 fa6e 	bl	8006c6a <USBD_CoreFindIF>
 800678e:	4603      	mov	r3, r0
 8006790:	75bb      	strb	r3, [r7, #22]
            break;
 8006792:	e00d      	b.n	80067b0 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800679a:	b2db      	uxtb	r3, r3
 800679c:	4619      	mov	r1, r3
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	f000 fa70 	bl	8006c84 <USBD_CoreFindEP>
 80067a4:	4603      	mov	r3, r0
 80067a6:	75bb      	strb	r3, [r7, #22]
            break;
 80067a8:	e002      	b.n	80067b0 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80067aa:	2300      	movs	r3, #0
 80067ac:	75bb      	strb	r3, [r7, #22]
            break;
 80067ae:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80067b0:	7dbb      	ldrb	r3, [r7, #22]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d119      	bne.n	80067ea <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067bc:	b2db      	uxtb	r3, r3
 80067be:	2b03      	cmp	r3, #3
 80067c0:	d113      	bne.n	80067ea <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80067c2:	7dba      	ldrb	r2, [r7, #22]
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	32ae      	adds	r2, #174	@ 0xae
 80067c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067cc:	691b      	ldr	r3, [r3, #16]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d00b      	beq.n	80067ea <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80067d2:	7dba      	ldrb	r2, [r7, #22]
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80067da:	7dba      	ldrb	r2, [r7, #22]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	32ae      	adds	r2, #174	@ 0xae
 80067e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067e4:	691b      	ldr	r3, [r3, #16]
 80067e6:	68f8      	ldr	r0, [r7, #12]
 80067e8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80067ea:	68f8      	ldr	r0, [r7, #12]
 80067ec:	f001 f95b 	bl	8007aa6 <USBD_CtlSendStatus>
 80067f0:	e032      	b.n	8006858 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80067f2:	7afb      	ldrb	r3, [r7, #11]
 80067f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	4619      	mov	r1, r3
 80067fc:	68f8      	ldr	r0, [r7, #12]
 80067fe:	f000 fa41 	bl	8006c84 <USBD_CoreFindEP>
 8006802:	4603      	mov	r3, r0
 8006804:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006806:	7dbb      	ldrb	r3, [r7, #22]
 8006808:	2bff      	cmp	r3, #255	@ 0xff
 800680a:	d025      	beq.n	8006858 <USBD_LL_DataOutStage+0x16e>
 800680c:	7dbb      	ldrb	r3, [r7, #22]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d122      	bne.n	8006858 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006818:	b2db      	uxtb	r3, r3
 800681a:	2b03      	cmp	r3, #3
 800681c:	d117      	bne.n	800684e <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800681e:	7dba      	ldrb	r2, [r7, #22]
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	32ae      	adds	r2, #174	@ 0xae
 8006824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006828:	699b      	ldr	r3, [r3, #24]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d00f      	beq.n	800684e <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800682e:	7dba      	ldrb	r2, [r7, #22]
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006836:	7dba      	ldrb	r2, [r7, #22]
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	32ae      	adds	r2, #174	@ 0xae
 800683c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006840:	699b      	ldr	r3, [r3, #24]
 8006842:	7afa      	ldrb	r2, [r7, #11]
 8006844:	4611      	mov	r1, r2
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	4798      	blx	r3
 800684a:	4603      	mov	r3, r0
 800684c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800684e:	7dfb      	ldrb	r3, [r7, #23]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8006854:	7dfb      	ldrb	r3, [r7, #23]
 8006856:	e000      	b.n	800685a <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8006858:	2300      	movs	r3, #0
}
 800685a:	4618      	mov	r0, r3
 800685c:	3718      	adds	r7, #24
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}

08006862 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006862:	b580      	push	{r7, lr}
 8006864:	b086      	sub	sp, #24
 8006866:	af00      	add	r7, sp, #0
 8006868:	60f8      	str	r0, [r7, #12]
 800686a:	460b      	mov	r3, r1
 800686c:	607a      	str	r2, [r7, #4]
 800686e:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006870:	7afb      	ldrb	r3, [r7, #11]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d178      	bne.n	8006968 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	3314      	adds	r3, #20
 800687a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006882:	2b02      	cmp	r3, #2
 8006884:	d163      	bne.n	800694e <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	685b      	ldr	r3, [r3, #4]
 800688a:	693a      	ldr	r2, [r7, #16]
 800688c:	8992      	ldrh	r2, [r2, #12]
 800688e:	4293      	cmp	r3, r2
 8006890:	d91c      	bls.n	80068cc <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8006892:	693b      	ldr	r3, [r7, #16]
 8006894:	685b      	ldr	r3, [r3, #4]
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	8992      	ldrh	r2, [r2, #12]
 800689a:	1a9a      	subs	r2, r3, r2
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80068a0:	693b      	ldr	r3, [r7, #16]
 80068a2:	691b      	ldr	r3, [r3, #16]
 80068a4:	693a      	ldr	r2, [r7, #16]
 80068a6:	8992      	ldrh	r2, [r2, #12]
 80068a8:	441a      	add	r2, r3
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	6919      	ldr	r1, [r3, #16]
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	461a      	mov	r2, r3
 80068b8:	68f8      	ldr	r0, [r7, #12]
 80068ba:	f001 f8b1 	bl	8007a20 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80068be:	2300      	movs	r3, #0
 80068c0:	2200      	movs	r2, #0
 80068c2:	2100      	movs	r1, #0
 80068c4:	68f8      	ldr	r0, [r7, #12]
 80068c6:	f001 fe4b 	bl	8008560 <USBD_LL_PrepareReceive>
 80068ca:	e040      	b.n	800694e <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	899b      	ldrh	r3, [r3, #12]
 80068d0:	461a      	mov	r2, r3
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d11c      	bne.n	8006914 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	693a      	ldr	r2, [r7, #16]
 80068e0:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d316      	bcc.n	8006914 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80068f0:	429a      	cmp	r2, r3
 80068f2:	d20f      	bcs.n	8006914 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80068f4:	2200      	movs	r2, #0
 80068f6:	2100      	movs	r1, #0
 80068f8:	68f8      	ldr	r0, [r7, #12]
 80068fa:	f001 f891 	bl	8007a20 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2200      	movs	r2, #0
 8006902:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006906:	2300      	movs	r3, #0
 8006908:	2200      	movs	r2, #0
 800690a:	2100      	movs	r1, #0
 800690c:	68f8      	ldr	r0, [r7, #12]
 800690e:	f001 fe27 	bl	8008560 <USBD_LL_PrepareReceive>
 8006912:	e01c      	b.n	800694e <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800691a:	b2db      	uxtb	r3, r3
 800691c:	2b03      	cmp	r3, #3
 800691e:	d10f      	bne.n	8006940 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d009      	beq.n	8006940 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	2200      	movs	r2, #0
 8006930:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800693a:	68db      	ldr	r3, [r3, #12]
 800693c:	68f8      	ldr	r0, [r7, #12]
 800693e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006940:	2180      	movs	r1, #128	@ 0x80
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f001 fd62 	bl	800840c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006948:	68f8      	ldr	r0, [r7, #12]
 800694a:	f001 f8bf 	bl	8007acc <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006954:	2b00      	cmp	r3, #0
 8006956:	d03a      	beq.n	80069ce <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8006958:	68f8      	ldr	r0, [r7, #12]
 800695a:	f7ff fe30 	bl	80065be <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	2200      	movs	r2, #0
 8006962:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006966:	e032      	b.n	80069ce <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006968:	7afb      	ldrb	r3, [r7, #11]
 800696a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800696e:	b2db      	uxtb	r3, r3
 8006970:	4619      	mov	r1, r3
 8006972:	68f8      	ldr	r0, [r7, #12]
 8006974:	f000 f986 	bl	8006c84 <USBD_CoreFindEP>
 8006978:	4603      	mov	r3, r0
 800697a:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800697c:	7dfb      	ldrb	r3, [r7, #23]
 800697e:	2bff      	cmp	r3, #255	@ 0xff
 8006980:	d025      	beq.n	80069ce <USBD_LL_DataInStage+0x16c>
 8006982:	7dfb      	ldrb	r3, [r7, #23]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d122      	bne.n	80069ce <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800698e:	b2db      	uxtb	r3, r3
 8006990:	2b03      	cmp	r3, #3
 8006992:	d11c      	bne.n	80069ce <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006994:	7dfa      	ldrb	r2, [r7, #23]
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	32ae      	adds	r2, #174	@ 0xae
 800699a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800699e:	695b      	ldr	r3, [r3, #20]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d014      	beq.n	80069ce <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 80069a4:	7dfa      	ldrb	r2, [r7, #23]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 80069ac:	7dfa      	ldrb	r2, [r7, #23]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	32ae      	adds	r2, #174	@ 0xae
 80069b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	7afa      	ldrb	r2, [r7, #11]
 80069ba:	4611      	mov	r1, r2
 80069bc:	68f8      	ldr	r0, [r7, #12]
 80069be:	4798      	blx	r3
 80069c0:	4603      	mov	r3, r0
 80069c2:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80069c4:	7dbb      	ldrb	r3, [r7, #22]
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d001      	beq.n	80069ce <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80069ca:	7dbb      	ldrb	r3, [r7, #22]
 80069cc:	e000      	b.n	80069d0 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80069ce:	2300      	movs	r3, #0
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3718      	adds	r7, #24
 80069d4:	46bd      	mov	sp, r7
 80069d6:	bd80      	pop	{r7, pc}

080069d8 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80069e0:	2300      	movs	r3, #0
 80069e2:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2200      	movs	r2, #0
 80069f8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d014      	beq.n	8006a3e <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d00e      	beq.n	8006a3e <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	6852      	ldr	r2, [r2, #4]
 8006a2c:	b2d2      	uxtb	r2, r2
 8006a2e:	4611      	mov	r1, r2
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	4798      	blx	r3
 8006a34:	4603      	mov	r3, r0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d001      	beq.n	8006a3e <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006a3e:	2340      	movs	r3, #64	@ 0x40
 8006a40:	2200      	movs	r2, #0
 8006a42:	2100      	movs	r1, #0
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	f001 fcbb 	bl	80083c0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2240      	movs	r2, #64	@ 0x40
 8006a56:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006a5a:	2340      	movs	r3, #64	@ 0x40
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	2180      	movs	r1, #128	@ 0x80
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f001 fcad 	bl	80083c0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2201      	movs	r2, #1
 8006a6a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2240      	movs	r2, #64	@ 0x40
 8006a72:	841a      	strh	r2, [r3, #32]

  return ret;
 8006a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3710      	adds	r7, #16
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}

08006a7e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b083      	sub	sp, #12
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
 8006a86:	460b      	mov	r3, r1
 8006a88:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	78fa      	ldrb	r2, [r7, #3]
 8006a8e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	370c      	adds	r7, #12
 8006a96:	46bd      	mov	sp, r7
 8006a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9c:	4770      	bx	lr

08006a9e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006a9e:	b480      	push	{r7}
 8006aa0:	b083      	sub	sp, #12
 8006aa2:	af00      	add	r7, sp, #0
 8006aa4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	2b04      	cmp	r3, #4
 8006ab0:	d006      	beq.n	8006ac0 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ab8:	b2da      	uxtb	r2, r3
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2204      	movs	r2, #4
 8006ac4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006ac8:	2300      	movs	r3, #0
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	370c      	adds	r7, #12
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr

08006ad6 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006ad6:	b480      	push	{r7}
 8006ad8:	b083      	sub	sp, #12
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ae4:	b2db      	uxtb	r3, r3
 8006ae6:	2b04      	cmp	r3, #4
 8006ae8:	d106      	bne.n	8006af8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006af0:	b2da      	uxtb	r2, r3
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006af8:	2300      	movs	r3, #0
}
 8006afa:	4618      	mov	r0, r3
 8006afc:	370c      	adds	r7, #12
 8006afe:	46bd      	mov	sp, r7
 8006b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b04:	4770      	bx	lr

08006b06 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006b06:	b580      	push	{r7, lr}
 8006b08:	b082      	sub	sp, #8
 8006b0a:	af00      	add	r7, sp, #0
 8006b0c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	2b03      	cmp	r3, #3
 8006b18:	d110      	bne.n	8006b3c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d00b      	beq.n	8006b3c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b2a:	69db      	ldr	r3, [r3, #28]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d005      	beq.n	8006b3c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006b36:	69db      	ldr	r3, [r3, #28]
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3708      	adds	r7, #8
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b082      	sub	sp, #8
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
 8006b4e:	460b      	mov	r3, r1
 8006b50:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	32ae      	adds	r2, #174	@ 0xae
 8006b5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d101      	bne.n	8006b68 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8006b64:	2303      	movs	r3, #3
 8006b66:	e01c      	b.n	8006ba2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	2b03      	cmp	r3, #3
 8006b72:	d115      	bne.n	8006ba0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	32ae      	adds	r2, #174	@ 0xae
 8006b7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b82:	6a1b      	ldr	r3, [r3, #32]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d00b      	beq.n	8006ba0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	32ae      	adds	r2, #174	@ 0xae
 8006b92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b96:	6a1b      	ldr	r3, [r3, #32]
 8006b98:	78fa      	ldrb	r2, [r7, #3]
 8006b9a:	4611      	mov	r1, r2
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006ba0:	2300      	movs	r3, #0
}
 8006ba2:	4618      	mov	r0, r3
 8006ba4:	3708      	adds	r7, #8
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}

08006baa <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b082      	sub	sp, #8
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
 8006bb2:	460b      	mov	r3, r1
 8006bb4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	32ae      	adds	r2, #174	@ 0xae
 8006bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d101      	bne.n	8006bcc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8006bc8:	2303      	movs	r3, #3
 8006bca:	e01c      	b.n	8006c06 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006bd2:	b2db      	uxtb	r3, r3
 8006bd4:	2b03      	cmp	r3, #3
 8006bd6:	d115      	bne.n	8006c04 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	32ae      	adds	r2, #174	@ 0xae
 8006be2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d00b      	beq.n	8006c04 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	32ae      	adds	r2, #174	@ 0xae
 8006bf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bfc:	78fa      	ldrb	r2, [r7, #3]
 8006bfe:	4611      	mov	r1, r2
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006c04:	2300      	movs	r3, #0
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3708      	adds	r7, #8
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006c0e:	b480      	push	{r7}
 8006c10:	b083      	sub	sp, #12
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006c16:	2300      	movs	r3, #0
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	370c      	adds	r7, #12
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006c24:	b580      	push	{r7, lr}
 8006c26:	b084      	sub	sp, #16
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2201      	movs	r2, #1
 8006c34:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00e      	beq.n	8006c60 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	6852      	ldr	r2, [r2, #4]
 8006c4e:	b2d2      	uxtb	r2, r2
 8006c50:	4611      	mov	r1, r2
 8006c52:	6878      	ldr	r0, [r7, #4]
 8006c54:	4798      	blx	r3
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d001      	beq.n	8006c60 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8006c5c:	2303      	movs	r3, #3
 8006c5e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3710      	adds	r7, #16
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006c6a:	b480      	push	{r7}
 8006c6c:	b083      	sub	sp, #12
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
 8006c72:	460b      	mov	r3, r1
 8006c74:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006c76:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	370c      	adds	r7, #12
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b083      	sub	sp, #12
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	6078      	str	r0, [r7, #4]
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006c90:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006c92:	4618      	mov	r0, r3
 8006c94:	370c      	adds	r7, #12
 8006c96:	46bd      	mov	sp, r7
 8006c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9c:	4770      	bx	lr

08006c9e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006c9e:	b480      	push	{r7}
 8006ca0:	b085      	sub	sp, #20
 8006ca2:	af00      	add	r7, sp, #0
 8006ca4:	6078      	str	r0, [r7, #4]
 8006ca6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	881b      	ldrh	r3, [r3, #0]
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	7812      	ldrb	r2, [r2, #0]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	b29a      	uxth	r2, r3
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	781b      	ldrb	r3, [r3, #0]
 8006cc0:	461a      	mov	r2, r3
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	4413      	add	r3, r2
 8006cc6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3714      	adds	r7, #20
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr

08006cd6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8006cd6:	b480      	push	{r7}
 8006cd8:	b087      	sub	sp, #28
 8006cda:	af00      	add	r7, sp, #0
 8006cdc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	781b      	ldrb	r3, [r3, #0]
 8006ce6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	3301      	adds	r3, #1
 8006cec:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006cee:	697b      	ldr	r3, [r7, #20]
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006cf4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006cf8:	021b      	lsls	r3, r3, #8
 8006cfa:	b21a      	sxth	r2, r3
 8006cfc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006d00:	4313      	orrs	r3, r2
 8006d02:	b21b      	sxth	r3, r3
 8006d04:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006d06:	89fb      	ldrh	r3, [r7, #14]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	371c      	adds	r7, #28
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d12:	4770      	bx	lr

08006d14 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b084      	sub	sp, #16
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006d2a:	2b40      	cmp	r3, #64	@ 0x40
 8006d2c:	d005      	beq.n	8006d3a <USBD_StdDevReq+0x26>
 8006d2e:	2b40      	cmp	r3, #64	@ 0x40
 8006d30:	d857      	bhi.n	8006de2 <USBD_StdDevReq+0xce>
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00f      	beq.n	8006d56 <USBD_StdDevReq+0x42>
 8006d36:	2b20      	cmp	r3, #32
 8006d38:	d153      	bne.n	8006de2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	32ae      	adds	r2, #174	@ 0xae
 8006d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d48:	689b      	ldr	r3, [r3, #8]
 8006d4a:	6839      	ldr	r1, [r7, #0]
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	4798      	blx	r3
 8006d50:	4603      	mov	r3, r0
 8006d52:	73fb      	strb	r3, [r7, #15]
      break;
 8006d54:	e04a      	b.n	8006dec <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	785b      	ldrb	r3, [r3, #1]
 8006d5a:	2b09      	cmp	r3, #9
 8006d5c:	d83b      	bhi.n	8006dd6 <USBD_StdDevReq+0xc2>
 8006d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006d64 <USBD_StdDevReq+0x50>)
 8006d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d64:	08006db9 	.word	0x08006db9
 8006d68:	08006dcd 	.word	0x08006dcd
 8006d6c:	08006dd7 	.word	0x08006dd7
 8006d70:	08006dc3 	.word	0x08006dc3
 8006d74:	08006dd7 	.word	0x08006dd7
 8006d78:	08006d97 	.word	0x08006d97
 8006d7c:	08006d8d 	.word	0x08006d8d
 8006d80:	08006dd7 	.word	0x08006dd7
 8006d84:	08006daf 	.word	0x08006daf
 8006d88:	08006da1 	.word	0x08006da1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006d8c:	6839      	ldr	r1, [r7, #0]
 8006d8e:	6878      	ldr	r0, [r7, #4]
 8006d90:	f000 fa3e 	bl	8007210 <USBD_GetDescriptor>
          break;
 8006d94:	e024      	b.n	8006de0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006d96:	6839      	ldr	r1, [r7, #0]
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f000 fbc9 	bl	8007530 <USBD_SetAddress>
          break;
 8006d9e:	e01f      	b.n	8006de0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006da0:	6839      	ldr	r1, [r7, #0]
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 fc08 	bl	80075b8 <USBD_SetConfig>
 8006da8:	4603      	mov	r3, r0
 8006daa:	73fb      	strb	r3, [r7, #15]
          break;
 8006dac:	e018      	b.n	8006de0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006dae:	6839      	ldr	r1, [r7, #0]
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f000 fcab 	bl	800770c <USBD_GetConfig>
          break;
 8006db6:	e013      	b.n	8006de0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006db8:	6839      	ldr	r1, [r7, #0]
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 fcdc 	bl	8007778 <USBD_GetStatus>
          break;
 8006dc0:	e00e      	b.n	8006de0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006dc2:	6839      	ldr	r1, [r7, #0]
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 fd0b 	bl	80077e0 <USBD_SetFeature>
          break;
 8006dca:	e009      	b.n	8006de0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006dcc:	6839      	ldr	r1, [r7, #0]
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 fd2f 	bl	8007832 <USBD_ClrFeature>
          break;
 8006dd4:	e004      	b.n	8006de0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006dd6:	6839      	ldr	r1, [r7, #0]
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f000 fd86 	bl	80078ea <USBD_CtlError>
          break;
 8006dde:	bf00      	nop
      }
      break;
 8006de0:	e004      	b.n	8006dec <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006de2:	6839      	ldr	r1, [r7, #0]
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 fd80 	bl	80078ea <USBD_CtlError>
      break;
 8006dea:	bf00      	nop
  }

  return ret;
 8006dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dee:	4618      	mov	r0, r3
 8006df0:	3710      	adds	r7, #16
 8006df2:	46bd      	mov	sp, r7
 8006df4:	bd80      	pop	{r7, pc}
 8006df6:	bf00      	nop

08006df8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006e02:	2300      	movs	r3, #0
 8006e04:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	781b      	ldrb	r3, [r3, #0]
 8006e0a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006e0e:	2b40      	cmp	r3, #64	@ 0x40
 8006e10:	d005      	beq.n	8006e1e <USBD_StdItfReq+0x26>
 8006e12:	2b40      	cmp	r3, #64	@ 0x40
 8006e14:	d852      	bhi.n	8006ebc <USBD_StdItfReq+0xc4>
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d001      	beq.n	8006e1e <USBD_StdItfReq+0x26>
 8006e1a:	2b20      	cmp	r3, #32
 8006e1c:	d14e      	bne.n	8006ebc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	3b01      	subs	r3, #1
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d840      	bhi.n	8006eae <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	889b      	ldrh	r3, [r3, #4]
 8006e30:	b2db      	uxtb	r3, r3
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	d836      	bhi.n	8006ea4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	889b      	ldrh	r3, [r3, #4]
 8006e3a:	b2db      	uxtb	r3, r3
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f7ff ff13 	bl	8006c6a <USBD_CoreFindIF>
 8006e44:	4603      	mov	r3, r0
 8006e46:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006e48:	7bbb      	ldrb	r3, [r7, #14]
 8006e4a:	2bff      	cmp	r3, #255	@ 0xff
 8006e4c:	d01d      	beq.n	8006e8a <USBD_StdItfReq+0x92>
 8006e4e:	7bbb      	ldrb	r3, [r7, #14]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d11a      	bne.n	8006e8a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006e54:	7bba      	ldrb	r2, [r7, #14]
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	32ae      	adds	r2, #174	@ 0xae
 8006e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d00f      	beq.n	8006e84 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006e64:	7bba      	ldrb	r2, [r7, #14]
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006e6c:	7bba      	ldrb	r2, [r7, #14]
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	32ae      	adds	r2, #174	@ 0xae
 8006e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	6839      	ldr	r1, [r7, #0]
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	4798      	blx	r3
 8006e7e:	4603      	mov	r3, r0
 8006e80:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006e82:	e004      	b.n	8006e8e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006e84:	2303      	movs	r3, #3
 8006e86:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006e88:	e001      	b.n	8006e8e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006e8a:	2303      	movs	r3, #3
 8006e8c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	88db      	ldrh	r3, [r3, #6]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d110      	bne.n	8006eb8 <USBD_StdItfReq+0xc0>
 8006e96:	7bfb      	ldrb	r3, [r7, #15]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d10d      	bne.n	8006eb8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006e9c:	6878      	ldr	r0, [r7, #4]
 8006e9e:	f000 fe02 	bl	8007aa6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006ea2:	e009      	b.n	8006eb8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006ea4:	6839      	ldr	r1, [r7, #0]
 8006ea6:	6878      	ldr	r0, [r7, #4]
 8006ea8:	f000 fd1f 	bl	80078ea <USBD_CtlError>
          break;
 8006eac:	e004      	b.n	8006eb8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006eae:	6839      	ldr	r1, [r7, #0]
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f000 fd1a 	bl	80078ea <USBD_CtlError>
          break;
 8006eb6:	e000      	b.n	8006eba <USBD_StdItfReq+0xc2>
          break;
 8006eb8:	bf00      	nop
      }
      break;
 8006eba:	e004      	b.n	8006ec6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006ebc:	6839      	ldr	r1, [r7, #0]
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 fd13 	bl	80078ea <USBD_CtlError>
      break;
 8006ec4:	bf00      	nop
  }

  return ret;
 8006ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3710      	adds	r7, #16
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	6078      	str	r0, [r7, #4]
 8006ed8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006eda:	2300      	movs	r3, #0
 8006edc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	889b      	ldrh	r3, [r3, #4]
 8006ee2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	781b      	ldrb	r3, [r3, #0]
 8006ee8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006eec:	2b40      	cmp	r3, #64	@ 0x40
 8006eee:	d007      	beq.n	8006f00 <USBD_StdEPReq+0x30>
 8006ef0:	2b40      	cmp	r3, #64	@ 0x40
 8006ef2:	f200 8181 	bhi.w	80071f8 <USBD_StdEPReq+0x328>
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d02a      	beq.n	8006f50 <USBD_StdEPReq+0x80>
 8006efa:	2b20      	cmp	r3, #32
 8006efc:	f040 817c 	bne.w	80071f8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006f00:	7bbb      	ldrb	r3, [r7, #14]
 8006f02:	4619      	mov	r1, r3
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f7ff febd 	bl	8006c84 <USBD_CoreFindEP>
 8006f0a:	4603      	mov	r3, r0
 8006f0c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006f0e:	7b7b      	ldrb	r3, [r7, #13]
 8006f10:	2bff      	cmp	r3, #255	@ 0xff
 8006f12:	f000 8176 	beq.w	8007202 <USBD_StdEPReq+0x332>
 8006f16:	7b7b      	ldrb	r3, [r7, #13]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	f040 8172 	bne.w	8007202 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8006f1e:	7b7a      	ldrb	r2, [r7, #13]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006f26:	7b7a      	ldrb	r2, [r7, #13]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	32ae      	adds	r2, #174	@ 0xae
 8006f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	f000 8165 	beq.w	8007202 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006f38:	7b7a      	ldrb	r2, [r7, #13]
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	32ae      	adds	r2, #174	@ 0xae
 8006f3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f42:	689b      	ldr	r3, [r3, #8]
 8006f44:	6839      	ldr	r1, [r7, #0]
 8006f46:	6878      	ldr	r0, [r7, #4]
 8006f48:	4798      	blx	r3
 8006f4a:	4603      	mov	r3, r0
 8006f4c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006f4e:	e158      	b.n	8007202 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	785b      	ldrb	r3, [r3, #1]
 8006f54:	2b03      	cmp	r3, #3
 8006f56:	d008      	beq.n	8006f6a <USBD_StdEPReq+0x9a>
 8006f58:	2b03      	cmp	r3, #3
 8006f5a:	f300 8147 	bgt.w	80071ec <USBD_StdEPReq+0x31c>
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	f000 809b 	beq.w	800709a <USBD_StdEPReq+0x1ca>
 8006f64:	2b01      	cmp	r3, #1
 8006f66:	d03c      	beq.n	8006fe2 <USBD_StdEPReq+0x112>
 8006f68:	e140      	b.n	80071ec <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d002      	beq.n	8006f7c <USBD_StdEPReq+0xac>
 8006f76:	2b03      	cmp	r3, #3
 8006f78:	d016      	beq.n	8006fa8 <USBD_StdEPReq+0xd8>
 8006f7a:	e02c      	b.n	8006fd6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006f7c:	7bbb      	ldrb	r3, [r7, #14]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d00d      	beq.n	8006f9e <USBD_StdEPReq+0xce>
 8006f82:	7bbb      	ldrb	r3, [r7, #14]
 8006f84:	2b80      	cmp	r3, #128	@ 0x80
 8006f86:	d00a      	beq.n	8006f9e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006f88:	7bbb      	ldrb	r3, [r7, #14]
 8006f8a:	4619      	mov	r1, r3
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f001 fa3d 	bl	800840c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006f92:	2180      	movs	r1, #128	@ 0x80
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f001 fa39 	bl	800840c <USBD_LL_StallEP>
 8006f9a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006f9c:	e020      	b.n	8006fe0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006f9e:	6839      	ldr	r1, [r7, #0]
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 fca2 	bl	80078ea <USBD_CtlError>
              break;
 8006fa6:	e01b      	b.n	8006fe0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	885b      	ldrh	r3, [r3, #2]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d10e      	bne.n	8006fce <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006fb0:	7bbb      	ldrb	r3, [r7, #14]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d00b      	beq.n	8006fce <USBD_StdEPReq+0xfe>
 8006fb6:	7bbb      	ldrb	r3, [r7, #14]
 8006fb8:	2b80      	cmp	r3, #128	@ 0x80
 8006fba:	d008      	beq.n	8006fce <USBD_StdEPReq+0xfe>
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	88db      	ldrh	r3, [r3, #6]
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d104      	bne.n	8006fce <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006fc4:	7bbb      	ldrb	r3, [r7, #14]
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f001 fa1f 	bl	800840c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006fce:	6878      	ldr	r0, [r7, #4]
 8006fd0:	f000 fd69 	bl	8007aa6 <USBD_CtlSendStatus>

              break;
 8006fd4:	e004      	b.n	8006fe0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006fd6:	6839      	ldr	r1, [r7, #0]
 8006fd8:	6878      	ldr	r0, [r7, #4]
 8006fda:	f000 fc86 	bl	80078ea <USBD_CtlError>
              break;
 8006fde:	bf00      	nop
          }
          break;
 8006fe0:	e109      	b.n	80071f6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006fe8:	b2db      	uxtb	r3, r3
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d002      	beq.n	8006ff4 <USBD_StdEPReq+0x124>
 8006fee:	2b03      	cmp	r3, #3
 8006ff0:	d016      	beq.n	8007020 <USBD_StdEPReq+0x150>
 8006ff2:	e04b      	b.n	800708c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006ff4:	7bbb      	ldrb	r3, [r7, #14]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00d      	beq.n	8007016 <USBD_StdEPReq+0x146>
 8006ffa:	7bbb      	ldrb	r3, [r7, #14]
 8006ffc:	2b80      	cmp	r3, #128	@ 0x80
 8006ffe:	d00a      	beq.n	8007016 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007000:	7bbb      	ldrb	r3, [r7, #14]
 8007002:	4619      	mov	r1, r3
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f001 fa01 	bl	800840c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800700a:	2180      	movs	r1, #128	@ 0x80
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f001 f9fd 	bl	800840c <USBD_LL_StallEP>
 8007012:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007014:	e040      	b.n	8007098 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007016:	6839      	ldr	r1, [r7, #0]
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 fc66 	bl	80078ea <USBD_CtlError>
              break;
 800701e:	e03b      	b.n	8007098 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	885b      	ldrh	r3, [r3, #2]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d136      	bne.n	8007096 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007028:	7bbb      	ldrb	r3, [r7, #14]
 800702a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800702e:	2b00      	cmp	r3, #0
 8007030:	d004      	beq.n	800703c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007032:	7bbb      	ldrb	r3, [r7, #14]
 8007034:	4619      	mov	r1, r3
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f001 fa07 	bl	800844a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800703c:	6878      	ldr	r0, [r7, #4]
 800703e:	f000 fd32 	bl	8007aa6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007042:	7bbb      	ldrb	r3, [r7, #14]
 8007044:	4619      	mov	r1, r3
 8007046:	6878      	ldr	r0, [r7, #4]
 8007048:	f7ff fe1c 	bl	8006c84 <USBD_CoreFindEP>
 800704c:	4603      	mov	r3, r0
 800704e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007050:	7b7b      	ldrb	r3, [r7, #13]
 8007052:	2bff      	cmp	r3, #255	@ 0xff
 8007054:	d01f      	beq.n	8007096 <USBD_StdEPReq+0x1c6>
 8007056:	7b7b      	ldrb	r3, [r7, #13]
 8007058:	2b00      	cmp	r3, #0
 800705a:	d11c      	bne.n	8007096 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800705c:	7b7a      	ldrb	r2, [r7, #13]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007064:	7b7a      	ldrb	r2, [r7, #13]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	32ae      	adds	r2, #174	@ 0xae
 800706a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d010      	beq.n	8007096 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007074:	7b7a      	ldrb	r2, [r7, #13]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	32ae      	adds	r2, #174	@ 0xae
 800707a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	6839      	ldr	r1, [r7, #0]
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	4798      	blx	r3
 8007086:	4603      	mov	r3, r0
 8007088:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800708a:	e004      	b.n	8007096 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800708c:	6839      	ldr	r1, [r7, #0]
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 fc2b 	bl	80078ea <USBD_CtlError>
              break;
 8007094:	e000      	b.n	8007098 <USBD_StdEPReq+0x1c8>
              break;
 8007096:	bf00      	nop
          }
          break;
 8007098:	e0ad      	b.n	80071f6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	2b02      	cmp	r3, #2
 80070a4:	d002      	beq.n	80070ac <USBD_StdEPReq+0x1dc>
 80070a6:	2b03      	cmp	r3, #3
 80070a8:	d033      	beq.n	8007112 <USBD_StdEPReq+0x242>
 80070aa:	e099      	b.n	80071e0 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80070ac:	7bbb      	ldrb	r3, [r7, #14]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d007      	beq.n	80070c2 <USBD_StdEPReq+0x1f2>
 80070b2:	7bbb      	ldrb	r3, [r7, #14]
 80070b4:	2b80      	cmp	r3, #128	@ 0x80
 80070b6:	d004      	beq.n	80070c2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80070b8:	6839      	ldr	r1, [r7, #0]
 80070ba:	6878      	ldr	r0, [r7, #4]
 80070bc:	f000 fc15 	bl	80078ea <USBD_CtlError>
                break;
 80070c0:	e093      	b.n	80071ea <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80070c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	da0b      	bge.n	80070e2 <USBD_StdEPReq+0x212>
 80070ca:	7bbb      	ldrb	r3, [r7, #14]
 80070cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80070d0:	4613      	mov	r3, r2
 80070d2:	009b      	lsls	r3, r3, #2
 80070d4:	4413      	add	r3, r2
 80070d6:	009b      	lsls	r3, r3, #2
 80070d8:	3310      	adds	r3, #16
 80070da:	687a      	ldr	r2, [r7, #4]
 80070dc:	4413      	add	r3, r2
 80070de:	3304      	adds	r3, #4
 80070e0:	e00b      	b.n	80070fa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80070e2:	7bbb      	ldrb	r3, [r7, #14]
 80070e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80070e8:	4613      	mov	r3, r2
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	4413      	add	r3, r2
 80070ee:	009b      	lsls	r3, r3, #2
 80070f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	4413      	add	r3, r2
 80070f8:	3304      	adds	r3, #4
 80070fa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	2200      	movs	r2, #0
 8007100:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	330e      	adds	r3, #14
 8007106:	2202      	movs	r2, #2
 8007108:	4619      	mov	r1, r3
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 fc6a 	bl	80079e4 <USBD_CtlSendData>
              break;
 8007110:	e06b      	b.n	80071ea <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007112:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007116:	2b00      	cmp	r3, #0
 8007118:	da11      	bge.n	800713e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800711a:	7bbb      	ldrb	r3, [r7, #14]
 800711c:	f003 020f 	and.w	r2, r3, #15
 8007120:	6879      	ldr	r1, [r7, #4]
 8007122:	4613      	mov	r3, r2
 8007124:	009b      	lsls	r3, r3, #2
 8007126:	4413      	add	r3, r2
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	440b      	add	r3, r1
 800712c:	3323      	adds	r3, #35	@ 0x23
 800712e:	781b      	ldrb	r3, [r3, #0]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d117      	bne.n	8007164 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007134:	6839      	ldr	r1, [r7, #0]
 8007136:	6878      	ldr	r0, [r7, #4]
 8007138:	f000 fbd7 	bl	80078ea <USBD_CtlError>
                  break;
 800713c:	e055      	b.n	80071ea <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800713e:	7bbb      	ldrb	r3, [r7, #14]
 8007140:	f003 020f 	and.w	r2, r3, #15
 8007144:	6879      	ldr	r1, [r7, #4]
 8007146:	4613      	mov	r3, r2
 8007148:	009b      	lsls	r3, r3, #2
 800714a:	4413      	add	r3, r2
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	440b      	add	r3, r1
 8007150:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007154:	781b      	ldrb	r3, [r3, #0]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d104      	bne.n	8007164 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800715a:	6839      	ldr	r1, [r7, #0]
 800715c:	6878      	ldr	r0, [r7, #4]
 800715e:	f000 fbc4 	bl	80078ea <USBD_CtlError>
                  break;
 8007162:	e042      	b.n	80071ea <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007164:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007168:	2b00      	cmp	r3, #0
 800716a:	da0b      	bge.n	8007184 <USBD_StdEPReq+0x2b4>
 800716c:	7bbb      	ldrb	r3, [r7, #14]
 800716e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007172:	4613      	mov	r3, r2
 8007174:	009b      	lsls	r3, r3, #2
 8007176:	4413      	add	r3, r2
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	3310      	adds	r3, #16
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	4413      	add	r3, r2
 8007180:	3304      	adds	r3, #4
 8007182:	e00b      	b.n	800719c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007184:	7bbb      	ldrb	r3, [r7, #14]
 8007186:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800718a:	4613      	mov	r3, r2
 800718c:	009b      	lsls	r3, r3, #2
 800718e:	4413      	add	r3, r2
 8007190:	009b      	lsls	r3, r3, #2
 8007192:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007196:	687a      	ldr	r2, [r7, #4]
 8007198:	4413      	add	r3, r2
 800719a:	3304      	adds	r3, #4
 800719c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800719e:	7bbb      	ldrb	r3, [r7, #14]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d002      	beq.n	80071aa <USBD_StdEPReq+0x2da>
 80071a4:	7bbb      	ldrb	r3, [r7, #14]
 80071a6:	2b80      	cmp	r3, #128	@ 0x80
 80071a8:	d103      	bne.n	80071b2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	2200      	movs	r2, #0
 80071ae:	739a      	strb	r2, [r3, #14]
 80071b0:	e00e      	b.n	80071d0 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80071b2:	7bbb      	ldrb	r3, [r7, #14]
 80071b4:	4619      	mov	r1, r3
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f001 f966 	bl	8008488 <USBD_LL_IsStallEP>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d003      	beq.n	80071ca <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	2201      	movs	r2, #1
 80071c6:	739a      	strb	r2, [r3, #14]
 80071c8:	e002      	b.n	80071d0 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	2200      	movs	r2, #0
 80071ce:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	330e      	adds	r3, #14
 80071d4:	2202      	movs	r2, #2
 80071d6:	4619      	mov	r1, r3
 80071d8:	6878      	ldr	r0, [r7, #4]
 80071da:	f000 fc03 	bl	80079e4 <USBD_CtlSendData>
              break;
 80071de:	e004      	b.n	80071ea <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80071e0:	6839      	ldr	r1, [r7, #0]
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 fb81 	bl	80078ea <USBD_CtlError>
              break;
 80071e8:	bf00      	nop
          }
          break;
 80071ea:	e004      	b.n	80071f6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80071ec:	6839      	ldr	r1, [r7, #0]
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 fb7b 	bl	80078ea <USBD_CtlError>
          break;
 80071f4:	bf00      	nop
      }
      break;
 80071f6:	e005      	b.n	8007204 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80071f8:	6839      	ldr	r1, [r7, #0]
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 fb75 	bl	80078ea <USBD_CtlError>
      break;
 8007200:	e000      	b.n	8007204 <USBD_StdEPReq+0x334>
      break;
 8007202:	bf00      	nop
  }

  return ret;
 8007204:	7bfb      	ldrb	r3, [r7, #15]
}
 8007206:	4618      	mov	r0, r3
 8007208:	3710      	adds	r7, #16
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
	...

08007210 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b086      	sub	sp, #24
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800721a:	2300      	movs	r3, #0
 800721c:	817b      	strh	r3, [r7, #10]
  uint8_t *pbuf = NULL;
 800721e:	2300      	movs	r3, #0
 8007220:	617b      	str	r3, [r7, #20]
  uint8_t err = 0U;
 8007222:	2300      	movs	r3, #0
 8007224:	74fb      	strb	r3, [r7, #19]

  switch (req->wValue >> 8)
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	885b      	ldrh	r3, [r3, #2]
 800722a:	0a1b      	lsrs	r3, r3, #8
 800722c:	b29b      	uxth	r3, r3
 800722e:	3b01      	subs	r3, #1
 8007230:	2b06      	cmp	r3, #6
 8007232:	f200 814f 	bhi.w	80074d4 <USBD_GetDescriptor+0x2c4>
 8007236:	a201      	add	r2, pc, #4	@ (adr r2, 800723c <USBD_GetDescriptor+0x2c>)
 8007238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800723c:	08007259 	.word	0x08007259
 8007240:	08007271 	.word	0x08007271
 8007244:	080072b1 	.word	0x080072b1
 8007248:	080074d5 	.word	0x080074d5
 800724c:	080074d5 	.word	0x080074d5
 8007250:	08007475 	.word	0x08007475
 8007254:	080074a1 	.word	0x080074a1
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	687a      	ldr	r2, [r7, #4]
 8007262:	7c12      	ldrb	r2, [r2, #16]
 8007264:	f107 010a 	add.w	r1, r7, #10
 8007268:	4610      	mov	r0, r2
 800726a:	4798      	blx	r3
 800726c:	6178      	str	r0, [r7, #20]
      break;
 800726e:	e139      	b.n	80074e4 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	7c1b      	ldrb	r3, [r3, #16]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d10d      	bne.n	8007294 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800727e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007280:	f107 020a 	add.w	r2, r7, #10
 8007284:	4610      	mov	r0, r2
 8007286:	4798      	blx	r3
 8007288:	6178      	str	r0, [r7, #20]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	3301      	adds	r3, #1
 800728e:	2202      	movs	r2, #2
 8007290:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007292:	e127      	b.n	80074e4 <USBD_GetDescriptor+0x2d4>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800729a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800729c:	f107 020a 	add.w	r2, r7, #10
 80072a0:	4610      	mov	r0, r2
 80072a2:	4798      	blx	r3
 80072a4:	6178      	str	r0, [r7, #20]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	3301      	adds	r3, #1
 80072aa:	2202      	movs	r2, #2
 80072ac:	701a      	strb	r2, [r3, #0]
      break;
 80072ae:	e119      	b.n	80074e4 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	885b      	ldrh	r3, [r3, #2]
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	2b05      	cmp	r3, #5
 80072b8:	f200 80ac 	bhi.w	8007414 <USBD_GetDescriptor+0x204>
 80072bc:	a201      	add	r2, pc, #4	@ (adr r2, 80072c4 <USBD_GetDescriptor+0xb4>)
 80072be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072c2:	bf00      	nop
 80072c4:	080072dd 	.word	0x080072dd
 80072c8:	08007311 	.word	0x08007311
 80072cc:	08007345 	.word	0x08007345
 80072d0:	08007379 	.word	0x08007379
 80072d4:	080073ad 	.word	0x080073ad
 80072d8:	080073e1 	.word	0x080073e1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d00b      	beq.n	8007300 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	687a      	ldr	r2, [r7, #4]
 80072f2:	7c12      	ldrb	r2, [r2, #16]
 80072f4:	f107 010a 	add.w	r1, r7, #10
 80072f8:	4610      	mov	r0, r2
 80072fa:	4798      	blx	r3
 80072fc:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80072fe:	e0b8      	b.n	8007472 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8007300:	6839      	ldr	r1, [r7, #0]
 8007302:	6878      	ldr	r0, [r7, #4]
 8007304:	f000 faf1 	bl	80078ea <USBD_CtlError>
            err++;
 8007308:	7cfb      	ldrb	r3, [r7, #19]
 800730a:	3301      	adds	r3, #1
 800730c:	74fb      	strb	r3, [r7, #19]
          break;
 800730e:	e0b0      	b.n	8007472 <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d00b      	beq.n	8007334 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007322:	689b      	ldr	r3, [r3, #8]
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	7c12      	ldrb	r2, [r2, #16]
 8007328:	f107 010a 	add.w	r1, r7, #10
 800732c:	4610      	mov	r0, r2
 800732e:	4798      	blx	r3
 8007330:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007332:	e09e      	b.n	8007472 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8007334:	6839      	ldr	r1, [r7, #0]
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 fad7 	bl	80078ea <USBD_CtlError>
            err++;
 800733c:	7cfb      	ldrb	r3, [r7, #19]
 800733e:	3301      	adds	r3, #1
 8007340:	74fb      	strb	r3, [r7, #19]
          break;
 8007342:	e096      	b.n	8007472 <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800734a:	68db      	ldr	r3, [r3, #12]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d00b      	beq.n	8007368 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007356:	68db      	ldr	r3, [r3, #12]
 8007358:	687a      	ldr	r2, [r7, #4]
 800735a:	7c12      	ldrb	r2, [r2, #16]
 800735c:	f107 010a 	add.w	r1, r7, #10
 8007360:	4610      	mov	r0, r2
 8007362:	4798      	blx	r3
 8007364:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007366:	e084      	b.n	8007472 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8007368:	6839      	ldr	r1, [r7, #0]
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f000 fabd 	bl	80078ea <USBD_CtlError>
            err++;
 8007370:	7cfb      	ldrb	r3, [r7, #19]
 8007372:	3301      	adds	r3, #1
 8007374:	74fb      	strb	r3, [r7, #19]
          break;
 8007376:	e07c      	b.n	8007472 <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00b      	beq.n	800739c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	687a      	ldr	r2, [r7, #4]
 800738e:	7c12      	ldrb	r2, [r2, #16]
 8007390:	f107 010a 	add.w	r1, r7, #10
 8007394:	4610      	mov	r0, r2
 8007396:	4798      	blx	r3
 8007398:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800739a:	e06a      	b.n	8007472 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800739c:	6839      	ldr	r1, [r7, #0]
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 faa3 	bl	80078ea <USBD_CtlError>
            err++;
 80073a4:	7cfb      	ldrb	r3, [r7, #19]
 80073a6:	3301      	adds	r3, #1
 80073a8:	74fb      	strb	r3, [r7, #19]
          break;
 80073aa:	e062      	b.n	8007472 <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073b2:	695b      	ldr	r3, [r3, #20]
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d00b      	beq.n	80073d0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073be:	695b      	ldr	r3, [r3, #20]
 80073c0:	687a      	ldr	r2, [r7, #4]
 80073c2:	7c12      	ldrb	r2, [r2, #16]
 80073c4:	f107 010a 	add.w	r1, r7, #10
 80073c8:	4610      	mov	r0, r2
 80073ca:	4798      	blx	r3
 80073cc:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80073ce:	e050      	b.n	8007472 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 80073d0:	6839      	ldr	r1, [r7, #0]
 80073d2:	6878      	ldr	r0, [r7, #4]
 80073d4:	f000 fa89 	bl	80078ea <USBD_CtlError>
            err++;
 80073d8:	7cfb      	ldrb	r3, [r7, #19]
 80073da:	3301      	adds	r3, #1
 80073dc:	74fb      	strb	r3, [r7, #19]
          break;
 80073de:	e048      	b.n	8007472 <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d00b      	beq.n	8007404 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80073f2:	699b      	ldr	r3, [r3, #24]
 80073f4:	687a      	ldr	r2, [r7, #4]
 80073f6:	7c12      	ldrb	r2, [r2, #16]
 80073f8:	f107 010a 	add.w	r1, r7, #10
 80073fc:	4610      	mov	r0, r2
 80073fe:	4798      	blx	r3
 8007400:	6178      	str	r0, [r7, #20]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007402:	e036      	b.n	8007472 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 8007404:	6839      	ldr	r1, [r7, #0]
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 fa6f 	bl	80078ea <USBD_CtlError>
            err++;
 800740c:	7cfb      	ldrb	r3, [r7, #19]
 800740e:	3301      	adds	r3, #1
 8007410:	74fb      	strb	r3, [r7, #19]
          break;
 8007412:	e02e      	b.n	8007472 <USBD_GetDescriptor+0x262>

        default:
#if (USBD_SUPPORT_USER_STRING_DESC == 1U)
          pbuf = NULL;
 8007414:	2300      	movs	r3, #0
 8007416:	617b      	str	r3, [r7, #20]

          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 8007418:	2300      	movs	r3, #0
 800741a:	60fb      	str	r3, [r7, #12]
 800741c:	e020      	b.n	8007460 <USBD_GetDescriptor+0x250>
          {
            if (pdev->pClass[idx]->GetUsrStrDescriptor != NULL)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	32ae      	adds	r2, #174	@ 0xae
 8007424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800742a:	2b00      	cmp	r3, #0
 800742c:	d015      	beq.n	800745a <USBD_GetDescriptor+0x24a>
            {
              pdev->classId = idx;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	68fa      	ldr	r2, [r7, #12]
 8007432:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pbuf = pdev->pClass[idx]->GetUsrStrDescriptor(pdev, LOBYTE(req->wValue), &len);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	68fa      	ldr	r2, [r7, #12]
 800743a:	32ae      	adds	r2, #174	@ 0xae
 800743c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007442:	683a      	ldr	r2, [r7, #0]
 8007444:	8852      	ldrh	r2, [r2, #2]
 8007446:	b2d1      	uxtb	r1, r2
 8007448:	f107 020a 	add.w	r2, r7, #10
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	4798      	blx	r3
 8007450:	6178      	str	r0, [r7, #20]

              if (pbuf == NULL) /* This means that no class recognized the string index */
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d10a      	bne.n	800746e <USBD_GetDescriptor+0x25e>
              {
                continue;
 8007458:	bf00      	nop
          for (uint32_t idx = 0U; (idx < pdev->NumClasses); idx++)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	3301      	adds	r3, #1
 800745e:	60fb      	str	r3, [r7, #12]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007466:	68fa      	ldr	r2, [r7, #12]
 8007468:	429a      	cmp	r2, r3
 800746a:	d3d8      	bcc.n	800741e <USBD_GetDescriptor+0x20e>

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
          err++;
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800746c:	e000      	b.n	8007470 <USBD_GetDescriptor+0x260>
                break;
 800746e:	bf00      	nop
          break;
 8007470:	bf00      	nop
      }
      break;
 8007472:	e037      	b.n	80074e4 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	7c1b      	ldrb	r3, [r3, #16]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d109      	bne.n	8007490 <USBD_GetDescriptor+0x280>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007484:	f107 020a 	add.w	r2, r7, #10
 8007488:	4610      	mov	r0, r2
 800748a:	4798      	blx	r3
 800748c:	6178      	str	r0, [r7, #20]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800748e:	e029      	b.n	80074e4 <USBD_GetDescriptor+0x2d4>
        USBD_CtlError(pdev, req);
 8007490:	6839      	ldr	r1, [r7, #0]
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 fa29 	bl	80078ea <USBD_CtlError>
        err++;
 8007498:	7cfb      	ldrb	r3, [r7, #19]
 800749a:	3301      	adds	r3, #1
 800749c:	74fb      	strb	r3, [r7, #19]
      break;
 800749e:	e021      	b.n	80074e4 <USBD_GetDescriptor+0x2d4>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	7c1b      	ldrb	r3, [r3, #16]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d10d      	bne.n	80074c4 <USBD_GetDescriptor+0x2b4>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074b0:	f107 020a 	add.w	r2, r7, #10
 80074b4:	4610      	mov	r0, r2
 80074b6:	4798      	blx	r3
 80074b8:	6178      	str	r0, [r7, #20]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80074ba:	697b      	ldr	r3, [r7, #20]
 80074bc:	3301      	adds	r3, #1
 80074be:	2207      	movs	r2, #7
 80074c0:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80074c2:	e00f      	b.n	80074e4 <USBD_GetDescriptor+0x2d4>
        USBD_CtlError(pdev, req);
 80074c4:	6839      	ldr	r1, [r7, #0]
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 fa0f 	bl	80078ea <USBD_CtlError>
        err++;
 80074cc:	7cfb      	ldrb	r3, [r7, #19]
 80074ce:	3301      	adds	r3, #1
 80074d0:	74fb      	strb	r3, [r7, #19]
      break;
 80074d2:	e007      	b.n	80074e4 <USBD_GetDescriptor+0x2d4>

    default:
      USBD_CtlError(pdev, req);
 80074d4:	6839      	ldr	r1, [r7, #0]
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f000 fa07 	bl	80078ea <USBD_CtlError>
      err++;
 80074dc:	7cfb      	ldrb	r3, [r7, #19]
 80074de:	3301      	adds	r3, #1
 80074e0:	74fb      	strb	r3, [r7, #19]
      break;
 80074e2:	bf00      	nop
  }

  if (err != 0U)
 80074e4:	7cfb      	ldrb	r3, [r7, #19]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d11e      	bne.n	8007528 <USBD_GetDescriptor+0x318>
  {
    return;
  }

  if (req->wLength != 0U)
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	88db      	ldrh	r3, [r3, #6]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d016      	beq.n	8007520 <USBD_GetDescriptor+0x310>
  {
    if (len != 0U)
 80074f2:	897b      	ldrh	r3, [r7, #10]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00e      	beq.n	8007516 <USBD_GetDescriptor+0x306>
    {
      len = MIN(len, req->wLength);
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	88da      	ldrh	r2, [r3, #6]
 80074fc:	897b      	ldrh	r3, [r7, #10]
 80074fe:	4293      	cmp	r3, r2
 8007500:	bf28      	it	cs
 8007502:	4613      	movcs	r3, r2
 8007504:	b29b      	uxth	r3, r3
 8007506:	817b      	strh	r3, [r7, #10]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007508:	897b      	ldrh	r3, [r7, #10]
 800750a:	461a      	mov	r2, r3
 800750c:	6979      	ldr	r1, [r7, #20]
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 fa68 	bl	80079e4 <USBD_CtlSendData>
 8007514:	e009      	b.n	800752a <USBD_GetDescriptor+0x31a>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007516:	6839      	ldr	r1, [r7, #0]
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 f9e6 	bl	80078ea <USBD_CtlError>
 800751e:	e004      	b.n	800752a <USBD_GetDescriptor+0x31a>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8007520:	6878      	ldr	r0, [r7, #4]
 8007522:	f000 fac0 	bl	8007aa6 <USBD_CtlSendStatus>
 8007526:	e000      	b.n	800752a <USBD_GetDescriptor+0x31a>
    return;
 8007528:	bf00      	nop
  }
}
 800752a:	3718      	adds	r7, #24
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}

08007530 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b084      	sub	sp, #16
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
 8007538:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	889b      	ldrh	r3, [r3, #4]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d131      	bne.n	80075a6 <USBD_SetAddress+0x76>
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	88db      	ldrh	r3, [r3, #6]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d12d      	bne.n	80075a6 <USBD_SetAddress+0x76>
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	885b      	ldrh	r3, [r3, #2]
 800754e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007550:	d829      	bhi.n	80075a6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	885b      	ldrh	r3, [r3, #2]
 8007556:	b2db      	uxtb	r3, r3
 8007558:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800755c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b03      	cmp	r3, #3
 8007568:	d104      	bne.n	8007574 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800756a:	6839      	ldr	r1, [r7, #0]
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f000 f9bc 	bl	80078ea <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007572:	e01d      	b.n	80075b0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	7bfa      	ldrb	r2, [r7, #15]
 8007578:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800757c:	7bfb      	ldrb	r3, [r7, #15]
 800757e:	4619      	mov	r1, r3
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 ffad 	bl	80084e0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f000 fa8d 	bl	8007aa6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800758c:	7bfb      	ldrb	r3, [r7, #15]
 800758e:	2b00      	cmp	r3, #0
 8007590:	d004      	beq.n	800759c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2202      	movs	r2, #2
 8007596:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800759a:	e009      	b.n	80075b0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075a4:	e004      	b.n	80075b0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80075a6:	6839      	ldr	r1, [r7, #0]
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f000 f99e 	bl	80078ea <USBD_CtlError>
  }
}
 80075ae:	bf00      	nop
 80075b0:	bf00      	nop
 80075b2:	3710      	adds	r7, #16
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b084      	sub	sp, #16
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
 80075c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80075c2:	2300      	movs	r3, #0
 80075c4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	885b      	ldrh	r3, [r3, #2]
 80075ca:	b2da      	uxtb	r2, r3
 80075cc:	4b4e      	ldr	r3, [pc, #312]	@ (8007708 <USBD_SetConfig+0x150>)
 80075ce:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80075d0:	4b4d      	ldr	r3, [pc, #308]	@ (8007708 <USBD_SetConfig+0x150>)
 80075d2:	781b      	ldrb	r3, [r3, #0]
 80075d4:	2b01      	cmp	r3, #1
 80075d6:	d905      	bls.n	80075e4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80075d8:	6839      	ldr	r1, [r7, #0]
 80075da:	6878      	ldr	r0, [r7, #4]
 80075dc:	f000 f985 	bl	80078ea <USBD_CtlError>
    return USBD_FAIL;
 80075e0:	2303      	movs	r3, #3
 80075e2:	e08c      	b.n	80076fe <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d002      	beq.n	80075f6 <USBD_SetConfig+0x3e>
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	d029      	beq.n	8007648 <USBD_SetConfig+0x90>
 80075f4:	e075      	b.n	80076e2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80075f6:	4b44      	ldr	r3, [pc, #272]	@ (8007708 <USBD_SetConfig+0x150>)
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d020      	beq.n	8007640 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80075fe:	4b42      	ldr	r3, [pc, #264]	@ (8007708 <USBD_SetConfig+0x150>)
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	461a      	mov	r2, r3
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007608:	4b3f      	ldr	r3, [pc, #252]	@ (8007708 <USBD_SetConfig+0x150>)
 800760a:	781b      	ldrb	r3, [r3, #0]
 800760c:	4619      	mov	r1, r3
 800760e:	6878      	ldr	r0, [r7, #4]
 8007610:	f7fe ffe0 	bl	80065d4 <USBD_SetClassConfig>
 8007614:	4603      	mov	r3, r0
 8007616:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007618:	7bfb      	ldrb	r3, [r7, #15]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d008      	beq.n	8007630 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800761e:	6839      	ldr	r1, [r7, #0]
 8007620:	6878      	ldr	r0, [r7, #4]
 8007622:	f000 f962 	bl	80078ea <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2202      	movs	r2, #2
 800762a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800762e:	e065      	b.n	80076fc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8007630:	6878      	ldr	r0, [r7, #4]
 8007632:	f000 fa38 	bl	8007aa6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2203      	movs	r2, #3
 800763a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800763e:	e05d      	b.n	80076fc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f000 fa30 	bl	8007aa6 <USBD_CtlSendStatus>
      break;
 8007646:	e059      	b.n	80076fc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007648:	4b2f      	ldr	r3, [pc, #188]	@ (8007708 <USBD_SetConfig+0x150>)
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	2b00      	cmp	r3, #0
 800764e:	d112      	bne.n	8007676 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2202      	movs	r2, #2
 8007654:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007658:	4b2b      	ldr	r3, [pc, #172]	@ (8007708 <USBD_SetConfig+0x150>)
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	461a      	mov	r2, r3
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007662:	4b29      	ldr	r3, [pc, #164]	@ (8007708 <USBD_SetConfig+0x150>)
 8007664:	781b      	ldrb	r3, [r3, #0]
 8007666:	4619      	mov	r1, r3
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f7fe ffcf 	bl	800660c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800766e:	6878      	ldr	r0, [r7, #4]
 8007670:	f000 fa19 	bl	8007aa6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007674:	e042      	b.n	80076fc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007676:	4b24      	ldr	r3, [pc, #144]	@ (8007708 <USBD_SetConfig+0x150>)
 8007678:	781b      	ldrb	r3, [r3, #0]
 800767a:	461a      	mov	r2, r3
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	429a      	cmp	r2, r3
 8007682:	d02a      	beq.n	80076da <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	b2db      	uxtb	r3, r3
 800768a:	4619      	mov	r1, r3
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f7fe ffbd 	bl	800660c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007692:	4b1d      	ldr	r3, [pc, #116]	@ (8007708 <USBD_SetConfig+0x150>)
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800769c:	4b1a      	ldr	r3, [pc, #104]	@ (8007708 <USBD_SetConfig+0x150>)
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	4619      	mov	r1, r3
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f7fe ff96 	bl	80065d4 <USBD_SetClassConfig>
 80076a8:	4603      	mov	r3, r0
 80076aa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80076ac:	7bfb      	ldrb	r3, [r7, #15]
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d00f      	beq.n	80076d2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80076b2:	6839      	ldr	r1, [r7, #0]
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 f918 	bl	80078ea <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	685b      	ldr	r3, [r3, #4]
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	4619      	mov	r1, r3
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f7fe ffa2 	bl	800660c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2202      	movs	r2, #2
 80076cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80076d0:	e014      	b.n	80076fc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 f9e7 	bl	8007aa6 <USBD_CtlSendStatus>
      break;
 80076d8:	e010      	b.n	80076fc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 f9e3 	bl	8007aa6 <USBD_CtlSendStatus>
      break;
 80076e0:	e00c      	b.n	80076fc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80076e2:	6839      	ldr	r1, [r7, #0]
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	f000 f900 	bl	80078ea <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80076ea:	4b07      	ldr	r3, [pc, #28]	@ (8007708 <USBD_SetConfig+0x150>)
 80076ec:	781b      	ldrb	r3, [r3, #0]
 80076ee:	4619      	mov	r1, r3
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f7fe ff8b 	bl	800660c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80076f6:	2303      	movs	r3, #3
 80076f8:	73fb      	strb	r3, [r7, #15]
      break;
 80076fa:	bf00      	nop
  }

  return ret;
 80076fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3710      	adds	r7, #16
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
 8007706:	bf00      	nop
 8007708:	20000283 	.word	0x20000283

0800770c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
 8007712:	6078      	str	r0, [r7, #4]
 8007714:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	88db      	ldrh	r3, [r3, #6]
 800771a:	2b01      	cmp	r3, #1
 800771c:	d004      	beq.n	8007728 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800771e:	6839      	ldr	r1, [r7, #0]
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 f8e2 	bl	80078ea <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007726:	e023      	b.n	8007770 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800772e:	b2db      	uxtb	r3, r3
 8007730:	2b02      	cmp	r3, #2
 8007732:	dc02      	bgt.n	800773a <USBD_GetConfig+0x2e>
 8007734:	2b00      	cmp	r3, #0
 8007736:	dc03      	bgt.n	8007740 <USBD_GetConfig+0x34>
 8007738:	e015      	b.n	8007766 <USBD_GetConfig+0x5a>
 800773a:	2b03      	cmp	r3, #3
 800773c:	d00b      	beq.n	8007756 <USBD_GetConfig+0x4a>
 800773e:	e012      	b.n	8007766 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	3308      	adds	r3, #8
 800774a:	2201      	movs	r2, #1
 800774c:	4619      	mov	r1, r3
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 f948 	bl	80079e4 <USBD_CtlSendData>
        break;
 8007754:	e00c      	b.n	8007770 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	3304      	adds	r3, #4
 800775a:	2201      	movs	r2, #1
 800775c:	4619      	mov	r1, r3
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	f000 f940 	bl	80079e4 <USBD_CtlSendData>
        break;
 8007764:	e004      	b.n	8007770 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007766:	6839      	ldr	r1, [r7, #0]
 8007768:	6878      	ldr	r0, [r7, #4]
 800776a:	f000 f8be 	bl	80078ea <USBD_CtlError>
        break;
 800776e:	bf00      	nop
}
 8007770:	bf00      	nop
 8007772:	3708      	adds	r7, #8
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b082      	sub	sp, #8
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007788:	b2db      	uxtb	r3, r3
 800778a:	3b01      	subs	r3, #1
 800778c:	2b02      	cmp	r3, #2
 800778e:	d81e      	bhi.n	80077ce <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	88db      	ldrh	r3, [r3, #6]
 8007794:	2b02      	cmp	r3, #2
 8007796:	d004      	beq.n	80077a2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007798:	6839      	ldr	r1, [r7, #0]
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 f8a5 	bl	80078ea <USBD_CtlError>
        break;
 80077a0:	e01a      	b.n	80077d8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2201      	movs	r2, #1
 80077a6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d005      	beq.n	80077be <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	68db      	ldr	r3, [r3, #12]
 80077b6:	f043 0202 	orr.w	r2, r3, #2
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	330c      	adds	r3, #12
 80077c2:	2202      	movs	r2, #2
 80077c4:	4619      	mov	r1, r3
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	f000 f90c 	bl	80079e4 <USBD_CtlSendData>
      break;
 80077cc:	e004      	b.n	80077d8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80077ce:	6839      	ldr	r1, [r7, #0]
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f000 f88a 	bl	80078ea <USBD_CtlError>
      break;
 80077d6:	bf00      	nop
  }
}
 80077d8:	bf00      	nop
 80077da:	3708      	adds	r7, #8
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b082      	sub	sp, #8
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
 80077e8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	885b      	ldrh	r3, [r3, #2]
 80077ee:	2b01      	cmp	r3, #1
 80077f0:	d107      	bne.n	8007802 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2201      	movs	r2, #1
 80077f6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 f953 	bl	8007aa6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8007800:	e013      	b.n	800782a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	885b      	ldrh	r3, [r3, #2]
 8007806:	2b02      	cmp	r3, #2
 8007808:	d10b      	bne.n	8007822 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	889b      	ldrh	r3, [r3, #4]
 800780e:	0a1b      	lsrs	r3, r3, #8
 8007810:	b29b      	uxth	r3, r3
 8007812:	b2da      	uxtb	r2, r3
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	f000 f943 	bl	8007aa6 <USBD_CtlSendStatus>
}
 8007820:	e003      	b.n	800782a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8007822:	6839      	ldr	r1, [r7, #0]
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f000 f860 	bl	80078ea <USBD_CtlError>
}
 800782a:	bf00      	nop
 800782c:	3708      	adds	r7, #8
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}

08007832 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007832:	b580      	push	{r7, lr}
 8007834:	b082      	sub	sp, #8
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
 800783a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007842:	b2db      	uxtb	r3, r3
 8007844:	3b01      	subs	r3, #1
 8007846:	2b02      	cmp	r3, #2
 8007848:	d80b      	bhi.n	8007862 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	885b      	ldrh	r3, [r3, #2]
 800784e:	2b01      	cmp	r3, #1
 8007850:	d10c      	bne.n	800786c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 f923 	bl	8007aa6 <USBD_CtlSendStatus>
      }
      break;
 8007860:	e004      	b.n	800786c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007862:	6839      	ldr	r1, [r7, #0]
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 f840 	bl	80078ea <USBD_CtlError>
      break;
 800786a:	e000      	b.n	800786e <USBD_ClrFeature+0x3c>
      break;
 800786c:	bf00      	nop
  }
}
 800786e:	bf00      	nop
 8007870:	3708      	adds	r7, #8
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}

08007876 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007876:	b580      	push	{r7, lr}
 8007878:	b084      	sub	sp, #16
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
 800787e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	781a      	ldrb	r2, [r3, #0]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	3301      	adds	r3, #1
 8007890:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	781a      	ldrb	r2, [r3, #0]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	3301      	adds	r3, #1
 800789e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80078a0:	68f8      	ldr	r0, [r7, #12]
 80078a2:	f7ff fa18 	bl	8006cd6 <SWAPBYTE>
 80078a6:	4603      	mov	r3, r0
 80078a8:	461a      	mov	r2, r3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	3301      	adds	r3, #1
 80078b2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	3301      	adds	r3, #1
 80078b8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80078ba:	68f8      	ldr	r0, [r7, #12]
 80078bc:	f7ff fa0b 	bl	8006cd6 <SWAPBYTE>
 80078c0:	4603      	mov	r3, r0
 80078c2:	461a      	mov	r2, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	3301      	adds	r3, #1
 80078cc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	3301      	adds	r3, #1
 80078d2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80078d4:	68f8      	ldr	r0, [r7, #12]
 80078d6:	f7ff f9fe 	bl	8006cd6 <SWAPBYTE>
 80078da:	4603      	mov	r3, r0
 80078dc:	461a      	mov	r2, r3
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	80da      	strh	r2, [r3, #6]
}
 80078e2:	bf00      	nop
 80078e4:	3710      	adds	r7, #16
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}

080078ea <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80078ea:	b580      	push	{r7, lr}
 80078ec:	b082      	sub	sp, #8
 80078ee:	af00      	add	r7, sp, #0
 80078f0:	6078      	str	r0, [r7, #4]
 80078f2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80078f4:	2180      	movs	r1, #128	@ 0x80
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 fd88 	bl	800840c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80078fc:	2100      	movs	r1, #0
 80078fe:	6878      	ldr	r0, [r7, #4]
 8007900:	f000 fd84 	bl	800840c <USBD_LL_StallEP>
}
 8007904:	bf00      	nop
 8007906:	3708      	adds	r7, #8
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b086      	sub	sp, #24
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	60b9      	str	r1, [r7, #8]
 8007916:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007918:	2300      	movs	r3, #0
 800791a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	2b00      	cmp	r3, #0
 8007920:	d042      	beq.n	80079a8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007926:	6938      	ldr	r0, [r7, #16]
 8007928:	f000 f842 	bl	80079b0 <USBD_GetLen>
 800792c:	4603      	mov	r3, r0
 800792e:	3301      	adds	r3, #1
 8007930:	005b      	lsls	r3, r3, #1
 8007932:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007936:	d808      	bhi.n	800794a <USBD_GetString+0x3e>
 8007938:	6938      	ldr	r0, [r7, #16]
 800793a:	f000 f839 	bl	80079b0 <USBD_GetLen>
 800793e:	4603      	mov	r3, r0
 8007940:	3301      	adds	r3, #1
 8007942:	b29b      	uxth	r3, r3
 8007944:	005b      	lsls	r3, r3, #1
 8007946:	b29a      	uxth	r2, r3
 8007948:	e001      	b.n	800794e <USBD_GetString+0x42>
 800794a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007952:	7dfb      	ldrb	r3, [r7, #23]
 8007954:	68ba      	ldr	r2, [r7, #8]
 8007956:	4413      	add	r3, r2
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	7812      	ldrb	r2, [r2, #0]
 800795c:	701a      	strb	r2, [r3, #0]
  idx++;
 800795e:	7dfb      	ldrb	r3, [r7, #23]
 8007960:	3301      	adds	r3, #1
 8007962:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007964:	7dfb      	ldrb	r3, [r7, #23]
 8007966:	68ba      	ldr	r2, [r7, #8]
 8007968:	4413      	add	r3, r2
 800796a:	2203      	movs	r2, #3
 800796c:	701a      	strb	r2, [r3, #0]
  idx++;
 800796e:	7dfb      	ldrb	r3, [r7, #23]
 8007970:	3301      	adds	r3, #1
 8007972:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007974:	e013      	b.n	800799e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007976:	7dfb      	ldrb	r3, [r7, #23]
 8007978:	68ba      	ldr	r2, [r7, #8]
 800797a:	4413      	add	r3, r2
 800797c:	693a      	ldr	r2, [r7, #16]
 800797e:	7812      	ldrb	r2, [r2, #0]
 8007980:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	3301      	adds	r3, #1
 8007986:	613b      	str	r3, [r7, #16]
    idx++;
 8007988:	7dfb      	ldrb	r3, [r7, #23]
 800798a:	3301      	adds	r3, #1
 800798c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800798e:	7dfb      	ldrb	r3, [r7, #23]
 8007990:	68ba      	ldr	r2, [r7, #8]
 8007992:	4413      	add	r3, r2
 8007994:	2200      	movs	r2, #0
 8007996:	701a      	strb	r2, [r3, #0]
    idx++;
 8007998:	7dfb      	ldrb	r3, [r7, #23]
 800799a:	3301      	adds	r3, #1
 800799c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	781b      	ldrb	r3, [r3, #0]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d1e7      	bne.n	8007976 <USBD_GetString+0x6a>
 80079a6:	e000      	b.n	80079aa <USBD_GetString+0x9e>
    return;
 80079a8:	bf00      	nop
  }
}
 80079aa:	3718      	adds	r7, #24
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}

080079b0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b085      	sub	sp, #20
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80079b8:	2300      	movs	r3, #0
 80079ba:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80079c0:	e005      	b.n	80079ce <USBD_GetLen+0x1e>
  {
    len++;
 80079c2:	7bfb      	ldrb	r3, [r7, #15]
 80079c4:	3301      	adds	r3, #1
 80079c6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80079c8:	68bb      	ldr	r3, [r7, #8]
 80079ca:	3301      	adds	r3, #1
 80079cc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80079ce:	68bb      	ldr	r3, [r7, #8]
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d1f5      	bne.n	80079c2 <USBD_GetLen+0x12>
  }

  return len;
 80079d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3714      	adds	r7, #20
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b084      	sub	sp, #16
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	60f8      	str	r0, [r7, #12]
 80079ec:	60b9      	str	r1, [r7, #8]
 80079ee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	2202      	movs	r2, #2
 80079f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	687a      	ldr	r2, [r7, #4]
 8007a08:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	68ba      	ldr	r2, [r7, #8]
 8007a0e:	2100      	movs	r1, #0
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 fd84 	bl	800851e <USBD_LL_Transmit>

  return USBD_OK;
 8007a16:	2300      	movs	r3, #0
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3710      	adds	r7, #16
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b084      	sub	sp, #16
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	68ba      	ldr	r2, [r7, #8]
 8007a30:	2100      	movs	r1, #0
 8007a32:	68f8      	ldr	r0, [r7, #12]
 8007a34:	f000 fd73 	bl	800851e <USBD_LL_Transmit>

  return USBD_OK;
 8007a38:	2300      	movs	r3, #0
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3710      	adds	r7, #16
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007a42:	b580      	push	{r7, lr}
 8007a44:	b084      	sub	sp, #16
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	60f8      	str	r0, [r7, #12]
 8007a4a:	60b9      	str	r1, [r7, #8]
 8007a4c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2203      	movs	r2, #3
 8007a52:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	687a      	ldr	r2, [r7, #4]
 8007a5a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	68ba      	ldr	r2, [r7, #8]
 8007a62:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	687a      	ldr	r2, [r7, #4]
 8007a6a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	68ba      	ldr	r2, [r7, #8]
 8007a72:	2100      	movs	r1, #0
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f000 fd73 	bl	8008560 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007a7a:	2300      	movs	r3, #0
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3710      	adds	r7, #16
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	2100      	movs	r1, #0
 8007a96:	68f8      	ldr	r0, [r7, #12]
 8007a98:	f000 fd62 	bl	8008560 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007a9c:	2300      	movs	r3, #0
}
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	3710      	adds	r7, #16
 8007aa2:	46bd      	mov	sp, r7
 8007aa4:	bd80      	pop	{r7, pc}

08007aa6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007aa6:	b580      	push	{r7, lr}
 8007aa8:	b082      	sub	sp, #8
 8007aaa:	af00      	add	r7, sp, #0
 8007aac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2204      	movs	r2, #4
 8007ab2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	2200      	movs	r2, #0
 8007aba:	2100      	movs	r1, #0
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fd2e 	bl	800851e <USBD_LL_Transmit>

  return USBD_OK;
 8007ac2:	2300      	movs	r3, #0
}
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	3708      	adds	r7, #8
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	bd80      	pop	{r7, pc}

08007acc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2205      	movs	r2, #5
 8007ad8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007adc:	2300      	movs	r3, #0
 8007ade:	2200      	movs	r2, #0
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 fd3c 	bl	8008560 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007ae8:	2300      	movs	r3, #0
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3708      	adds	r7, #8
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bd80      	pop	{r7, pc}
	...

08007af4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007af8:	2200      	movs	r2, #0
 8007afa:	4912      	ldr	r1, [pc, #72]	@ (8007b44 <MX_USB_DEVICE_Init+0x50>)
 8007afc:	4812      	ldr	r0, [pc, #72]	@ (8007b48 <MX_USB_DEVICE_Init+0x54>)
 8007afe:	f7fe fcd1 	bl	80064a4 <USBD_Init>
 8007b02:	4603      	mov	r3, r0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d001      	beq.n	8007b0c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007b08:	f7f8 febe 	bl	8000888 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_DFU) != USBD_OK)
 8007b0c:	490f      	ldr	r1, [pc, #60]	@ (8007b4c <MX_USB_DEVICE_Init+0x58>)
 8007b0e:	480e      	ldr	r0, [pc, #56]	@ (8007b48 <MX_USB_DEVICE_Init+0x54>)
 8007b10:	f7fe fcf8 	bl	8006504 <USBD_RegisterClass>
 8007b14:	4603      	mov	r3, r0
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d001      	beq.n	8007b1e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007b1a:	f7f8 feb5 	bl	8000888 <Error_Handler>
  }
  if (USBD_DFU_RegisterMedia(&hUsbDeviceFS, &USBD_DFU_fops_FS) != USBD_OK)
 8007b1e:	490c      	ldr	r1, [pc, #48]	@ (8007b50 <MX_USB_DEVICE_Init+0x5c>)
 8007b20:	4809      	ldr	r0, [pc, #36]	@ (8007b48 <MX_USB_DEVICE_Init+0x54>)
 8007b22:	f7fe f88f 	bl	8005c44 <USBD_DFU_RegisterMedia>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d001      	beq.n	8007b30 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007b2c:	f7f8 feac 	bl	8000888 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8007b30:	4805      	ldr	r0, [pc, #20]	@ (8007b48 <MX_USB_DEVICE_Init+0x54>)
 8007b32:	f7fe fd1d 	bl	8006570 <USBD_Start>
 8007b36:	4603      	mov	r3, r0
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d001      	beq.n	8007b40 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007b3c:	f7f8 fea4 	bl	8000888 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8007b40:	bf00      	nop
 8007b42:	bd80      	pop	{r7, pc}
 8007b44:	20000090 	.word	0x20000090
 8007b48:	20000284 	.word	0x20000284
 8007b4c:	2000002c 	.word	0x2000002c
 8007b50:	200000e0 	.word	0x200000e0

08007b54 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b54:	b480      	push	{r7}
 8007b56:	b083      	sub	sp, #12
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	6039      	str	r1, [r7, #0]
 8007b5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	2212      	movs	r2, #18
 8007b64:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007b66:	4b03      	ldr	r3, [pc, #12]	@ (8007b74 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007b68:	4618      	mov	r0, r3
 8007b6a:	370c      	adds	r7, #12
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b72:	4770      	bx	lr
 8007b74:	200000ac 	.word	0x200000ac

08007b78 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b78:	b480      	push	{r7}
 8007b7a:	b083      	sub	sp, #12
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	4603      	mov	r3, r0
 8007b80:	6039      	str	r1, [r7, #0]
 8007b82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	2204      	movs	r2, #4
 8007b88:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007b8a:	4b03      	ldr	r3, [pc, #12]	@ (8007b98 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	370c      	adds	r7, #12
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr
 8007b98:	200000c0 	.word	0x200000c0

08007b9c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b082      	sub	sp, #8
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	6039      	str	r1, [r7, #0]
 8007ba6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007ba8:	79fb      	ldrb	r3, [r7, #7]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d105      	bne.n	8007bba <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007bae:	683a      	ldr	r2, [r7, #0]
 8007bb0:	4907      	ldr	r1, [pc, #28]	@ (8007bd0 <USBD_FS_ProductStrDescriptor+0x34>)
 8007bb2:	4808      	ldr	r0, [pc, #32]	@ (8007bd4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007bb4:	f7ff feaa 	bl	800790c <USBD_GetString>
 8007bb8:	e004      	b.n	8007bc4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007bba:	683a      	ldr	r2, [r7, #0]
 8007bbc:	4904      	ldr	r1, [pc, #16]	@ (8007bd0 <USBD_FS_ProductStrDescriptor+0x34>)
 8007bbe:	4805      	ldr	r0, [pc, #20]	@ (8007bd4 <USBD_FS_ProductStrDescriptor+0x38>)
 8007bc0:	f7ff fea4 	bl	800790c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007bc4:	4b02      	ldr	r3, [pc, #8]	@ (8007bd0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	3708      	adds	r7, #8
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
 8007bce:	bf00      	nop
 8007bd0:	20000560 	.word	0x20000560
 8007bd4:	0800869c 	.word	0x0800869c

08007bd8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007bd8:	b580      	push	{r7, lr}
 8007bda:	b082      	sub	sp, #8
 8007bdc:	af00      	add	r7, sp, #0
 8007bde:	4603      	mov	r3, r0
 8007be0:	6039      	str	r1, [r7, #0]
 8007be2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007be4:	683a      	ldr	r2, [r7, #0]
 8007be6:	4904      	ldr	r1, [pc, #16]	@ (8007bf8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007be8:	4804      	ldr	r0, [pc, #16]	@ (8007bfc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007bea:	f7ff fe8f 	bl	800790c <USBD_GetString>
  return USBD_StrDesc;
 8007bee:	4b02      	ldr	r3, [pc, #8]	@ (8007bf8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3708      	adds	r7, #8
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}
 8007bf8:	20000560 	.word	0x20000560
 8007bfc:	080086bc 	.word	0x080086bc

08007c00 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b082      	sub	sp, #8
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	4603      	mov	r3, r0
 8007c08:	6039      	str	r1, [r7, #0]
 8007c0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	221a      	movs	r2, #26
 8007c10:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007c12:	f000 f843 	bl	8007c9c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007c16:	4b02      	ldr	r3, [pc, #8]	@ (8007c20 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3708      	adds	r7, #8
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}
 8007c20:	200000c4 	.word	0x200000c4

08007c24 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b082      	sub	sp, #8
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	6039      	str	r1, [r7, #0]
 8007c2e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007c30:	79fb      	ldrb	r3, [r7, #7]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d105      	bne.n	8007c42 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007c36:	683a      	ldr	r2, [r7, #0]
 8007c38:	4907      	ldr	r1, [pc, #28]	@ (8007c58 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007c3a:	4808      	ldr	r0, [pc, #32]	@ (8007c5c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007c3c:	f7ff fe66 	bl	800790c <USBD_GetString>
 8007c40:	e004      	b.n	8007c4c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007c42:	683a      	ldr	r2, [r7, #0]
 8007c44:	4904      	ldr	r1, [pc, #16]	@ (8007c58 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007c46:	4805      	ldr	r0, [pc, #20]	@ (8007c5c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007c48:	f7ff fe60 	bl	800790c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007c4c:	4b02      	ldr	r3, [pc, #8]	@ (8007c58 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	3708      	adds	r7, #8
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
 8007c56:	bf00      	nop
 8007c58:	20000560 	.word	0x20000560
 8007c5c:	080086d0 	.word	0x080086d0

08007c60 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b082      	sub	sp, #8
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	4603      	mov	r3, r0
 8007c68:	6039      	str	r1, [r7, #0]
 8007c6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007c6c:	79fb      	ldrb	r3, [r7, #7]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d105      	bne.n	8007c7e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007c72:	683a      	ldr	r2, [r7, #0]
 8007c74:	4907      	ldr	r1, [pc, #28]	@ (8007c94 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007c76:	4808      	ldr	r0, [pc, #32]	@ (8007c98 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007c78:	f7ff fe48 	bl	800790c <USBD_GetString>
 8007c7c:	e004      	b.n	8007c88 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007c7e:	683a      	ldr	r2, [r7, #0]
 8007c80:	4904      	ldr	r1, [pc, #16]	@ (8007c94 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007c82:	4805      	ldr	r0, [pc, #20]	@ (8007c98 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007c84:	f7ff fe42 	bl	800790c <USBD_GetString>
  }
  return USBD_StrDesc;
 8007c88:	4b02      	ldr	r3, [pc, #8]	@ (8007c94 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3708      	adds	r7, #8
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	bd80      	pop	{r7, pc}
 8007c92:	bf00      	nop
 8007c94:	20000560 	.word	0x20000560
 8007c98:	080086dc 	.word	0x080086dc

08007c9c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007c9c:	b580      	push	{r7, lr}
 8007c9e:	b084      	sub	sp, #16
 8007ca0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007ca2:	4b0f      	ldr	r3, [pc, #60]	@ (8007ce0 <Get_SerialNum+0x44>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007ca8:	4b0e      	ldr	r3, [pc, #56]	@ (8007ce4 <Get_SerialNum+0x48>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007cae:	4b0e      	ldr	r3, [pc, #56]	@ (8007ce8 <Get_SerialNum+0x4c>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	4413      	add	r3, r2
 8007cba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d009      	beq.n	8007cd6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007cc2:	2208      	movs	r2, #8
 8007cc4:	4909      	ldr	r1, [pc, #36]	@ (8007cec <Get_SerialNum+0x50>)
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f000 f814 	bl	8007cf4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007ccc:	2204      	movs	r2, #4
 8007cce:	4908      	ldr	r1, [pc, #32]	@ (8007cf0 <Get_SerialNum+0x54>)
 8007cd0:	68b8      	ldr	r0, [r7, #8]
 8007cd2:	f000 f80f 	bl	8007cf4 <IntToUnicode>
  }
}
 8007cd6:	bf00      	nop
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	1fff7a10 	.word	0x1fff7a10
 8007ce4:	1fff7a14 	.word	0x1fff7a14
 8007ce8:	1fff7a18 	.word	0x1fff7a18
 8007cec:	200000c6 	.word	0x200000c6
 8007cf0:	200000d6 	.word	0x200000d6

08007cf4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b087      	sub	sp, #28
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	60f8      	str	r0, [r7, #12]
 8007cfc:	60b9      	str	r1, [r7, #8]
 8007cfe:	4613      	mov	r3, r2
 8007d00:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007d02:	2300      	movs	r3, #0
 8007d04:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007d06:	2300      	movs	r3, #0
 8007d08:	75fb      	strb	r3, [r7, #23]
 8007d0a:	e027      	b.n	8007d5c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	0f1b      	lsrs	r3, r3, #28
 8007d10:	2b09      	cmp	r3, #9
 8007d12:	d80b      	bhi.n	8007d2c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	0f1b      	lsrs	r3, r3, #28
 8007d18:	b2da      	uxtb	r2, r3
 8007d1a:	7dfb      	ldrb	r3, [r7, #23]
 8007d1c:	005b      	lsls	r3, r3, #1
 8007d1e:	4619      	mov	r1, r3
 8007d20:	68bb      	ldr	r3, [r7, #8]
 8007d22:	440b      	add	r3, r1
 8007d24:	3230      	adds	r2, #48	@ 0x30
 8007d26:	b2d2      	uxtb	r2, r2
 8007d28:	701a      	strb	r2, [r3, #0]
 8007d2a:	e00a      	b.n	8007d42 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	0f1b      	lsrs	r3, r3, #28
 8007d30:	b2da      	uxtb	r2, r3
 8007d32:	7dfb      	ldrb	r3, [r7, #23]
 8007d34:	005b      	lsls	r3, r3, #1
 8007d36:	4619      	mov	r1, r3
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	440b      	add	r3, r1
 8007d3c:	3237      	adds	r2, #55	@ 0x37
 8007d3e:	b2d2      	uxtb	r2, r2
 8007d40:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	011b      	lsls	r3, r3, #4
 8007d46:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007d48:	7dfb      	ldrb	r3, [r7, #23]
 8007d4a:	005b      	lsls	r3, r3, #1
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	68ba      	ldr	r2, [r7, #8]
 8007d50:	4413      	add	r3, r2
 8007d52:	2200      	movs	r2, #0
 8007d54:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007d56:	7dfb      	ldrb	r3, [r7, #23]
 8007d58:	3301      	adds	r3, #1
 8007d5a:	75fb      	strb	r3, [r7, #23]
 8007d5c:	7dfa      	ldrb	r2, [r7, #23]
 8007d5e:	79fb      	ldrb	r3, [r7, #7]
 8007d60:	429a      	cmp	r2, r3
 8007d62:	d3d3      	bcc.n	8007d0c <IntToUnicode+0x18>
  }
}
 8007d64:	bf00      	nop
 8007d66:	bf00      	nop
 8007d68:	371c      	adds	r7, #28
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d70:	4770      	bx	lr

08007d72 <MEM_If_Init_FS>:
/**
  * @brief  Memory initialization routine.
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Init_FS(void)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 0 */
	HAL_FLASH_Unlock();
 8007d76:	f7f9 f8ed 	bl	8000f54 <HAL_FLASH_Unlock>
  return (USBD_OK);
 8007d7a:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	bd80      	pop	{r7, pc}

08007d80 <MEM_If_DeInit_FS>:
/**
  * @brief  De-Initializes Memory
  * @retval USBD_OK if operation is successful, MAL_FAIL else
  */
uint16_t MEM_If_DeInit_FS(void)
{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	 HAL_FLASH_Lock();
 8007d84:	f7f9 f908 	bl	8000f98 <HAL_FLASH_Lock>
  return (USBD_OK);
 8007d88:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	bd80      	pop	{r7, pc}
	...

08007d90 <MEM_If_Erase_FS>:
  * @brief  Erase sector.
  * @param  Add: Address of sector to be erased.
  * @retval 0 if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Erase_FS(uint32_t Add)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b08a      	sub	sp, #40	@ 0x28
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 2 */
    // Protect bootloader area
    if (Add < (FLASH_BASE_ADDR + BOOTLOADER_SIZE)) {
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	4a18      	ldr	r2, [pc, #96]	@ (8007dfc <MEM_If_Erase_FS+0x6c>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d801      	bhi.n	8007da4 <MEM_If_Erase_FS+0x14>
        return 1;  // Reject operations in bootloader area
 8007da0:	2301      	movs	r3, #1
 8007da2:	e026      	b.n	8007df2 <MEM_If_Erase_FS+0x62>
    }

    uint32_t startsector = 0, sectorerror = 0;
 8007da4:	2300      	movs	r3, #0
 8007da6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007da8:	2300      	movs	r3, #0
 8007daa:	61fb      	str	r3, [r7, #28]
    HAL_StatusTypeDef status;
    FLASH_EraseInitTypeDef eraseinitstruct;

    startsector = GetSector(Add);
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f000 f8b7 	bl	8007f20 <GetSector>
 8007db2:	6278      	str	r0, [r7, #36]	@ 0x24
    eraseinitstruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8007db4:	2300      	movs	r3, #0
 8007db6:	60bb      	str	r3, [r7, #8]
    eraseinitstruct.Banks = GetBank(Add);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 f91b 	bl	8007ff4 <GetBank>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	60fb      	str	r3, [r7, #12]
    eraseinitstruct.Sector = startsector;
 8007dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc4:	613b      	str	r3, [r7, #16]
    eraseinitstruct.NbSectors = 1;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	617b      	str	r3, [r7, #20]
    eraseinitstruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8007dca:	2302      	movs	r3, #2
 8007dcc:	61bb      	str	r3, [r7, #24]
    status = HAL_FLASHEx_Erase(&eraseinitstruct, &sectorerror);
 8007dce:	f107 021c 	add.w	r2, r7, #28
 8007dd2:	f107 0308 	add.w	r3, r7, #8
 8007dd6:	4611      	mov	r1, r2
 8007dd8:	4618      	mov	r0, r3
 8007dda:	f7f9 fa1d 	bl	8001218 <HAL_FLASHEx_Erase>
 8007dde:	4603      	mov	r3, r0
 8007de0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    if (status != HAL_OK) {
 8007de4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d001      	beq.n	8007df0 <MEM_If_Erase_FS+0x60>
        return 1;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e000      	b.n	8007df2 <MEM_If_Erase_FS+0x62>
    }

  return (USBD_OK);
 8007df0:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	3728      	adds	r7, #40	@ 0x28
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd80      	pop	{r7, pc}
 8007dfa:	bf00      	nop
 8007dfc:	0800ffff 	.word	0x0800ffff

08007e00 <MEM_If_Write_FS>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be written (in bytes).
  * @retval USBD_OK if operation is successful, MAL_FAIL else.
  */
uint16_t MEM_If_Write_FS(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 8007e00:	b5b0      	push	{r4, r5, r7, lr}
 8007e02:	b086      	sub	sp, #24
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 3 */
    // Protect bootloader area
    if ((uint32_t)dest < (FLASH_BASE_ADDR + BOOTLOADER_SIZE)) {
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	4a1b      	ldr	r2, [pc, #108]	@ (8007e7c <MEM_If_Write_FS+0x7c>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d801      	bhi.n	8007e18 <MEM_If_Write_FS+0x18>
        return 1;  // Reject operations in bootloader area
 8007e14:	2301      	movs	r3, #1
 8007e16:	e02d      	b.n	8007e74 <MEM_If_Write_FS+0x74>
    }

    uint32_t i = 0;
 8007e18:	2300      	movs	r3, #0
 8007e1a:	617b      	str	r3, [r7, #20]

    for (i = 0; i < Len; i += 4) {
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	617b      	str	r3, [r7, #20]
 8007e20:	e023      	b.n	8007e6a <MEM_If_Write_FS+0x6a>
        /* Device voltage range supposed to be [2.7V to 3.6V], the operation will
         * be done by byte */
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (uint32_t) (dest + i), *(uint32_t*) (src + i)) == HAL_OK) {
 8007e22:	68ba      	ldr	r2, [r7, #8]
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	4413      	add	r3, r2
 8007e28:	4619      	mov	r1, r3
 8007e2a:	68fa      	ldr	r2, [r7, #12]
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	4413      	add	r3, r2
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	2200      	movs	r2, #0
 8007e34:	461c      	mov	r4, r3
 8007e36:	4615      	mov	r5, r2
 8007e38:	4622      	mov	r2, r4
 8007e3a:	462b      	mov	r3, r5
 8007e3c:	2002      	movs	r0, #2
 8007e3e:	f7f9 f837 	bl	8000eb0 <HAL_FLASH_Program>
 8007e42:	4603      	mov	r3, r0
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d10b      	bne.n	8007e60 <MEM_If_Write_FS+0x60>
            /* Check the written value */
            if (*(uint32_t*) (src + i) != *(uint32_t*) (dest + i)) {
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	68b9      	ldr	r1, [r7, #8]
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	440b      	add	r3, r1
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	d003      	beq.n	8007e64 <MEM_If_Write_FS+0x64>
                /* Flash content doesn't match SRAM content */
                return 2;
 8007e5c:	2302      	movs	r3, #2
 8007e5e:	e009      	b.n	8007e74 <MEM_If_Write_FS+0x74>
            }
        } else {
            /* Error occurred while writing data in Flash memory */
            return 1;
 8007e60:	2301      	movs	r3, #1
 8007e62:	e007      	b.n	8007e74 <MEM_If_Write_FS+0x74>
    for (i = 0; i < Len; i += 4) {
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	3304      	adds	r3, #4
 8007e68:	617b      	str	r3, [r7, #20]
 8007e6a:	697a      	ldr	r2, [r7, #20]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d3d7      	bcc.n	8007e22 <MEM_If_Write_FS+0x22>
        }
    }

  return (USBD_OK);
 8007e72:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	3718      	adds	r7, #24
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	bdb0      	pop	{r4, r5, r7, pc}
 8007e7c:	0800ffff 	.word	0x0800ffff

08007e80 <MEM_If_Read_FS>:
  * @param  dest: Pointer to the destination buffer.
  * @param  Len: Number of data to be read (in bytes).
  * @retval Pointer to the physical address where data should be read.
  */
uint8_t *MEM_If_Read_FS(uint8_t *src, uint8_t *dest, uint32_t Len)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b087      	sub	sp, #28
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	60f8      	str	r0, [r7, #12]
 8007e88:	60b9      	str	r1, [r7, #8]
 8007e8a:	607a      	str	r2, [r7, #4]
  /* Return a valid address to avoid HardFault */
  /* USER CODE BEGIN 4 */
    uint32_t i = 0;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	617b      	str	r3, [r7, #20]
    uint8_t *psrc = src;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	613b      	str	r3, [r7, #16]

    for (i = 0; i < Len; i++) {
 8007e94:	2300      	movs	r3, #0
 8007e96:	617b      	str	r3, [r7, #20]
 8007e98:	e00a      	b.n	8007eb0 <MEM_If_Read_FS+0x30>
        dest[i] = *psrc++;
 8007e9a:	693b      	ldr	r3, [r7, #16]
 8007e9c:	1c5a      	adds	r2, r3, #1
 8007e9e:	613a      	str	r2, [r7, #16]
 8007ea0:	68b9      	ldr	r1, [r7, #8]
 8007ea2:	697a      	ldr	r2, [r7, #20]
 8007ea4:	440a      	add	r2, r1
 8007ea6:	781b      	ldrb	r3, [r3, #0]
 8007ea8:	7013      	strb	r3, [r2, #0]
    for (i = 0; i < Len; i++) {
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	3301      	adds	r3, #1
 8007eae:	617b      	str	r3, [r7, #20]
 8007eb0:	697a      	ldr	r2, [r7, #20]
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	429a      	cmp	r2, r3
 8007eb6:	d3f0      	bcc.n	8007e9a <MEM_If_Read_FS+0x1a>
    }
    /* Return a valid address to avoid HardFault */
    return (uint8_t*) (dest);
 8007eb8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE END 4 */
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	371c      	adds	r7, #28
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec4:	4770      	bx	lr

08007ec6 <MEM_If_GetStatus_FS>:
  * @param  Cmd: Number of data to be read (in bytes)
  * @param  buffer: used for returning the time necessary for a program or an erase operation
  * @retval USBD_OK if operation is successful
  */
uint16_t MEM_If_GetStatus_FS(uint32_t Add, uint8_t Cmd, uint8_t *buffer)
{
 8007ec6:	b480      	push	{r7}
 8007ec8:	b085      	sub	sp, #20
 8007eca:	af00      	add	r7, sp, #0
 8007ecc:	60f8      	str	r0, [r7, #12]
 8007ece:	460b      	mov	r3, r1
 8007ed0:	607a      	str	r2, [r7, #4]
 8007ed2:	72fb      	strb	r3, [r7, #11]
  /* USER CODE BEGIN 5 */
  UNUSED(Add);
  UNUSED(buffer);

  switch (Cmd)
 8007ed4:	7afb      	ldrb	r3, [r7, #11]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d00e      	beq.n	8007ef8 <MEM_If_GetStatus_FS+0x32>
 8007eda:	2b01      	cmp	r3, #1
 8007edc:	d119      	bne.n	8007f12 <MEM_If_GetStatus_FS+0x4c>
  {
  case DFU_MEDIA_PROGRAM:
      buffer[1] = (uint8_t) FLASH_PROGRAM_TIME;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	2232      	movs	r2, #50	@ 0x32
 8007ee4:	701a      	strb	r2, [r3, #0]
      buffer[2] = (uint8_t) (FLASH_PROGRAM_TIME << 8);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	3302      	adds	r3, #2
 8007eea:	2200      	movs	r2, #0
 8007eec:	701a      	strb	r2, [r3, #0]
      buffer[3] = 0;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	3303      	adds	r3, #3
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	701a      	strb	r2, [r3, #0]
      break;
 8007ef6:	e00c      	b.n	8007f12 <MEM_If_GetStatus_FS+0x4c>

  case DFU_MEDIA_ERASE:
      buffer[1] = (uint8_t) FLASH_ERASE_TIME;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	3301      	adds	r3, #1
 8007efc:	2232      	movs	r2, #50	@ 0x32
 8007efe:	701a      	strb	r2, [r3, #0]
      buffer[2] = (uint8_t) (FLASH_ERASE_TIME << 8);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	3302      	adds	r3, #2
 8007f04:	2200      	movs	r2, #0
 8007f06:	701a      	strb	r2, [r3, #0]
      buffer[3] = 0;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	3303      	adds	r3, #3
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	701a      	strb	r2, [r3, #0]
      break;
 8007f10:	bf00      	nop
//    default:
//
//    break;
  }
  return (USBD_OK);
 8007f12:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007f14:	4618      	mov	r0, r3
 8007f16:	3714      	adds	r7, #20
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr

08007f20 <GetSector>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */

static uint32_t GetSector(uint32_t Address) {
 8007f20:	b480      	push	{r7}
 8007f22:	b085      	sub	sp, #20
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
    uint32_t sector = 0;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	60fb      	str	r3, [r7, #12]

    if ((Address < ADDR_FLASH_SECTOR_1) && (Address >= ADDR_FLASH_SECTOR_0)) {
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	4a2a      	ldr	r2, [pc, #168]	@ (8007fd8 <GetSector+0xb8>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d206      	bcs.n	8007f42 <GetSector+0x22>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007f3a:	d302      	bcc.n	8007f42 <GetSector+0x22>
        sector = FLASH_SECTOR_0;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	60fb      	str	r3, [r7, #12]
 8007f40:	e043      	b.n	8007fca <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_2) && (Address >= ADDR_FLASH_SECTOR_1)) {
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a25      	ldr	r2, [pc, #148]	@ (8007fdc <GetSector+0xbc>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d206      	bcs.n	8007f58 <GetSector+0x38>
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4a22      	ldr	r2, [pc, #136]	@ (8007fd8 <GetSector+0xb8>)
 8007f4e:	4293      	cmp	r3, r2
 8007f50:	d302      	bcc.n	8007f58 <GetSector+0x38>
        sector = FLASH_SECTOR_1;
 8007f52:	2301      	movs	r3, #1
 8007f54:	60fb      	str	r3, [r7, #12]
 8007f56:	e038      	b.n	8007fca <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_3) && (Address >= ADDR_FLASH_SECTOR_2)) {
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4a21      	ldr	r2, [pc, #132]	@ (8007fe0 <GetSector+0xc0>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d206      	bcs.n	8007f6e <GetSector+0x4e>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4a1e      	ldr	r2, [pc, #120]	@ (8007fdc <GetSector+0xbc>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d302      	bcc.n	8007f6e <GetSector+0x4e>
        sector = FLASH_SECTOR_2;
 8007f68:	2302      	movs	r3, #2
 8007f6a:	60fb      	str	r3, [r7, #12]
 8007f6c:	e02d      	b.n	8007fca <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_4) && (Address >= ADDR_FLASH_SECTOR_3)) {
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	4a1c      	ldr	r2, [pc, #112]	@ (8007fe4 <GetSector+0xc4>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d806      	bhi.n	8007f84 <GetSector+0x64>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	4a19      	ldr	r2, [pc, #100]	@ (8007fe0 <GetSector+0xc0>)
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d302      	bcc.n	8007f84 <GetSector+0x64>
        sector = FLASH_SECTOR_3;
 8007f7e:	2303      	movs	r3, #3
 8007f80:	60fb      	str	r3, [r7, #12]
 8007f82:	e022      	b.n	8007fca <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_5) && (Address >= ADDR_FLASH_SECTOR_4)) {
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4a18      	ldr	r2, [pc, #96]	@ (8007fe8 <GetSector+0xc8>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d806      	bhi.n	8007f9a <GetSector+0x7a>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a15      	ldr	r2, [pc, #84]	@ (8007fe4 <GetSector+0xc4>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d902      	bls.n	8007f9a <GetSector+0x7a>
        sector = FLASH_SECTOR_4;
 8007f94:	2304      	movs	r3, #4
 8007f96:	60fb      	str	r3, [r7, #12]
 8007f98:	e017      	b.n	8007fca <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_6) && (Address >= ADDR_FLASH_SECTOR_5)) {
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	4a13      	ldr	r2, [pc, #76]	@ (8007fec <GetSector+0xcc>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d806      	bhi.n	8007fb0 <GetSector+0x90>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	4a10      	ldr	r2, [pc, #64]	@ (8007fe8 <GetSector+0xc8>)
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d902      	bls.n	8007fb0 <GetSector+0x90>
        sector = FLASH_SECTOR_5;
 8007faa:	2305      	movs	r3, #5
 8007fac:	60fb      	str	r3, [r7, #12]
 8007fae:	e00c      	b.n	8007fca <GetSector+0xaa>
    } else if ((Address < ADDR_FLASH_SECTOR_7) && (Address >= ADDR_FLASH_SECTOR_6)) {
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	4a0f      	ldr	r2, [pc, #60]	@ (8007ff0 <GetSector+0xd0>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d806      	bhi.n	8007fc6 <GetSector+0xa6>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	4a0c      	ldr	r2, [pc, #48]	@ (8007fec <GetSector+0xcc>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d902      	bls.n	8007fc6 <GetSector+0xa6>
        sector = FLASH_SECTOR_6;
 8007fc0:	2306      	movs	r3, #6
 8007fc2:	60fb      	str	r3, [r7, #12]
 8007fc4:	e001      	b.n	8007fca <GetSector+0xaa>
    } else {
        sector = FLASH_SECTOR_7;
 8007fc6:	2307      	movs	r3, #7
 8007fc8:	60fb      	str	r3, [r7, #12]
    }
    return sector;
 8007fca:	68fb      	ldr	r3, [r7, #12]
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3714      	adds	r7, #20
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd6:	4770      	bx	lr
 8007fd8:	08004000 	.word	0x08004000
 8007fdc:	08008000 	.word	0x08008000
 8007fe0:	0800c000 	.word	0x0800c000
 8007fe4:	0800ffff 	.word	0x0800ffff
 8007fe8:	0801ffff 	.word	0x0801ffff
 8007fec:	0803ffff 	.word	0x0803ffff
 8007ff0:	0805ffff 	.word	0x0805ffff

08007ff4 <GetBank>:

static uint32_t GetBank(uint32_t Addr) {
 8007ff4:	b480      	push	{r7}
 8007ff6:	b085      	sub	sp, #20
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	6078      	str	r0, [r7, #4]
    uint32_t bank = 0;
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	60fb      	str	r3, [r7, #12]

    /* Sector in bank 1 */
    bank = FLASH_BANK_1;
 8008000:	2301      	movs	r3, #1
 8008002:	60fb      	str	r3, [r7, #12]
    return bank;
 8008004:	68fb      	ldr	r3, [r7, #12]
}
 8008006:	4618      	mov	r0, r3
 8008008:	3714      	adds	r7, #20
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
	...

08008014 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b08a      	sub	sp, #40	@ 0x28
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800801c:	f107 0314 	add.w	r3, r7, #20
 8008020:	2200      	movs	r2, #0
 8008022:	601a      	str	r2, [r3, #0]
 8008024:	605a      	str	r2, [r3, #4]
 8008026:	609a      	str	r2, [r3, #8]
 8008028:	60da      	str	r2, [r3, #12]
 800802a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008034:	d147      	bne.n	80080c6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008036:	2300      	movs	r3, #0
 8008038:	613b      	str	r3, [r7, #16]
 800803a:	4b25      	ldr	r3, [pc, #148]	@ (80080d0 <HAL_PCD_MspInit+0xbc>)
 800803c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800803e:	4a24      	ldr	r2, [pc, #144]	@ (80080d0 <HAL_PCD_MspInit+0xbc>)
 8008040:	f043 0301 	orr.w	r3, r3, #1
 8008044:	6313      	str	r3, [r2, #48]	@ 0x30
 8008046:	4b22      	ldr	r3, [pc, #136]	@ (80080d0 <HAL_PCD_MspInit+0xbc>)
 8008048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800804a:	f003 0301 	and.w	r3, r3, #1
 800804e:	613b      	str	r3, [r7, #16]
 8008050:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8008052:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008058:	2300      	movs	r3, #0
 800805a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800805c:	2300      	movs	r3, #0
 800805e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008060:	f107 0314 	add.w	r3, r7, #20
 8008064:	4619      	mov	r1, r3
 8008066:	481b      	ldr	r0, [pc, #108]	@ (80080d4 <HAL_PCD_MspInit+0xc0>)
 8008068:	f7f9 f9f6 	bl	8001458 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800806c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008070:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008072:	2302      	movs	r3, #2
 8008074:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008076:	2300      	movs	r3, #0
 8008078:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800807a:	2303      	movs	r3, #3
 800807c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800807e:	230a      	movs	r3, #10
 8008080:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008082:	f107 0314 	add.w	r3, r7, #20
 8008086:	4619      	mov	r1, r3
 8008088:	4812      	ldr	r0, [pc, #72]	@ (80080d4 <HAL_PCD_MspInit+0xc0>)
 800808a:	f7f9 f9e5 	bl	8001458 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800808e:	4b10      	ldr	r3, [pc, #64]	@ (80080d0 <HAL_PCD_MspInit+0xbc>)
 8008090:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008092:	4a0f      	ldr	r2, [pc, #60]	@ (80080d0 <HAL_PCD_MspInit+0xbc>)
 8008094:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008098:	6353      	str	r3, [r2, #52]	@ 0x34
 800809a:	2300      	movs	r3, #0
 800809c:	60fb      	str	r3, [r7, #12]
 800809e:	4b0c      	ldr	r3, [pc, #48]	@ (80080d0 <HAL_PCD_MspInit+0xbc>)
 80080a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080a2:	4a0b      	ldr	r2, [pc, #44]	@ (80080d0 <HAL_PCD_MspInit+0xbc>)
 80080a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80080a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80080aa:	4b09      	ldr	r3, [pc, #36]	@ (80080d0 <HAL_PCD_MspInit+0xbc>)
 80080ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80080b2:	60fb      	str	r3, [r7, #12]
 80080b4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80080b6:	2200      	movs	r2, #0
 80080b8:	2100      	movs	r1, #0
 80080ba:	2043      	movs	r0, #67	@ 0x43
 80080bc:	f7f8 fec1 	bl	8000e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80080c0:	2043      	movs	r0, #67	@ 0x43
 80080c2:	f7f8 feda 	bl	8000e7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80080c6:	bf00      	nop
 80080c8:	3728      	adds	r7, #40	@ 0x28
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
 80080ce:	bf00      	nop
 80080d0:	40023800 	.word	0x40023800
 80080d4:	40020000 	.word	0x40020000

080080d8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80080ec:	4619      	mov	r1, r3
 80080ee:	4610      	mov	r0, r2
 80080f0:	f7fe faa6 	bl	8006640 <USBD_LL_SetupStage>
}
 80080f4:	bf00      	nop
 80080f6:	3708      	adds	r7, #8
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b082      	sub	sp, #8
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	460b      	mov	r3, r1
 8008106:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800810e:	78fa      	ldrb	r2, [r7, #3]
 8008110:	6879      	ldr	r1, [r7, #4]
 8008112:	4613      	mov	r3, r2
 8008114:	00db      	lsls	r3, r3, #3
 8008116:	4413      	add	r3, r2
 8008118:	009b      	lsls	r3, r3, #2
 800811a:	440b      	add	r3, r1
 800811c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	78fb      	ldrb	r3, [r7, #3]
 8008124:	4619      	mov	r1, r3
 8008126:	f7fe fae0 	bl	80066ea <USBD_LL_DataOutStage>
}
 800812a:	bf00      	nop
 800812c:	3708      	adds	r7, #8
 800812e:	46bd      	mov	sp, r7
 8008130:	bd80      	pop	{r7, pc}

08008132 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008132:	b580      	push	{r7, lr}
 8008134:	b082      	sub	sp, #8
 8008136:	af00      	add	r7, sp, #0
 8008138:	6078      	str	r0, [r7, #4]
 800813a:	460b      	mov	r3, r1
 800813c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8008144:	78fa      	ldrb	r2, [r7, #3]
 8008146:	6879      	ldr	r1, [r7, #4]
 8008148:	4613      	mov	r3, r2
 800814a:	00db      	lsls	r3, r3, #3
 800814c:	4413      	add	r3, r2
 800814e:	009b      	lsls	r3, r3, #2
 8008150:	440b      	add	r3, r1
 8008152:	3320      	adds	r3, #32
 8008154:	681a      	ldr	r2, [r3, #0]
 8008156:	78fb      	ldrb	r3, [r7, #3]
 8008158:	4619      	mov	r1, r3
 800815a:	f7fe fb82 	bl	8006862 <USBD_LL_DataInStage>
}
 800815e:	bf00      	nop
 8008160:	3708      	adds	r7, #8
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}

08008166 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008166:	b580      	push	{r7, lr}
 8008168:	b082      	sub	sp, #8
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008174:	4618      	mov	r0, r3
 8008176:	f7fe fcc6 	bl	8006b06 <USBD_LL_SOF>
}
 800817a:	bf00      	nop
 800817c:	3708      	adds	r7, #8
 800817e:	46bd      	mov	sp, r7
 8008180:	bd80      	pop	{r7, pc}

08008182 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008182:	b580      	push	{r7, lr}
 8008184:	b084      	sub	sp, #16
 8008186:	af00      	add	r7, sp, #0
 8008188:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800818a:	2301      	movs	r3, #1
 800818c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	79db      	ldrb	r3, [r3, #7]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d102      	bne.n	800819c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008196:	2300      	movs	r3, #0
 8008198:	73fb      	strb	r3, [r7, #15]
 800819a:	e008      	b.n	80081ae <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	79db      	ldrb	r3, [r3, #7]
 80081a0:	2b02      	cmp	r3, #2
 80081a2:	d102      	bne.n	80081aa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80081a4:	2301      	movs	r3, #1
 80081a6:	73fb      	strb	r3, [r7, #15]
 80081a8:	e001      	b.n	80081ae <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80081aa:	f7f8 fb6d 	bl	8000888 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80081b4:	7bfa      	ldrb	r2, [r7, #15]
 80081b6:	4611      	mov	r1, r2
 80081b8:	4618      	mov	r0, r3
 80081ba:	f7fe fc60 	bl	8006a7e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80081c4:	4618      	mov	r0, r3
 80081c6:	f7fe fc07 	bl	80069d8 <USBD_LL_Reset>
}
 80081ca:	bf00      	nop
 80081cc:	3710      	adds	r7, #16
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}
	...

080081d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7fe fc5b 	bl	8006a9e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	6812      	ldr	r2, [r2, #0]
 80081f6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80081fa:	f043 0301 	orr.w	r3, r3, #1
 80081fe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	7adb      	ldrb	r3, [r3, #11]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d005      	beq.n	8008214 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008208:	4b04      	ldr	r3, [pc, #16]	@ (800821c <HAL_PCD_SuspendCallback+0x48>)
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	4a03      	ldr	r2, [pc, #12]	@ (800821c <HAL_PCD_SuspendCallback+0x48>)
 800820e:	f043 0306 	orr.w	r3, r3, #6
 8008212:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008214:	bf00      	nop
 8008216:	3708      	adds	r7, #8
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}
 800821c:	e000ed00 	.word	0xe000ed00

08008220 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800822e:	4618      	mov	r0, r3
 8008230:	f7fe fc51 	bl	8006ad6 <USBD_LL_Resume>
}
 8008234:	bf00      	nop
 8008236:	3708      	adds	r7, #8
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}

0800823c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b082      	sub	sp, #8
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	460b      	mov	r3, r1
 8008246:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800824e:	78fa      	ldrb	r2, [r7, #3]
 8008250:	4611      	mov	r1, r2
 8008252:	4618      	mov	r0, r3
 8008254:	f7fe fca9 	bl	8006baa <USBD_LL_IsoOUTIncomplete>
}
 8008258:	bf00      	nop
 800825a:	3708      	adds	r7, #8
 800825c:	46bd      	mov	sp, r7
 800825e:	bd80      	pop	{r7, pc}

08008260 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008260:	b580      	push	{r7, lr}
 8008262:	b082      	sub	sp, #8
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
 8008268:	460b      	mov	r3, r1
 800826a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008272:	78fa      	ldrb	r2, [r7, #3]
 8008274:	4611      	mov	r1, r2
 8008276:	4618      	mov	r0, r3
 8008278:	f7fe fc65 	bl	8006b46 <USBD_LL_IsoINIncomplete>
}
 800827c:	bf00      	nop
 800827e:	3708      	adds	r7, #8
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b082      	sub	sp, #8
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8008292:	4618      	mov	r0, r3
 8008294:	f7fe fcbb 	bl	8006c0e <USBD_LL_DevConnected>
}
 8008298:	bf00      	nop
 800829a:	3708      	adds	r7, #8
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}

080082a0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b082      	sub	sp, #8
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80082ae:	4618      	mov	r0, r3
 80082b0:	f7fe fcb8 	bl	8006c24 <USBD_LL_DevDisconnected>
}
 80082b4:	bf00      	nop
 80082b6:	3708      	adds	r7, #8
 80082b8:	46bd      	mov	sp, r7
 80082ba:	bd80      	pop	{r7, pc}

080082bc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b082      	sub	sp, #8
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	781b      	ldrb	r3, [r3, #0]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d13c      	bne.n	8008346 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80082cc:	4a20      	ldr	r2, [pc, #128]	@ (8008350 <USBD_LL_Init+0x94>)
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	4a1e      	ldr	r2, [pc, #120]	@ (8008350 <USBD_LL_Init+0x94>)
 80082d8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80082dc:	4b1c      	ldr	r3, [pc, #112]	@ (8008350 <USBD_LL_Init+0x94>)
 80082de:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80082e2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80082e4:	4b1a      	ldr	r3, [pc, #104]	@ (8008350 <USBD_LL_Init+0x94>)
 80082e6:	2204      	movs	r2, #4
 80082e8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80082ea:	4b19      	ldr	r3, [pc, #100]	@ (8008350 <USBD_LL_Init+0x94>)
 80082ec:	2202      	movs	r2, #2
 80082ee:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80082f0:	4b17      	ldr	r3, [pc, #92]	@ (8008350 <USBD_LL_Init+0x94>)
 80082f2:	2200      	movs	r2, #0
 80082f4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80082f6:	4b16      	ldr	r3, [pc, #88]	@ (8008350 <USBD_LL_Init+0x94>)
 80082f8:	2202      	movs	r2, #2
 80082fa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80082fc:	4b14      	ldr	r3, [pc, #80]	@ (8008350 <USBD_LL_Init+0x94>)
 80082fe:	2200      	movs	r2, #0
 8008300:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008302:	4b13      	ldr	r3, [pc, #76]	@ (8008350 <USBD_LL_Init+0x94>)
 8008304:	2200      	movs	r2, #0
 8008306:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008308:	4b11      	ldr	r3, [pc, #68]	@ (8008350 <USBD_LL_Init+0x94>)
 800830a:	2200      	movs	r2, #0
 800830c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800830e:	4b10      	ldr	r3, [pc, #64]	@ (8008350 <USBD_LL_Init+0x94>)
 8008310:	2201      	movs	r2, #1
 8008312:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008314:	4b0e      	ldr	r3, [pc, #56]	@ (8008350 <USBD_LL_Init+0x94>)
 8008316:	2200      	movs	r2, #0
 8008318:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800831a:	480d      	ldr	r0, [pc, #52]	@ (8008350 <USBD_LL_Init+0x94>)
 800831c:	f7f9 fa6b 	bl	80017f6 <HAL_PCD_Init>
 8008320:	4603      	mov	r3, r0
 8008322:	2b00      	cmp	r3, #0
 8008324:	d001      	beq.n	800832a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8008326:	f7f8 faaf 	bl	8000888 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800832a:	2180      	movs	r1, #128	@ 0x80
 800832c:	4808      	ldr	r0, [pc, #32]	@ (8008350 <USBD_LL_Init+0x94>)
 800832e:	f7fa fc70 	bl	8002c12 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008332:	2240      	movs	r2, #64	@ 0x40
 8008334:	2100      	movs	r1, #0
 8008336:	4806      	ldr	r0, [pc, #24]	@ (8008350 <USBD_LL_Init+0x94>)
 8008338:	f7fa fc24 	bl	8002b84 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800833c:	2280      	movs	r2, #128	@ 0x80
 800833e:	2101      	movs	r1, #1
 8008340:	4803      	ldr	r0, [pc, #12]	@ (8008350 <USBD_LL_Init+0x94>)
 8008342:	f7fa fc1f 	bl	8002b84 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3708      	adds	r7, #8
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}
 8008350:	20000760 	.word	0x20000760

08008354 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008354:	b580      	push	{r7, lr}
 8008356:	b084      	sub	sp, #16
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800835c:	2300      	movs	r3, #0
 800835e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008360:	2300      	movs	r3, #0
 8008362:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800836a:	4618      	mov	r0, r3
 800836c:	f7f9 fb52 	bl	8001a14 <HAL_PCD_Start>
 8008370:	4603      	mov	r3, r0
 8008372:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008374:	7bfb      	ldrb	r3, [r7, #15]
 8008376:	4618      	mov	r0, r3
 8008378:	f000 f92c 	bl	80085d4 <USBD_Get_USB_Status>
 800837c:	4603      	mov	r3, r0
 800837e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008380:	7bbb      	ldrb	r3, [r7, #14]
}
 8008382:	4618      	mov	r0, r3
 8008384:	3710      	adds	r7, #16
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}

0800838a <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 800838a:	b580      	push	{r7, lr}
 800838c:	b084      	sub	sp, #16
 800838e:	af00      	add	r7, sp, #0
 8008390:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008392:	2300      	movs	r3, #0
 8008394:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008396:	2300      	movs	r3, #0
 8008398:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Stop(pdev->pData);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80083a0:	4618      	mov	r0, r3
 80083a2:	f7f9 fb6c 	bl	8001a7e <HAL_PCD_Stop>
 80083a6:	4603      	mov	r3, r0
 80083a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80083aa:	7bfb      	ldrb	r3, [r7, #15]
 80083ac:	4618      	mov	r0, r3
 80083ae:	f000 f911 	bl	80085d4 <USBD_Get_USB_Status>
 80083b2:	4603      	mov	r3, r0
 80083b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80083b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3710      	adds	r7, #16
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}

080083c0 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	4608      	mov	r0, r1
 80083ca:	4611      	mov	r1, r2
 80083cc:	461a      	mov	r2, r3
 80083ce:	4603      	mov	r3, r0
 80083d0:	70fb      	strb	r3, [r7, #3]
 80083d2:	460b      	mov	r3, r1
 80083d4:	70bb      	strb	r3, [r7, #2]
 80083d6:	4613      	mov	r3, r2
 80083d8:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80083da:	2300      	movs	r3, #0
 80083dc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80083de:	2300      	movs	r3, #0
 80083e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80083e8:	78bb      	ldrb	r3, [r7, #2]
 80083ea:	883a      	ldrh	r2, [r7, #0]
 80083ec:	78f9      	ldrb	r1, [r7, #3]
 80083ee:	f7fa f846 	bl	800247e <HAL_PCD_EP_Open>
 80083f2:	4603      	mov	r3, r0
 80083f4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80083f6:	7bfb      	ldrb	r3, [r7, #15]
 80083f8:	4618      	mov	r0, r3
 80083fa:	f000 f8eb 	bl	80085d4 <USBD_Get_USB_Status>
 80083fe:	4603      	mov	r3, r0
 8008400:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008402:	7bbb      	ldrb	r3, [r7, #14]
}
 8008404:	4618      	mov	r0, r3
 8008406:	3710      	adds	r7, #16
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
 8008414:	460b      	mov	r3, r1
 8008416:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008418:	2300      	movs	r3, #0
 800841a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800841c:	2300      	movs	r3, #0
 800841e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008426:	78fa      	ldrb	r2, [r7, #3]
 8008428:	4611      	mov	r1, r2
 800842a:	4618      	mov	r0, r3
 800842c:	f7fa f906 	bl	800263c <HAL_PCD_EP_SetStall>
 8008430:	4603      	mov	r3, r0
 8008432:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008434:	7bfb      	ldrb	r3, [r7, #15]
 8008436:	4618      	mov	r0, r3
 8008438:	f000 f8cc 	bl	80085d4 <USBD_Get_USB_Status>
 800843c:	4603      	mov	r3, r0
 800843e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008440:	7bbb      	ldrb	r3, [r7, #14]
}
 8008442:	4618      	mov	r0, r3
 8008444:	3710      	adds	r7, #16
 8008446:	46bd      	mov	sp, r7
 8008448:	bd80      	pop	{r7, pc}

0800844a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800844a:	b580      	push	{r7, lr}
 800844c:	b084      	sub	sp, #16
 800844e:	af00      	add	r7, sp, #0
 8008450:	6078      	str	r0, [r7, #4]
 8008452:	460b      	mov	r3, r1
 8008454:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008456:	2300      	movs	r3, #0
 8008458:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800845a:	2300      	movs	r3, #0
 800845c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008464:	78fa      	ldrb	r2, [r7, #3]
 8008466:	4611      	mov	r1, r2
 8008468:	4618      	mov	r0, r3
 800846a:	f7fa f94a 	bl	8002702 <HAL_PCD_EP_ClrStall>
 800846e:	4603      	mov	r3, r0
 8008470:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008472:	7bfb      	ldrb	r3, [r7, #15]
 8008474:	4618      	mov	r0, r3
 8008476:	f000 f8ad 	bl	80085d4 <USBD_Get_USB_Status>
 800847a:	4603      	mov	r3, r0
 800847c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800847e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008480:	4618      	mov	r0, r3
 8008482:	3710      	adds	r7, #16
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008488:	b480      	push	{r7}
 800848a:	b085      	sub	sp, #20
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	460b      	mov	r3, r1
 8008492:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800849a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800849c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	da0b      	bge.n	80084bc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80084a4:	78fb      	ldrb	r3, [r7, #3]
 80084a6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80084aa:	68f9      	ldr	r1, [r7, #12]
 80084ac:	4613      	mov	r3, r2
 80084ae:	00db      	lsls	r3, r3, #3
 80084b0:	4413      	add	r3, r2
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	440b      	add	r3, r1
 80084b6:	3316      	adds	r3, #22
 80084b8:	781b      	ldrb	r3, [r3, #0]
 80084ba:	e00b      	b.n	80084d4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80084bc:	78fb      	ldrb	r3, [r7, #3]
 80084be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80084c2:	68f9      	ldr	r1, [r7, #12]
 80084c4:	4613      	mov	r3, r2
 80084c6:	00db      	lsls	r3, r3, #3
 80084c8:	4413      	add	r3, r2
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	440b      	add	r3, r1
 80084ce:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80084d2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80084d4:	4618      	mov	r0, r3
 80084d6:	3714      	adds	r7, #20
 80084d8:	46bd      	mov	sp, r7
 80084da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084de:	4770      	bx	lr

080084e0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b084      	sub	sp, #16
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
 80084e8:	460b      	mov	r3, r1
 80084ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084ec:	2300      	movs	r3, #0
 80084ee:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80084f0:	2300      	movs	r3, #0
 80084f2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80084fa:	78fa      	ldrb	r2, [r7, #3]
 80084fc:	4611      	mov	r1, r2
 80084fe:	4618      	mov	r0, r3
 8008500:	f7f9 ff99 	bl	8002436 <HAL_PCD_SetAddress>
 8008504:	4603      	mov	r3, r0
 8008506:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008508:	7bfb      	ldrb	r3, [r7, #15]
 800850a:	4618      	mov	r0, r3
 800850c:	f000 f862 	bl	80085d4 <USBD_Get_USB_Status>
 8008510:	4603      	mov	r3, r0
 8008512:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008514:	7bbb      	ldrb	r3, [r7, #14]
}
 8008516:	4618      	mov	r0, r3
 8008518:	3710      	adds	r7, #16
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}

0800851e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800851e:	b580      	push	{r7, lr}
 8008520:	b086      	sub	sp, #24
 8008522:	af00      	add	r7, sp, #0
 8008524:	60f8      	str	r0, [r7, #12]
 8008526:	607a      	str	r2, [r7, #4]
 8008528:	603b      	str	r3, [r7, #0]
 800852a:	460b      	mov	r3, r1
 800852c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800852e:	2300      	movs	r3, #0
 8008530:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008532:	2300      	movs	r3, #0
 8008534:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800853c:	7af9      	ldrb	r1, [r7, #11]
 800853e:	683b      	ldr	r3, [r7, #0]
 8008540:	687a      	ldr	r2, [r7, #4]
 8008542:	f7fa f841 	bl	80025c8 <HAL_PCD_EP_Transmit>
 8008546:	4603      	mov	r3, r0
 8008548:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800854a:	7dfb      	ldrb	r3, [r7, #23]
 800854c:	4618      	mov	r0, r3
 800854e:	f000 f841 	bl	80085d4 <USBD_Get_USB_Status>
 8008552:	4603      	mov	r3, r0
 8008554:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008556:	7dbb      	ldrb	r3, [r7, #22]
}
 8008558:	4618      	mov	r0, r3
 800855a:	3718      	adds	r7, #24
 800855c:	46bd      	mov	sp, r7
 800855e:	bd80      	pop	{r7, pc}

08008560 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008560:	b580      	push	{r7, lr}
 8008562:	b086      	sub	sp, #24
 8008564:	af00      	add	r7, sp, #0
 8008566:	60f8      	str	r0, [r7, #12]
 8008568:	607a      	str	r2, [r7, #4]
 800856a:	603b      	str	r3, [r7, #0]
 800856c:	460b      	mov	r3, r1
 800856e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008570:	2300      	movs	r3, #0
 8008572:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008574:	2300      	movs	r3, #0
 8008576:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008578:	68fb      	ldr	r3, [r7, #12]
 800857a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800857e:	7af9      	ldrb	r1, [r7, #11]
 8008580:	683b      	ldr	r3, [r7, #0]
 8008582:	687a      	ldr	r2, [r7, #4]
 8008584:	f7f9 ffe5 	bl	8002552 <HAL_PCD_EP_Receive>
 8008588:	4603      	mov	r3, r0
 800858a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800858c:	7dfb      	ldrb	r3, [r7, #23]
 800858e:	4618      	mov	r0, r3
 8008590:	f000 f820 	bl	80085d4 <USBD_Get_USB_Status>
 8008594:	4603      	mov	r3, r0
 8008596:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008598:	7dbb      	ldrb	r3, [r7, #22]
}
 800859a:	4618      	mov	r0, r3
 800859c:	3718      	adds	r7, #24
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
	...

080085a4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80085a4:	b480      	push	{r7}
 80085a6:	b083      	sub	sp, #12
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_DFU_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80085ac:	4b03      	ldr	r3, [pc, #12]	@ (80085bc <USBD_static_malloc+0x18>)
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	370c      	adds	r7, #12
 80085b2:	46bd      	mov	sp, r7
 80085b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b8:	4770      	bx	lr
 80085ba:	bf00      	nop
 80085bc:	20000c44 	.word	0x20000c44

080085c0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80085c0:	b480      	push	{r7}
 80085c2:	b083      	sub	sp, #12
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]

}
 80085c8:	bf00      	nop
 80085ca:	370c      	adds	r7, #12
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80085d4:	b480      	push	{r7}
 80085d6:	b085      	sub	sp, #20
 80085d8:	af00      	add	r7, sp, #0
 80085da:	4603      	mov	r3, r0
 80085dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80085de:	2300      	movs	r3, #0
 80085e0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80085e2:	79fb      	ldrb	r3, [r7, #7]
 80085e4:	2b03      	cmp	r3, #3
 80085e6:	d817      	bhi.n	8008618 <USBD_Get_USB_Status+0x44>
 80085e8:	a201      	add	r2, pc, #4	@ (adr r2, 80085f0 <USBD_Get_USB_Status+0x1c>)
 80085ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085ee:	bf00      	nop
 80085f0:	08008601 	.word	0x08008601
 80085f4:	08008607 	.word	0x08008607
 80085f8:	0800860d 	.word	0x0800860d
 80085fc:	08008613 	.word	0x08008613
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8008600:	2300      	movs	r3, #0
 8008602:	73fb      	strb	r3, [r7, #15]
    break;
 8008604:	e00b      	b.n	800861e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008606:	2303      	movs	r3, #3
 8008608:	73fb      	strb	r3, [r7, #15]
    break;
 800860a:	e008      	b.n	800861e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800860c:	2301      	movs	r3, #1
 800860e:	73fb      	strb	r3, [r7, #15]
    break;
 8008610:	e005      	b.n	800861e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008612:	2303      	movs	r3, #3
 8008614:	73fb      	strb	r3, [r7, #15]
    break;
 8008616:	e002      	b.n	800861e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008618:	2303      	movs	r3, #3
 800861a:	73fb      	strb	r3, [r7, #15]
    break;
 800861c:	bf00      	nop
  }
  return usb_status;
 800861e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008620:	4618      	mov	r0, r3
 8008622:	3714      	adds	r7, #20
 8008624:	46bd      	mov	sp, r7
 8008626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862a:	4770      	bx	lr

0800862c <memset>:
 800862c:	4402      	add	r2, r0
 800862e:	4603      	mov	r3, r0
 8008630:	4293      	cmp	r3, r2
 8008632:	d100      	bne.n	8008636 <memset+0xa>
 8008634:	4770      	bx	lr
 8008636:	f803 1b01 	strb.w	r1, [r3], #1
 800863a:	e7f9      	b.n	8008630 <memset+0x4>

0800863c <__libc_init_array>:
 800863c:	b570      	push	{r4, r5, r6, lr}
 800863e:	4d0d      	ldr	r5, [pc, #52]	@ (8008674 <__libc_init_array+0x38>)
 8008640:	4c0d      	ldr	r4, [pc, #52]	@ (8008678 <__libc_init_array+0x3c>)
 8008642:	1b64      	subs	r4, r4, r5
 8008644:	10a4      	asrs	r4, r4, #2
 8008646:	2600      	movs	r6, #0
 8008648:	42a6      	cmp	r6, r4
 800864a:	d109      	bne.n	8008660 <__libc_init_array+0x24>
 800864c:	4d0b      	ldr	r5, [pc, #44]	@ (800867c <__libc_init_array+0x40>)
 800864e:	4c0c      	ldr	r4, [pc, #48]	@ (8008680 <__libc_init_array+0x44>)
 8008650:	f000 f818 	bl	8008684 <_init>
 8008654:	1b64      	subs	r4, r4, r5
 8008656:	10a4      	asrs	r4, r4, #2
 8008658:	2600      	movs	r6, #0
 800865a:	42a6      	cmp	r6, r4
 800865c:	d105      	bne.n	800866a <__libc_init_array+0x2e>
 800865e:	bd70      	pop	{r4, r5, r6, pc}
 8008660:	f855 3b04 	ldr.w	r3, [r5], #4
 8008664:	4798      	blx	r3
 8008666:	3601      	adds	r6, #1
 8008668:	e7ee      	b.n	8008648 <__libc_init_array+0xc>
 800866a:	f855 3b04 	ldr.w	r3, [r5], #4
 800866e:	4798      	blx	r3
 8008670:	3601      	adds	r6, #1
 8008672:	e7f2      	b.n	800865a <__libc_init_array+0x1e>
 8008674:	08008758 	.word	0x08008758
 8008678:	08008758 	.word	0x08008758
 800867c:	08008758 	.word	0x08008758
 8008680:	0800875c 	.word	0x0800875c

08008684 <_init>:
 8008684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008686:	bf00      	nop
 8008688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800868a:	bc08      	pop	{r3}
 800868c:	469e      	mov	lr, r3
 800868e:	4770      	bx	lr

08008690 <_fini>:
 8008690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008692:	bf00      	nop
 8008694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008696:	bc08      	pop	{r3}
 8008698:	469e      	mov	lr, r3
 800869a:	4770      	bx	lr
