
Cloud_Tub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00014338  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00014338  00014338  00024338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000000a0  20000000  00014340  00030000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00004774  200000a0  000143e0  000300a0  2**2
                  ALLOC
  4 .stack        00002004  20004814  00018b54  000300a0  2**0
                  ALLOC
  5 .ARM.attributes 00000028  00000000  00000000  000300a0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000300c8  2**0
                  CONTENTS, READONLY
  7 .debug_info   00058485  00000000  00000000  00030121  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000768d  00000000  00000000  000885a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00009afa  00000000  00000000  0008fc33  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001ba8  00000000  00000000  0009972d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001950  00000000  00000000  0009b2d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00026f63  00000000  00000000  0009cc25  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00026c8e  00000000  00000000  000c3b88  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0009c7f7  00000000  00000000  000ea816  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00006b68  00000000  00000000  00187010  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
 * \note This will not change setting in user's configuration structure.
 *
 * \param[in, out] module  Pointer to the software instance struct
 */
void rtc_calendar_swap_time_mode(struct rtc_module *const module)
{
       0:	20006818 	.word	0x20006818
       4:	0000cda9 	.word	0x0000cda9
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
       8:	0000cea1 	.word	0x0000cea1
       c:	0000fa61 	.word	0x0000fa61
	...
	rtc_calendar_get_time(module, &time);

	/* Check current mode. */
	if (module->clock_24h) {
		/* Set pm flag. */
		time.pm = (uint8_t)(time.hour / 12);
      2c:	0000d209 	.word	0x0000d209
	...
      38:	0000d331 	.word	0x0000d331
      3c:	0000d379 	.word	0x0000d379
      40:	0000cea1 	.word	0x0000cea1

		/* Set 12h clock hour value. */
		time.hour = time.hour % 12;
      44:	0000cea1 	.word	0x0000cea1
      48:	0000cea1 	.word	0x0000cea1
      4c:	00009db5 	.word	0x00009db5
      50:	00009841 	.word	0x00009841
      54:	0000cea1 	.word	0x0000cea1
      58:	0000cea1 	.word	0x0000cea1
		if (time.hour == 0) {
      5c:	0000cea1 	.word	0x0000cea1
      60:	0000cea1 	.word	0x0000cea1
			time.hour = 12;
      64:	0000a48d 	.word	0x0000a48d
      68:	0000a4a5 	.word	0x0000a4a5
		}

		/* Update alarms */
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
      6c:	0000a4bd 	.word	0x0000a4bd
      70:	0000a4d5 	.word	0x0000a4d5
      74:	0000a4ed 	.word	0x0000a4ed
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
      78:	0000a505 	.word	0x0000a505
      7c:	0000ccf1 	.word	0x0000ccf1
      80:	0000cd05 	.word	0x0000cd05
      84:	0000cd19 	.word	0x0000cd19
			alarm.time.pm = (uint8_t)(alarm.time.hour / 12);
      88:	00000fc9 	.word	0x00000fc9
      8c:	00000fdd 	.word	0x00000fdd
      90:	00000ff1 	.word	0x00000ff1
	...
      9c:	0000966d 	.word	0x0000966d
      a0:	0000cea1 	.word	0x0000cea1
      a4:	0000cea1 	.word	0x0000cea1
			alarm.time.hour = alarm.time.hour % 12;
      a8:	0000cea1 	.word	0x0000cea1
      ac:	0000cea1 	.word	0x0000cea1
      b0:	00000000 	.word	0x00000000

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
			if (alarm.time.hour == 0) {
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
				alarm.time.hour = 12;
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
			}
			module->clock_24h = false;
      d0:	200000a0 	.word	0x200000a0
      d4:	00000000 	.word	0x00000000
			rtc_calendar_set_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
      d8:	00014340 	.word	0x00014340

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
			module->clock_24h = true;
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
		if (time.hour == 0) {
			time.hour = 12;
		}

		/* Update alarms */
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	200000a4 	.word	0x200000a4
			rtc_calendar_set_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
			module->clock_24h = true;
		}

		/* Change value in configuration structure. */
		module->clock_24h = false;
     108:	00014340 	.word	0x00014340
     10c:	00014340 	.word	0x00014340
	} else {
		/* Set hour value based on pm flag. */
		if (time.pm == 1) {
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 * \brief Initialize the delay driver.
 *
 * Not used in cycle mode.
 */
void delay_init(void)
{
     114:	b580      	push	{r7, lr}
     116:	af00      	add	r7, sp, #0
}
     118:	46c0      	nop			; (mov r8, r8)
     11a:	46bd      	mov	sp, r7
     11c:	bd80      	pop	{r7, pc}
			time.hour = time.hour + 12;
     11e:	46c0      	nop			; (mov r8, r8)

00000120 <jsmn_alloc_token>:

/**
 * Allocates a fresh unused token from the token pull.
 */
static jsmntok_t *jsmn_alloc_token(jsmn_parser *parser,
		jsmntok_t *tokens, size_t num_tokens) {
     120:	b580      	push	{r7, lr}
     122:	b086      	sub	sp, #24
     124:	af00      	add	r7, sp, #0
     126:	60f8      	str	r0, [r7, #12]
     128:	60b9      	str	r1, [r7, #8]
     12a:	607a      	str	r2, [r7, #4]
	jsmntok_t *tok;
	if (parser->toknext >= num_tokens) {
     12c:	68fb      	ldr	r3, [r7, #12]
     12e:	685a      	ldr	r2, [r3, #4]
     130:	687b      	ldr	r3, [r7, #4]
     132:	429a      	cmp	r2, r3
     134:	d301      	bcc.n	13a <jsmn_alloc_token+0x1a>
		return NULL;
     136:	2300      	movs	r3, #0
     138:	e014      	b.n	164 <jsmn_alloc_token+0x44>
	}
	tok = &tokens[parser->toknext++];
     13a:	68fb      	ldr	r3, [r7, #12]
     13c:	685b      	ldr	r3, [r3, #4]
     13e:	1c59      	adds	r1, r3, #1
     140:	68fa      	ldr	r2, [r7, #12]
     142:	6051      	str	r1, [r2, #4]
     144:	011b      	lsls	r3, r3, #4
     146:	68ba      	ldr	r2, [r7, #8]
     148:	18d3      	adds	r3, r2, r3
     14a:	617b      	str	r3, [r7, #20]
	tok->start = tok->end = -1;
     14c:	697b      	ldr	r3, [r7, #20]
     14e:	2201      	movs	r2, #1
     150:	4252      	negs	r2, r2
     152:	609a      	str	r2, [r3, #8]
     154:	697b      	ldr	r3, [r7, #20]
     156:	689a      	ldr	r2, [r3, #8]
     158:	697b      	ldr	r3, [r7, #20]
     15a:	605a      	str	r2, [r3, #4]
	tok->size = 0;
     15c:	697b      	ldr	r3, [r7, #20]
     15e:	2200      	movs	r2, #0
     160:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
	tok->parent = -1;
#endif
	return tok;
     162:	697b      	ldr	r3, [r7, #20]
}
     164:	0018      	movs	r0, r3
     166:	46bd      	mov	sp, r7
     168:	b006      	add	sp, #24
     16a:	bd80      	pop	{r7, pc}

0000016c <jsmn_fill_token>:

/**
 * Fills token type and boundaries.
 */
static void jsmn_fill_token(jsmntok_t *token, jsmntype_t type,
                            int start, int end) {
     16c:	b580      	push	{r7, lr}
     16e:	b084      	sub	sp, #16
     170:	af00      	add	r7, sp, #0
     172:	60f8      	str	r0, [r7, #12]
     174:	607a      	str	r2, [r7, #4]
     176:	603b      	str	r3, [r7, #0]
     178:	230b      	movs	r3, #11
     17a:	18fb      	adds	r3, r7, r3
     17c:	1c0a      	adds	r2, r1, #0
     17e:	701a      	strb	r2, [r3, #0]
	token->type = type;
     180:	68fb      	ldr	r3, [r7, #12]
     182:	220b      	movs	r2, #11
     184:	18ba      	adds	r2, r7, r2
     186:	7812      	ldrb	r2, [r2, #0]
     188:	701a      	strb	r2, [r3, #0]
	token->start = start;
     18a:	68fb      	ldr	r3, [r7, #12]
     18c:	687a      	ldr	r2, [r7, #4]
     18e:	605a      	str	r2, [r3, #4]
	token->end = end;
     190:	68fb      	ldr	r3, [r7, #12]
     192:	683a      	ldr	r2, [r7, #0]
     194:	609a      	str	r2, [r3, #8]
	token->size = 0;
     196:	68fb      	ldr	r3, [r7, #12]
     198:	2200      	movs	r2, #0
     19a:	60da      	str	r2, [r3, #12]
}
     19c:	46c0      	nop			; (mov r8, r8)
     19e:	46bd      	mov	sp, r7
     1a0:	b004      	add	sp, #16
     1a2:	bd80      	pop	{r7, pc}

000001a4 <jsmn_parse_primitive>:

/**
 * Fills next available token with JSON primitive.
 */
static int jsmn_parse_primitive(jsmn_parser *parser, const char *js,
		size_t len, jsmntok_t *tokens, size_t num_tokens) {
     1a4:	b590      	push	{r4, r7, lr}
     1a6:	b087      	sub	sp, #28
     1a8:	af00      	add	r7, sp, #0
     1aa:	60f8      	str	r0, [r7, #12]
     1ac:	60b9      	str	r1, [r7, #8]
     1ae:	607a      	str	r2, [r7, #4]
     1b0:	603b      	str	r3, [r7, #0]
	jsmntok_t *token;
	int start;

	start = parser->pos;
     1b2:	68fb      	ldr	r3, [r7, #12]
     1b4:	681b      	ldr	r3, [r3, #0]
     1b6:	617b      	str	r3, [r7, #20]

	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
     1b8:	e031      	b.n	21e <jsmn_parse_primitive+0x7a>
		switch (js[parser->pos]) {
     1ba:	68fb      	ldr	r3, [r7, #12]
     1bc:	681b      	ldr	r3, [r3, #0]
     1be:	68ba      	ldr	r2, [r7, #8]
     1c0:	18d3      	adds	r3, r2, r3
     1c2:	781b      	ldrb	r3, [r3, #0]
     1c4:	2b20      	cmp	r3, #32
     1c6:	d037      	beq.n	238 <jsmn_parse_primitive+0x94>
     1c8:	dc06      	bgt.n	1d8 <jsmn_parse_primitive+0x34>
     1ca:	2b09      	cmp	r3, #9
     1cc:	db0e      	blt.n	1ec <jsmn_parse_primitive+0x48>
     1ce:	2b0a      	cmp	r3, #10
     1d0:	dd32      	ble.n	238 <jsmn_parse_primitive+0x94>
     1d2:	2b0d      	cmp	r3, #13
     1d4:	d030      	beq.n	238 <jsmn_parse_primitive+0x94>
     1d6:	e009      	b.n	1ec <jsmn_parse_primitive+0x48>
     1d8:	2b3a      	cmp	r3, #58	; 0x3a
     1da:	d02d      	beq.n	238 <jsmn_parse_primitive+0x94>
     1dc:	dc02      	bgt.n	1e4 <jsmn_parse_primitive+0x40>
     1de:	2b2c      	cmp	r3, #44	; 0x2c
     1e0:	d02a      	beq.n	238 <jsmn_parse_primitive+0x94>
     1e2:	e003      	b.n	1ec <jsmn_parse_primitive+0x48>
     1e4:	2b5d      	cmp	r3, #93	; 0x5d
     1e6:	d027      	beq.n	238 <jsmn_parse_primitive+0x94>
     1e8:	2b7d      	cmp	r3, #125	; 0x7d
     1ea:	d025      	beq.n	238 <jsmn_parse_primitive+0x94>
#endif
			case '\t' : case '\r' : case '\n' : case ' ' :
			case ','  : case ']'  : case '}' :
				goto found;
		}
		if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
     1ec:	68fb      	ldr	r3, [r7, #12]
     1ee:	681b      	ldr	r3, [r3, #0]
     1f0:	68ba      	ldr	r2, [r7, #8]
     1f2:	18d3      	adds	r3, r2, r3
     1f4:	781b      	ldrb	r3, [r3, #0]
     1f6:	2b1f      	cmp	r3, #31
     1f8:	d906      	bls.n	208 <jsmn_parse_primitive+0x64>
     1fa:	68fb      	ldr	r3, [r7, #12]
     1fc:	681b      	ldr	r3, [r3, #0]
     1fe:	68ba      	ldr	r2, [r7, #8]
     200:	18d3      	adds	r3, r2, r3
     202:	781b      	ldrb	r3, [r3, #0]
     204:	2b7e      	cmp	r3, #126	; 0x7e
     206:	d905      	bls.n	214 <jsmn_parse_primitive+0x70>
			parser->pos = start;
     208:	697a      	ldr	r2, [r7, #20]
     20a:	68fb      	ldr	r3, [r7, #12]
     20c:	601a      	str	r2, [r3, #0]
			return JSMN_ERROR_INVAL;
     20e:	2302      	movs	r3, #2
     210:	425b      	negs	r3, r3
     212:	e03a      	b.n	28a <jsmn_parse_primitive+0xe6>
	jsmntok_t *token;
	int start;

	start = parser->pos;

	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
     214:	68fb      	ldr	r3, [r7, #12]
     216:	681b      	ldr	r3, [r3, #0]
     218:	1c5a      	adds	r2, r3, #1
     21a:	68fb      	ldr	r3, [r7, #12]
     21c:	601a      	str	r2, [r3, #0]
     21e:	68fb      	ldr	r3, [r7, #12]
     220:	681a      	ldr	r2, [r3, #0]
     222:	687b      	ldr	r3, [r7, #4]
     224:	429a      	cmp	r2, r3
     226:	d208      	bcs.n	23a <jsmn_parse_primitive+0x96>
     228:	68fb      	ldr	r3, [r7, #12]
     22a:	681b      	ldr	r3, [r3, #0]
     22c:	68ba      	ldr	r2, [r7, #8]
     22e:	18d3      	adds	r3, r2, r3
     230:	781b      	ldrb	r3, [r3, #0]
     232:	2b00      	cmp	r3, #0
     234:	d1c1      	bne.n	1ba <jsmn_parse_primitive+0x16>
     236:	e000      	b.n	23a <jsmn_parse_primitive+0x96>
			/* In strict mode primitive must be followed by "," or "}" or "]" */
			case ':':
#endif
			case '\t' : case '\r' : case '\n' : case ' ' :
			case ','  : case ']'  : case '}' :
				goto found;
     238:	46c0      	nop			; (mov r8, r8)
	parser->pos = start;
	return JSMN_ERROR_PART;
#endif

found:
	if (tokens == NULL) {
     23a:	683b      	ldr	r3, [r7, #0]
     23c:	2b00      	cmp	r3, #0
     23e:	d106      	bne.n	24e <jsmn_parse_primitive+0xaa>
		parser->pos--;
     240:	68fb      	ldr	r3, [r7, #12]
     242:	681b      	ldr	r3, [r3, #0]
     244:	1e5a      	subs	r2, r3, #1
     246:	68fb      	ldr	r3, [r7, #12]
     248:	601a      	str	r2, [r3, #0]
		return 0;
     24a:	2300      	movs	r3, #0
     24c:	e01d      	b.n	28a <jsmn_parse_primitive+0xe6>
	}
	token = jsmn_alloc_token(parser, tokens, num_tokens);
     24e:	6aba      	ldr	r2, [r7, #40]	; 0x28
     250:	6839      	ldr	r1, [r7, #0]
     252:	68fb      	ldr	r3, [r7, #12]
     254:	0018      	movs	r0, r3
     256:	4b0f      	ldr	r3, [pc, #60]	; (294 <jsmn_parse_primitive+0xf0>)
     258:	4798      	blx	r3
     25a:	0003      	movs	r3, r0
     25c:	613b      	str	r3, [r7, #16]
	if (token == NULL) {
     25e:	693b      	ldr	r3, [r7, #16]
     260:	2b00      	cmp	r3, #0
     262:	d105      	bne.n	270 <jsmn_parse_primitive+0xcc>
		parser->pos = start;
     264:	697a      	ldr	r2, [r7, #20]
     266:	68fb      	ldr	r3, [r7, #12]
     268:	601a      	str	r2, [r3, #0]
		return JSMN_ERROR_NOMEM;
     26a:	2301      	movs	r3, #1
     26c:	425b      	negs	r3, r3
     26e:	e00c      	b.n	28a <jsmn_parse_primitive+0xe6>
	}
	jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
     270:	68fb      	ldr	r3, [r7, #12]
     272:	681b      	ldr	r3, [r3, #0]
     274:	697a      	ldr	r2, [r7, #20]
     276:	6938      	ldr	r0, [r7, #16]
     278:	2104      	movs	r1, #4
     27a:	4c07      	ldr	r4, [pc, #28]	; (298 <jsmn_parse_primitive+0xf4>)
     27c:	47a0      	blx	r4
#ifdef JSMN_PARENT_LINKS
	token->parent = parser->toksuper;
#endif
	parser->pos--;
     27e:	68fb      	ldr	r3, [r7, #12]
     280:	681b      	ldr	r3, [r3, #0]
     282:	1e5a      	subs	r2, r3, #1
     284:	68fb      	ldr	r3, [r7, #12]
     286:	601a      	str	r2, [r3, #0]
	return 0;
     288:	2300      	movs	r3, #0
}
     28a:	0018      	movs	r0, r3
     28c:	46bd      	mov	sp, r7
     28e:	b007      	add	sp, #28
     290:	bd90      	pop	{r4, r7, pc}
     292:	46c0      	nop			; (mov r8, r8)
     294:	00000121 	.word	0x00000121
     298:	0000016d 	.word	0x0000016d

0000029c <jsmn_parse_string>:

/**
 * Fills next token with JSON string.
 */
static int jsmn_parse_string(jsmn_parser *parser, const char *js,
		size_t len, jsmntok_t *tokens, size_t num_tokens) {
     29c:	b590      	push	{r4, r7, lr}
     29e:	b089      	sub	sp, #36	; 0x24
     2a0:	af00      	add	r7, sp, #0
     2a2:	60f8      	str	r0, [r7, #12]
     2a4:	60b9      	str	r1, [r7, #8]
     2a6:	607a      	str	r2, [r7, #4]
     2a8:	603b      	str	r3, [r7, #0]
	jsmntok_t *token;

	int start = parser->pos;
     2aa:	68fb      	ldr	r3, [r7, #12]
     2ac:	681b      	ldr	r3, [r3, #0]
     2ae:	61bb      	str	r3, [r7, #24]

	parser->pos++;
     2b0:	68fb      	ldr	r3, [r7, #12]
     2b2:	681b      	ldr	r3, [r3, #0]
     2b4:	1c5a      	adds	r2, r3, #1
     2b6:	68fb      	ldr	r3, [r7, #12]
     2b8:	601a      	str	r2, [r3, #0]

	/* Skip starting quote */
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
     2ba:	e0ac      	b.n	416 <jsmn_parse_string+0x17a>
		char c = js[parser->pos];
     2bc:	68fb      	ldr	r3, [r7, #12]
     2be:	681b      	ldr	r3, [r3, #0]
     2c0:	68ba      	ldr	r2, [r7, #8]
     2c2:	18d2      	adds	r2, r2, r3
     2c4:	2317      	movs	r3, #23
     2c6:	18fb      	adds	r3, r7, r3
     2c8:	7812      	ldrb	r2, [r2, #0]
     2ca:	701a      	strb	r2, [r3, #0]

		/* Quote: end of string */
		if (c == '\"') {
     2cc:	2317      	movs	r3, #23
     2ce:	18fb      	adds	r3, r7, r3
     2d0:	781b      	ldrb	r3, [r3, #0]
     2d2:	2b22      	cmp	r3, #34	; 0x22
     2d4:	d11f      	bne.n	316 <jsmn_parse_string+0x7a>
			if (tokens == NULL) {
     2d6:	683b      	ldr	r3, [r7, #0]
     2d8:	2b00      	cmp	r3, #0
     2da:	d101      	bne.n	2e0 <jsmn_parse_string+0x44>
				return 0;
     2dc:	2300      	movs	r3, #0
     2de:	e0ac      	b.n	43a <jsmn_parse_string+0x19e>
			}
			token = jsmn_alloc_token(parser, tokens, num_tokens);
     2e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
     2e2:	6839      	ldr	r1, [r7, #0]
     2e4:	68fb      	ldr	r3, [r7, #12]
     2e6:	0018      	movs	r0, r3
     2e8:	4b56      	ldr	r3, [pc, #344]	; (444 <jsmn_parse_string+0x1a8>)
     2ea:	4798      	blx	r3
     2ec:	0003      	movs	r3, r0
     2ee:	613b      	str	r3, [r7, #16]
			if (token == NULL) {
     2f0:	693b      	ldr	r3, [r7, #16]
     2f2:	2b00      	cmp	r3, #0
     2f4:	d105      	bne.n	302 <jsmn_parse_string+0x66>
				parser->pos = start;
     2f6:	69ba      	ldr	r2, [r7, #24]
     2f8:	68fb      	ldr	r3, [r7, #12]
     2fa:	601a      	str	r2, [r3, #0]
				return JSMN_ERROR_NOMEM;
     2fc:	2301      	movs	r3, #1
     2fe:	425b      	negs	r3, r3
     300:	e09b      	b.n	43a <jsmn_parse_string+0x19e>
			}
			jsmn_fill_token(token, JSMN_STRING, start+1, parser->pos);
     302:	69bb      	ldr	r3, [r7, #24]
     304:	1c5a      	adds	r2, r3, #1
     306:	68fb      	ldr	r3, [r7, #12]
     308:	681b      	ldr	r3, [r3, #0]
     30a:	6938      	ldr	r0, [r7, #16]
     30c:	2103      	movs	r1, #3
     30e:	4c4e      	ldr	r4, [pc, #312]	; (448 <jsmn_parse_string+0x1ac>)
     310:	47a0      	blx	r4
#ifdef JSMN_PARENT_LINKS
			token->parent = parser->toksuper;
#endif
			return 0;
     312:	2300      	movs	r3, #0
     314:	e091      	b.n	43a <jsmn_parse_string+0x19e>
		}

		/* Backslash: Quoted symbol expected */
		if (c == '\\' && parser->pos + 1 < len) {
     316:	2317      	movs	r3, #23
     318:	18fb      	adds	r3, r7, r3
     31a:	781b      	ldrb	r3, [r3, #0]
     31c:	2b5c      	cmp	r3, #92	; 0x5c
     31e:	d000      	beq.n	322 <jsmn_parse_string+0x86>
     320:	e074      	b.n	40c <jsmn_parse_string+0x170>
     322:	68fb      	ldr	r3, [r7, #12]
     324:	681b      	ldr	r3, [r3, #0]
     326:	1c5a      	adds	r2, r3, #1
     328:	687b      	ldr	r3, [r7, #4]
     32a:	429a      	cmp	r2, r3
     32c:	d300      	bcc.n	330 <jsmn_parse_string+0x94>
     32e:	e06d      	b.n	40c <jsmn_parse_string+0x170>
			int i;
			parser->pos++;
     330:	68fb      	ldr	r3, [r7, #12]
     332:	681b      	ldr	r3, [r3, #0]
     334:	1c5a      	adds	r2, r3, #1
     336:	68fb      	ldr	r3, [r7, #12]
     338:	601a      	str	r2, [r3, #0]
			switch (js[parser->pos]) {
     33a:	68fb      	ldr	r3, [r7, #12]
     33c:	681b      	ldr	r3, [r3, #0]
     33e:	68ba      	ldr	r2, [r7, #8]
     340:	18d3      	adds	r3, r2, r3
     342:	781b      	ldrb	r3, [r3, #0]
     344:	3b22      	subs	r3, #34	; 0x22
     346:	2b53      	cmp	r3, #83	; 0x53
     348:	d859      	bhi.n	3fe <jsmn_parse_string+0x162>
     34a:	009a      	lsls	r2, r3, #2
     34c:	4b3f      	ldr	r3, [pc, #252]	; (44c <jsmn_parse_string+0x1b0>)
     34e:	18d3      	adds	r3, r2, r3
     350:	681b      	ldr	r3, [r3, #0]
     352:	469f      	mov	pc, r3
				case '\"': case '/' : case '\\' : case 'b' :
				case 'f' : case 'r' : case 'n'  : case 't' :
					break;
				/* Allows escaped symbol \uXXXX */
				case 'u':
					parser->pos++;
     354:	68fb      	ldr	r3, [r7, #12]
     356:	681b      	ldr	r3, [r3, #0]
     358:	1c5a      	adds	r2, r3, #1
     35a:	68fb      	ldr	r3, [r7, #12]
     35c:	601a      	str	r2, [r3, #0]
					for(i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0'; i++) {
     35e:	2300      	movs	r3, #0
     360:	61fb      	str	r3, [r7, #28]
     362:	e037      	b.n	3d4 <jsmn_parse_string+0x138>
						/* If it isn't a hex character we have an error */
						if(!((js[parser->pos] >= 48 && js[parser->pos] <= 57) || /* 0-9 */
     364:	68fb      	ldr	r3, [r7, #12]
     366:	681b      	ldr	r3, [r3, #0]
     368:	68ba      	ldr	r2, [r7, #8]
     36a:	18d3      	adds	r3, r2, r3
     36c:	781b      	ldrb	r3, [r3, #0]
     36e:	2b2f      	cmp	r3, #47	; 0x2f
     370:	d906      	bls.n	380 <jsmn_parse_string+0xe4>
     372:	68fb      	ldr	r3, [r7, #12]
     374:	681b      	ldr	r3, [r3, #0]
     376:	68ba      	ldr	r2, [r7, #8]
     378:	18d3      	adds	r3, r2, r3
     37a:	781b      	ldrb	r3, [r3, #0]
     37c:	2b39      	cmp	r3, #57	; 0x39
     37e:	d921      	bls.n	3c4 <jsmn_parse_string+0x128>
									(js[parser->pos] >= 65 && js[parser->pos] <= 70) || /* A-F */
     380:	68fb      	ldr	r3, [r7, #12]
     382:	681b      	ldr	r3, [r3, #0]
     384:	68ba      	ldr	r2, [r7, #8]
     386:	18d3      	adds	r3, r2, r3
     388:	781b      	ldrb	r3, [r3, #0]
				/* Allows escaped symbol \uXXXX */
				case 'u':
					parser->pos++;
					for(i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0'; i++) {
						/* If it isn't a hex character we have an error */
						if(!((js[parser->pos] >= 48 && js[parser->pos] <= 57) || /* 0-9 */
     38a:	2b40      	cmp	r3, #64	; 0x40
     38c:	d906      	bls.n	39c <jsmn_parse_string+0x100>
									(js[parser->pos] >= 65 && js[parser->pos] <= 70) || /* A-F */
     38e:	68fb      	ldr	r3, [r7, #12]
     390:	681b      	ldr	r3, [r3, #0]
     392:	68ba      	ldr	r2, [r7, #8]
     394:	18d3      	adds	r3, r2, r3
     396:	781b      	ldrb	r3, [r3, #0]
     398:	2b46      	cmp	r3, #70	; 0x46
     39a:	d913      	bls.n	3c4 <jsmn_parse_string+0x128>
									(js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
     39c:	68fb      	ldr	r3, [r7, #12]
     39e:	681b      	ldr	r3, [r3, #0]
     3a0:	68ba      	ldr	r2, [r7, #8]
     3a2:	18d3      	adds	r3, r2, r3
     3a4:	781b      	ldrb	r3, [r3, #0]
				/* Allows escaped symbol \uXXXX */
				case 'u':
					parser->pos++;
					for(i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0'; i++) {
						/* If it isn't a hex character we have an error */
						if(!((js[parser->pos] >= 48 && js[parser->pos] <= 57) || /* 0-9 */
     3a6:	2b60      	cmp	r3, #96	; 0x60
     3a8:	d906      	bls.n	3b8 <jsmn_parse_string+0x11c>
									(js[parser->pos] >= 65 && js[parser->pos] <= 70) || /* A-F */
									(js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
     3aa:	68fb      	ldr	r3, [r7, #12]
     3ac:	681b      	ldr	r3, [r3, #0]
     3ae:	68ba      	ldr	r2, [r7, #8]
     3b0:	18d3      	adds	r3, r2, r3
     3b2:	781b      	ldrb	r3, [r3, #0]
     3b4:	2b66      	cmp	r3, #102	; 0x66
     3b6:	d905      	bls.n	3c4 <jsmn_parse_string+0x128>
							parser->pos = start;
     3b8:	69ba      	ldr	r2, [r7, #24]
     3ba:	68fb      	ldr	r3, [r7, #12]
     3bc:	601a      	str	r2, [r3, #0]
							return JSMN_ERROR_INVAL;
     3be:	2302      	movs	r3, #2
     3c0:	425b      	negs	r3, r3
     3c2:	e03a      	b.n	43a <jsmn_parse_string+0x19e>
						}
						parser->pos++;
     3c4:	68fb      	ldr	r3, [r7, #12]
     3c6:	681b      	ldr	r3, [r3, #0]
     3c8:	1c5a      	adds	r2, r3, #1
     3ca:	68fb      	ldr	r3, [r7, #12]
     3cc:	601a      	str	r2, [r3, #0]
				case 'f' : case 'r' : case 'n'  : case 't' :
					break;
				/* Allows escaped symbol \uXXXX */
				case 'u':
					parser->pos++;
					for(i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0'; i++) {
     3ce:	69fb      	ldr	r3, [r7, #28]
     3d0:	3301      	adds	r3, #1
     3d2:	61fb      	str	r3, [r7, #28]
     3d4:	69fb      	ldr	r3, [r7, #28]
     3d6:	2b03      	cmp	r3, #3
     3d8:	dc0b      	bgt.n	3f2 <jsmn_parse_string+0x156>
     3da:	68fb      	ldr	r3, [r7, #12]
     3dc:	681a      	ldr	r2, [r3, #0]
     3de:	687b      	ldr	r3, [r7, #4]
     3e0:	429a      	cmp	r2, r3
     3e2:	d206      	bcs.n	3f2 <jsmn_parse_string+0x156>
     3e4:	68fb      	ldr	r3, [r7, #12]
     3e6:	681b      	ldr	r3, [r3, #0]
     3e8:	68ba      	ldr	r2, [r7, #8]
     3ea:	18d3      	adds	r3, r2, r3
     3ec:	781b      	ldrb	r3, [r3, #0]
     3ee:	2b00      	cmp	r3, #0
     3f0:	d1b8      	bne.n	364 <jsmn_parse_string+0xc8>
							parser->pos = start;
							return JSMN_ERROR_INVAL;
						}
						parser->pos++;
					}
					parser->pos--;
     3f2:	68fb      	ldr	r3, [r7, #12]
     3f4:	681b      	ldr	r3, [r3, #0]
     3f6:	1e5a      	subs	r2, r3, #1
     3f8:	68fb      	ldr	r3, [r7, #12]
     3fa:	601a      	str	r2, [r3, #0]
					break;
     3fc:	e006      	b.n	40c <jsmn_parse_string+0x170>
				/* Unexpected symbol */
				default:
					parser->pos = start;
     3fe:	69ba      	ldr	r2, [r7, #24]
     400:	68fb      	ldr	r3, [r7, #12]
     402:	601a      	str	r2, [r3, #0]
					return JSMN_ERROR_INVAL;
     404:	2302      	movs	r3, #2
     406:	425b      	negs	r3, r3
     408:	e017      	b.n	43a <jsmn_parse_string+0x19e>
			parser->pos++;
			switch (js[parser->pos]) {
				/* Allowed escaped symbols */
				case '\"': case '/' : case '\\' : case 'b' :
				case 'f' : case 'r' : case 'n'  : case 't' :
					break;
     40a:	46c0      	nop			; (mov r8, r8)
	int start = parser->pos;

	parser->pos++;

	/* Skip starting quote */
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
     40c:	68fb      	ldr	r3, [r7, #12]
     40e:	681b      	ldr	r3, [r3, #0]
     410:	1c5a      	adds	r2, r3, #1
     412:	68fb      	ldr	r3, [r7, #12]
     414:	601a      	str	r2, [r3, #0]
     416:	68fb      	ldr	r3, [r7, #12]
     418:	681a      	ldr	r2, [r3, #0]
     41a:	687b      	ldr	r3, [r7, #4]
     41c:	429a      	cmp	r2, r3
     41e:	d207      	bcs.n	430 <jsmn_parse_string+0x194>
     420:	68fb      	ldr	r3, [r7, #12]
     422:	681b      	ldr	r3, [r3, #0]
     424:	68ba      	ldr	r2, [r7, #8]
     426:	18d3      	adds	r3, r2, r3
     428:	781b      	ldrb	r3, [r3, #0]
     42a:	2b00      	cmp	r3, #0
     42c:	d000      	beq.n	430 <jsmn_parse_string+0x194>
     42e:	e745      	b.n	2bc <jsmn_parse_string+0x20>
					parser->pos = start;
					return JSMN_ERROR_INVAL;
			}
		}
	}
	parser->pos = start;
     430:	69ba      	ldr	r2, [r7, #24]
     432:	68fb      	ldr	r3, [r7, #12]
     434:	601a      	str	r2, [r3, #0]
	return JSMN_ERROR_PART;
     436:	2303      	movs	r3, #3
     438:	425b      	negs	r3, r3
}
     43a:	0018      	movs	r0, r3
     43c:	46bd      	mov	sp, r7
     43e:	b009      	add	sp, #36	; 0x24
     440:	bd90      	pop	{r4, r7, pc}
     442:	46c0      	nop			; (mov r8, r8)
     444:	00000121 	.word	0x00000121
     448:	0000016d 	.word	0x0000016d
     44c:	000125b0 	.word	0x000125b0

00000450 <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
int jsmn_parse(jsmn_parser *parser, const char *js, size_t len,
		jsmntok_t *tokens, unsigned int num_tokens) {
     450:	b590      	push	{r4, r7, lr}
     452:	b08d      	sub	sp, #52	; 0x34
     454:	af02      	add	r7, sp, #8
     456:	60f8      	str	r0, [r7, #12]
     458:	60b9      	str	r1, [r7, #8]
     45a:	607a      	str	r2, [r7, #4]
     45c:	603b      	str	r3, [r7, #0]
	int r;
	int i;
	jsmntok_t *token;
	int count = parser->toknext;
     45e:	68fb      	ldr	r3, [r7, #12]
     460:	685b      	ldr	r3, [r3, #4]
     462:	623b      	str	r3, [r7, #32]

	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
     464:	e163      	b.n	72e <jsmn_parse+0x2de>
		char c;
		jsmntype_t type;

		c = js[parser->pos];
     466:	68fb      	ldr	r3, [r7, #12]
     468:	681b      	ldr	r3, [r3, #0]
     46a:	68ba      	ldr	r2, [r7, #8]
     46c:	18d2      	adds	r2, r2, r3
     46e:	231f      	movs	r3, #31
     470:	18fb      	adds	r3, r7, r3
     472:	7812      	ldrb	r2, [r2, #0]
     474:	701a      	strb	r2, [r3, #0]
		switch (c) {
     476:	231f      	movs	r3, #31
     478:	18fb      	adds	r3, r7, r3
     47a:	781b      	ldrb	r3, [r3, #0]
     47c:	2b2c      	cmp	r3, #44	; 0x2c
     47e:	d100      	bne.n	482 <jsmn_parse+0x32>
     480:	e0dc      	b.n	63c <jsmn_parse+0x1ec>
     482:	dc0f      	bgt.n	4a4 <jsmn_parse+0x54>
     484:	2b0d      	cmp	r3, #13
     486:	d100      	bne.n	48a <jsmn_parse+0x3a>
     488:	e141      	b.n	70e <jsmn_parse+0x2be>
     48a:	dc04      	bgt.n	496 <jsmn_parse+0x46>
     48c:	3b09      	subs	r3, #9
     48e:	2b01      	cmp	r3, #1
     490:	d900      	bls.n	494 <jsmn_parse+0x44>
     492:	e119      	b.n	6c8 <jsmn_parse+0x278>
				count++;
				if (parser->toksuper != -1 && tokens != NULL)
					tokens[parser->toksuper].size++;
				break;
			case '\t' : case '\r' : case '\n' : case ' ':
				break;
     494:	e13b      	b.n	70e <jsmn_parse+0x2be>
	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
		char c;
		jsmntype_t type;

		c = js[parser->pos];
		switch (c) {
     496:	2b20      	cmp	r3, #32
     498:	d100      	bne.n	49c <jsmn_parse+0x4c>
     49a:	e138      	b.n	70e <jsmn_parse+0x2be>
     49c:	2b22      	cmp	r3, #34	; 0x22
     49e:	d100      	bne.n	4a2 <jsmn_parse+0x52>
     4a0:	e0a0      	b.n	5e4 <jsmn_parse+0x194>
     4a2:	e111      	b.n	6c8 <jsmn_parse+0x278>
     4a4:	2b5d      	cmp	r3, #93	; 0x5d
     4a6:	d042      	beq.n	52e <jsmn_parse+0xde>
     4a8:	dc05      	bgt.n	4b6 <jsmn_parse+0x66>
     4aa:	2b3a      	cmp	r3, #58	; 0x3a
     4ac:	d100      	bne.n	4b0 <jsmn_parse+0x60>
     4ae:	e0be      	b.n	62e <jsmn_parse+0x1de>
     4b0:	2b5b      	cmp	r3, #91	; 0x5b
     4b2:	d005      	beq.n	4c0 <jsmn_parse+0x70>
     4b4:	e108      	b.n	6c8 <jsmn_parse+0x278>
     4b6:	2b7b      	cmp	r3, #123	; 0x7b
     4b8:	d002      	beq.n	4c0 <jsmn_parse+0x70>
     4ba:	2b7d      	cmp	r3, #125	; 0x7d
     4bc:	d037      	beq.n	52e <jsmn_parse+0xde>
     4be:	e103      	b.n	6c8 <jsmn_parse+0x278>
			case '{': case '[':
				count++;
     4c0:	6a3b      	ldr	r3, [r7, #32]
     4c2:	3301      	adds	r3, #1
     4c4:	623b      	str	r3, [r7, #32]
				if (tokens == NULL) {
     4c6:	683b      	ldr	r3, [r7, #0]
     4c8:	2b00      	cmp	r3, #0
     4ca:	d100      	bne.n	4ce <jsmn_parse+0x7e>
     4cc:	e121      	b.n	712 <jsmn_parse+0x2c2>
					break;
				}
				token = jsmn_alloc_token(parser, tokens, num_tokens);
     4ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
     4d0:	6839      	ldr	r1, [r7, #0]
     4d2:	68fb      	ldr	r3, [r7, #12]
     4d4:	0018      	movs	r0, r3
     4d6:	4bae      	ldr	r3, [pc, #696]	; (790 <jsmn_parse+0x340>)
     4d8:	4798      	blx	r3
     4da:	0003      	movs	r3, r0
     4dc:	61bb      	str	r3, [r7, #24]
				if (token == NULL)
     4de:	69bb      	ldr	r3, [r7, #24]
     4e0:	2b00      	cmp	r3, #0
     4e2:	d102      	bne.n	4ea <jsmn_parse+0x9a>
					return JSMN_ERROR_NOMEM;
     4e4:	2301      	movs	r3, #1
     4e6:	425b      	negs	r3, r3
     4e8:	e14e      	b.n	788 <jsmn_parse+0x338>
				if (parser->toksuper != -1) {
     4ea:	68fb      	ldr	r3, [r7, #12]
     4ec:	689b      	ldr	r3, [r3, #8]
     4ee:	3301      	adds	r3, #1
     4f0:	d007      	beq.n	502 <jsmn_parse+0xb2>
					tokens[parser->toksuper].size++;
     4f2:	68fb      	ldr	r3, [r7, #12]
     4f4:	689b      	ldr	r3, [r3, #8]
     4f6:	011b      	lsls	r3, r3, #4
     4f8:	683a      	ldr	r2, [r7, #0]
     4fa:	18d3      	adds	r3, r2, r3
     4fc:	68da      	ldr	r2, [r3, #12]
     4fe:	3201      	adds	r2, #1
     500:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
					token->parent = parser->toksuper;
#endif
				}
				token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
     502:	231f      	movs	r3, #31
     504:	18fb      	adds	r3, r7, r3
     506:	781b      	ldrb	r3, [r3, #0]
     508:	2b7b      	cmp	r3, #123	; 0x7b
     50a:	d101      	bne.n	510 <jsmn_parse+0xc0>
     50c:	2201      	movs	r2, #1
     50e:	e000      	b.n	512 <jsmn_parse+0xc2>
     510:	2202      	movs	r2, #2
     512:	69bb      	ldr	r3, [r7, #24]
     514:	701a      	strb	r2, [r3, #0]
				token->start = parser->pos;
     516:	68fb      	ldr	r3, [r7, #12]
     518:	681b      	ldr	r3, [r3, #0]
     51a:	001a      	movs	r2, r3
     51c:	69bb      	ldr	r3, [r7, #24]
     51e:	605a      	str	r2, [r3, #4]
				parser->toksuper = parser->toknext - 1;
     520:	68fb      	ldr	r3, [r7, #12]
     522:	685b      	ldr	r3, [r3, #4]
     524:	3b01      	subs	r3, #1
     526:	001a      	movs	r2, r3
     528:	68fb      	ldr	r3, [r7, #12]
     52a:	609a      	str	r2, [r3, #8]
				break;
     52c:	e0fa      	b.n	724 <jsmn_parse+0x2d4>
			case '}': case ']':
				if (tokens == NULL)
     52e:	683b      	ldr	r3, [r7, #0]
     530:	2b00      	cmp	r3, #0
     532:	d100      	bne.n	536 <jsmn_parse+0xe6>
     534:	e0ef      	b.n	716 <jsmn_parse+0x2c6>
					break;
				type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
     536:	231f      	movs	r3, #31
     538:	18fb      	adds	r3, r7, r3
     53a:	781b      	ldrb	r3, [r3, #0]
     53c:	2b7d      	cmp	r3, #125	; 0x7d
     53e:	d101      	bne.n	544 <jsmn_parse+0xf4>
     540:	2201      	movs	r2, #1
     542:	e000      	b.n	546 <jsmn_parse+0xf6>
     544:	2202      	movs	r2, #2
     546:	231e      	movs	r3, #30
     548:	18fb      	adds	r3, r7, r3
     54a:	701a      	strb	r2, [r3, #0]
						break;
					}
					token = &tokens[token->parent];
				}
#else
				for (i = parser->toknext - 1; i >= 0; i--) {
     54c:	68fb      	ldr	r3, [r7, #12]
     54e:	685b      	ldr	r3, [r3, #4]
     550:	3b01      	subs	r3, #1
     552:	627b      	str	r3, [r7, #36]	; 0x24
     554:	e024      	b.n	5a0 <jsmn_parse+0x150>
					token = &tokens[i];
     556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     558:	011b      	lsls	r3, r3, #4
     55a:	683a      	ldr	r2, [r7, #0]
     55c:	18d3      	adds	r3, r2, r3
     55e:	61bb      	str	r3, [r7, #24]
					if (token->start != -1 && token->end == -1) {
     560:	69bb      	ldr	r3, [r7, #24]
     562:	685b      	ldr	r3, [r3, #4]
     564:	3301      	adds	r3, #1
     566:	d018      	beq.n	59a <jsmn_parse+0x14a>
     568:	69bb      	ldr	r3, [r7, #24]
     56a:	689b      	ldr	r3, [r3, #8]
     56c:	3301      	adds	r3, #1
     56e:	d114      	bne.n	59a <jsmn_parse+0x14a>
						if (token->type != type) {
     570:	69bb      	ldr	r3, [r7, #24]
     572:	781b      	ldrb	r3, [r3, #0]
     574:	221e      	movs	r2, #30
     576:	18ba      	adds	r2, r7, r2
     578:	7812      	ldrb	r2, [r2, #0]
     57a:	429a      	cmp	r2, r3
     57c:	d002      	beq.n	584 <jsmn_parse+0x134>
							return JSMN_ERROR_INVAL;
     57e:	2302      	movs	r3, #2
     580:	425b      	negs	r3, r3
     582:	e101      	b.n	788 <jsmn_parse+0x338>
						}
						parser->toksuper = -1;
     584:	68fb      	ldr	r3, [r7, #12]
     586:	2201      	movs	r2, #1
     588:	4252      	negs	r2, r2
     58a:	609a      	str	r2, [r3, #8]
						token->end = parser->pos + 1;
     58c:	68fb      	ldr	r3, [r7, #12]
     58e:	681b      	ldr	r3, [r3, #0]
     590:	3301      	adds	r3, #1
     592:	001a      	movs	r2, r3
     594:	69bb      	ldr	r3, [r7, #24]
     596:	609a      	str	r2, [r3, #8]
						break;
     598:	e005      	b.n	5a6 <jsmn_parse+0x156>
						break;
					}
					token = &tokens[token->parent];
				}
#else
				for (i = parser->toknext - 1; i >= 0; i--) {
     59a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     59c:	3b01      	subs	r3, #1
     59e:	627b      	str	r3, [r7, #36]	; 0x24
     5a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     5a2:	2b00      	cmp	r3, #0
     5a4:	dad7      	bge.n	556 <jsmn_parse+0x106>
						token->end = parser->pos + 1;
						break;
					}
				}
				/* Error if unmatched closing bracket */
				if (i == -1) return JSMN_ERROR_INVAL;
     5a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     5a8:	3301      	adds	r3, #1
     5aa:	d117      	bne.n	5dc <jsmn_parse+0x18c>
     5ac:	2302      	movs	r3, #2
     5ae:	425b      	negs	r3, r3
     5b0:	e0ea      	b.n	788 <jsmn_parse+0x338>
				for (; i >= 0; i--) {
					token = &tokens[i];
     5b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     5b4:	011b      	lsls	r3, r3, #4
     5b6:	683a      	ldr	r2, [r7, #0]
     5b8:	18d3      	adds	r3, r2, r3
     5ba:	61bb      	str	r3, [r7, #24]
					if (token->start != -1 && token->end == -1) {
     5bc:	69bb      	ldr	r3, [r7, #24]
     5be:	685b      	ldr	r3, [r3, #4]
     5c0:	3301      	adds	r3, #1
     5c2:	d008      	beq.n	5d6 <jsmn_parse+0x186>
     5c4:	69bb      	ldr	r3, [r7, #24]
     5c6:	689b      	ldr	r3, [r3, #8]
     5c8:	3301      	adds	r3, #1
     5ca:	d104      	bne.n	5d6 <jsmn_parse+0x186>
						parser->toksuper = i;
     5cc:	68fb      	ldr	r3, [r7, #12]
     5ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     5d0:	609a      	str	r2, [r3, #8]
						break;
     5d2:	46c0      	nop			; (mov r8, r8)
					}
				}
#endif
				break;
     5d4:	e0a6      	b.n	724 <jsmn_parse+0x2d4>
						break;
					}
				}
				/* Error if unmatched closing bracket */
				if (i == -1) return JSMN_ERROR_INVAL;
				for (; i >= 0; i--) {
     5d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     5d8:	3b01      	subs	r3, #1
     5da:	627b      	str	r3, [r7, #36]	; 0x24
     5dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     5de:	2b00      	cmp	r3, #0
     5e0:	dae7      	bge.n	5b2 <jsmn_parse+0x162>
						parser->toksuper = i;
						break;
					}
				}
#endif
				break;
     5e2:	e09f      	b.n	724 <jsmn_parse+0x2d4>
			case '\"':
				r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
     5e4:	683c      	ldr	r4, [r7, #0]
     5e6:	687a      	ldr	r2, [r7, #4]
     5e8:	68b9      	ldr	r1, [r7, #8]
     5ea:	68f8      	ldr	r0, [r7, #12]
     5ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     5ee:	9300      	str	r3, [sp, #0]
     5f0:	0023      	movs	r3, r4
     5f2:	4c68      	ldr	r4, [pc, #416]	; (794 <jsmn_parse+0x344>)
     5f4:	47a0      	blx	r4
     5f6:	0003      	movs	r3, r0
     5f8:	617b      	str	r3, [r7, #20]
				if (r < 0) return r;
     5fa:	697b      	ldr	r3, [r7, #20]
     5fc:	2b00      	cmp	r3, #0
     5fe:	da01      	bge.n	604 <jsmn_parse+0x1b4>
     600:	697b      	ldr	r3, [r7, #20]
     602:	e0c1      	b.n	788 <jsmn_parse+0x338>
				count++;
     604:	6a3b      	ldr	r3, [r7, #32]
     606:	3301      	adds	r3, #1
     608:	623b      	str	r3, [r7, #32]
				if (parser->toksuper != -1 && tokens != NULL)
     60a:	68fb      	ldr	r3, [r7, #12]
     60c:	689b      	ldr	r3, [r3, #8]
     60e:	3301      	adds	r3, #1
     610:	d100      	bne.n	614 <jsmn_parse+0x1c4>
     612:	e082      	b.n	71a <jsmn_parse+0x2ca>
     614:	683b      	ldr	r3, [r7, #0]
     616:	2b00      	cmp	r3, #0
     618:	d100      	bne.n	61c <jsmn_parse+0x1cc>
     61a:	e07e      	b.n	71a <jsmn_parse+0x2ca>
					tokens[parser->toksuper].size++;
     61c:	68fb      	ldr	r3, [r7, #12]
     61e:	689b      	ldr	r3, [r3, #8]
     620:	011b      	lsls	r3, r3, #4
     622:	683a      	ldr	r2, [r7, #0]
     624:	18d3      	adds	r3, r2, r3
     626:	68da      	ldr	r2, [r3, #12]
     628:	3201      	adds	r2, #1
     62a:	60da      	str	r2, [r3, #12]
				break;
     62c:	e075      	b.n	71a <jsmn_parse+0x2ca>
			case '\t' : case '\r' : case '\n' : case ' ':
				break;
			case ':':
				parser->toksuper = parser->toknext - 1;
     62e:	68fb      	ldr	r3, [r7, #12]
     630:	685b      	ldr	r3, [r3, #4]
     632:	3b01      	subs	r3, #1
     634:	001a      	movs	r2, r3
     636:	68fb      	ldr	r3, [r7, #12]
     638:	609a      	str	r2, [r3, #8]
				break;
     63a:	e073      	b.n	724 <jsmn_parse+0x2d4>
			case ',':
				if (tokens != NULL && parser->toksuper != -1 &&
     63c:	683b      	ldr	r3, [r7, #0]
     63e:	2b00      	cmp	r3, #0
     640:	d100      	bne.n	644 <jsmn_parse+0x1f4>
     642:	e06c      	b.n	71e <jsmn_parse+0x2ce>
     644:	68fb      	ldr	r3, [r7, #12]
     646:	689b      	ldr	r3, [r3, #8]
     648:	3301      	adds	r3, #1
     64a:	d100      	bne.n	64e <jsmn_parse+0x1fe>
     64c:	e067      	b.n	71e <jsmn_parse+0x2ce>
						tokens[parser->toksuper].type != JSMN_ARRAY &&
     64e:	68fb      	ldr	r3, [r7, #12]
     650:	689b      	ldr	r3, [r3, #8]
     652:	011b      	lsls	r3, r3, #4
     654:	683a      	ldr	r2, [r7, #0]
     656:	18d3      	adds	r3, r2, r3
     658:	781b      	ldrb	r3, [r3, #0]
				break;
			case ':':
				parser->toksuper = parser->toknext - 1;
				break;
			case ',':
				if (tokens != NULL && parser->toksuper != -1 &&
     65a:	2b02      	cmp	r3, #2
     65c:	d05f      	beq.n	71e <jsmn_parse+0x2ce>
						tokens[parser->toksuper].type != JSMN_ARRAY &&
						tokens[parser->toksuper].type != JSMN_OBJECT) {
     65e:	68fb      	ldr	r3, [r7, #12]
     660:	689b      	ldr	r3, [r3, #8]
     662:	011b      	lsls	r3, r3, #4
     664:	683a      	ldr	r2, [r7, #0]
     666:	18d3      	adds	r3, r2, r3
     668:	781b      	ldrb	r3, [r3, #0]
			case ':':
				parser->toksuper = parser->toknext - 1;
				break;
			case ',':
				if (tokens != NULL && parser->toksuper != -1 &&
						tokens[parser->toksuper].type != JSMN_ARRAY &&
     66a:	2b01      	cmp	r3, #1
     66c:	d057      	beq.n	71e <jsmn_parse+0x2ce>
						tokens[parser->toksuper].type != JSMN_OBJECT) {
#ifdef JSMN_PARENT_LINKS
					parser->toksuper = tokens[parser->toksuper].parent;
#else
					for (i = parser->toknext - 1; i >= 0; i--) {
     66e:	68fb      	ldr	r3, [r7, #12]
     670:	685b      	ldr	r3, [r3, #4]
     672:	3b01      	subs	r3, #1
     674:	627b      	str	r3, [r7, #36]	; 0x24
     676:	e023      	b.n	6c0 <jsmn_parse+0x270>
						if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
     678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     67a:	011b      	lsls	r3, r3, #4
     67c:	683a      	ldr	r2, [r7, #0]
     67e:	18d3      	adds	r3, r2, r3
     680:	781b      	ldrb	r3, [r3, #0]
     682:	2b02      	cmp	r3, #2
     684:	d006      	beq.n	694 <jsmn_parse+0x244>
     686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     688:	011b      	lsls	r3, r3, #4
     68a:	683a      	ldr	r2, [r7, #0]
     68c:	18d3      	adds	r3, r2, r3
     68e:	781b      	ldrb	r3, [r3, #0]
     690:	2b01      	cmp	r3, #1
     692:	d112      	bne.n	6ba <jsmn_parse+0x26a>
							if (tokens[i].start != -1 && tokens[i].end == -1) {
     694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     696:	011b      	lsls	r3, r3, #4
     698:	683a      	ldr	r2, [r7, #0]
     69a:	18d3      	adds	r3, r2, r3
     69c:	685b      	ldr	r3, [r3, #4]
     69e:	3301      	adds	r3, #1
     6a0:	d00b      	beq.n	6ba <jsmn_parse+0x26a>
     6a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     6a4:	011b      	lsls	r3, r3, #4
     6a6:	683a      	ldr	r2, [r7, #0]
     6a8:	18d3      	adds	r3, r2, r3
     6aa:	689b      	ldr	r3, [r3, #8]
     6ac:	3301      	adds	r3, #1
     6ae:	d104      	bne.n	6ba <jsmn_parse+0x26a>
								parser->toksuper = i;
     6b0:	68fb      	ldr	r3, [r7, #12]
     6b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
     6b4:	609a      	str	r2, [r3, #8]
								break;
     6b6:	46c0      	nop			; (mov r8, r8)
							}
						}
					}
#endif
				}
				break;
     6b8:	e031      	b.n	71e <jsmn_parse+0x2ce>
						tokens[parser->toksuper].type != JSMN_ARRAY &&
						tokens[parser->toksuper].type != JSMN_OBJECT) {
#ifdef JSMN_PARENT_LINKS
					parser->toksuper = tokens[parser->toksuper].parent;
#else
					for (i = parser->toknext - 1; i >= 0; i--) {
     6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     6bc:	3b01      	subs	r3, #1
     6be:	627b      	str	r3, [r7, #36]	; 0x24
     6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     6c2:	2b00      	cmp	r3, #0
     6c4:	dad8      	bge.n	678 <jsmn_parse+0x228>
							}
						}
					}
#endif
				}
				break;
     6c6:	e02a      	b.n	71e <jsmn_parse+0x2ce>
				}
#else
			/* In non-strict mode every unquoted value is a primitive */
			default:
#endif
				r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
     6c8:	683c      	ldr	r4, [r7, #0]
     6ca:	687a      	ldr	r2, [r7, #4]
     6cc:	68b9      	ldr	r1, [r7, #8]
     6ce:	68f8      	ldr	r0, [r7, #12]
     6d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
     6d2:	9300      	str	r3, [sp, #0]
     6d4:	0023      	movs	r3, r4
     6d6:	4c30      	ldr	r4, [pc, #192]	; (798 <jsmn_parse+0x348>)
     6d8:	47a0      	blx	r4
     6da:	0003      	movs	r3, r0
     6dc:	617b      	str	r3, [r7, #20]
				if (r < 0) return r;
     6de:	697b      	ldr	r3, [r7, #20]
     6e0:	2b00      	cmp	r3, #0
     6e2:	da01      	bge.n	6e8 <jsmn_parse+0x298>
     6e4:	697b      	ldr	r3, [r7, #20]
     6e6:	e04f      	b.n	788 <jsmn_parse+0x338>
				count++;
     6e8:	6a3b      	ldr	r3, [r7, #32]
     6ea:	3301      	adds	r3, #1
     6ec:	623b      	str	r3, [r7, #32]
				if (parser->toksuper != -1 && tokens != NULL)
     6ee:	68fb      	ldr	r3, [r7, #12]
     6f0:	689b      	ldr	r3, [r3, #8]
     6f2:	3301      	adds	r3, #1
     6f4:	d015      	beq.n	722 <jsmn_parse+0x2d2>
     6f6:	683b      	ldr	r3, [r7, #0]
     6f8:	2b00      	cmp	r3, #0
     6fa:	d012      	beq.n	722 <jsmn_parse+0x2d2>
					tokens[parser->toksuper].size++;
     6fc:	68fb      	ldr	r3, [r7, #12]
     6fe:	689b      	ldr	r3, [r3, #8]
     700:	011b      	lsls	r3, r3, #4
     702:	683a      	ldr	r2, [r7, #0]
     704:	18d3      	adds	r3, r2, r3
     706:	68da      	ldr	r2, [r3, #12]
     708:	3201      	adds	r2, #1
     70a:	60da      	str	r2, [r3, #12]
				break;
     70c:	e009      	b.n	722 <jsmn_parse+0x2d2>
				count++;
				if (parser->toksuper != -1 && tokens != NULL)
					tokens[parser->toksuper].size++;
				break;
			case '\t' : case '\r' : case '\n' : case ' ':
				break;
     70e:	46c0      	nop			; (mov r8, r8)
     710:	e008      	b.n	724 <jsmn_parse+0x2d4>
		c = js[parser->pos];
		switch (c) {
			case '{': case '[':
				count++;
				if (tokens == NULL) {
					break;
     712:	46c0      	nop			; (mov r8, r8)
     714:	e006      	b.n	724 <jsmn_parse+0x2d4>
				token->start = parser->pos;
				parser->toksuper = parser->toknext - 1;
				break;
			case '}': case ']':
				if (tokens == NULL)
					break;
     716:	46c0      	nop			; (mov r8, r8)
     718:	e004      	b.n	724 <jsmn_parse+0x2d4>
				r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
				if (r < 0) return r;
				count++;
				if (parser->toksuper != -1 && tokens != NULL)
					tokens[parser->toksuper].size++;
				break;
     71a:	46c0      	nop			; (mov r8, r8)
     71c:	e002      	b.n	724 <jsmn_parse+0x2d4>
							}
						}
					}
#endif
				}
				break;
     71e:	46c0      	nop			; (mov r8, r8)
     720:	e000      	b.n	724 <jsmn_parse+0x2d4>
				r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
				if (r < 0) return r;
				count++;
				if (parser->toksuper != -1 && tokens != NULL)
					tokens[parser->toksuper].size++;
				break;
     722:	46c0      	nop			; (mov r8, r8)
	int r;
	int i;
	jsmntok_t *token;
	int count = parser->toknext;

	for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
     724:	68fb      	ldr	r3, [r7, #12]
     726:	681b      	ldr	r3, [r3, #0]
     728:	1c5a      	adds	r2, r3, #1
     72a:	68fb      	ldr	r3, [r7, #12]
     72c:	601a      	str	r2, [r3, #0]
     72e:	68fb      	ldr	r3, [r7, #12]
     730:	681a      	ldr	r2, [r3, #0]
     732:	687b      	ldr	r3, [r7, #4]
     734:	429a      	cmp	r2, r3
     736:	d207      	bcs.n	748 <jsmn_parse+0x2f8>
     738:	68fb      	ldr	r3, [r7, #12]
     73a:	681b      	ldr	r3, [r3, #0]
     73c:	68ba      	ldr	r2, [r7, #8]
     73e:	18d3      	adds	r3, r2, r3
     740:	781b      	ldrb	r3, [r3, #0]
     742:	2b00      	cmp	r3, #0
     744:	d000      	beq.n	748 <jsmn_parse+0x2f8>
     746:	e68e      	b.n	466 <jsmn_parse+0x16>
				return JSMN_ERROR_INVAL;
#endif
		}
	}

	if (tokens != NULL) {
     748:	683b      	ldr	r3, [r7, #0]
     74a:	2b00      	cmp	r3, #0
     74c:	d01b      	beq.n	786 <jsmn_parse+0x336>
		for (i = parser->toknext - 1; i >= 0; i--) {
     74e:	68fb      	ldr	r3, [r7, #12]
     750:	685b      	ldr	r3, [r3, #4]
     752:	3b01      	subs	r3, #1
     754:	627b      	str	r3, [r7, #36]	; 0x24
     756:	e013      	b.n	780 <jsmn_parse+0x330>
			/* Unmatched opened object or array */
			if (tokens[i].start != -1 && tokens[i].end == -1) {
     758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     75a:	011b      	lsls	r3, r3, #4
     75c:	683a      	ldr	r2, [r7, #0]
     75e:	18d3      	adds	r3, r2, r3
     760:	685b      	ldr	r3, [r3, #4]
     762:	3301      	adds	r3, #1
     764:	d009      	beq.n	77a <jsmn_parse+0x32a>
     766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     768:	011b      	lsls	r3, r3, #4
     76a:	683a      	ldr	r2, [r7, #0]
     76c:	18d3      	adds	r3, r2, r3
     76e:	689b      	ldr	r3, [r3, #8]
     770:	3301      	adds	r3, #1
     772:	d102      	bne.n	77a <jsmn_parse+0x32a>
				return JSMN_ERROR_PART;
     774:	2303      	movs	r3, #3
     776:	425b      	negs	r3, r3
     778:	e006      	b.n	788 <jsmn_parse+0x338>
#endif
		}
	}

	if (tokens != NULL) {
		for (i = parser->toknext - 1; i >= 0; i--) {
     77a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     77c:	3b01      	subs	r3, #1
     77e:	627b      	str	r3, [r7, #36]	; 0x24
     780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     782:	2b00      	cmp	r3, #0
     784:	dae8      	bge.n	758 <jsmn_parse+0x308>
				return JSMN_ERROR_PART;
			}
		}
	}

	return count;
     786:	6a3b      	ldr	r3, [r7, #32]
}
     788:	0018      	movs	r0, r3
     78a:	46bd      	mov	sp, r7
     78c:	b00b      	add	sp, #44	; 0x2c
     78e:	bd90      	pop	{r4, r7, pc}
     790:	00000121 	.word	0x00000121
     794:	0000029d 	.word	0x0000029d
     798:	000001a5 	.word	0x000001a5

0000079c <jsmn_init>:

/**
 * Creates a new parser based over a given  buffer with an array of tokens
 * available.
 */
void jsmn_init(jsmn_parser *parser) {
     79c:	b580      	push	{r7, lr}
     79e:	b082      	sub	sp, #8
     7a0:	af00      	add	r7, sp, #0
     7a2:	6078      	str	r0, [r7, #4]
	parser->pos = 0;
     7a4:	687b      	ldr	r3, [r7, #4]
     7a6:	2200      	movs	r2, #0
     7a8:	601a      	str	r2, [r3, #0]
	parser->toknext = 0;
     7aa:	687b      	ldr	r3, [r7, #4]
     7ac:	2200      	movs	r2, #0
     7ae:	605a      	str	r2, [r3, #4]
	parser->toksuper = -1;
     7b0:	687b      	ldr	r3, [r7, #4]
     7b2:	2201      	movs	r2, #1
     7b4:	4252      	negs	r2, r2
     7b6:	609a      	str	r2, [r3, #8]
}
     7b8:	46c0      	nop			; (mov r8, r8)
     7ba:	46bd      	mov	sp, r7
     7bc:	b002      	add	sp, #8
     7be:	bd80      	pop	{r7, pc}

000007c0 <temp_setpoint_handler>:
    uint8_t string_size;
    void (*handler)(char *msg, jsmntok_t *key, jsmntok_t *value);
} wifi_handler_t;

static void temp_setpoint_handler(char *msg, jsmntok_t *key, jsmntok_t *value) 
{
     7c0:	b580      	push	{r7, lr}
     7c2:	b086      	sub	sp, #24
     7c4:	af00      	add	r7, sp, #0
     7c6:	60f8      	str	r0, [r7, #12]
     7c8:	60b9      	str	r1, [r7, #8]
     7ca:	607a      	str	r2, [r7, #4]
    char set_point[4] = {0};
     7cc:	2314      	movs	r3, #20
     7ce:	18fb      	adds	r3, r7, r3
     7d0:	2200      	movs	r2, #0
     7d2:	601a      	str	r2, [r3, #0]

    memcpy(set_point, &msg[value->start], value->end - value->start);
     7d4:	687b      	ldr	r3, [r7, #4]
     7d6:	685b      	ldr	r3, [r3, #4]
     7d8:	001a      	movs	r2, r3
     7da:	68fb      	ldr	r3, [r7, #12]
     7dc:	1899      	adds	r1, r3, r2
     7de:	687b      	ldr	r3, [r7, #4]
     7e0:	689a      	ldr	r2, [r3, #8]
     7e2:	687b      	ldr	r3, [r7, #4]
     7e4:	685b      	ldr	r3, [r3, #4]
     7e6:	1ad3      	subs	r3, r2, r3
     7e8:	001a      	movs	r2, r3
     7ea:	2314      	movs	r3, #20
     7ec:	18fb      	adds	r3, r7, r3
     7ee:	0018      	movs	r0, r3
     7f0:	4b07      	ldr	r3, [pc, #28]	; (810 <temp_setpoint_handler+0x50>)
     7f2:	4798      	blx	r3
    thermal_set_temperature((uint8_t) atoi(set_point));
     7f4:	2314      	movs	r3, #20
     7f6:	18fb      	adds	r3, r7, r3
     7f8:	0018      	movs	r0, r3
     7fa:	4b06      	ldr	r3, [pc, #24]	; (814 <temp_setpoint_handler+0x54>)
     7fc:	4798      	blx	r3
     7fe:	0003      	movs	r3, r0
     800:	b2db      	uxtb	r3, r3
     802:	0018      	movs	r0, r3
     804:	4b04      	ldr	r3, [pc, #16]	; (818 <temp_setpoint_handler+0x58>)
     806:	4798      	blx	r3
}
     808:	46c0      	nop			; (mov r8, r8)
     80a:	46bd      	mov	sp, r7
     80c:	b006      	add	sp, #24
     80e:	bd80      	pop	{r7, pc}
     810:	00010e21 	.word	0x00010e21
     814:	00010d81 	.word	0x00010d81
     818:	00002759 	.word	0x00002759

0000081c <socket_resolve_cb>:
 *
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
     81c:	b5b0      	push	{r4, r5, r7, lr}
     81e:	b084      	sub	sp, #16
     820:	af02      	add	r7, sp, #8
     822:	6078      	str	r0, [r7, #4]
     824:	6039      	str	r1, [r7, #0]
	printf("socket_resolve_cb: %s resolved with IP %d.%d.%d.%d\r\n",
     826:	683b      	ldr	r3, [r7, #0]
     828:	22ff      	movs	r2, #255	; 0xff
     82a:	4013      	ands	r3, r2
     82c:	001c      	movs	r4, r3
			hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
     82e:	683b      	ldr	r3, [r7, #0]
     830:	0a1b      	lsrs	r3, r3, #8
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
	printf("socket_resolve_cb: %s resolved with IP %d.%d.%d.%d\r\n",
     832:	001a      	movs	r2, r3
     834:	23ff      	movs	r3, #255	; 0xff
     836:	401a      	ands	r2, r3
     838:	0015      	movs	r5, r2
			hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
     83a:	683b      	ldr	r3, [r7, #0]
     83c:	0c1b      	lsrs	r3, r3, #16
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
	printf("socket_resolve_cb: %s resolved with IP %d.%d.%d.%d\r\n",
     83e:	001a      	movs	r2, r3
     840:	23ff      	movs	r3, #255	; 0xff
     842:	4013      	ands	r3, r2
			hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
     844:	683a      	ldr	r2, [r7, #0]
     846:	0e12      	lsrs	r2, r2, #24
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
	printf("socket_resolve_cb: %s resolved with IP %d.%d.%d.%d\r\n",
     848:	6879      	ldr	r1, [r7, #4]
     84a:	4808      	ldr	r0, [pc, #32]	; (86c <socket_resolve_cb+0x50>)
     84c:	9201      	str	r2, [sp, #4]
     84e:	9300      	str	r3, [sp, #0]
     850:	002b      	movs	r3, r5
     852:	0022      	movs	r2, r4
     854:	4c06      	ldr	r4, [pc, #24]	; (870 <socket_resolve_cb+0x54>)
     856:	47a0      	blx	r4
			hostName,
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
	handle_dns_found((char *)hostName, hostIp);
     858:	683a      	ldr	r2, [r7, #0]
     85a:	687b      	ldr	r3, [r7, #4]
     85c:	0011      	movs	r1, r2
     85e:	0018      	movs	r0, r3
     860:	4b04      	ldr	r3, [pc, #16]	; (874 <socket_resolve_cb+0x58>)
     862:	4798      	blx	r3
}
     864:	46c0      	nop			; (mov r8, r8)
     866:	46bd      	mov	sp, r7
     868:	b002      	add	sp, #8
     86a:	bdb0      	pop	{r4, r5, r7, pc}
     86c:	00012720 	.word	0x00012720
     870:	00011525 	.word	0x00011525
     874:	000101dd 	.word	0x000101dd

00000878 <m2m_tcp_socket_handler>:
 *  - [SOCKET_MSG_SENDTO](@ref SOCKET_MSG_SENDTO)
 *  - [SOCKET_MSG_RECVFROM](@ref SOCKET_MSG_RECVFROM)
 * \param[in] msg_data A structure contains notification informations.
 */
static void m2m_tcp_socket_handler(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
     878:	b580      	push	{r7, lr}
     87a:	b082      	sub	sp, #8
     87c:	af00      	add	r7, sp, #0
     87e:	603a      	str	r2, [r7, #0]
     880:	1dfb      	adds	r3, r7, #7
     882:	1c02      	adds	r2, r0, #0
     884:	701a      	strb	r2, [r3, #0]
     886:	1dbb      	adds	r3, r7, #6
     888:	1c0a      	adds	r2, r1, #0
     88a:	701a      	strb	r2, [r3, #0]
	handle_tcpip(sock, u8Msg, pvMsg);
     88c:	683a      	ldr	r2, [r7, #0]
     88e:	1dbb      	adds	r3, r7, #6
     890:	7819      	ldrb	r1, [r3, #0]
     892:	1dfb      	adds	r3, r7, #7
     894:	781b      	ldrb	r3, [r3, #0]
     896:	b25b      	sxtb	r3, r3
     898:	0018      	movs	r0, r3
     89a:	4b03      	ldr	r3, [pc, #12]	; (8a8 <m2m_tcp_socket_handler+0x30>)
     89c:	4798      	blx	r3
}
     89e:	46c0      	nop			; (mov r8, r8)
     8a0:	46bd      	mov	sp, r7
     8a2:	b002      	add	sp, #8
     8a4:	bd80      	pop	{r7, pc}
     8a6:	46c0      	nop			; (mov r8, r8)
     8a8:	0001024d 	.word	0x0001024d

000008ac <m2m_wifi_state>:
 *  - tstrM2MAPResp
 *  - tstrM2mScanDone
 *  - tstrM2mWifiscanResult
 */
static void m2m_wifi_state(uint8_t u8MsgType, void *pvMsg)
{
     8ac:	b590      	push	{r4, r7, lr}
     8ae:	b087      	sub	sp, #28
     8b0:	af02      	add	r7, sp, #8
     8b2:	0002      	movs	r2, r0
     8b4:	6039      	str	r1, [r7, #0]
     8b6:	1dfb      	adds	r3, r7, #7
     8b8:	701a      	strb	r2, [r3, #0]
	switch (u8MsgType) {
     8ba:	1dfb      	adds	r3, r7, #7
     8bc:	781b      	ldrb	r3, [r3, #0]
     8be:	2b2c      	cmp	r3, #44	; 0x2c
     8c0:	d002      	beq.n	8c8 <m2m_wifi_state+0x1c>
     8c2:	2b32      	cmp	r3, #50	; 0x32
     8c4:	d025      	beq.n	912 <m2m_wifi_state+0x66>
		break;
	}

	default:
	{
		break;
     8c6:	e042      	b.n	94e <m2m_wifi_state+0xa2>
static void m2m_wifi_state(uint8_t u8MsgType, void *pvMsg)
{
	switch (u8MsgType) {
	case M2M_WIFI_RESP_CON_STATE_CHANGED:
	{
		tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
     8c8:	683b      	ldr	r3, [r7, #0]
     8ca:	60fb      	str	r3, [r7, #12]
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
     8cc:	68fb      	ldr	r3, [r7, #12]
     8ce:	781b      	ldrb	r3, [r3, #0]
     8d0:	2b01      	cmp	r3, #1
     8d2:	d104      	bne.n	8de <m2m_wifi_state+0x32>
			printf("m2m_wifi_state: M2M_WIFI_RESP_CON_STATE_CHANGED: CONNECTED\r\n");
     8d4:	4b20      	ldr	r3, [pc, #128]	; (958 <m2m_wifi_state+0xac>)
     8d6:	0018      	movs	r0, r3
     8d8:	4b20      	ldr	r3, [pc, #128]	; (95c <m2m_wifi_state+0xb0>)
     8da:	4798      	blx	r3
				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
						MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			}
		}

		break;
     8dc:	e036      	b.n	94c <m2m_wifi_state+0xa0>
	case M2M_WIFI_RESP_CON_STATE_CHANGED:
	{
		tstrM2mWifiStateChanged *pstrWifiState = (tstrM2mWifiStateChanged *)pvMsg;
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
			printf("m2m_wifi_state: M2M_WIFI_RESP_CON_STATE_CHANGED: CONNECTED\r\n");
		} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
     8de:	68fb      	ldr	r3, [r7, #12]
     8e0:	781b      	ldrb	r3, [r3, #0]
     8e2:	2b00      	cmp	r3, #0
     8e4:	d132      	bne.n	94c <m2m_wifi_state+0xa0>
			printf("m2m_wifi_state: M2M_WIFI_RESP_CON_STATE_CHANGED: DISCONNECTED\r\n");
     8e6:	4b1e      	ldr	r3, [pc, #120]	; (960 <m2m_wifi_state+0xb4>)
     8e8:	0018      	movs	r0, r3
     8ea:	4b1c      	ldr	r3, [pc, #112]	; (95c <m2m_wifi_state+0xb0>)
     8ec:	4798      	blx	r3
			if (WifiStateConnected == gWifiState) {
     8ee:	4b1d      	ldr	r3, [pc, #116]	; (964 <m2m_wifi_state+0xb8>)
     8f0:	781b      	ldrb	r3, [r3, #0]
     8f2:	b2db      	uxtb	r3, r3
     8f4:	2b03      	cmp	r3, #3
     8f6:	d129      	bne.n	94c <m2m_wifi_state+0xa0>
				gWifiState = WifiStateDisConnected;
     8f8:	4b1a      	ldr	r3, [pc, #104]	; (964 <m2m_wifi_state+0xb8>)
     8fa:	2204      	movs	r2, #4
     8fc:	701a      	strb	r2, [r3, #0]
				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
     8fe:	4a1a      	ldr	r2, [pc, #104]	; (968 <m2m_wifi_state+0xbc>)
     900:	481a      	ldr	r0, [pc, #104]	; (96c <m2m_wifi_state+0xc0>)
     902:	23ff      	movs	r3, #255	; 0xff
     904:	9300      	str	r3, [sp, #0]
     906:	0013      	movs	r3, r2
     908:	2202      	movs	r2, #2
     90a:	211b      	movs	r1, #27
     90c:	4c18      	ldr	r4, [pc, #96]	; (970 <m2m_wifi_state+0xc4>)
     90e:	47a0      	blx	r4
						MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			}
		}

		break;
     910:	e01c      	b.n	94c <m2m_wifi_state+0xa0>
	}

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
     912:	683b      	ldr	r3, [r7, #0]
     914:	60bb      	str	r3, [r7, #8]
		gu32connectEndTime = gu32MsTicks;
     916:	4b17      	ldr	r3, [pc, #92]	; (974 <m2m_wifi_state+0xc8>)
     918:	681a      	ldr	r2, [r3, #0]
     91a:	4b17      	ldr	r3, [pc, #92]	; (978 <m2m_wifi_state+0xcc>)
     91c:	601a      	str	r2, [r3, #0]
		printf("m2m_wifi_state: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
     91e:	68bb      	ldr	r3, [r7, #8]
     920:	781b      	ldrb	r3, [r3, #0]

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
		gu32connectEndTime = gu32MsTicks;
		printf("m2m_wifi_state: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
     922:	0019      	movs	r1, r3
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
     924:	68bb      	ldr	r3, [r7, #8]
     926:	3301      	adds	r3, #1
     928:	781b      	ldrb	r3, [r3, #0]

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
		gu32connectEndTime = gu32MsTicks;
		printf("m2m_wifi_state: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
     92a:	001a      	movs	r2, r3
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
     92c:	68bb      	ldr	r3, [r7, #8]
     92e:	3302      	adds	r3, #2
     930:	781b      	ldrb	r3, [r3, #0]

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
		gu32connectEndTime = gu32MsTicks;
		printf("m2m_wifi_state: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
     932:	001c      	movs	r4, r3
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
     934:	68bb      	ldr	r3, [r7, #8]
     936:	3303      	adds	r3, #3
     938:	781b      	ldrb	r3, [r3, #0]

	case M2M_WIFI_REQ_DHCP_CONF:
	{
		uint8_t *pu8IPAddress = (uint8_t *)pvMsg;
		gu32connectEndTime = gu32MsTicks;
		printf("m2m_wifi_state: M2M_WIFI_REQ_DHCP_CONF: IP is %u.%u.%u.%u\r\n",
     93a:	4810      	ldr	r0, [pc, #64]	; (97c <m2m_wifi_state+0xd0>)
     93c:	9300      	str	r3, [sp, #0]
     93e:	0023      	movs	r3, r4
     940:	4c0f      	ldr	r4, [pc, #60]	; (980 <m2m_wifi_state+0xd4>)
     942:	47a0      	blx	r4
				pu8IPAddress[0], pu8IPAddress[1], pu8IPAddress[2], pu8IPAddress[3]);
		gWifiState = WifiStateConnected;
     944:	4b07      	ldr	r3, [pc, #28]	; (964 <m2m_wifi_state+0xb8>)
     946:	2203      	movs	r2, #3
     948:	701a      	strb	r2, [r3, #0]

		break;
     94a:	e000      	b.n	94e <m2m_wifi_state+0xa2>
				m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
						MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			}
		}

		break;
     94c:	46c0      	nop			; (mov r8, r8)
	default:
	{
		break;
	}
	}
}
     94e:	46c0      	nop			; (mov r8, r8)
     950:	46bd      	mov	sp, r7
     952:	b005      	add	sp, #20
     954:	bd90      	pop	{r4, r7, pc}
     956:	46c0      	nop			; (mov r8, r8)
     958:	00012758 	.word	0x00012758
     95c:	00011645 	.word	0x00011645
     960:	00012794 	.word	0x00012794
     964:	200000bc 	.word	0x200000bc
     968:	000127d4 	.word	0x000127d4
     96c:	000127e0 	.word	0x000127e0
     970:	00005309 	.word	0x00005309
     974:	200000c0 	.word	0x200000c0
     978:	200000d0 	.word	0x200000d0
     97c:	000127fc 	.word	0x000127fc
     980:	00011525 	.word	0x00011525

00000984 <set_dev_name_to_mac>:

static void set_dev_name_to_mac(uint8 *name, uint8 *mac_addr)
{
     984:	b590      	push	{r4, r7, lr}
     986:	b085      	sub	sp, #20
     988:	af00      	add	r7, sp, #0
     98a:	6078      	str	r0, [r7, #4]
     98c:	6039      	str	r1, [r7, #0]
    /* Name must be in the format WINC1500_00:00 */
    uint16 len;

    len = m2m_strlen(name);
     98e:	230e      	movs	r3, #14
     990:	18fc      	adds	r4, r7, r3
     992:	687b      	ldr	r3, [r7, #4]
     994:	0018      	movs	r0, r3
     996:	4b47      	ldr	r3, [pc, #284]	; (ab4 <set_dev_name_to_mac+0x130>)
     998:	4798      	blx	r3
     99a:	0003      	movs	r3, r0
     99c:	8023      	strh	r3, [r4, #0]
    if (len >= 5) {
     99e:	230e      	movs	r3, #14
     9a0:	18fb      	adds	r3, r7, r3
     9a2:	881b      	ldrh	r3, [r3, #0]
     9a4:	2b04      	cmp	r3, #4
     9a6:	d800      	bhi.n	9aa <set_dev_name_to_mac+0x26>
     9a8:	e07f      	b.n	aaa <set_dev_name_to_mac+0x126>
        name[len - 1] = HEX2ASCII((mac_addr[5] >> 0) & 0x0f);
     9aa:	230e      	movs	r3, #14
     9ac:	18fb      	adds	r3, r7, r3
     9ae:	881b      	ldrh	r3, [r3, #0]
     9b0:	3b01      	subs	r3, #1
     9b2:	687a      	ldr	r2, [r7, #4]
     9b4:	18d2      	adds	r2, r2, r3
     9b6:	683b      	ldr	r3, [r7, #0]
     9b8:	3305      	adds	r3, #5
     9ba:	781b      	ldrb	r3, [r3, #0]
     9bc:	0019      	movs	r1, r3
     9be:	230f      	movs	r3, #15
     9c0:	400b      	ands	r3, r1
     9c2:	2b09      	cmp	r3, #9
     9c4:	dd08      	ble.n	9d8 <set_dev_name_to_mac+0x54>
     9c6:	683b      	ldr	r3, [r7, #0]
     9c8:	3305      	adds	r3, #5
     9ca:	781b      	ldrb	r3, [r3, #0]
     9cc:	210f      	movs	r1, #15
     9ce:	400b      	ands	r3, r1
     9d0:	b2db      	uxtb	r3, r3
     9d2:	3337      	adds	r3, #55	; 0x37
     9d4:	b2db      	uxtb	r3, r3
     9d6:	e007      	b.n	9e8 <set_dev_name_to_mac+0x64>
     9d8:	683b      	ldr	r3, [r7, #0]
     9da:	3305      	adds	r3, #5
     9dc:	781b      	ldrb	r3, [r3, #0]
     9de:	210f      	movs	r1, #15
     9e0:	400b      	ands	r3, r1
     9e2:	b2db      	uxtb	r3, r3
     9e4:	3330      	adds	r3, #48	; 0x30
     9e6:	b2db      	uxtb	r3, r3
     9e8:	7013      	strb	r3, [r2, #0]
        name[len - 2] = HEX2ASCII((mac_addr[5] >> 4) & 0x0f);
     9ea:	230e      	movs	r3, #14
     9ec:	18fb      	adds	r3, r7, r3
     9ee:	881b      	ldrh	r3, [r3, #0]
     9f0:	3b02      	subs	r3, #2
     9f2:	687a      	ldr	r2, [r7, #4]
     9f4:	18d2      	adds	r2, r2, r3
     9f6:	683b      	ldr	r3, [r7, #0]
     9f8:	3305      	adds	r3, #5
     9fa:	781b      	ldrb	r3, [r3, #0]
     9fc:	091b      	lsrs	r3, r3, #4
     9fe:	b2db      	uxtb	r3, r3
     a00:	0019      	movs	r1, r3
     a02:	230f      	movs	r3, #15
     a04:	400b      	ands	r3, r1
     a06:	2b09      	cmp	r3, #9
     a08:	dd07      	ble.n	a1a <set_dev_name_to_mac+0x96>
     a0a:	683b      	ldr	r3, [r7, #0]
     a0c:	3305      	adds	r3, #5
     a0e:	781b      	ldrb	r3, [r3, #0]
     a10:	091b      	lsrs	r3, r3, #4
     a12:	b2db      	uxtb	r3, r3
     a14:	3337      	adds	r3, #55	; 0x37
     a16:	b2db      	uxtb	r3, r3
     a18:	e006      	b.n	a28 <set_dev_name_to_mac+0xa4>
     a1a:	683b      	ldr	r3, [r7, #0]
     a1c:	3305      	adds	r3, #5
     a1e:	781b      	ldrb	r3, [r3, #0]
     a20:	091b      	lsrs	r3, r3, #4
     a22:	b2db      	uxtb	r3, r3
     a24:	3330      	adds	r3, #48	; 0x30
     a26:	b2db      	uxtb	r3, r3
     a28:	7013      	strb	r3, [r2, #0]
        name[len - 4] = HEX2ASCII((mac_addr[4] >> 0) & 0x0f);
     a2a:	230e      	movs	r3, #14
     a2c:	18fb      	adds	r3, r7, r3
     a2e:	881b      	ldrh	r3, [r3, #0]
     a30:	3b04      	subs	r3, #4
     a32:	687a      	ldr	r2, [r7, #4]
     a34:	18d2      	adds	r2, r2, r3
     a36:	683b      	ldr	r3, [r7, #0]
     a38:	3304      	adds	r3, #4
     a3a:	781b      	ldrb	r3, [r3, #0]
     a3c:	0019      	movs	r1, r3
     a3e:	230f      	movs	r3, #15
     a40:	400b      	ands	r3, r1
     a42:	2b09      	cmp	r3, #9
     a44:	dd08      	ble.n	a58 <set_dev_name_to_mac+0xd4>
     a46:	683b      	ldr	r3, [r7, #0]
     a48:	3304      	adds	r3, #4
     a4a:	781b      	ldrb	r3, [r3, #0]
     a4c:	210f      	movs	r1, #15
     a4e:	400b      	ands	r3, r1
     a50:	b2db      	uxtb	r3, r3
     a52:	3337      	adds	r3, #55	; 0x37
     a54:	b2db      	uxtb	r3, r3
     a56:	e007      	b.n	a68 <set_dev_name_to_mac+0xe4>
     a58:	683b      	ldr	r3, [r7, #0]
     a5a:	3304      	adds	r3, #4
     a5c:	781b      	ldrb	r3, [r3, #0]
     a5e:	210f      	movs	r1, #15
     a60:	400b      	ands	r3, r1
     a62:	b2db      	uxtb	r3, r3
     a64:	3330      	adds	r3, #48	; 0x30
     a66:	b2db      	uxtb	r3, r3
     a68:	7013      	strb	r3, [r2, #0]
        name[len - 5] = HEX2ASCII((mac_addr[4] >> 4) & 0x0f);
     a6a:	230e      	movs	r3, #14
     a6c:	18fb      	adds	r3, r7, r3
     a6e:	881b      	ldrh	r3, [r3, #0]
     a70:	3b05      	subs	r3, #5
     a72:	687a      	ldr	r2, [r7, #4]
     a74:	18d2      	adds	r2, r2, r3
     a76:	683b      	ldr	r3, [r7, #0]
     a78:	3304      	adds	r3, #4
     a7a:	781b      	ldrb	r3, [r3, #0]
     a7c:	091b      	lsrs	r3, r3, #4
     a7e:	b2db      	uxtb	r3, r3
     a80:	0019      	movs	r1, r3
     a82:	230f      	movs	r3, #15
     a84:	400b      	ands	r3, r1
     a86:	2b09      	cmp	r3, #9
     a88:	dd07      	ble.n	a9a <set_dev_name_to_mac+0x116>
     a8a:	683b      	ldr	r3, [r7, #0]
     a8c:	3304      	adds	r3, #4
     a8e:	781b      	ldrb	r3, [r3, #0]
     a90:	091b      	lsrs	r3, r3, #4
     a92:	b2db      	uxtb	r3, r3
     a94:	3337      	adds	r3, #55	; 0x37
     a96:	b2db      	uxtb	r3, r3
     a98:	e006      	b.n	aa8 <set_dev_name_to_mac+0x124>
     a9a:	683b      	ldr	r3, [r7, #0]
     a9c:	3304      	adds	r3, #4
     a9e:	781b      	ldrb	r3, [r3, #0]
     aa0:	091b      	lsrs	r3, r3, #4
     aa2:	b2db      	uxtb	r3, r3
     aa4:	3330      	adds	r3, #48	; 0x30
     aa6:	b2db      	uxtb	r3, r3
     aa8:	7013      	strb	r3, [r2, #0]
    }
}
     aaa:	46c0      	nop			; (mov r8, r8)
     aac:	46bd      	mov	sp, r7
     aae:	b005      	add	sp, #20
     ab0:	bd90      	pop	{r4, r7, pc}
     ab2:	46c0      	nop			; (mov r8, r8)
     ab4:	00003f69 	.word	0x00003f69

00000ab8 <wifi_init>:

void wifi_init(void)
{
     ab8:	b590      	push	{r4, r7, lr}
     aba:	b08d      	sub	sp, #52	; 0x34
     abc:	af02      	add	r7, sp, #8
    int8_t s8InitStatus;
    uint8 mac_addr[6];
    uint8 u8IsMacAddrValid;    

    /* Initialize the Wi-Fi BSP. */
    nm_bsp_init();
     abe:	4b3b      	ldr	r3, [pc, #236]	; (bac <wifi_init+0xf4>)
     ac0:	4798      	blx	r3

    /* Initialize Wi-Fi parameters structure. */
    memset((uint8_t *)&wifiInitParam, 0, sizeof(tstrWifiInitParam));
     ac2:	230c      	movs	r3, #12
     ac4:	18fb      	adds	r3, r7, r3
     ac6:	2218      	movs	r2, #24
     ac8:	2100      	movs	r1, #0
     aca:	0018      	movs	r0, r3
     acc:	4b38      	ldr	r3, [pc, #224]	; (bb0 <wifi_init+0xf8>)
     ace:	4798      	blx	r3
    wifiInitParam.pfAppWifiCb = m2m_wifi_state;
     ad0:	230c      	movs	r3, #12
     ad2:	18fb      	adds	r3, r7, r3
     ad4:	4a37      	ldr	r2, [pc, #220]	; (bb4 <wifi_init+0xfc>)
     ad6:	601a      	str	r2, [r3, #0]

    gu32connectStartTime = gu32MsTicks;
     ad8:	4b37      	ldr	r3, [pc, #220]	; (bb8 <wifi_init+0x100>)
     ada:	681a      	ldr	r2, [r3, #0]
     adc:	4b37      	ldr	r3, [pc, #220]	; (bbc <wifi_init+0x104>)
     ade:	601a      	str	r2, [r3, #0]
    /* Initialize WINC1500 Wi-Fi driver with data and status callbacks. */
    s8InitStatus = m2m_wifi_init(&wifiInitParam);
     ae0:	2327      	movs	r3, #39	; 0x27
     ae2:	18fc      	adds	r4, r7, r3
     ae4:	230c      	movs	r3, #12
     ae6:	18fb      	adds	r3, r7, r3
     ae8:	0018      	movs	r0, r3
     aea:	4b35      	ldr	r3, [pc, #212]	; (bc0 <wifi_init+0x108>)
     aec:	4798      	blx	r3
     aee:	0003      	movs	r3, r0
     af0:	7023      	strb	r3, [r4, #0]
    if (M2M_SUCCESS != s8InitStatus) {
     af2:	2327      	movs	r3, #39	; 0x27
     af4:	18fb      	adds	r3, r7, r3
     af6:	781b      	ldrb	r3, [r3, #0]
     af8:	b25b      	sxtb	r3, r3
     afa:	2b00      	cmp	r3, #0
     afc:	d004      	beq.n	b08 <wifi_init+0x50>
        printf("main: m2m_wifi_init call error!\r\n");
     afe:	4b31      	ldr	r3, [pc, #196]	; (bc4 <wifi_init+0x10c>)
     b00:	0018      	movs	r0, r3
     b02:	4b31      	ldr	r3, [pc, #196]	; (bc8 <wifi_init+0x110>)
     b04:	4798      	blx	r3
        while (1) {
        }
     b06:	e7fe      	b.n	b06 <wifi_init+0x4e>
    }

    /* Initialize Socket API. */
    socketInit();
     b08:	4b30      	ldr	r3, [pc, #192]	; (bcc <wifi_init+0x114>)
     b0a:	4798      	blx	r3
    registerSocketCallback(m2m_tcp_socket_handler, socket_resolve_cb);
     b0c:	4a30      	ldr	r2, [pc, #192]	; (bd0 <wifi_init+0x118>)
     b0e:	4b31      	ldr	r3, [pc, #196]	; (bd4 <wifi_init+0x11c>)
     b10:	0011      	movs	r1, r2
     b12:	0018      	movs	r0, r3
     b14:	4b30      	ldr	r3, [pc, #192]	; (bd8 <wifi_init+0x120>)
     b16:	4798      	blx	r3

    /* Read MAC address to customize device name and AP name if enabled. */
    m2m_wifi_get_otp_mac_address(mac_addr, &u8IsMacAddrValid);
     b18:	1cfa      	adds	r2, r7, #3
     b1a:	1d3b      	adds	r3, r7, #4
     b1c:	0011      	movs	r1, r2
     b1e:	0018      	movs	r0, r3
     b20:	4b2e      	ldr	r3, [pc, #184]	; (bdc <wifi_init+0x124>)
     b22:	4798      	blx	r3
    if (!u8IsMacAddrValid) {
     b24:	1cfb      	adds	r3, r7, #3
     b26:	781b      	ldrb	r3, [r3, #0]
     b28:	2b00      	cmp	r3, #0
     b2a:	d108      	bne.n	b3e <wifi_init+0x86>
        printf("main: MAC address fuse bit has not been configured!\r\n");
     b2c:	4b2c      	ldr	r3, [pc, #176]	; (be0 <wifi_init+0x128>)
     b2e:	0018      	movs	r0, r3
     b30:	4b25      	ldr	r3, [pc, #148]	; (bc8 <wifi_init+0x110>)
     b32:	4798      	blx	r3
        printf("main: Use m2m_wifi_set_mac_address() API to set MAC address via software.\r\n");
     b34:	4b2b      	ldr	r3, [pc, #172]	; (be4 <wifi_init+0x12c>)
     b36:	0018      	movs	r0, r3
     b38:	4b23      	ldr	r3, [pc, #140]	; (bc8 <wifi_init+0x110>)
     b3a:	4798      	blx	r3
        while (1) {
        }
     b3c:	e7fe      	b.n	b3c <wifi_init+0x84>
    }
    m2m_wifi_get_mac_address(mac_addr);
     b3e:	1d3b      	adds	r3, r7, #4
     b40:	0018      	movs	r0, r3
     b42:	4b29      	ldr	r3, [pc, #164]	; (be8 <wifi_init+0x130>)
     b44:	4798      	blx	r3
    set_dev_name_to_mac((uint8 *)PubNubChannel, mac_addr);
     b46:	1d3a      	adds	r2, r7, #4
     b48:	4b28      	ldr	r3, [pc, #160]	; (bec <wifi_init+0x134>)
     b4a:	0011      	movs	r1, r2
     b4c:	0018      	movs	r0, r3
     b4e:	4b28      	ldr	r3, [pc, #160]	; (bf0 <wifi_init+0x138>)
     b50:	4798      	blx	r3
    printf("\r\n");
     b52:	4b28      	ldr	r3, [pc, #160]	; (bf4 <wifi_init+0x13c>)
     b54:	0018      	movs	r0, r3
     b56:	4b1c      	ldr	r3, [pc, #112]	; (bc8 <wifi_init+0x110>)
     b58:	4798      	blx	r3

    /* Initialize PubNub API. */
    printf("main: PubNub configured with following settings:\r\n");
     b5a:	4b27      	ldr	r3, [pc, #156]	; (bf8 <wifi_init+0x140>)
     b5c:	0018      	movs	r0, r3
     b5e:	4b1a      	ldr	r3, [pc, #104]	; (bc8 <wifi_init+0x110>)
     b60:	4798      	blx	r3
    printf("main:  - Publish key: \"%s\", Subscribe key: \"%s\", Channel: \"%s\".\r\n\r\n",
     b62:	4b22      	ldr	r3, [pc, #136]	; (bec <wifi_init+0x134>)
     b64:	4a25      	ldr	r2, [pc, #148]	; (bfc <wifi_init+0x144>)
     b66:	4926      	ldr	r1, [pc, #152]	; (c00 <wifi_init+0x148>)
     b68:	4826      	ldr	r0, [pc, #152]	; (c04 <wifi_init+0x14c>)
     b6a:	4c27      	ldr	r4, [pc, #156]	; (c08 <wifi_init+0x150>)
     b6c:	47a0      	blx	r4
    PubNubPublishKey, PubNubSubscribeKey, PubNubChannel);
    pPubNubCfg = pubnub_get_ctx(0);
     b6e:	2000      	movs	r0, #0
     b70:	4b26      	ldr	r3, [pc, #152]	; (c0c <wifi_init+0x154>)
     b72:	4798      	blx	r3
     b74:	0002      	movs	r2, r0
     b76:	4b26      	ldr	r3, [pc, #152]	; (c10 <wifi_init+0x158>)
     b78:	601a      	str	r2, [r3, #0]
    pubnub_init(pPubNubCfg, PubNubPublishKey, PubNubSubscribeKey);
     b7a:	4b25      	ldr	r3, [pc, #148]	; (c10 <wifi_init+0x158>)
     b7c:	681b      	ldr	r3, [r3, #0]
     b7e:	4a1f      	ldr	r2, [pc, #124]	; (bfc <wifi_init+0x144>)
     b80:	491f      	ldr	r1, [pc, #124]	; (c00 <wifi_init+0x148>)
     b82:	0018      	movs	r0, r3
     b84:	4b23      	ldr	r3, [pc, #140]	; (c14 <wifi_init+0x15c>)
     b86:	4798      	blx	r3

    /* Connect to AP using Wi-Fi settings from main.h. */
    printf("main: Wi-Fi connecting to AP using hardcoded credentials...\r\n");
     b88:	4b23      	ldr	r3, [pc, #140]	; (c18 <wifi_init+0x160>)
     b8a:	0018      	movs	r0, r3
     b8c:	4b0e      	ldr	r3, [pc, #56]	; (bc8 <wifi_init+0x110>)
     b8e:	4798      	blx	r3
    m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
     b90:	4a22      	ldr	r2, [pc, #136]	; (c1c <wifi_init+0x164>)
     b92:	4823      	ldr	r0, [pc, #140]	; (c20 <wifi_init+0x168>)
     b94:	23ff      	movs	r3, #255	; 0xff
     b96:	9300      	str	r3, [sp, #0]
     b98:	0013      	movs	r3, r2
     b9a:	2202      	movs	r2, #2
     b9c:	211b      	movs	r1, #27
     b9e:	4c21      	ldr	r4, [pc, #132]	; (c24 <wifi_init+0x16c>)
     ba0:	47a0      	blx	r4
    MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
}
     ba2:	46c0      	nop			; (mov r8, r8)
     ba4:	46bd      	mov	sp, r7
     ba6:	b00b      	add	sp, #44	; 0x2c
     ba8:	bd90      	pop	{r4, r7, pc}
     baa:	46c0      	nop			; (mov r8, r8)
     bac:	000035b1 	.word	0x000035b1
     bb0:	00010e33 	.word	0x00010e33
     bb4:	000008ad 	.word	0x000008ad
     bb8:	200000c0 	.word	0x200000c0
     bbc:	200000cc 	.word	0x200000cc
     bc0:	00005161 	.word	0x00005161
     bc4:	00012838 	.word	0x00012838
     bc8:	00011645 	.word	0x00011645
     bcc:	00008115 	.word	0x00008115
     bd0:	0000081d 	.word	0x0000081d
     bd4:	00000879 	.word	0x00000879
     bd8:	00008165 	.word	0x00008165
     bdc:	000057c5 	.word	0x000057c5
     be0:	0001285c 	.word	0x0001285c
     be4:	00012894 	.word	0x00012894
     be8:	00005839 	.word	0x00005839
     bec:	2000000c 	.word	0x2000000c
     bf0:	00000985 	.word	0x00000985
     bf4:	000128e0 	.word	0x000128e0
     bf8:	000128e4 	.word	0x000128e4
     bfc:	00012708 	.word	0x00012708
     c00:	00012700 	.word	0x00012700
     c04:	00012918 	.word	0x00012918
     c08:	00011525 	.word	0x00011525
     c0c:	000102f5 	.word	0x000102f5
     c10:	200000d4 	.word	0x200000d4
     c14:	00010345 	.word	0x00010345
     c18:	0001295c 	.word	0x0001295c
     c1c:	000127d4 	.word	0x000127d4
     c20:	000127e0 	.word	0x000127e0
     c24:	00005309 	.word	0x00005309

00000c28 <wifi_task_3s>:

void wifi_task_3s(void)
{
     c28:	b590      	push	{r4, r7, lr}
     c2a:	b0c5      	sub	sp, #276	; 0x114
     c2c:	af00      	add	r7, sp, #0
    double temperature = 0;
     c2e:	2300      	movs	r3, #0
     c30:	2400      	movs	r4, #0
     c32:	2284      	movs	r2, #132	; 0x84
     c34:	0052      	lsls	r2, r2, #1
     c36:	18ba      	adds	r2, r7, r2
     c38:	6013      	str	r3, [r2, #0]
     c3a:	6054      	str	r4, [r2, #4]
    uint16_t light = 0;
     c3c:	1dfb      	adds	r3, r7, #7
     c3e:	33ff      	adds	r3, #255	; 0xff
     c40:	2200      	movs	r2, #0
     c42:	801a      	strh	r2, [r3, #0]
    char buf[256] = {0};
     c44:	4b26      	ldr	r3, [pc, #152]	; (ce0 <wifi_task_3s+0xb8>)
     c46:	2288      	movs	r2, #136	; 0x88
     c48:	0052      	lsls	r2, r2, #1
     c4a:	4694      	mov	ip, r2
     c4c:	44bc      	add	ip, r7
     c4e:	4463      	add	r3, ip
     c50:	0018      	movs	r0, r3
     c52:	2380      	movs	r3, #128	; 0x80
     c54:	005b      	lsls	r3, r3, #1
     c56:	001a      	movs	r2, r3
     c58:	2100      	movs	r1, #0
     c5a:	4b22      	ldr	r3, [pc, #136]	; (ce4 <wifi_task_3s+0xbc>)
     c5c:	4798      	blx	r3
    display_state_t *disp = display_get_display_state();
     c5e:	4b22      	ldr	r3, [pc, #136]	; (ce8 <wifi_task_3s+0xc0>)
     c60:	4798      	blx	r3
     c62:	0003      	movs	r3, r0
     c64:	1c7a      	adds	r2, r7, #1
     c66:	32ff      	adds	r2, #255	; 0xff
     c68:	6013      	str	r3, [r2, #0]

    if (gWifiState == WifiStateConnected) {
     c6a:	4b20      	ldr	r3, [pc, #128]	; (cec <wifi_task_3s+0xc4>)
     c6c:	781b      	ldrb	r3, [r3, #0]
     c6e:	b2db      	uxtb	r3, r3
     c70:	2b03      	cmp	r3, #3
     c72:	d130      	bne.n	cd6 <wifi_task_3s+0xae>
        gu32publishDelay = gu32MsTicks;
     c74:	4b1e      	ldr	r3, [pc, #120]	; (cf0 <wifi_task_3s+0xc8>)
     c76:	681a      	ldr	r2, [r3, #0]
     c78:	4b1e      	ldr	r3, [pc, #120]	; (cf4 <wifi_task_3s+0xcc>)
     c7a:	601a      	str	r2, [r3, #0]
        //adc_start_conversion(&adc_instance);
        temperature = 0;
     c7c:	2300      	movs	r3, #0
     c7e:	2400      	movs	r4, #0
     c80:	2284      	movs	r2, #132	; 0x84
     c82:	0052      	lsls	r2, r2, #1
     c84:	18ba      	adds	r2, r7, r2
     c86:	6013      	str	r3, [r2, #0]
     c88:	6054      	str	r4, [r2, #4]
            (((4096 - light) * 100) / 4096),
            port_pin_get_output_level(LED0_PIN) ? "0" : "1");*/
        
        sprintf(buf, "{\"device\":\"%s\", \"water_temp\":\"%d\"}",
            PubNubChannel,
            thermal_get_water_temp());
     c8a:	4b1b      	ldr	r3, [pc, #108]	; (cf8 <wifi_task_3s+0xd0>)
     c8c:	4798      	blx	r3
     c8e:	0003      	movs	r3, r0
            PubNubChannel,
            thermal_get_water_temp(),
            (((4096 - light) * 100) / 4096),
            port_pin_get_output_level(LED0_PIN) ? "0" : "1");*/
        
        sprintf(buf, "{\"device\":\"%s\", \"water_temp\":\"%d\"}",
     c90:	4a1a      	ldr	r2, [pc, #104]	; (cfc <wifi_task_3s+0xd4>)
     c92:	491b      	ldr	r1, [pc, #108]	; (d00 <wifi_task_3s+0xd8>)
     c94:	0038      	movs	r0, r7
     c96:	4c1b      	ldr	r4, [pc, #108]	; (d04 <wifi_task_3s+0xdc>)
     c98:	47a0      	blx	r4
            PubNubChannel,
            thermal_get_water_temp());
    
        printf("main: publish event: {%s}\r\n", buf);
     c9a:	003a      	movs	r2, r7
     c9c:	4b1a      	ldr	r3, [pc, #104]	; (d08 <wifi_task_3s+0xe0>)
     c9e:	0011      	movs	r1, r2
     ca0:	0018      	movs	r0, r3
     ca2:	4b1a      	ldr	r3, [pc, #104]	; (d0c <wifi_task_3s+0xe4>)
     ca4:	4798      	blx	r3
        close(pPubNubCfg->tcp_socket);
     ca6:	4b1a      	ldr	r3, [pc, #104]	; (d10 <wifi_task_3s+0xe8>)
     ca8:	681b      	ldr	r3, [r3, #0]
     caa:	2253      	movs	r2, #83	; 0x53
     cac:	569b      	ldrsb	r3, [r3, r2]
     cae:	0018      	movs	r0, r3
     cb0:	4b18      	ldr	r3, [pc, #96]	; (d14 <wifi_task_3s+0xec>)
     cb2:	4798      	blx	r3
        pPubNubCfg->state = PS_IDLE;
     cb4:	4b16      	ldr	r3, [pc, #88]	; (d10 <wifi_task_3s+0xe8>)
     cb6:	681b      	ldr	r3, [r3, #0]
     cb8:	2252      	movs	r2, #82	; 0x52
     cba:	2100      	movs	r1, #0
     cbc:	5499      	strb	r1, [r3, r2]
        pPubNubCfg->last_result = PNR_IO_ERROR;
     cbe:	4b14      	ldr	r3, [pc, #80]	; (d10 <wifi_task_3s+0xe8>)
     cc0:	681b      	ldr	r3, [r3, #0]
     cc2:	2250      	movs	r2, #80	; 0x50
     cc4:	2102      	movs	r1, #2
     cc6:	5499      	strb	r1, [r3, r2]
        pubnub_publish(pPubNubCfg, PubNubChannel, buf);
     cc8:	4b11      	ldr	r3, [pc, #68]	; (d10 <wifi_task_3s+0xe8>)
     cca:	681b      	ldr	r3, [r3, #0]
     ccc:	003a      	movs	r2, r7
     cce:	490b      	ldr	r1, [pc, #44]	; (cfc <wifi_task_3s+0xd4>)
     cd0:	0018      	movs	r0, r3
     cd2:	4b11      	ldr	r3, [pc, #68]	; (d18 <wifi_task_3s+0xf0>)
     cd4:	4798      	blx	r3
    }

}
     cd6:	46c0      	nop			; (mov r8, r8)
     cd8:	46bd      	mov	sp, r7
     cda:	b045      	add	sp, #276	; 0x114
     cdc:	bd90      	pop	{r4, r7, pc}
     cde:	46c0      	nop			; (mov r8, r8)
     ce0:	fffffef0 	.word	0xfffffef0
     ce4:	00010e33 	.word	0x00010e33
     ce8:	00001f75 	.word	0x00001f75
     cec:	200000bc 	.word	0x200000bc
     cf0:	200000c0 	.word	0x200000c0
     cf4:	200000c4 	.word	0x200000c4
     cf8:	00002821 	.word	0x00002821
     cfc:	2000000c 	.word	0x2000000c
     d00:	0001299c 	.word	0x0001299c
     d04:	00011855 	.word	0x00011855
     d08:	000129c0 	.word	0x000129c0
     d0c:	00011525 	.word	0x00011525
     d10:	200000d4 	.word	0x200000d4
     d14:	000086dd 	.word	0x000086dd
     d18:	000103c9 	.word	0x000103c9

00000d1c <wifi_task_1s>:

void wifi_task_1s(void)
{
     d1c:	b590      	push	{r4, r7, lr}
     d1e:	b089      	sub	sp, #36	; 0x24
     d20:	af02      	add	r7, sp, #8
    uint8_t handler_index = 0;
     d22:	2317      	movs	r3, #23
     d24:	18fb      	adds	r3, r7, r3
     d26:	2200      	movs	r2, #0
     d28:	701a      	strb	r2, [r3, #0]
    jsmntok_t *key_index;
    int jsmn_retval;
    char *msg;

    /* Device is connected to AP. */
    if (gWifiState == WifiStateConnected) {
     d2a:	4b8d      	ldr	r3, [pc, #564]	; (f60 <wifi_task_1s+0x244>)
     d2c:	781b      	ldrb	r3, [r3, #0]
     d2e:	b2db      	uxtb	r3, r3
     d30:	2b03      	cmp	r3, #3
     d32:	d000      	beq.n	d36 <wifi_task_1s+0x1a>
     d34:	e10f      	b.n	f56 <wifi_task_1s+0x23a>
        /* PubNub: read event from the cloud. */
        if (pPubNubCfg->state == PS_IDLE) {
     d36:	4b8b      	ldr	r3, [pc, #556]	; (f64 <wifi_task_1s+0x248>)
     d38:	681b      	ldr	r3, [r3, #0]
     d3a:	2252      	movs	r2, #82	; 0x52
     d3c:	5c9b      	ldrb	r3, [r3, r2]
     d3e:	2b00      	cmp	r3, #0
     d40:	d000      	beq.n	d44 <wifi_task_1s+0x28>
     d42:	e108      	b.n	f56 <wifi_task_1s+0x23a>
            /* Subscribe at the beginning and re-subscribe after every publish. */
            if ((pPubNubCfg->trans == PBTT_NONE) ||
     d44:	4b87      	ldr	r3, [pc, #540]	; (f64 <wifi_task_1s+0x248>)
     d46:	681b      	ldr	r3, [r3, #0]
     d48:	2251      	movs	r2, #81	; 0x51
     d4a:	5c9b      	ldrb	r3, [r3, r2]
     d4c:	2b00      	cmp	r3, #0
     d4e:	d00b      	beq.n	d68 <wifi_task_1s+0x4c>
            (pPubNubCfg->trans == PBTT_PUBLISH && pPubNubCfg->last_result == PNR_OK)) {
     d50:	4b84      	ldr	r3, [pc, #528]	; (f64 <wifi_task_1s+0x248>)
     d52:	681b      	ldr	r3, [r3, #0]
     d54:	2251      	movs	r2, #81	; 0x51
     d56:	5c9b      	ldrb	r3, [r3, r2]
    /* Device is connected to AP. */
    if (gWifiState == WifiStateConnected) {
        /* PubNub: read event from the cloud. */
        if (pPubNubCfg->state == PS_IDLE) {
            /* Subscribe at the beginning and re-subscribe after every publish. */
            if ((pPubNubCfg->trans == PBTT_NONE) ||
     d58:	2b02      	cmp	r3, #2
     d5a:	d110      	bne.n	d7e <wifi_task_1s+0x62>
            (pPubNubCfg->trans == PBTT_PUBLISH && pPubNubCfg->last_result == PNR_OK)) {
     d5c:	4b81      	ldr	r3, [pc, #516]	; (f64 <wifi_task_1s+0x248>)
     d5e:	681b      	ldr	r3, [r3, #0]
     d60:	2250      	movs	r2, #80	; 0x50
     d62:	5c9b      	ldrb	r3, [r3, r2]
     d64:	2b00      	cmp	r3, #0
     d66:	d10a      	bne.n	d7e <wifi_task_1s+0x62>
                printf("main: subscribe event, PNR_OK\r\n");
     d68:	4b7f      	ldr	r3, [pc, #508]	; (f68 <wifi_task_1s+0x24c>)
     d6a:	0018      	movs	r0, r3
     d6c:	4b7f      	ldr	r3, [pc, #508]	; (f6c <wifi_task_1s+0x250>)
     d6e:	4798      	blx	r3
                pubnub_subscribe(pPubNubCfg, PubNubChannel);
     d70:	4b7c      	ldr	r3, [pc, #496]	; (f64 <wifi_task_1s+0x248>)
     d72:	681b      	ldr	r3, [r3, #0]
     d74:	4a7e      	ldr	r2, [pc, #504]	; (f70 <wifi_task_1s+0x254>)
     d76:	0011      	movs	r1, r2
     d78:	0018      	movs	r0, r3
     d7a:	4b7e      	ldr	r3, [pc, #504]	; (f74 <wifi_task_1s+0x258>)
     d7c:	4798      	blx	r3
            }

            /* Process any received messages from the channel we subscribed. */
            while (1) {    
check_msg:                    
                msg = (char *) pubnub_get(pPubNubCfg);
     d7e:	4b79      	ldr	r3, [pc, #484]	; (f64 <wifi_task_1s+0x248>)
     d80:	681b      	ldr	r3, [r3, #0]
     d82:	0018      	movs	r0, r3
     d84:	4b7c      	ldr	r3, [pc, #496]	; (f78 <wifi_task_1s+0x25c>)
     d86:	4798      	blx	r3
     d88:	0003      	movs	r3, r0
     d8a:	60fb      	str	r3, [r7, #12]
                if (NULL == msg) {
     d8c:	68fb      	ldr	r3, [r7, #12]
     d8e:	2b00      	cmp	r3, #0
     d90:	d100      	bne.n	d94 <wifi_task_1s+0x78>
     d92:	e0c7      	b.n	f24 <wifi_task_1s+0x208>
                    /* No more message to process. */
                    break;
                }

                if (0 == (strncmp(&msg[2], wifi_handlers[handler_index].json_string, wifi_handlers[handler_index].string_size))) {
     d94:	68fb      	ldr	r3, [r7, #12]
     d96:	1c98      	adds	r0, r3, #2
     d98:	2317      	movs	r3, #23
     d9a:	18fb      	adds	r3, r7, r3
     d9c:	781a      	ldrb	r2, [r3, #0]
     d9e:	4977      	ldr	r1, [pc, #476]	; (f7c <wifi_task_1s+0x260>)
     da0:	0013      	movs	r3, r2
     da2:	005b      	lsls	r3, r3, #1
     da4:	189b      	adds	r3, r3, r2
     da6:	009b      	lsls	r3, r3, #2
     da8:	585c      	ldr	r4, [r3, r1]
     daa:	2317      	movs	r3, #23
     dac:	18fb      	adds	r3, r7, r3
     dae:	781a      	ldrb	r2, [r3, #0]
     db0:	4972      	ldr	r1, [pc, #456]	; (f7c <wifi_task_1s+0x260>)
     db2:	0013      	movs	r3, r2
     db4:	005b      	lsls	r3, r3, #1
     db6:	189b      	adds	r3, r3, r2
     db8:	009b      	lsls	r3, r3, #2
     dba:	18cb      	adds	r3, r1, r3
     dbc:	3304      	adds	r3, #4
     dbe:	781b      	ldrb	r3, [r3, #0]
     dc0:	001a      	movs	r2, r3
     dc2:	0021      	movs	r1, r4
     dc4:	4b6e      	ldr	r3, [pc, #440]	; (f80 <wifi_task_1s+0x264>)
     dc6:	4798      	blx	r3
                    
                }

realloc_tokens:
                tokens = malloc(sizeof(jsmntok_t) * num_tokens);
     dc8:	4b6e      	ldr	r3, [pc, #440]	; (f84 <wifi_task_1s+0x268>)
     dca:	781b      	ldrb	r3, [r3, #0]
     dcc:	011b      	lsls	r3, r3, #4
     dce:	0018      	movs	r0, r3
     dd0:	4b6d      	ldr	r3, [pc, #436]	; (f88 <wifi_task_1s+0x26c>)
     dd2:	4798      	blx	r3
     dd4:	0003      	movs	r3, r0
     dd6:	60bb      	str	r3, [r7, #8]
                if (tokens == NULL) {
     dd8:	68bb      	ldr	r3, [r7, #8]
     dda:	2b00      	cmp	r3, #0
     ddc:	d104      	bne.n	de8 <wifi_task_1s+0xcc>
                    printf("wifi_task_1s: could not allocate memory for tokens\n");
     dde:	4b6b      	ldr	r3, [pc, #428]	; (f8c <wifi_task_1s+0x270>)
     de0:	0018      	movs	r0, r3
     de2:	4b62      	ldr	r3, [pc, #392]	; (f6c <wifi_task_1s+0x250>)
     de4:	4798      	blx	r3
                    break;
     de6:	e09e      	b.n	f26 <wifi_task_1s+0x20a>
                }

                // Initialize JSMN parser
                jsmn_init(&parser);
     de8:	4b69      	ldr	r3, [pc, #420]	; (f90 <wifi_task_1s+0x274>)
     dea:	0018      	movs	r0, r3
     dec:	4b69      	ldr	r3, [pc, #420]	; (f94 <wifi_task_1s+0x278>)
     dee:	4798      	blx	r3

                jsmn_retval = jsmn_parse(&parser, msg, strlen(msg), tokens, num_tokens);
     df0:	68fb      	ldr	r3, [r7, #12]
     df2:	0018      	movs	r0, r3
     df4:	4b68      	ldr	r3, [pc, #416]	; (f98 <wifi_task_1s+0x27c>)
     df6:	4798      	blx	r3
     df8:	0004      	movs	r4, r0
     dfa:	4b62      	ldr	r3, [pc, #392]	; (f84 <wifi_task_1s+0x268>)
     dfc:	781b      	ldrb	r3, [r3, #0]
     dfe:	001a      	movs	r2, r3
     e00:	68bb      	ldr	r3, [r7, #8]
     e02:	68f9      	ldr	r1, [r7, #12]
     e04:	4862      	ldr	r0, [pc, #392]	; (f90 <wifi_task_1s+0x274>)
     e06:	9200      	str	r2, [sp, #0]
     e08:	0022      	movs	r2, r4
     e0a:	4c64      	ldr	r4, [pc, #400]	; (f9c <wifi_task_1s+0x280>)
     e0c:	47a0      	blx	r4
     e0e:	0003      	movs	r3, r0
     e10:	607b      	str	r3, [r7, #4]
                if (jsmn_retval == JSMN_ERROR_NOMEM) {
     e12:	687b      	ldr	r3, [r7, #4]
     e14:	3301      	adds	r3, #1
     e16:	d10a      	bne.n	e2e <wifi_task_1s+0x112>
                    // Didn't allocate enough tokens. Try again 
                    num_tokens++;
     e18:	4b5a      	ldr	r3, [pc, #360]	; (f84 <wifi_task_1s+0x268>)
     e1a:	781b      	ldrb	r3, [r3, #0]
     e1c:	3301      	adds	r3, #1
     e1e:	b2da      	uxtb	r2, r3
     e20:	4b58      	ldr	r3, [pc, #352]	; (f84 <wifi_task_1s+0x268>)
     e22:	701a      	strb	r2, [r3, #0]
                    free(tokens);
     e24:	68bb      	ldr	r3, [r7, #8]
     e26:	0018      	movs	r0, r3
     e28:	4b5d      	ldr	r3, [pc, #372]	; (fa0 <wifi_task_1s+0x284>)
     e2a:	4798      	blx	r3
                    goto realloc_tokens;
     e2c:	e7cc      	b.n	dc8 <wifi_task_1s+0xac>
                }
                else if (jsmn_retval == JSMN_ERROR_INVAL) {
     e2e:	687b      	ldr	r3, [r7, #4]
     e30:	3302      	adds	r3, #2
     e32:	d104      	bne.n	e3e <wifi_task_1s+0x122>
                    // Invalid data. Just return
                    free(tokens);
     e34:	68bb      	ldr	r3, [r7, #8]
     e36:	0018      	movs	r0, r3
     e38:	4b59      	ldr	r3, [pc, #356]	; (fa0 <wifi_task_1s+0x284>)
     e3a:	4798      	blx	r3
     e3c:	e79f      	b.n	d7e <wifi_task_1s+0x62>
                }
                else if (jsmn_retval == JSMN_ERROR_PART) {
     e3e:	687b      	ldr	r3, [r7, #4]
     e40:	3303      	adds	r3, #3
     e42:	d104      	bne.n	e4e <wifi_task_1s+0x132>
                    // JSON string is too short. Just return.
                    free(tokens);
     e44:	68bb      	ldr	r3, [r7, #8]
     e46:	0018      	movs	r0, r3
     e48:	4b55      	ldr	r3, [pc, #340]	; (fa0 <wifi_task_1s+0x284>)
     e4a:	4798      	blx	r3
     e4c:	e797      	b.n	d7e <wifi_task_1s+0x62>
                }
                else {    
                    key_index = tokens;
     e4e:	68bb      	ldr	r3, [r7, #8]
     e50:	613b      	str	r3, [r7, #16]
                    if (key_index->type == JSMN_OBJECT) 
     e52:	693b      	ldr	r3, [r7, #16]
     e54:	781b      	ldrb	r3, [r3, #0]
     e56:	2b01      	cmp	r3, #1
     e58:	d102      	bne.n	e60 <wifi_task_1s+0x144>
                        // Object shows up as the first item in the token list. Skip it
                        key_index++;
     e5a:	693b      	ldr	r3, [r7, #16]
     e5c:	3310      	adds	r3, #16
     e5e:	613b      	str	r3, [r7, #16]

                    // For some reason, our own messages show up. So, if the next token is "device", ignore the entire
                    // message.                    
                    if (0 == (strncmp(&msg[key_index->start], "device", strlen("device")))) {
     e60:	693b      	ldr	r3, [r7, #16]
     e62:	685b      	ldr	r3, [r3, #4]
     e64:	001a      	movs	r2, r3
     e66:	68fb      	ldr	r3, [r7, #12]
     e68:	189b      	adds	r3, r3, r2
     e6a:	494e      	ldr	r1, [pc, #312]	; (fa4 <wifi_task_1s+0x288>)
     e6c:	2206      	movs	r2, #6
     e6e:	0018      	movs	r0, r3
     e70:	4b43      	ldr	r3, [pc, #268]	; (f80 <wifi_task_1s+0x264>)
     e72:	4798      	blx	r3
     e74:	1e03      	subs	r3, r0, #0
     e76:	d14c      	bne.n	f12 <wifi_task_1s+0x1f6>
                        free(tokens);
     e78:	68bb      	ldr	r3, [r7, #8]
     e7a:	0018      	movs	r0, r3
     e7c:	4b48      	ldr	r3, [pc, #288]	; (fa0 <wifi_task_1s+0x284>)
     e7e:	4798      	blx	r3
     e80:	2317      	movs	r3, #23
     e82:	18fb      	adds	r3, r7, r3
     e84:	2217      	movs	r2, #23
     e86:	18ba      	adds	r2, r7, r2
     e88:	7812      	ldrb	r2, [r2, #0]
     e8a:	701a      	strb	r2, [r3, #0]
                        goto check_msg;
     e8c:	e777      	b.n	d7e <wifi_task_1s+0x62>
                    }
                    
                    // Search through the handlers for a valid handler for this key-value pair
                    while (key_index->type != JSMN_UNDEFINED) {
                        while (wifi_handlers[handler_index].json_string) {
                            if (0 == (strncmp(&msg[key_index->start], wifi_handlers[handler_index].json_string, key_index->end - key_index->start))) {
     e8e:	693b      	ldr	r3, [r7, #16]
     e90:	685b      	ldr	r3, [r3, #4]
     e92:	001a      	movs	r2, r3
     e94:	68fb      	ldr	r3, [r7, #12]
     e96:	1898      	adds	r0, r3, r2
     e98:	2317      	movs	r3, #23
     e9a:	18fb      	adds	r3, r7, r3
     e9c:	781a      	ldrb	r2, [r3, #0]
     e9e:	4937      	ldr	r1, [pc, #220]	; (f7c <wifi_task_1s+0x260>)
     ea0:	0013      	movs	r3, r2
     ea2:	005b      	lsls	r3, r3, #1
     ea4:	189b      	adds	r3, r3, r2
     ea6:	009b      	lsls	r3, r3, #2
     ea8:	5859      	ldr	r1, [r3, r1]
     eaa:	693b      	ldr	r3, [r7, #16]
     eac:	689a      	ldr	r2, [r3, #8]
     eae:	693b      	ldr	r3, [r7, #16]
     eb0:	685b      	ldr	r3, [r3, #4]
     eb2:	1ad3      	subs	r3, r2, r3
     eb4:	001a      	movs	r2, r3
     eb6:	4b32      	ldr	r3, [pc, #200]	; (f80 <wifi_task_1s+0x264>)
     eb8:	4798      	blx	r3
     eba:	1e03      	subs	r3, r0, #0
     ebc:	d110      	bne.n	ee0 <wifi_task_1s+0x1c4>
                                // Call the handler
                                wifi_handlers[handler_index].handler(msg, key_index, key_index + 1);                                
     ebe:	2317      	movs	r3, #23
     ec0:	18fb      	adds	r3, r7, r3
     ec2:	781a      	ldrb	r2, [r3, #0]
     ec4:	492d      	ldr	r1, [pc, #180]	; (f7c <wifi_task_1s+0x260>)
     ec6:	0013      	movs	r3, r2
     ec8:	005b      	lsls	r3, r3, #1
     eca:	189b      	adds	r3, r3, r2
     ecc:	009b      	lsls	r3, r3, #2
     ece:	18cb      	adds	r3, r1, r3
     ed0:	3308      	adds	r3, #8
     ed2:	681b      	ldr	r3, [r3, #0]
     ed4:	693a      	ldr	r2, [r7, #16]
     ed6:	3210      	adds	r2, #16
     ed8:	6939      	ldr	r1, [r7, #16]
     eda:	68f8      	ldr	r0, [r7, #12]
     edc:	4798      	blx	r3
                                break;
     ede:	e011      	b.n	f04 <wifi_task_1s+0x1e8>
                            }
                            handler_index++;
     ee0:	2317      	movs	r3, #23
     ee2:	18fb      	adds	r3, r7, r3
     ee4:	781a      	ldrb	r2, [r3, #0]
     ee6:	2317      	movs	r3, #23
     ee8:	18fb      	adds	r3, r7, r3
     eea:	3201      	adds	r2, #1
     eec:	701a      	strb	r2, [r3, #0]
                        goto check_msg;
                    }
                    
                    // Search through the handlers for a valid handler for this key-value pair
                    while (key_index->type != JSMN_UNDEFINED) {
                        while (wifi_handlers[handler_index].json_string) {
     eee:	2317      	movs	r3, #23
     ef0:	18fb      	adds	r3, r7, r3
     ef2:	781a      	ldrb	r2, [r3, #0]
     ef4:	4921      	ldr	r1, [pc, #132]	; (f7c <wifi_task_1s+0x260>)
     ef6:	0013      	movs	r3, r2
     ef8:	005b      	lsls	r3, r3, #1
     efa:	189b      	adds	r3, r3, r2
     efc:	009b      	lsls	r3, r3, #2
     efe:	585b      	ldr	r3, [r3, r1]
     f00:	2b00      	cmp	r3, #0
     f02:	d1c4      	bne.n	e8e <wifi_task_1s+0x172>
                                wifi_handlers[handler_index].handler(msg, key_index, key_index + 1);                                
                                break;
                            }
                            handler_index++;
                        }
                        key_index += 2;
     f04:	693b      	ldr	r3, [r7, #16]
     f06:	3320      	adds	r3, #32
     f08:	613b      	str	r3, [r7, #16]
                        handler_index = 0;
     f0a:	2317      	movs	r3, #23
     f0c:	18fb      	adds	r3, r7, r3
     f0e:	2200      	movs	r2, #0
     f10:	701a      	strb	r2, [r3, #0]
                        free(tokens);
                        goto check_msg;
                    }
                    
                    // Search through the handlers for a valid handler for this key-value pair
                    while (key_index->type != JSMN_UNDEFINED) {
     f12:	693b      	ldr	r3, [r7, #16]
     f14:	781b      	ldrb	r3, [r3, #0]
     f16:	2b00      	cmp	r3, #0
     f18:	d1e9      	bne.n	eee <wifi_task_1s+0x1d2>
                        //}
                        //} else {
                        ///* Any other type of JSON message. */
                        //printf("main: received message: %s\r\n", msg);
                    //}
                    free(tokens);
     f1a:	68bb      	ldr	r3, [r7, #8]
     f1c:	0018      	movs	r0, r3
     f1e:	4b20      	ldr	r3, [pc, #128]	; (fa0 <wifi_task_1s+0x284>)
     f20:	4798      	blx	r3
                }
            }
     f22:	e72c      	b.n	d7e <wifi_task_1s+0x62>
            while (1) {    
check_msg:                    
                msg = (char *) pubnub_get(pPubNubCfg);
                if (NULL == msg) {
                    /* No more message to process. */
                    break;
     f24:	46c0      	nop			; (mov r8, r8)
                    free(tokens);
                }
            }

            /* Subscribe to receive pending messages. */
            if (gu32MsTicks - gu32subscribeDelay > MAIN_PUBNUB_SUBSCRIBE_INTERVAL) {
     f26:	4b20      	ldr	r3, [pc, #128]	; (fa8 <wifi_task_1s+0x28c>)
     f28:	681a      	ldr	r2, [r3, #0]
     f2a:	4b20      	ldr	r3, [pc, #128]	; (fac <wifi_task_1s+0x290>)
     f2c:	681b      	ldr	r3, [r3, #0]
     f2e:	1ad2      	subs	r2, r2, r3
     f30:	23fa      	movs	r3, #250	; 0xfa
     f32:	009b      	lsls	r3, r3, #2
     f34:	429a      	cmp	r2, r3
     f36:	d90e      	bls.n	f56 <wifi_task_1s+0x23a>
                gu32subscribeDelay = gu32MsTicks;
     f38:	4b1b      	ldr	r3, [pc, #108]	; (fa8 <wifi_task_1s+0x28c>)
     f3a:	681a      	ldr	r2, [r3, #0]
     f3c:	4b1b      	ldr	r3, [pc, #108]	; (fac <wifi_task_1s+0x290>)
     f3e:	601a      	str	r2, [r3, #0]
                printf("main: subscribe event, interval.\r\n");
     f40:	4b1b      	ldr	r3, [pc, #108]	; (fb0 <wifi_task_1s+0x294>)
     f42:	0018      	movs	r0, r3
     f44:	4b09      	ldr	r3, [pc, #36]	; (f6c <wifi_task_1s+0x250>)
     f46:	4798      	blx	r3
                pubnub_subscribe(pPubNubCfg, PubNubChannel);
     f48:	4b06      	ldr	r3, [pc, #24]	; (f64 <wifi_task_1s+0x248>)
     f4a:	681b      	ldr	r3, [r3, #0]
     f4c:	4a08      	ldr	r2, [pc, #32]	; (f70 <wifi_task_1s+0x254>)
     f4e:	0011      	movs	r1, r2
     f50:	0018      	movs	r0, r3
     f52:	4b08      	ldr	r3, [pc, #32]	; (f74 <wifi_task_1s+0x258>)
     f54:	4798      	blx	r3
            }
        }
    }
}
     f56:	46c0      	nop			; (mov r8, r8)
     f58:	46bd      	mov	sp, r7
     f5a:	b007      	add	sp, #28
     f5c:	bd90      	pop	{r4, r7, pc}
     f5e:	46c0      	nop			; (mov r8, r8)
     f60:	200000bc 	.word	0x200000bc
     f64:	200000d4 	.word	0x200000d4
     f68:	000129dc 	.word	0x000129dc
     f6c:	00011645 	.word	0x00011645
     f70:	2000000c 	.word	0x2000000c
     f74:	000105c1 	.word	0x000105c1
     f78:	0001073d 	.word	0x0001073d
     f7c:	00012a5c 	.word	0x00012a5c
     f80:	000118cb 	.word	0x000118cb
     f84:	2000001b 	.word	0x2000001b
     f88:	00010df9 	.word	0x00010df9
     f8c:	000129fc 	.word	0x000129fc
     f90:	200045b8 	.word	0x200045b8
     f94:	0000079d 	.word	0x0000079d
     f98:	000118bd 	.word	0x000118bd
     f9c:	00000451 	.word	0x00000451
     fa0:	00010e0d 	.word	0x00010e0d
     fa4:	00012a30 	.word	0x00012a30
     fa8:	200000c0 	.word	0x200000c0
     fac:	200000c8 	.word	0x200000c8
     fb0:	00012a38 	.word	0x00012a38

00000fb4 <wifi_task_idle>:

void wifi_task_idle(void)
{
     fb4:	b580      	push	{r7, lr}
     fb6:	af00      	add	r7, sp, #0
    m2m_wifi_handle_events(NULL);   
     fb8:	2000      	movs	r0, #0
     fba:	4b02      	ldr	r3, [pc, #8]	; (fc4 <wifi_task_idle+0x10>)
     fbc:	4798      	blx	r3

}
     fbe:	46c0      	nop			; (mov r8, r8)
     fc0:	46bd      	mov	sp, r7
     fc2:	bd80      	pop	{r7, pc}
     fc4:	000052ed 	.word	0x000052ed

00000fc8 <TC3_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
     fc8:	b580      	push	{r7, lr}
     fca:	af00      	add	r7, sp, #0
     fcc:	2000      	movs	r0, #0
     fce:	4b02      	ldr	r3, [pc, #8]	; (fd8 <TC3_Handler+0x10>)
     fd0:	4798      	blx	r3
     fd2:	46c0      	nop			; (mov r8, r8)
     fd4:	46bd      	mov	sp, r7
     fd6:	bd80      	pop	{r7, pc}
     fd8:	00001005 	.word	0x00001005

00000fdc <TC4_Handler>:
     fdc:	b580      	push	{r7, lr}
     fde:	af00      	add	r7, sp, #0
     fe0:	2001      	movs	r0, #1
     fe2:	4b02      	ldr	r3, [pc, #8]	; (fec <TC4_Handler+0x10>)
     fe4:	4798      	blx	r3
     fe6:	46c0      	nop			; (mov r8, r8)
     fe8:	46bd      	mov	sp, r7
     fea:	bd80      	pop	{r7, pc}
     fec:	00001005 	.word	0x00001005

00000ff0 <TC5_Handler>:
     ff0:	b580      	push	{r7, lr}
     ff2:	af00      	add	r7, sp, #0
     ff4:	2002      	movs	r0, #2
     ff6:	4b02      	ldr	r3, [pc, #8]	; (1000 <TC5_Handler+0x10>)
     ff8:	4798      	blx	r3
     ffa:	46c0      	nop			; (mov r8, r8)
     ffc:	46bd      	mov	sp, r7
     ffe:	bd80      	pop	{r7, pc}
    1000:	00001005 	.word	0x00001005

00001004 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1004:	b580      	push	{r7, lr}
    1006:	b084      	sub	sp, #16
    1008:	af00      	add	r7, sp, #0
    100a:	0002      	movs	r2, r0
    100c:	1dfb      	adds	r3, r7, #7
    100e:	701a      	strb	r2, [r3, #0]
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];
    1010:	1dfb      	adds	r3, r7, #7
    1012:	781a      	ldrb	r2, [r3, #0]
{
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    1014:	4b28      	ldr	r3, [pc, #160]	; (10b8 <_tc_interrupt_handler+0xb4>)
    1016:	0092      	lsls	r2, r2, #2
    1018:	58d3      	ldr	r3, [r2, r3]
    101a:	60fb      	str	r3, [r7, #12]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    101c:	68fb      	ldr	r3, [r7, #12]
    101e:	681b      	ldr	r3, [r3, #0]
    1020:	7b9b      	ldrb	r3, [r3, #14]
    1022:	b2db      	uxtb	r3, r3
			module->register_callback_mask &
    1024:	68fa      	ldr	r2, [r7, #12]
    1026:	7e12      	ldrb	r2, [r2, #24]
	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1028:	4013      	ands	r3, r2
    102a:	b2da      	uxtb	r2, r3
			module->register_callback_mask &
			module->enable_callback_mask;
    102c:	68fb      	ldr	r3, [r7, #12]
    102e:	7e59      	ldrb	r1, [r3, #25]
	/* Get device instance from the look-up table */
	struct tc_module *module
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1030:	230b      	movs	r3, #11
    1032:	18fb      	adds	r3, r7, r3
    1034:	400a      	ands	r2, r1
    1036:	701a      	strb	r2, [r3, #0]
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1038:	230b      	movs	r3, #11
    103a:	18fb      	adds	r3, r7, r3
    103c:	781b      	ldrb	r3, [r3, #0]
    103e:	2201      	movs	r2, #1
    1040:	4013      	ands	r3, r2
    1042:	d008      	beq.n	1056 <_tc_interrupt_handler+0x52>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1044:	68fb      	ldr	r3, [r7, #12]
    1046:	689b      	ldr	r3, [r3, #8]
    1048:	68fa      	ldr	r2, [r7, #12]
    104a:	0010      	movs	r0, r2
    104c:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    104e:	68fb      	ldr	r3, [r7, #12]
    1050:	681b      	ldr	r3, [r3, #0]
    1052:	2201      	movs	r2, #1
    1054:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1056:	230b      	movs	r3, #11
    1058:	18fb      	adds	r3, r7, r3
    105a:	781b      	ldrb	r3, [r3, #0]
    105c:	2202      	movs	r2, #2
    105e:	4013      	ands	r3, r2
    1060:	d008      	beq.n	1074 <_tc_interrupt_handler+0x70>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1062:	68fb      	ldr	r3, [r7, #12]
    1064:	68db      	ldr	r3, [r3, #12]
    1066:	68fa      	ldr	r2, [r7, #12]
    1068:	0010      	movs	r0, r2
    106a:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    106c:	68fb      	ldr	r3, [r7, #12]
    106e:	681b      	ldr	r3, [r3, #0]
    1070:	2202      	movs	r2, #2
    1072:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1074:	230b      	movs	r3, #11
    1076:	18fb      	adds	r3, r7, r3
    1078:	781b      	ldrb	r3, [r3, #0]
    107a:	2210      	movs	r2, #16
    107c:	4013      	ands	r3, r2
    107e:	d008      	beq.n	1092 <_tc_interrupt_handler+0x8e>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1080:	68fb      	ldr	r3, [r7, #12]
    1082:	691b      	ldr	r3, [r3, #16]
    1084:	68fa      	ldr	r2, [r7, #12]
    1086:	0010      	movs	r0, r2
    1088:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    108a:	68fb      	ldr	r3, [r7, #12]
    108c:	681b      	ldr	r3, [r3, #0]
    108e:	2210      	movs	r2, #16
    1090:	739a      	strb	r2, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1092:	230b      	movs	r3, #11
    1094:	18fb      	adds	r3, r7, r3
    1096:	781b      	ldrb	r3, [r3, #0]
    1098:	2220      	movs	r2, #32
    109a:	4013      	ands	r3, r2
    109c:	d008      	beq.n	10b0 <_tc_interrupt_handler+0xac>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    109e:	68fb      	ldr	r3, [r7, #12]
    10a0:	695b      	ldr	r3, [r3, #20]
    10a2:	68fa      	ldr	r2, [r7, #12]
    10a4:	0010      	movs	r0, r2
    10a6:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    10a8:	68fb      	ldr	r3, [r7, #12]
    10aa:	681b      	ldr	r3, [r3, #0]
    10ac:	2220      	movs	r2, #32
    10ae:	739a      	strb	r2, [r3, #14]
	}
}
    10b0:	46c0      	nop			; (mov r8, r8)
    10b2:	46bd      	mov	sp, r7
    10b4:	b004      	add	sp, #16
    10b6:	bd80      	pop	{r7, pc}
    10b8:	200045cc 	.word	0x200045cc

000010bc <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    10bc:	b580      	push	{r7, lr}
    10be:	b082      	sub	sp, #8
    10c0:	af00      	add	r7, sp, #0
    10c2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    10c4:	687b      	ldr	r3, [r7, #4]
    10c6:	2200      	movs	r2, #0
    10c8:	701a      	strb	r2, [r3, #0]
}
    10ca:	46c0      	nop			; (mov r8, r8)
    10cc:	46bd      	mov	sp, r7
    10ce:	b002      	add	sp, #8
    10d0:	bd80      	pop	{r7, pc}
    10d2:	46c0      	nop			; (mov r8, r8)

000010d4 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    10d4:	b580      	push	{r7, lr}
    10d6:	b082      	sub	sp, #8
    10d8:	af00      	add	r7, sp, #0
    10da:	0002      	movs	r2, r0
    10dc:	6039      	str	r1, [r7, #0]
    10de:	1dfb      	adds	r3, r7, #7
    10e0:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    10e2:	1dfb      	adds	r3, r7, #7
    10e4:	781b      	ldrb	r3, [r3, #0]
    10e6:	2b01      	cmp	r3, #1
    10e8:	d00a      	beq.n	1100 <system_apb_clock_set_mask+0x2c>
    10ea:	2b02      	cmp	r3, #2
    10ec:	d00f      	beq.n	110e <system_apb_clock_set_mask+0x3a>
    10ee:	2b00      	cmp	r3, #0
    10f0:	d114      	bne.n	111c <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    10f2:	4b0e      	ldr	r3, [pc, #56]	; (112c <system_apb_clock_set_mask+0x58>)
    10f4:	4a0d      	ldr	r2, [pc, #52]	; (112c <system_apb_clock_set_mask+0x58>)
    10f6:	6991      	ldr	r1, [r2, #24]
    10f8:	683a      	ldr	r2, [r7, #0]
    10fa:	430a      	orrs	r2, r1
    10fc:	619a      	str	r2, [r3, #24]
			break;
    10fe:	e00f      	b.n	1120 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    1100:	4b0a      	ldr	r3, [pc, #40]	; (112c <system_apb_clock_set_mask+0x58>)
    1102:	4a0a      	ldr	r2, [pc, #40]	; (112c <system_apb_clock_set_mask+0x58>)
    1104:	69d1      	ldr	r1, [r2, #28]
    1106:	683a      	ldr	r2, [r7, #0]
    1108:	430a      	orrs	r2, r1
    110a:	61da      	str	r2, [r3, #28]
			break;
    110c:	e008      	b.n	1120 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    110e:	4b07      	ldr	r3, [pc, #28]	; (112c <system_apb_clock_set_mask+0x58>)
    1110:	4a06      	ldr	r2, [pc, #24]	; (112c <system_apb_clock_set_mask+0x58>)
    1112:	6a11      	ldr	r1, [r2, #32]
    1114:	683a      	ldr	r2, [r7, #0]
    1116:	430a      	orrs	r2, r1
    1118:	621a      	str	r2, [r3, #32]
			break;
    111a:	e001      	b.n	1120 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    111c:	2317      	movs	r3, #23
    111e:	e000      	b.n	1122 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    1120:	2300      	movs	r3, #0
}
    1122:	0018      	movs	r0, r3
    1124:	46bd      	mov	sp, r7
    1126:	b002      	add	sp, #8
    1128:	bd80      	pop	{r7, pc}
    112a:	46c0      	nop			; (mov r8, r8)
    112c:	40000400 	.word	0x40000400

00001130 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    1130:	b580      	push	{r7, lr}
    1132:	b082      	sub	sp, #8
    1134:	af00      	add	r7, sp, #0
    1136:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1138:	687b      	ldr	r3, [r7, #4]
    113a:	2280      	movs	r2, #128	; 0x80
    113c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    113e:	687b      	ldr	r3, [r7, #4]
    1140:	2200      	movs	r2, #0
    1142:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1144:	687b      	ldr	r3, [r7, #4]
    1146:	2201      	movs	r2, #1
    1148:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    114a:	687b      	ldr	r3, [r7, #4]
    114c:	2200      	movs	r2, #0
    114e:	70da      	strb	r2, [r3, #3]
}
    1150:	46c0      	nop			; (mov r8, r8)
    1152:	46bd      	mov	sp, r7
    1154:	b002      	add	sp, #8
    1156:	bd80      	pop	{r7, pc}

00001158 <tc_is_syncing>:
 * \retval false If the module has completed synchronization
 * \retval true  If the module synchronization is ongoing
 */
static inline bool tc_is_syncing(
		const struct tc_module *const module_inst)
{
    1158:	b580      	push	{r7, lr}
    115a:	b084      	sub	sp, #16
    115c:	af00      	add	r7, sp, #0
    115e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1160:	687b      	ldr	r3, [r7, #4]
    1162:	681b      	ldr	r3, [r3, #0]
    1164:	60fb      	str	r3, [r7, #12]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1166:	68fb      	ldr	r3, [r7, #12]
    1168:	7bdb      	ldrb	r3, [r3, #15]
    116a:	b2db      	uxtb	r3, r3
    116c:	001a      	movs	r2, r3
    116e:	2380      	movs	r3, #128	; 0x80
    1170:	4013      	ands	r3, r2
    1172:	1e5a      	subs	r2, r3, #1
    1174:	4193      	sbcs	r3, r2
    1176:	b2db      	uxtb	r3, r3
#endif
}
    1178:	0018      	movs	r0, r3
    117a:	46bd      	mov	sp, r7
    117c:	b004      	add	sp, #16
    117e:	bd80      	pop	{r7, pc}

00001180 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    1180:	b590      	push	{r4, r7, lr}
    1182:	b087      	sub	sp, #28
    1184:	af00      	add	r7, sp, #0
    1186:	6078      	str	r0, [r7, #4]
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    1188:	2308      	movs	r3, #8
    118a:	18fb      	adds	r3, r7, r3
    118c:	4a0d      	ldr	r2, [pc, #52]	; (11c4 <_tc_get_inst_index+0x44>)
    118e:	ca13      	ldmia	r2!, {r0, r1, r4}
    1190:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1192:	2300      	movs	r3, #0
    1194:	617b      	str	r3, [r7, #20]
    1196:	e00d      	b.n	11b4 <_tc_get_inst_index+0x34>
		if (hw == tc_modules[i]) {
    1198:	2308      	movs	r3, #8
    119a:	18fb      	adds	r3, r7, r3
    119c:	697a      	ldr	r2, [r7, #20]
    119e:	0092      	lsls	r2, r2, #2
    11a0:	58d2      	ldr	r2, [r2, r3]
    11a2:	687b      	ldr	r3, [r7, #4]
    11a4:	429a      	cmp	r2, r3
    11a6:	d102      	bne.n	11ae <_tc_get_inst_index+0x2e>
			return i;
    11a8:	697b      	ldr	r3, [r7, #20]
    11aa:	b2db      	uxtb	r3, r3
    11ac:	e006      	b.n	11bc <_tc_get_inst_index+0x3c>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    11ae:	697b      	ldr	r3, [r7, #20]
    11b0:	3301      	adds	r3, #1
    11b2:	617b      	str	r3, [r7, #20]
    11b4:	697b      	ldr	r3, [r7, #20]
    11b6:	2b02      	cmp	r3, #2
    11b8:	d9ee      	bls.n	1198 <_tc_get_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    11ba:	2300      	movs	r3, #0
}
    11bc:	0018      	movs	r0, r3
    11be:	46bd      	mov	sp, r7
    11c0:	b007      	add	sp, #28
    11c2:	bd90      	pop	{r4, r7, pc}
    11c4:	00012a74 	.word	0x00012a74

000011c8 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    11c8:	b590      	push	{r4, r7, lr}
    11ca:	b08d      	sub	sp, #52	; 0x34
    11cc:	af00      	add	r7, sp, #0
    11ce:	60f8      	str	r0, [r7, #12]
    11d0:	60b9      	str	r1, [r7, #8]
    11d2:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(config);

	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
    11d4:	232e      	movs	r3, #46	; 0x2e
    11d6:	18fb      	adds	r3, r7, r3
    11d8:	2200      	movs	r2, #0
    11da:	801a      	strh	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
    11dc:	232d      	movs	r3, #45	; 0x2d
    11de:	18fb      	adds	r3, r7, r3
    11e0:	2200      	movs	r2, #0
    11e2:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
    11e4:	232c      	movs	r3, #44	; 0x2c
    11e6:	18fb      	adds	r3, r7, r3
    11e8:	2200      	movs	r2, #0
    11ea:	701a      	strb	r2, [r3, #0]
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    11ec:	2329      	movs	r3, #41	; 0x29
    11ee:	18fc      	adds	r4, r7, r3
    11f0:	68bb      	ldr	r3, [r7, #8]
    11f2:	0018      	movs	r0, r3
    11f4:	4bbf      	ldr	r3, [pc, #764]	; (14f4 <tc_init+0x32c>)
    11f6:	4798      	blx	r3
    11f8:	0003      	movs	r3, r0
    11fa:	7023      	strb	r3, [r4, #0]

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    11fc:	2324      	movs	r3, #36	; 0x24
    11fe:	18fa      	adds	r2, r7, r3
    1200:	4bbd      	ldr	r3, [pc, #756]	; (14f8 <tc_init+0x330>)
    1202:	0010      	movs	r0, r2
    1204:	0019      	movs	r1, r3
    1206:	2303      	movs	r3, #3
    1208:	001a      	movs	r2, r3
    120a:	4bbc      	ldr	r3, [pc, #752]	; (14fc <tc_init+0x334>)
    120c:	4798      	blx	r3
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    120e:	231c      	movs	r3, #28
    1210:	18fa      	adds	r2, r7, r3
    1212:	4bbb      	ldr	r3, [pc, #748]	; (1500 <tc_init+0x338>)
    1214:	0010      	movs	r0, r2
    1216:	0019      	movs	r1, r3
    1218:	2306      	movs	r3, #6
    121a:	001a      	movs	r2, r3
    121c:	4bb7      	ldr	r3, [pc, #732]	; (14fc <tc_init+0x334>)
    121e:	4798      	blx	r3
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
    1220:	232b      	movs	r3, #43	; 0x2b
    1222:	18fb      	adds	r3, r7, r3
    1224:	2200      	movs	r2, #0
    1226:	701a      	strb	r2, [r3, #0]
    1228:	e00e      	b.n	1248 <tc_init+0x80>
		module_inst->callback[i]        = NULL;
    122a:	232b      	movs	r3, #43	; 0x2b
    122c:	18fb      	adds	r3, r7, r3
    122e:	781a      	ldrb	r2, [r3, #0]
    1230:	68fb      	ldr	r3, [r7, #12]
    1232:	3202      	adds	r2, #2
    1234:	0092      	lsls	r2, r2, #2
    1236:	2100      	movs	r1, #0
    1238:	50d1      	str	r1, [r2, r3]
	struct system_pinmux_config pin_config;
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
    123a:	232b      	movs	r3, #43	; 0x2b
    123c:	18fb      	adds	r3, r7, r3
    123e:	781a      	ldrb	r2, [r3, #0]
    1240:	232b      	movs	r3, #43	; 0x2b
    1242:	18fb      	adds	r3, r7, r3
    1244:	3201      	adds	r2, #1
    1246:	701a      	strb	r2, [r3, #0]
    1248:	232b      	movs	r3, #43	; 0x2b
    124a:	18fb      	adds	r3, r7, r3
    124c:	781b      	ldrb	r3, [r3, #0]
    124e:	2b03      	cmp	r3, #3
    1250:	d9eb      	bls.n	122a <tc_init+0x62>
		module_inst->callback[i]        = NULL;
	}
	module_inst->register_callback_mask     = 0x00;
    1252:	68fb      	ldr	r3, [r7, #12]
    1254:	2200      	movs	r2, #0
    1256:	761a      	strb	r2, [r3, #24]
	module_inst->enable_callback_mask       = 0x00;
    1258:	68fb      	ldr	r3, [r7, #12]
    125a:	2200      	movs	r2, #0
    125c:	765a      	strb	r2, [r3, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    125e:	2329      	movs	r3, #41	; 0x29
    1260:	18fb      	adds	r3, r7, r3
    1262:	781a      	ldrb	r2, [r3, #0]
    1264:	4ba7      	ldr	r3, [pc, #668]	; (1504 <tc_init+0x33c>)
    1266:	0092      	lsls	r2, r2, #2
    1268:	68f9      	ldr	r1, [r7, #12]
    126a:	50d1      	str	r1, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    126c:	68fb      	ldr	r3, [r7, #12]
    126e:	68ba      	ldr	r2, [r7, #8]
    1270:	601a      	str	r2, [r3, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1272:	687b      	ldr	r3, [r7, #4]
    1274:	789b      	ldrb	r3, [r3, #2]
    1276:	2b08      	cmp	r3, #8
    1278:	d108      	bne.n	128c <tc_init+0xc4>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
    127a:	2329      	movs	r3, #41	; 0x29
    127c:	18fb      	adds	r3, r7, r3
    127e:	781b      	ldrb	r3, [r3, #0]
    1280:	3303      	adds	r3, #3
    1282:	2201      	movs	r2, #1
    1284:	4013      	ands	r3, r2
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1286:	d001      	beq.n	128c <tc_init+0xc4>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1288:	2317      	movs	r3, #23
    128a:	e1c4      	b.n	1616 <tc_init+0x44e>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    128c:	687b      	ldr	r3, [r7, #4]
    128e:	789a      	ldrb	r2, [r3, #2]
    1290:	68fb      	ldr	r3, [r7, #12]
    1292:	711a      	strb	r2, [r3, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1294:	68bb      	ldr	r3, [r7, #8]
    1296:	881b      	ldrh	r3, [r3, #0]
    1298:	b29b      	uxth	r3, r3
    129a:	001a      	movs	r2, r3
    129c:	2301      	movs	r3, #1
    129e:	4013      	ands	r3, r2
    12a0:	d001      	beq.n	12a6 <tc_init+0xde>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    12a2:	2305      	movs	r3, #5
    12a4:	e1b7      	b.n	1616 <tc_init+0x44e>
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    12a6:	68bb      	ldr	r3, [r7, #8]
    12a8:	7bdb      	ldrb	r3, [r3, #15]
    12aa:	b2db      	uxtb	r3, r3
    12ac:	001a      	movs	r2, r3
    12ae:	2310      	movs	r3, #16
    12b0:	4013      	ands	r3, r2
    12b2:	d001      	beq.n	12b8 <tc_init+0xf0>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    12b4:	231c      	movs	r3, #28
    12b6:	e1ae      	b.n	1616 <tc_init+0x44e>
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    12b8:	68bb      	ldr	r3, [r7, #8]
    12ba:	881b      	ldrh	r3, [r3, #0]
    12bc:	b29b      	uxth	r3, r3
    12be:	001a      	movs	r2, r3
    12c0:	2302      	movs	r3, #2
    12c2:	4013      	ands	r3, r2
    12c4:	d001      	beq.n	12ca <tc_init+0x102>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    12c6:	231c      	movs	r3, #28
    12c8:	e1a5      	b.n	1616 <tc_init+0x44e>
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    12ca:	687b      	ldr	r3, [r7, #4]
    12cc:	7c1b      	ldrb	r3, [r3, #16]
    12ce:	2b00      	cmp	r3, #0
    12d0:	d017      	beq.n	1302 <tc_init+0x13a>
		system_pinmux_get_config_defaults(&pin_config);
    12d2:	2318      	movs	r3, #24
    12d4:	18fb      	adds	r3, r7, r3
    12d6:	0018      	movs	r0, r3
    12d8:	4b8b      	ldr	r3, [pc, #556]	; (1508 <tc_init+0x340>)
    12da:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    12dc:	687b      	ldr	r3, [r7, #4]
    12de:	699b      	ldr	r3, [r3, #24]
    12e0:	b2da      	uxtb	r2, r3
    12e2:	2318      	movs	r3, #24
    12e4:	18fb      	adds	r3, r7, r3
    12e6:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    12e8:	2318      	movs	r3, #24
    12ea:	18fb      	adds	r3, r7, r3
    12ec:	2201      	movs	r2, #1
    12ee:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[0].pin_out, &pin_config);
    12f0:	687b      	ldr	r3, [r7, #4]
    12f2:	695b      	ldr	r3, [r3, #20]
	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
    12f4:	b2db      	uxtb	r3, r3
    12f6:	2218      	movs	r2, #24
    12f8:	18ba      	adds	r2, r7, r2
    12fa:	0011      	movs	r1, r2
    12fc:	0018      	movs	r0, r3
    12fe:	4b83      	ldr	r3, [pc, #524]	; (150c <tc_init+0x344>)
    1300:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1302:	687b      	ldr	r3, [r7, #4]
    1304:	7f1b      	ldrb	r3, [r3, #28]
    1306:	2b00      	cmp	r3, #0
    1308:	d017      	beq.n	133a <tc_init+0x172>
		system_pinmux_get_config_defaults(&pin_config);
    130a:	2318      	movs	r3, #24
    130c:	18fb      	adds	r3, r7, r3
    130e:	0018      	movs	r0, r3
    1310:	4b7d      	ldr	r3, [pc, #500]	; (1508 <tc_init+0x340>)
    1312:	4798      	blx	r3
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1314:	687b      	ldr	r3, [r7, #4]
    1316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    1318:	b2da      	uxtb	r2, r3
    131a:	2318      	movs	r3, #24
    131c:	18fb      	adds	r3, r7, r3
    131e:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1320:	2318      	movs	r3, #24
    1322:	18fb      	adds	r3, r7, r3
    1324:	2201      	movs	r2, #1
    1326:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
    1328:	687b      	ldr	r3, [r7, #4]
    132a:	6a1b      	ldr	r3, [r3, #32]
	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
    132c:	b2db      	uxtb	r3, r3
    132e:	2218      	movs	r2, #24
    1330:	18ba      	adds	r2, r7, r2
    1332:	0011      	movs	r1, r2
    1334:	0018      	movs	r0, r3
    1336:	4b75      	ldr	r3, [pc, #468]	; (150c <tc_init+0x344>)
    1338:	4798      	blx	r3
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    133a:	2329      	movs	r3, #41	; 0x29
    133c:	18fb      	adds	r3, r7, r3
    133e:	781a      	ldrb	r2, [r3, #0]
    1340:	231c      	movs	r3, #28
    1342:	18fb      	adds	r3, r7, r3
    1344:	0052      	lsls	r2, r2, #1
    1346:	5ad3      	ldrh	r3, [r2, r3]
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1348:	0019      	movs	r1, r3
    134a:	2002      	movs	r0, #2
    134c:	4b70      	ldr	r3, [pc, #448]	; (1510 <tc_init+0x348>)
    134e:	4798      	blx	r3
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1350:	687b      	ldr	r3, [r7, #4]
    1352:	789b      	ldrb	r3, [r3, #2]
    1354:	2b08      	cmp	r3, #8
    1356:	d10b      	bne.n	1370 <tc_init+0x1a8>
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    1358:	2329      	movs	r3, #41	; 0x29
    135a:	18fb      	adds	r3, r7, r3
    135c:	781b      	ldrb	r3, [r3, #0]
    135e:	1c5a      	adds	r2, r3, #1
    1360:	231c      	movs	r3, #28
    1362:	18fb      	adds	r3, r7, r3
    1364:	0052      	lsls	r2, r2, #1
    1366:	5ad3      	ldrh	r3, [r2, r3]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1368:	0019      	movs	r1, r3
    136a:	2002      	movs	r0, #2
    136c:	4b68      	ldr	r3, [pc, #416]	; (1510 <tc_init+0x348>)
    136e:	4798      	blx	r3
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
    1370:	2314      	movs	r3, #20
    1372:	18fb      	adds	r3, r7, r3
    1374:	0018      	movs	r0, r3
    1376:	4b67      	ldr	r3, [pc, #412]	; (1514 <tc_init+0x34c>)
    1378:	4798      	blx	r3
	gclk_chan_config.source_generator = config->clock_source;
    137a:	687b      	ldr	r3, [r7, #4]
    137c:	781a      	ldrb	r2, [r3, #0]
    137e:	2314      	movs	r3, #20
    1380:	18fb      	adds	r3, r7, r3
    1382:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1384:	2329      	movs	r3, #41	; 0x29
    1386:	18fb      	adds	r3, r7, r3
    1388:	781b      	ldrb	r3, [r3, #0]
    138a:	2224      	movs	r2, #36	; 0x24
    138c:	18ba      	adds	r2, r7, r2
    138e:	5cd3      	ldrb	r3, [r2, r3]
    1390:	2214      	movs	r2, #20
    1392:	18ba      	adds	r2, r7, r2
    1394:	0011      	movs	r1, r2
    1396:	0018      	movs	r0, r3
    1398:	4b5f      	ldr	r3, [pc, #380]	; (1518 <tc_init+0x350>)
    139a:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    139c:	2329      	movs	r3, #41	; 0x29
    139e:	18fb      	adds	r3, r7, r3
    13a0:	781b      	ldrb	r3, [r3, #0]
    13a2:	2224      	movs	r2, #36	; 0x24
    13a4:	18ba      	adds	r2, r7, r2
    13a6:	5cd3      	ldrb	r3, [r2, r3]
    13a8:	0018      	movs	r0, r3
    13aa:	4b5c      	ldr	r3, [pc, #368]	; (151c <tc_init+0x354>)
    13ac:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
			(uint32_t)config->counter_size |
    13ae:	687b      	ldr	r3, [r7, #4]
    13b0:	789a      	ldrb	r2, [r3, #2]
			(uint32_t)config->wave_generation |
    13b2:	687b      	ldr	r3, [r7, #4]
    13b4:	799b      	ldrb	r3, [r3, #6]
	gclk_chan_config.source_generator = config->clock_source;
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
	system_gclk_chan_enable(inst_gclk_id[instance]);

	/* Set ctrla register */
	ctrla_tmp =
    13b6:	4313      	orrs	r3, r2
    13b8:	b2db      	uxtb	r3, r3
    13ba:	b29a      	uxth	r2, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
    13bc:	687b      	ldr	r3, [r7, #4]
    13be:	891b      	ldrh	r3, [r3, #8]
	gclk_chan_config.source_generator = config->clock_source;
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
	system_gclk_chan_enable(inst_gclk_id[instance]);

	/* Set ctrla register */
	ctrla_tmp =
    13c0:	4313      	orrs	r3, r2
    13c2:	b299      	uxth	r1, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;
    13c4:	687b      	ldr	r3, [r7, #4]
    13c6:	889a      	ldrh	r2, [r3, #4]
	gclk_chan_config.source_generator = config->clock_source;
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
	system_gclk_chan_enable(inst_gclk_id[instance]);

	/* Set ctrla register */
	ctrla_tmp =
    13c8:	232e      	movs	r3, #46	; 0x2e
    13ca:	18fb      	adds	r3, r7, r3
    13cc:	430a      	orrs	r2, r1
    13ce:	801a      	strh	r2, [r3, #0]
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    13d0:	687b      	ldr	r3, [r7, #4]
    13d2:	785b      	ldrb	r3, [r3, #1]
    13d4:	2b00      	cmp	r3, #0
    13d6:	d008      	beq.n	13ea <tc_init+0x222>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    13d8:	232e      	movs	r3, #46	; 0x2e
    13da:	18fb      	adds	r3, r7, r3
    13dc:	222e      	movs	r2, #46	; 0x2e
    13de:	18ba      	adds	r2, r7, r2
    13e0:	8812      	ldrh	r2, [r2, #0]
    13e2:	2180      	movs	r1, #128	; 0x80
    13e4:	0109      	lsls	r1, r1, #4
    13e6:	430a      	orrs	r2, r1
    13e8:	801a      	strh	r2, [r3, #0]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    13ea:	46c0      	nop			; (mov r8, r8)
    13ec:	68fb      	ldr	r3, [r7, #12]
    13ee:	0018      	movs	r0, r3
    13f0:	4b4b      	ldr	r3, [pc, #300]	; (1520 <tc_init+0x358>)
    13f2:	4798      	blx	r3
    13f4:	1e03      	subs	r3, r0, #0
    13f6:	d1f9      	bne.n	13ec <tc_init+0x224>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    13f8:	68bb      	ldr	r3, [r7, #8]
    13fa:	222e      	movs	r2, #46	; 0x2e
    13fc:	18ba      	adds	r2, r7, r2
    13fe:	8812      	ldrh	r2, [r2, #0]
    1400:	801a      	strh	r2, [r3, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1402:	687b      	ldr	r3, [r7, #4]
    1404:	7b5b      	ldrb	r3, [r3, #13]
    1406:	2b00      	cmp	r3, #0
    1408:	d003      	beq.n	1412 <tc_init+0x24a>
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    140a:	232d      	movs	r3, #45	; 0x2d
    140c:	18fb      	adds	r3, r7, r3
    140e:	2204      	movs	r2, #4
    1410:	701a      	strb	r2, [r3, #0]
	}

	if (config->count_direction) {
    1412:	687b      	ldr	r3, [r7, #4]
    1414:	7b9b      	ldrb	r3, [r3, #14]
    1416:	2b00      	cmp	r3, #0
    1418:	d007      	beq.n	142a <tc_init+0x262>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    141a:	232d      	movs	r3, #45	; 0x2d
    141c:	18fb      	adds	r3, r7, r3
    141e:	222d      	movs	r2, #45	; 0x2d
    1420:	18ba      	adds	r2, r7, r2
    1422:	7812      	ldrb	r2, [r2, #0]
    1424:	2101      	movs	r1, #1
    1426:	430a      	orrs	r2, r1
    1428:	701a      	strb	r2, [r3, #0]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    142a:	46c0      	nop			; (mov r8, r8)
    142c:	68fb      	ldr	r3, [r7, #12]
    142e:	0018      	movs	r0, r3
    1430:	4b3b      	ldr	r3, [pc, #236]	; (1520 <tc_init+0x358>)
    1432:	4798      	blx	r3
    1434:	1e03      	subs	r3, r0, #0
    1436:	d1f9      	bne.n	142c <tc_init+0x264>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1438:	68bb      	ldr	r3, [r7, #8]
    143a:	22ff      	movs	r2, #255	; 0xff
    143c:	711a      	strb	r2, [r3, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    143e:	232d      	movs	r3, #45	; 0x2d
    1440:	18fb      	adds	r3, r7, r3
    1442:	781b      	ldrb	r3, [r3, #0]
    1444:	2b00      	cmp	r3, #0
    1446:	d00b      	beq.n	1460 <tc_init+0x298>
		while (tc_is_syncing(module_inst)) {
    1448:	46c0      	nop			; (mov r8, r8)
    144a:	68fb      	ldr	r3, [r7, #12]
    144c:	0018      	movs	r0, r3
    144e:	4b34      	ldr	r3, [pc, #208]	; (1520 <tc_init+0x358>)
    1450:	4798      	blx	r3
    1452:	1e03      	subs	r3, r0, #0
    1454:	d1f9      	bne.n	144a <tc_init+0x282>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1456:	68bb      	ldr	r3, [r7, #8]
    1458:	222d      	movs	r2, #45	; 0x2d
    145a:	18ba      	adds	r2, r7, r2
    145c:	7812      	ldrb	r2, [r2, #0]
    145e:	715a      	strb	r2, [r3, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
    1460:	232c      	movs	r3, #44	; 0x2c
    1462:	18fb      	adds	r3, r7, r3
    1464:	687a      	ldr	r2, [r7, #4]
    1466:	7a92      	ldrb	r2, [r2, #10]
    1468:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
    146a:	232a      	movs	r3, #42	; 0x2a
    146c:	18fb      	adds	r3, r7, r3
    146e:	2200      	movs	r2, #0
    1470:	701a      	strb	r2, [r3, #0]
    1472:	e01c      	b.n	14ae <tc_init+0x2e6>
		if (config->enable_capture_on_channel[i] == true) {
    1474:	232a      	movs	r3, #42	; 0x2a
    1476:	18fb      	adds	r3, r7, r3
    1478:	781b      	ldrb	r3, [r3, #0]
    147a:	687a      	ldr	r2, [r7, #4]
    147c:	18d3      	adds	r3, r2, r3
    147e:	7adb      	ldrb	r3, [r3, #11]
    1480:	2b00      	cmp	r3, #0
    1482:	d00d      	beq.n	14a0 <tc_init+0x2d8>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1484:	232a      	movs	r3, #42	; 0x2a
    1486:	18fb      	adds	r3, r7, r3
    1488:	781b      	ldrb	r3, [r3, #0]
    148a:	2210      	movs	r2, #16
    148c:	409a      	lsls	r2, r3
    148e:	0013      	movs	r3, r2
    1490:	b2d9      	uxtb	r1, r3
    1492:	232c      	movs	r3, #44	; 0x2c
    1494:	18fb      	adds	r3, r7, r3
    1496:	222c      	movs	r2, #44	; 0x2c
    1498:	18ba      	adds	r2, r7, r2
    149a:	7812      	ldrb	r2, [r2, #0]
    149c:	430a      	orrs	r2, r1
    149e:	701a      	strb	r2, [r3, #0]
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
    14a0:	232a      	movs	r3, #42	; 0x2a
    14a2:	18fb      	adds	r3, r7, r3
    14a4:	781a      	ldrb	r2, [r3, #0]
    14a6:	232a      	movs	r3, #42	; 0x2a
    14a8:	18fb      	adds	r3, r7, r3
    14aa:	3201      	adds	r2, #1
    14ac:	701a      	strb	r2, [r3, #0]
    14ae:	232a      	movs	r3, #42	; 0x2a
    14b0:	18fb      	adds	r3, r7, r3
    14b2:	781b      	ldrb	r3, [r3, #0]
    14b4:	2b01      	cmp	r3, #1
    14b6:	d9dd      	bls.n	1474 <tc_init+0x2ac>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    14b8:	46c0      	nop			; (mov r8, r8)
    14ba:	68fb      	ldr	r3, [r7, #12]
    14bc:	0018      	movs	r0, r3
    14be:	4b18      	ldr	r3, [pc, #96]	; (1520 <tc_init+0x358>)
    14c0:	4798      	blx	r3
    14c2:	1e03      	subs	r3, r0, #0
    14c4:	d1f9      	bne.n	14ba <tc_init+0x2f2>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    14c6:	68bb      	ldr	r3, [r7, #8]
    14c8:	222c      	movs	r2, #44	; 0x2c
    14ca:	18ba      	adds	r2, r7, r2
    14cc:	7812      	ldrb	r2, [r2, #0]
    14ce:	719a      	strb	r2, [r3, #6]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    14d0:	46c0      	nop			; (mov r8, r8)
    14d2:	68fb      	ldr	r3, [r7, #12]
    14d4:	0018      	movs	r0, r3
    14d6:	4b12      	ldr	r3, [pc, #72]	; (1520 <tc_init+0x358>)
    14d8:	4798      	blx	r3
    14da:	1e03      	subs	r3, r0, #0
    14dc:	d1f9      	bne.n	14d2 <tc_init+0x30a>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    14de:	68fb      	ldr	r3, [r7, #12]
    14e0:	791b      	ldrb	r3, [r3, #4]
    14e2:	2b04      	cmp	r3, #4
    14e4:	d01e      	beq.n	1524 <tc_init+0x35c>
    14e6:	2b08      	cmp	r3, #8
    14e8:	d100      	bne.n	14ec <tc_init+0x324>
    14ea:	e070      	b.n	15ce <tc_init+0x406>
    14ec:	2b00      	cmp	r3, #0
    14ee:	d04b      	beq.n	1588 <tc_init+0x3c0>
    14f0:	e090      	b.n	1614 <tc_init+0x44c>
    14f2:	46c0      	nop			; (mov r8, r8)
    14f4:	00001181 	.word	0x00001181
    14f8:	00012a80 	.word	0x00012a80
    14fc:	00010e21 	.word	0x00010e21
    1500:	00012a84 	.word	0x00012a84
    1504:	200045cc 	.word	0x200045cc
    1508:	00001131 	.word	0x00001131
    150c:	0000cc69 	.word	0x0000cc69
    1510:	000010d5 	.word	0x000010d5
    1514:	000010bd 	.word	0x000010bd
    1518:	0000c97d 	.word	0x0000c97d
    151c:	0000c9c1 	.word	0x0000c9c1
    1520:	00001159 	.word	0x00001159
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
    1524:	46c0      	nop			; (mov r8, r8)
    1526:	68fb      	ldr	r3, [r7, #12]
    1528:	0018      	movs	r0, r3
    152a:	4b3d      	ldr	r3, [pc, #244]	; (1620 <tc_init+0x458>)
    152c:	4798      	blx	r3
    152e:	1e03      	subs	r3, r0, #0
    1530:	d1f9      	bne.n	1526 <tc_init+0x35e>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
    1532:	687b      	ldr	r3, [r7, #4]
    1534:	2228      	movs	r2, #40	; 0x28
    1536:	5c9a      	ldrb	r2, [r3, r2]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
    1538:	68bb      	ldr	r3, [r7, #8]
    153a:	741a      	strb	r2, [r3, #16]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
    153c:	46c0      	nop			; (mov r8, r8)
    153e:	68fb      	ldr	r3, [r7, #12]
    1540:	0018      	movs	r0, r3
    1542:	4b37      	ldr	r3, [pc, #220]	; (1620 <tc_init+0x458>)
    1544:	4798      	blx	r3
    1546:	1e03      	subs	r3, r0, #0
    1548:	d1f9      	bne.n	153e <tc_init+0x376>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
    154a:	687b      	ldr	r3, [r7, #4]
    154c:	2229      	movs	r2, #41	; 0x29
    154e:	5c9a      	ldrb	r2, [r3, r2]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
    1550:	68bb      	ldr	r3, [r7, #8]
    1552:	751a      	strb	r2, [r3, #20]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
    1554:	46c0      	nop			; (mov r8, r8)
    1556:	68fb      	ldr	r3, [r7, #12]
    1558:	0018      	movs	r0, r3
    155a:	4b31      	ldr	r3, [pc, #196]	; (1620 <tc_init+0x458>)
    155c:	4798      	blx	r3
    155e:	1e03      	subs	r3, r0, #0
    1560:	d1f9      	bne.n	1556 <tc_init+0x38e>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
    1562:	687b      	ldr	r3, [r7, #4]
    1564:	222a      	movs	r2, #42	; 0x2a
    1566:	5c9a      	ldrb	r2, [r3, r2]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
    1568:	68bb      	ldr	r3, [r7, #8]
    156a:	761a      	strb	r2, [r3, #24]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    156c:	46c0      	nop			; (mov r8, r8)
    156e:	68fb      	ldr	r3, [r7, #12]
    1570:	0018      	movs	r0, r3
    1572:	4b2b      	ldr	r3, [pc, #172]	; (1620 <tc_init+0x458>)
    1574:	4798      	blx	r3
    1576:	1e03      	subs	r3, r0, #0
    1578:	d1f9      	bne.n	156e <tc_init+0x3a6>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
    157a:	687b      	ldr	r3, [r7, #4]
    157c:	222b      	movs	r2, #43	; 0x2b
    157e:	5c9a      	ldrb	r2, [r3, r2]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
    1580:	68bb      	ldr	r3, [r7, #8]
    1582:	765a      	strb	r2, [r3, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
    1584:	2300      	movs	r3, #0
    1586:	e046      	b.n	1616 <tc_init+0x44e>

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
    1588:	46c0      	nop			; (mov r8, r8)
    158a:	68fb      	ldr	r3, [r7, #12]
    158c:	0018      	movs	r0, r3
    158e:	4b24      	ldr	r3, [pc, #144]	; (1620 <tc_init+0x458>)
    1590:	4798      	blx	r3
    1592:	1e03      	subs	r3, r0, #0
    1594:	d1f9      	bne.n	158a <tc_init+0x3c2>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
    1596:	687b      	ldr	r3, [r7, #4]
    1598:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
    159a:	68bb      	ldr	r3, [r7, #8]
    159c:	821a      	strh	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
    159e:	46c0      	nop			; (mov r8, r8)
    15a0:	68fb      	ldr	r3, [r7, #12]
    15a2:	0018      	movs	r0, r3
    15a4:	4b1e      	ldr	r3, [pc, #120]	; (1620 <tc_init+0x458>)
    15a6:	4798      	blx	r3
    15a8:	1e03      	subs	r3, r0, #0
    15aa:	d1f9      	bne.n	15a0 <tc_init+0x3d8>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
    15ac:	687b      	ldr	r3, [r7, #4]
    15ae:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
    15b0:	68bb      	ldr	r3, [r7, #8]
    15b2:	831a      	strh	r2, [r3, #24]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    15b4:	46c0      	nop			; (mov r8, r8)
    15b6:	68fb      	ldr	r3, [r7, #12]
    15b8:	0018      	movs	r0, r3
    15ba:	4b19      	ldr	r3, [pc, #100]	; (1620 <tc_init+0x458>)
    15bc:	4798      	blx	r3
    15be:	1e03      	subs	r3, r0, #0
    15c0:	d1f9      	bne.n	15b6 <tc_init+0x3ee>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
    15c2:	687b      	ldr	r3, [r7, #4]
    15c4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
    15c6:	68bb      	ldr	r3, [r7, #8]
    15c8:	835a      	strh	r2, [r3, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
    15ca:	2300      	movs	r3, #0
    15cc:	e023      	b.n	1616 <tc_init+0x44e>

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
    15ce:	46c0      	nop			; (mov r8, r8)
    15d0:	68fb      	ldr	r3, [r7, #12]
    15d2:	0018      	movs	r0, r3
    15d4:	4b12      	ldr	r3, [pc, #72]	; (1620 <tc_init+0x458>)
    15d6:	4798      	blx	r3
    15d8:	1e03      	subs	r3, r0, #0
    15da:	d1f9      	bne.n	15d0 <tc_init+0x408>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
    15dc:	687b      	ldr	r3, [r7, #4]
    15de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    15e0:	68bb      	ldr	r3, [r7, #8]
    15e2:	611a      	str	r2, [r3, #16]

			while (tc_is_syncing(module_inst)) {
    15e4:	46c0      	nop			; (mov r8, r8)
    15e6:	68fb      	ldr	r3, [r7, #12]
    15e8:	0018      	movs	r0, r3
    15ea:	4b0d      	ldr	r3, [pc, #52]	; (1620 <tc_init+0x458>)
    15ec:	4798      	blx	r3
    15ee:	1e03      	subs	r3, r0, #0
    15f0:	d1f9      	bne.n	15e6 <tc_init+0x41e>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
					config->counter_32_bit.compare_capture_channel[0];
    15f2:	687b      	ldr	r3, [r7, #4]
    15f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
    15f6:	68bb      	ldr	r3, [r7, #8]
    15f8:	619a      	str	r2, [r3, #24]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
    15fa:	46c0      	nop			; (mov r8, r8)
    15fc:	68fb      	ldr	r3, [r7, #12]
    15fe:	0018      	movs	r0, r3
    1600:	4b07      	ldr	r3, [pc, #28]	; (1620 <tc_init+0x458>)
    1602:	4798      	blx	r3
    1604:	1e03      	subs	r3, r0, #0
    1606:	d1f9      	bne.n	15fc <tc_init+0x434>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
    1608:	687b      	ldr	r3, [r7, #4]
    160a:	6b1a      	ldr	r2, [r3, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
    160c:	68bb      	ldr	r3, [r7, #8]
    160e:	61da      	str	r2, [r3, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
    1610:	2300      	movs	r3, #0
    1612:	e000      	b.n	1616 <tc_init+0x44e>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1614:	2317      	movs	r3, #23
}
    1616:	0018      	movs	r0, r3
    1618:	46bd      	mov	sp, r7
    161a:	b00d      	add	sp, #52	; 0x34
    161c:	bd90      	pop	{r4, r7, pc}
    161e:	46c0      	nop			; (mov r8, r8)
    1620:	00001159 	.word	0x00001159

00001624 <tc_set_count_value>:
 * \retval STATUS_ERR_INVALID_ARG  An invalid timer counter size was specified
 */
enum status_code tc_set_count_value(
		const struct tc_module *const module_inst,
		const uint32_t count)
{
    1624:	b580      	push	{r7, lr}
    1626:	b084      	sub	sp, #16
    1628:	af00      	add	r7, sp, #0
    162a:	6078      	str	r0, [r7, #4]
    162c:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance*/
	Tc *const tc_module = module_inst->hw;
    162e:	687b      	ldr	r3, [r7, #4]
    1630:	681b      	ldr	r3, [r3, #0]
    1632:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    1634:	46c0      	nop			; (mov r8, r8)
    1636:	687b      	ldr	r3, [r7, #4]
    1638:	0018      	movs	r0, r3
    163a:	4b11      	ldr	r3, [pc, #68]	; (1680 <tc_set_count_value+0x5c>)
    163c:	4798      	blx	r3
    163e:	1e03      	subs	r3, r0, #0
    1640:	d1f9      	bne.n	1636 <tc_set_count_value+0x12>
		/* Wait for sync */
	}

	/* Write to based on the TC counter_size */
	switch (module_inst->counter_size) {
    1642:	687b      	ldr	r3, [r7, #4]
    1644:	791b      	ldrb	r3, [r3, #4]
    1646:	2b04      	cmp	r3, #4
    1648:	d004      	beq.n	1654 <tc_set_count_value+0x30>
    164a:	2b08      	cmp	r3, #8
    164c:	d00e      	beq.n	166c <tc_set_count_value+0x48>
    164e:	2b00      	cmp	r3, #0
    1650:	d006      	beq.n	1660 <tc_set_count_value+0x3c>
    1652:	e010      	b.n	1676 <tc_set_count_value+0x52>
		case TC_COUNTER_SIZE_8BIT:
			tc_module->COUNT8.COUNT.reg  = (uint8_t)count;
    1654:	683b      	ldr	r3, [r7, #0]
    1656:	b2da      	uxtb	r2, r3
    1658:	68fb      	ldr	r3, [r7, #12]
    165a:	741a      	strb	r2, [r3, #16]
			return STATUS_OK;
    165c:	2300      	movs	r3, #0
    165e:	e00b      	b.n	1678 <tc_set_count_value+0x54>

		case TC_COUNTER_SIZE_16BIT:
			tc_module->COUNT16.COUNT.reg = (uint16_t)count;
    1660:	683b      	ldr	r3, [r7, #0]
    1662:	b29a      	uxth	r2, r3
    1664:	68fb      	ldr	r3, [r7, #12]
    1666:	821a      	strh	r2, [r3, #16]
			return STATUS_OK;
    1668:	2300      	movs	r3, #0
    166a:	e005      	b.n	1678 <tc_set_count_value+0x54>

		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.COUNT.reg = (uint32_t)count;
    166c:	68fb      	ldr	r3, [r7, #12]
    166e:	683a      	ldr	r2, [r7, #0]
    1670:	611a      	str	r2, [r3, #16]
			return STATUS_OK;
    1672:	2300      	movs	r3, #0
    1674:	e000      	b.n	1678 <tc_set_count_value+0x54>

		default:
			return STATUS_ERR_INVALID_ARG;
    1676:	2317      	movs	r3, #23
	}
}
    1678:	0018      	movs	r0, r3
    167a:	46bd      	mov	sp, r7
    167c:	b004      	add	sp, #16
    167e:	bd80      	pop	{r7, pc}
    1680:	00001159 	.word	0x00001159

00001684 <display_update>:
};

SemaphoreHandle_t display_update_mutex;

static void display_update(bool update)
{
    1684:	b580      	push	{r7, lr}
    1686:	b082      	sub	sp, #8
    1688:	af00      	add	r7, sp, #0
    168a:	0002      	movs	r2, r0
    168c:	1dfb      	adds	r3, r7, #7
    168e:	701a      	strb	r2, [r3, #0]
    taskENTER_CRITICAL();
    1690:	4b08      	ldr	r3, [pc, #32]	; (16b4 <display_update+0x30>)
    1692:	4798      	blx	r3
    
    display_state.display_update = update;
    1694:	4b08      	ldr	r3, [pc, #32]	; (16b8 <display_update+0x34>)
    1696:	1dfa      	adds	r2, r7, #7
    1698:	7812      	ldrb	r2, [r2, #0]
    169a:	725a      	strb	r2, [r3, #9]
    display_state.display_blink = false;
    169c:	4b06      	ldr	r3, [pc, #24]	; (16b8 <display_update+0x34>)
    169e:	2200      	movs	r2, #0
    16a0:	729a      	strb	r2, [r3, #10]
    display_state.display_blink_timer = 0;
    16a2:	4b05      	ldr	r3, [pc, #20]	; (16b8 <display_update+0x34>)
    16a4:	2200      	movs	r2, #0
    16a6:	72da      	strb	r2, [r3, #11]
    
    taskEXIT_CRITICAL();
    16a8:	4b04      	ldr	r3, [pc, #16]	; (16bc <display_update+0x38>)
    16aa:	4798      	blx	r3
}
    16ac:	46c0      	nop			; (mov r8, r8)
    16ae:	46bd      	mov	sp, r7
    16b0:	b002      	add	sp, #8
    16b2:	bd80      	pop	{r7, pc}
    16b4:	0000d2c9 	.word	0x0000d2c9
    16b8:	20004618 	.word	0x20004618
    16bc:	0000d2ed 	.word	0x0000d2ed

000016c0 <display_number_to_seg>:

static void display_number_to_seg(uint8_t num, uint8_t *chars)
{
    16c0:	b590      	push	{r4, r7, lr}
    16c2:	b083      	sub	sp, #12
    16c4:	af00      	add	r7, sp, #0
    16c6:	0002      	movs	r2, r0
    16c8:	6039      	str	r1, [r7, #0]
    16ca:	1dfb      	adds	r3, r7, #7
    16cc:	701a      	strb	r2, [r3, #0]
    if (num / 100)
    16ce:	1dfb      	adds	r3, r7, #7
    16d0:	781b      	ldrb	r3, [r3, #0]
    16d2:	2b63      	cmp	r3, #99	; 0x63
    16d4:	d90d      	bls.n	16f2 <display_number_to_seg+0x32>
        chars[0] = num_to_seg[num/100];
    16d6:	1dfb      	adds	r3, r7, #7
    16d8:	781a      	ldrb	r2, [r3, #0]
    16da:	4b25      	ldr	r3, [pc, #148]	; (1770 <display_number_to_seg+0xb0>)
    16dc:	2164      	movs	r1, #100	; 0x64
    16de:	0010      	movs	r0, r2
    16e0:	4798      	blx	r3
    16e2:	0003      	movs	r3, r0
    16e4:	b2db      	uxtb	r3, r3
    16e6:	001a      	movs	r2, r3
    16e8:	4b22      	ldr	r3, [pc, #136]	; (1774 <display_number_to_seg+0xb4>)
    16ea:	5c9a      	ldrb	r2, [r3, r2]
    16ec:	683b      	ldr	r3, [r7, #0]
    16ee:	701a      	strb	r2, [r3, #0]
    16f0:	e002      	b.n	16f8 <display_number_to_seg+0x38>
    else
        chars[0] = SEG_OFF;
    16f2:	683b      	ldr	r3, [r7, #0]
    16f4:	2200      	movs	r2, #0
    16f6:	701a      	strb	r2, [r3, #0]

    num -= (num / 100) * 100;    
    16f8:	1dfb      	adds	r3, r7, #7
    16fa:	781a      	ldrb	r2, [r3, #0]
    16fc:	4b1c      	ldr	r3, [pc, #112]	; (1770 <display_number_to_seg+0xb0>)
    16fe:	2164      	movs	r1, #100	; 0x64
    1700:	0010      	movs	r0, r2
    1702:	4798      	blx	r3
    1704:	0003      	movs	r3, r0
    1706:	b2db      	uxtb	r3, r3
    1708:	2264      	movs	r2, #100	; 0x64
    170a:	4252      	negs	r2, r2
    170c:	4353      	muls	r3, r2
    170e:	b2d9      	uxtb	r1, r3
    1710:	1dfb      	adds	r3, r7, #7
    1712:	1dfa      	adds	r2, r7, #7
    1714:	7812      	ldrb	r2, [r2, #0]
    1716:	188a      	adds	r2, r1, r2
    1718:	701a      	strb	r2, [r3, #0]
    chars[1] = num_to_seg[num / 10];
    171a:	683b      	ldr	r3, [r7, #0]
    171c:	1c5c      	adds	r4, r3, #1
    171e:	1dfb      	adds	r3, r7, #7
    1720:	781a      	ldrb	r2, [r3, #0]
    1722:	4b13      	ldr	r3, [pc, #76]	; (1770 <display_number_to_seg+0xb0>)
    1724:	210a      	movs	r1, #10
    1726:	0010      	movs	r0, r2
    1728:	4798      	blx	r3
    172a:	0003      	movs	r3, r0
    172c:	b2db      	uxtb	r3, r3
    172e:	001a      	movs	r2, r3
    1730:	4b10      	ldr	r3, [pc, #64]	; (1774 <display_number_to_seg+0xb4>)
    1732:	5c9b      	ldrb	r3, [r3, r2]
    1734:	7023      	strb	r3, [r4, #0]

    num -= (num / 10) * 10;    
    1736:	1dfb      	adds	r3, r7, #7
    1738:	781a      	ldrb	r2, [r3, #0]
    173a:	4b0d      	ldr	r3, [pc, #52]	; (1770 <display_number_to_seg+0xb0>)
    173c:	210a      	movs	r1, #10
    173e:	0010      	movs	r0, r2
    1740:	4798      	blx	r3
    1742:	0003      	movs	r3, r0
    1744:	b2db      	uxtb	r3, r3
    1746:	220a      	movs	r2, #10
    1748:	4252      	negs	r2, r2
    174a:	4353      	muls	r3, r2
    174c:	b2d9      	uxtb	r1, r3
    174e:	1dfb      	adds	r3, r7, #7
    1750:	1dfa      	adds	r2, r7, #7
    1752:	7812      	ldrb	r2, [r2, #0]
    1754:	188a      	adds	r2, r1, r2
    1756:	701a      	strb	r2, [r3, #0]
    chars[2] = num_to_seg[num];
    1758:	683b      	ldr	r3, [r7, #0]
    175a:	3302      	adds	r3, #2
    175c:	1dfa      	adds	r2, r7, #7
    175e:	7812      	ldrb	r2, [r2, #0]
    1760:	4904      	ldr	r1, [pc, #16]	; (1774 <display_number_to_seg+0xb4>)
    1762:	5c8a      	ldrb	r2, [r1, r2]
    1764:	701a      	strb	r2, [r3, #0]
}
    1766:	46c0      	nop			; (mov r8, r8)
    1768:	46bd      	mov	sp, r7
    176a:	b003      	add	sp, #12
    176c:	bd90      	pop	{r4, r7, pc}
    176e:	46c0      	nop			; (mov r8, r8)
    1770:	000107e9 	.word	0x000107e9
    1774:	00012a8c 	.word	0x00012a8c

00001778 <display_button_lock_unlock_handler>:

static void display_button_lock_unlock_handler(void)
{
    1778:	b5b0      	push	{r4, r5, r7, lr}
    177a:	af00      	add	r7, sp, #0
    if (display_state.display_locked) {
    177c:	4b10      	ldr	r3, [pc, #64]	; (17c0 <display_button_lock_unlock_handler+0x48>)
    177e:	7b1b      	ldrb	r3, [r3, #12]
    1780:	2b00      	cmp	r3, #0
    1782:	d019      	beq.n	17b8 <display_button_lock_unlock_handler+0x40>
        if (display_state.display_unlock_timer++ > DISPLAY_UNLOCK_TIME) {
    1784:	4b0e      	ldr	r3, [pc, #56]	; (17c0 <display_button_lock_unlock_handler+0x48>)
    1786:	695b      	ldr	r3, [r3, #20]
    1788:	1c59      	adds	r1, r3, #1
    178a:	4a0d      	ldr	r2, [pc, #52]	; (17c0 <display_button_lock_unlock_handler+0x48>)
    178c:	6151      	str	r1, [r2, #20]
    178e:	2b0a      	cmp	r3, #10
    1790:	d912      	bls.n	17b8 <display_button_lock_unlock_handler+0x40>
            xSemaphoreGive(buzzer_sem);
    1792:	4b0c      	ldr	r3, [pc, #48]	; (17c4 <display_button_lock_unlock_handler+0x4c>)
    1794:	6818      	ldr	r0, [r3, #0]
    1796:	2300      	movs	r3, #0
    1798:	2200      	movs	r2, #0
    179a:	2100      	movs	r1, #0
    179c:	4c0a      	ldr	r4, [pc, #40]	; (17c8 <display_button_lock_unlock_handler+0x50>)
    179e:	47a0      	blx	r4
            display_state.display_locked = false;
    17a0:	4b07      	ldr	r3, [pc, #28]	; (17c0 <display_button_lock_unlock_handler+0x48>)
    17a2:	2200      	movs	r2, #0
    17a4:	731a      	strb	r2, [r3, #12]
            display_state.display_unlock_timer = 0;
    17a6:	4b06      	ldr	r3, [pc, #24]	; (17c0 <display_button_lock_unlock_handler+0x48>)
    17a8:	2200      	movs	r2, #0
    17aa:	615a      	str	r2, [r3, #20]
            display_state.display_lock_timer = 0;
    17ac:	4b04      	ldr	r3, [pc, #16]	; (17c0 <display_button_lock_unlock_handler+0x48>)
    17ae:	2200      	movs	r2, #0
    17b0:	611a      	str	r2, [r3, #16]
            display_update(true);            
    17b2:	2001      	movs	r0, #1
    17b4:	4b05      	ldr	r3, [pc, #20]	; (17cc <display_button_lock_unlock_handler+0x54>)
    17b6:	4798      	blx	r3
        }                
    }
}
    17b8:	46c0      	nop			; (mov r8, r8)
    17ba:	46bd      	mov	sp, r7
    17bc:	bdb0      	pop	{r4, r5, r7, pc}
    17be:	46c0      	nop			; (mov r8, r8)
    17c0:	20004618 	.word	0x20004618
    17c4:	200045c8 	.word	0x200045c8
    17c8:	0000d689 	.word	0x0000d689
    17cc:	00001685 	.word	0x00001685

000017d0 <display_timer_handler>:

static void display_timer_handler(void)
{
    17d0:	b5b0      	push	{r4, r5, r7, lr}
    17d2:	af00      	add	r7, sp, #0
    if (!display_state.display_locked) {
    17d4:	4b09      	ldr	r3, [pc, #36]	; (17fc <display_timer_handler+0x2c>)
    17d6:	7b1b      	ldrb	r3, [r3, #12]
    17d8:	2201      	movs	r2, #1
    17da:	4053      	eors	r3, r2
    17dc:	b2db      	uxtb	r3, r3
    17de:	2b00      	cmp	r3, #0
    17e0:	d009      	beq.n	17f6 <display_timer_handler+0x26>
        display_state.display_lock_timer = 0;
    17e2:	4b06      	ldr	r3, [pc, #24]	; (17fc <display_timer_handler+0x2c>)
    17e4:	2200      	movs	r2, #0
    17e6:	611a      	str	r2, [r3, #16]
        xSemaphoreGive(buzzer_sem);
    17e8:	4b05      	ldr	r3, [pc, #20]	; (1800 <display_timer_handler+0x30>)
    17ea:	6818      	ldr	r0, [r3, #0]
    17ec:	2300      	movs	r3, #0
    17ee:	2200      	movs	r2, #0
    17f0:	2100      	movs	r1, #0
    17f2:	4c04      	ldr	r4, [pc, #16]	; (1804 <display_timer_handler+0x34>)
    17f4:	47a0      	blx	r4
    }

}
    17f6:	46c0      	nop			; (mov r8, r8)
    17f8:	46bd      	mov	sp, r7
    17fa:	bdb0      	pop	{r4, r5, r7, pc}
    17fc:	20004618 	.word	0x20004618
    1800:	200045c8 	.word	0x200045c8
    1804:	0000d689 	.word	0x0000d689

00001808 <display_button_water_pump_handler>:

static void display_button_water_pump_handler(void)
{
    1808:	b5b0      	push	{r4, r5, r7, lr}
    180a:	af00      	add	r7, sp, #0
    if (!display_state.display_locked) {
    180c:	4b1d      	ldr	r3, [pc, #116]	; (1884 <display_button_water_pump_handler+0x7c>)
    180e:	7b1b      	ldrb	r3, [r3, #12]
    1810:	2201      	movs	r2, #1
    1812:	4053      	eors	r3, r2
    1814:	b2db      	uxtb	r3, r3
    1816:	2b00      	cmp	r3, #0
    1818:	d031      	beq.n	187e <display_button_water_pump_handler+0x76>
        xSemaphoreGive(buzzer_sem);
    181a:	4b1b      	ldr	r3, [pc, #108]	; (1888 <display_button_water_pump_handler+0x80>)
    181c:	6818      	ldr	r0, [r3, #0]
    181e:	2300      	movs	r3, #0
    1820:	2200      	movs	r2, #0
    1822:	2100      	movs	r1, #0
    1824:	4c19      	ldr	r4, [pc, #100]	; (188c <display_button_water_pump_handler+0x84>)
    1826:	47a0      	blx	r4
        display_state.display_lock_timer = 0;    
    1828:	4b16      	ldr	r3, [pc, #88]	; (1884 <display_button_water_pump_handler+0x7c>)
    182a:	2200      	movs	r2, #0
    182c:	611a      	str	r2, [r3, #16]
        
        // Water and air pump cannot run at the same time
        if (display_state.bubbles_on) {
    182e:	4b15      	ldr	r3, [pc, #84]	; (1884 <display_button_water_pump_handler+0x7c>)
    1830:	79db      	ldrb	r3, [r3, #7]
    1832:	2b00      	cmp	r3, #0
    1834:	d005      	beq.n	1842 <display_button_water_pump_handler+0x3a>
            display_state.bubbles_on = false;
    1836:	4b13      	ldr	r3, [pc, #76]	; (1884 <display_button_water_pump_handler+0x7c>)
    1838:	2200      	movs	r2, #0
    183a:	71da      	strb	r2, [r3, #7]

            thermal_turn_on_air_pump(false);
    183c:	2000      	movs	r0, #0
    183e:	4b14      	ldr	r3, [pc, #80]	; (1890 <display_button_water_pump_handler+0x88>)
    1840:	4798      	blx	r3
        }
        
        if (display_state.pump_on) {
    1842:	4b10      	ldr	r3, [pc, #64]	; (1884 <display_button_water_pump_handler+0x7c>)
    1844:	7a1b      	ldrb	r3, [r3, #8]
    1846:	2b00      	cmp	r3, #0
    1848:	d010      	beq.n	186c <display_button_water_pump_handler+0x64>
            display_state.pump_on = false;
    184a:	4b0e      	ldr	r3, [pc, #56]	; (1884 <display_button_water_pump_handler+0x7c>)
    184c:	2200      	movs	r2, #0
    184e:	721a      	strb	r2, [r3, #8]
            thermal_turn_on_water_pump(false);
    1850:	2000      	movs	r0, #0
    1852:	4b10      	ldr	r3, [pc, #64]	; (1894 <display_button_water_pump_handler+0x8c>)
    1854:	4798      	blx	r3

            // Pump is already on. Open pump and heater relays (if heater is on)
            if (display_state.heater_on) {
    1856:	4b0b      	ldr	r3, [pc, #44]	; (1884 <display_button_water_pump_handler+0x7c>)
    1858:	799b      	ldrb	r3, [r3, #6]
    185a:	2b00      	cmp	r3, #0
    185c:	d00c      	beq.n	1878 <display_button_water_pump_handler+0x70>
                display_state.heater_on = false;
    185e:	4b09      	ldr	r3, [pc, #36]	; (1884 <display_button_water_pump_handler+0x7c>)
    1860:	2200      	movs	r2, #0
    1862:	719a      	strb	r2, [r3, #6]
                thermal_turn_on_heater(false);
    1864:	2000      	movs	r0, #0
    1866:	4b0c      	ldr	r3, [pc, #48]	; (1898 <display_button_water_pump_handler+0x90>)
    1868:	4798      	blx	r3
    186a:	e005      	b.n	1878 <display_button_water_pump_handler+0x70>
            }                        
        }
        else {
            display_state.pump_on = true;
    186c:	4b05      	ldr	r3, [pc, #20]	; (1884 <display_button_water_pump_handler+0x7c>)
    186e:	2201      	movs	r2, #1
    1870:	721a      	strb	r2, [r3, #8]

            thermal_turn_on_water_pump(true);
    1872:	2001      	movs	r0, #1
    1874:	4b07      	ldr	r3, [pc, #28]	; (1894 <display_button_water_pump_handler+0x8c>)
    1876:	4798      	blx	r3
        }
                
        display_update(true);
    1878:	2001      	movs	r0, #1
    187a:	4b08      	ldr	r3, [pc, #32]	; (189c <display_button_water_pump_handler+0x94>)
    187c:	4798      	blx	r3
    }
}
    187e:	46c0      	nop			; (mov r8, r8)
    1880:	46bd      	mov	sp, r7
    1882:	bdb0      	pop	{r4, r5, r7, pc}
    1884:	20004618 	.word	0x20004618
    1888:	200045c8 	.word	0x200045c8
    188c:	0000d689 	.word	0x0000d689
    1890:	000028d9 	.word	0x000028d9
    1894:	000028a1 	.word	0x000028a1
    1898:	00002861 	.word	0x00002861
    189c:	00001685 	.word	0x00001685

000018a0 <display_cf_handler>:

static void display_cf_handler(void)
{
    18a0:	b5b0      	push	{r4, r5, r7, lr}
    18a2:	af00      	add	r7, sp, #0
    if (!display_state.display_locked) {
    18a4:	4b12      	ldr	r3, [pc, #72]	; (18f0 <display_cf_handler+0x50>)
    18a6:	7b1b      	ldrb	r3, [r3, #12]
    18a8:	2201      	movs	r2, #1
    18aa:	4053      	eors	r3, r2
    18ac:	b2db      	uxtb	r3, r3
    18ae:	2b00      	cmp	r3, #0
    18b0:	d01b      	beq.n	18ea <display_cf_handler+0x4a>
        xSemaphoreGive(buzzer_sem);
    18b2:	4b10      	ldr	r3, [pc, #64]	; (18f4 <display_cf_handler+0x54>)
    18b4:	6818      	ldr	r0, [r3, #0]
    18b6:	2300      	movs	r3, #0
    18b8:	2200      	movs	r2, #0
    18ba:	2100      	movs	r1, #0
    18bc:	4c0e      	ldr	r4, [pc, #56]	; (18f8 <display_cf_handler+0x58>)
    18be:	47a0      	blx	r4
        display_state.display_lock_timer = 0;        
    18c0:	4b0b      	ldr	r3, [pc, #44]	; (18f0 <display_cf_handler+0x50>)
    18c2:	2200      	movs	r2, #0
    18c4:	611a      	str	r2, [r3, #16]
        display_state.degrees_F ^= 1;
    18c6:	4b0a      	ldr	r3, [pc, #40]	; (18f0 <display_cf_handler+0x50>)
    18c8:	78db      	ldrb	r3, [r3, #3]
    18ca:	2201      	movs	r2, #1
    18cc:	4053      	eors	r3, r2
    18ce:	b2db      	uxtb	r3, r3
    18d0:	1e5a      	subs	r2, r3, #1
    18d2:	4193      	sbcs	r3, r2
    18d4:	b2da      	uxtb	r2, r3
    18d6:	4b06      	ldr	r3, [pc, #24]	; (18f0 <display_cf_handler+0x50>)
    18d8:	70da      	strb	r2, [r3, #3]
        thermal_change_scale(display_state.degrees_F);
    18da:	4b05      	ldr	r3, [pc, #20]	; (18f0 <display_cf_handler+0x50>)
    18dc:	78db      	ldrb	r3, [r3, #3]
    18de:	0018      	movs	r0, r3
    18e0:	4b06      	ldr	r3, [pc, #24]	; (18fc <display_cf_handler+0x5c>)
    18e2:	4798      	blx	r3
        display_update(true);        
    18e4:	2001      	movs	r0, #1
    18e6:	4b06      	ldr	r3, [pc, #24]	; (1900 <display_cf_handler+0x60>)
    18e8:	4798      	blx	r3
    }
}
    18ea:	46c0      	nop			; (mov r8, r8)
    18ec:	46bd      	mov	sp, r7
    18ee:	bdb0      	pop	{r4, r5, r7, pc}
    18f0:	20004618 	.word	0x20004618
    18f4:	200045c8 	.word	0x200045c8
    18f8:	0000d689 	.word	0x0000d689
    18fc:	000026c1 	.word	0x000026c1
    1900:	00001685 	.word	0x00001685

00001904 <display_button_heater_handler>:

static void display_button_heater_handler(void)
{
    1904:	b5b0      	push	{r4, r5, r7, lr}
    1906:	af00      	add	r7, sp, #0
    if (!display_state.display_locked) {
    1908:	4b1e      	ldr	r3, [pc, #120]	; (1984 <display_button_heater_handler+0x80>)
    190a:	7b1b      	ldrb	r3, [r3, #12]
    190c:	2201      	movs	r2, #1
    190e:	4053      	eors	r3, r2
    1910:	b2db      	uxtb	r3, r3
    1912:	2b00      	cmp	r3, #0
    1914:	d032      	beq.n	197c <display_button_heater_handler+0x78>
        xSemaphoreGive(buzzer_sem);
    1916:	4b1c      	ldr	r3, [pc, #112]	; (1988 <display_button_heater_handler+0x84>)
    1918:	6818      	ldr	r0, [r3, #0]
    191a:	2300      	movs	r3, #0
    191c:	2200      	movs	r2, #0
    191e:	2100      	movs	r1, #0
    1920:	4c1a      	ldr	r4, [pc, #104]	; (198c <display_button_heater_handler+0x88>)
    1922:	47a0      	blx	r4
        display_state.display_lock_timer = 0;
    1924:	4b17      	ldr	r3, [pc, #92]	; (1984 <display_button_heater_handler+0x80>)
    1926:	2200      	movs	r2, #0
    1928:	611a      	str	r2, [r3, #16]
        display_state.heater_on ^= 1;        
    192a:	4b16      	ldr	r3, [pc, #88]	; (1984 <display_button_heater_handler+0x80>)
    192c:	799b      	ldrb	r3, [r3, #6]
    192e:	2201      	movs	r2, #1
    1930:	4053      	eors	r3, r2
    1932:	b2db      	uxtb	r3, r3
    1934:	1e5a      	subs	r2, r3, #1
    1936:	4193      	sbcs	r3, r2
    1938:	b2da      	uxtb	r2, r3
    193a:	4b12      	ldr	r3, [pc, #72]	; (1984 <display_button_heater_handler+0x80>)
    193c:	719a      	strb	r2, [r3, #6]

        if (display_state.bubbles_on) {
    193e:	4b11      	ldr	r3, [pc, #68]	; (1984 <display_button_heater_handler+0x80>)
    1940:	79db      	ldrb	r3, [r3, #7]
    1942:	2b00      	cmp	r3, #0
    1944:	d005      	beq.n	1952 <display_button_heater_handler+0x4e>
            display_state.bubbles_on = false;
    1946:	4b0f      	ldr	r3, [pc, #60]	; (1984 <display_button_heater_handler+0x80>)
    1948:	2200      	movs	r2, #0
    194a:	71da      	strb	r2, [r3, #7]

            thermal_turn_on_air_pump(false);
    194c:	2000      	movs	r0, #0
    194e:	4b10      	ldr	r3, [pc, #64]	; (1990 <display_button_heater_handler+0x8c>)
    1950:	4798      	blx	r3
        }

        // Pump must be running before turning on heater
        if (!display_state.pump_on) {            
    1952:	4b0c      	ldr	r3, [pc, #48]	; (1984 <display_button_heater_handler+0x80>)
    1954:	7a1b      	ldrb	r3, [r3, #8]
    1956:	2201      	movs	r2, #1
    1958:	4053      	eors	r3, r2
    195a:	b2db      	uxtb	r3, r3
    195c:	2b00      	cmp	r3, #0
    195e:	d005      	beq.n	196c <display_button_heater_handler+0x68>
            display_state.pump_on = true;
    1960:	4b08      	ldr	r3, [pc, #32]	; (1984 <display_button_heater_handler+0x80>)
    1962:	2201      	movs	r2, #1
    1964:	721a      	strb	r2, [r3, #8]

            thermal_turn_on_water_pump(true);            
    1966:	2001      	movs	r0, #1
    1968:	4b0a      	ldr	r3, [pc, #40]	; (1994 <display_button_heater_handler+0x90>)
    196a:	4798      	blx	r3
        }

        thermal_turn_on_heater(display_state.heater_on);
    196c:	4b05      	ldr	r3, [pc, #20]	; (1984 <display_button_heater_handler+0x80>)
    196e:	799b      	ldrb	r3, [r3, #6]
    1970:	0018      	movs	r0, r3
    1972:	4b09      	ldr	r3, [pc, #36]	; (1998 <display_button_heater_handler+0x94>)
    1974:	4798      	blx	r3

        display_update(true);
    1976:	2001      	movs	r0, #1
    1978:	4b08      	ldr	r3, [pc, #32]	; (199c <display_button_heater_handler+0x98>)
    197a:	4798      	blx	r3
    }
}
    197c:	46c0      	nop			; (mov r8, r8)
    197e:	46bd      	mov	sp, r7
    1980:	bdb0      	pop	{r4, r5, r7, pc}
    1982:	46c0      	nop			; (mov r8, r8)
    1984:	20004618 	.word	0x20004618
    1988:	200045c8 	.word	0x200045c8
    198c:	0000d689 	.word	0x0000d689
    1990:	000028d9 	.word	0x000028d9
    1994:	000028a1 	.word	0x000028a1
    1998:	00002861 	.word	0x00002861
    199c:	00001685 	.word	0x00001685

000019a0 <display_button_air_pump_handler>:

static void display_button_air_pump_handler(void)
{
    19a0:	b5b0      	push	{r4, r5, r7, lr}
    19a2:	af00      	add	r7, sp, #0
    if (!display_state.display_locked) {
    19a4:	4b1c      	ldr	r3, [pc, #112]	; (1a18 <display_button_air_pump_handler+0x78>)
    19a6:	7b1b      	ldrb	r3, [r3, #12]
    19a8:	2201      	movs	r2, #1
    19aa:	4053      	eors	r3, r2
    19ac:	b2db      	uxtb	r3, r3
    19ae:	2b00      	cmp	r3, #0
    19b0:	d02f      	beq.n	1a12 <display_button_air_pump_handler+0x72>
        // Water pump/heater cannot run while air pump is on
        display_state.bubbles_on ^= 1;
    19b2:	4b19      	ldr	r3, [pc, #100]	; (1a18 <display_button_air_pump_handler+0x78>)
    19b4:	79db      	ldrb	r3, [r3, #7]
    19b6:	2201      	movs	r2, #1
    19b8:	4053      	eors	r3, r2
    19ba:	b2db      	uxtb	r3, r3
    19bc:	1e5a      	subs	r2, r3, #1
    19be:	4193      	sbcs	r3, r2
    19c0:	b2da      	uxtb	r2, r3
    19c2:	4b15      	ldr	r3, [pc, #84]	; (1a18 <display_button_air_pump_handler+0x78>)
    19c4:	71da      	strb	r2, [r3, #7]

        if (display_state.pump_on && display_state.bubbles_on) {                        
    19c6:	4b14      	ldr	r3, [pc, #80]	; (1a18 <display_button_air_pump_handler+0x78>)
    19c8:	7a1b      	ldrb	r3, [r3, #8]
    19ca:	2b00      	cmp	r3, #0
    19cc:	d00f      	beq.n	19ee <display_button_air_pump_handler+0x4e>
    19ce:	4b12      	ldr	r3, [pc, #72]	; (1a18 <display_button_air_pump_handler+0x78>)
    19d0:	79db      	ldrb	r3, [r3, #7]
    19d2:	2b00      	cmp	r3, #0
    19d4:	d00b      	beq.n	19ee <display_button_air_pump_handler+0x4e>
            display_state.pump_on = false;
    19d6:	4b10      	ldr	r3, [pc, #64]	; (1a18 <display_button_air_pump_handler+0x78>)
    19d8:	2200      	movs	r2, #0
    19da:	721a      	strb	r2, [r3, #8]
            display_state.heater_on = false;
    19dc:	4b0e      	ldr	r3, [pc, #56]	; (1a18 <display_button_air_pump_handler+0x78>)
    19de:	2200      	movs	r2, #0
    19e0:	719a      	strb	r2, [r3, #6]

            thermal_turn_on_heater(false);
    19e2:	2000      	movs	r0, #0
    19e4:	4b0d      	ldr	r3, [pc, #52]	; (1a1c <display_button_air_pump_handler+0x7c>)
    19e6:	4798      	blx	r3
            thermal_turn_on_water_pump(false);
    19e8:	2000      	movs	r0, #0
    19ea:	4b0d      	ldr	r3, [pc, #52]	; (1a20 <display_button_air_pump_handler+0x80>)
    19ec:	4798      	blx	r3
        }   
        
        thermal_turn_on_air_pump(display_state.bubbles_on);
    19ee:	4b0a      	ldr	r3, [pc, #40]	; (1a18 <display_button_air_pump_handler+0x78>)
    19f0:	79db      	ldrb	r3, [r3, #7]
    19f2:	0018      	movs	r0, r3
    19f4:	4b0b      	ldr	r3, [pc, #44]	; (1a24 <display_button_air_pump_handler+0x84>)
    19f6:	4798      	blx	r3

        xSemaphoreGive(buzzer_sem);
    19f8:	4b0b      	ldr	r3, [pc, #44]	; (1a28 <display_button_air_pump_handler+0x88>)
    19fa:	6818      	ldr	r0, [r3, #0]
    19fc:	2300      	movs	r3, #0
    19fe:	2200      	movs	r2, #0
    1a00:	2100      	movs	r1, #0
    1a02:	4c0a      	ldr	r4, [pc, #40]	; (1a2c <display_button_air_pump_handler+0x8c>)
    1a04:	47a0      	blx	r4
        display_state.display_lock_timer = 0;                   
    1a06:	4b04      	ldr	r3, [pc, #16]	; (1a18 <display_button_air_pump_handler+0x78>)
    1a08:	2200      	movs	r2, #0
    1a0a:	611a      	str	r2, [r3, #16]

        display_update(true);
    1a0c:	2001      	movs	r0, #1
    1a0e:	4b08      	ldr	r3, [pc, #32]	; (1a30 <display_button_air_pump_handler+0x90>)
    1a10:	4798      	blx	r3
    }
}
    1a12:	46c0      	nop			; (mov r8, r8)
    1a14:	46bd      	mov	sp, r7
    1a16:	bdb0      	pop	{r4, r5, r7, pc}
    1a18:	20004618 	.word	0x20004618
    1a1c:	00002861 	.word	0x00002861
    1a20:	000028a1 	.word	0x000028a1
    1a24:	000028d9 	.word	0x000028d9
    1a28:	200045c8 	.word	0x200045c8
    1a2c:	0000d689 	.word	0x0000d689
    1a30:	00001685 	.word	0x00001685

00001a34 <display_button_down_handler>:

static void display_button_down_handler(void)
{
    1a34:	b590      	push	{r4, r7, lr}
    1a36:	b083      	sub	sp, #12
    1a38:	af00      	add	r7, sp, #0
    uint8_t current_temp;

    if (!display_state.display_locked) {
    1a3a:	4b16      	ldr	r3, [pc, #88]	; (1a94 <display_button_down_handler+0x60>)
    1a3c:	7b1b      	ldrb	r3, [r3, #12]
    1a3e:	2201      	movs	r2, #1
    1a40:	4053      	eors	r3, r2
    1a42:	b2db      	uxtb	r3, r3
    1a44:	2b00      	cmp	r3, #0
    1a46:	d020      	beq.n	1a8a <display_button_down_handler+0x56>
        display_state.display_lock_timer = 0;
    1a48:	4b12      	ldr	r3, [pc, #72]	; (1a94 <display_button_down_handler+0x60>)
    1a4a:	2200      	movs	r2, #0
    1a4c:	611a      	str	r2, [r3, #16]

        // Try to set the display temperature
        current_temp = thermal_get_temperature();
    1a4e:	1dfc      	adds	r4, r7, #7
    1a50:	4b11      	ldr	r3, [pc, #68]	; (1a98 <display_button_down_handler+0x64>)
    1a52:	4798      	blx	r3
    1a54:	0003      	movs	r3, r0
    1a56:	7023      	strb	r3, [r4, #0]
        if (thermal_set_temperature(current_temp-1) == STATUS_OK) {
    1a58:	1dfb      	adds	r3, r7, #7
    1a5a:	781b      	ldrb	r3, [r3, #0]
    1a5c:	3b01      	subs	r3, #1
    1a5e:	b2db      	uxtb	r3, r3
    1a60:	0018      	movs	r0, r3
    1a62:	4b0e      	ldr	r3, [pc, #56]	; (1a9c <display_button_down_handler+0x68>)
    1a64:	4798      	blx	r3
    1a66:	1e03      	subs	r3, r0, #0
    1a68:	d10f      	bne.n	1a8a <display_button_down_handler+0x56>
            xSemaphoreGive(buzzer_sem);
    1a6a:	4b0d      	ldr	r3, [pc, #52]	; (1aa0 <display_button_down_handler+0x6c>)
    1a6c:	6818      	ldr	r0, [r3, #0]
    1a6e:	2300      	movs	r3, #0
    1a70:	2200      	movs	r2, #0
    1a72:	2100      	movs	r1, #0
    1a74:	4c0b      	ldr	r4, [pc, #44]	; (1aa4 <display_button_down_handler+0x70>)
    1a76:	47a0      	blx	r4
            display_update(false);
    1a78:	2000      	movs	r0, #0
    1a7a:	4b0b      	ldr	r3, [pc, #44]	; (1aa8 <display_button_down_handler+0x74>)
    1a7c:	4798      	blx	r3
            display_state.display_blink = true;
    1a7e:	4b05      	ldr	r3, [pc, #20]	; (1a94 <display_button_down_handler+0x60>)
    1a80:	2201      	movs	r2, #1
    1a82:	729a      	strb	r2, [r3, #10]
            display_state.display_blink_timer = 0;            
    1a84:	4b03      	ldr	r3, [pc, #12]	; (1a94 <display_button_down_handler+0x60>)
    1a86:	2200      	movs	r2, #0
    1a88:	72da      	strb	r2, [r3, #11]
        }
    }
}
    1a8a:	46c0      	nop			; (mov r8, r8)
    1a8c:	46bd      	mov	sp, r7
    1a8e:	b003      	add	sp, #12
    1a90:	bd90      	pop	{r4, r7, pc}
    1a92:	46c0      	nop			; (mov r8, r8)
    1a94:	20004618 	.word	0x20004618
    1a98:	0000280d 	.word	0x0000280d
    1a9c:	00002759 	.word	0x00002759
    1aa0:	200045c8 	.word	0x200045c8
    1aa4:	0000d689 	.word	0x0000d689
    1aa8:	00001685 	.word	0x00001685

00001aac <display_button_up_handler>:

static void display_button_up_handler(void)
{
    1aac:	b590      	push	{r4, r7, lr}
    1aae:	b083      	sub	sp, #12
    1ab0:	af00      	add	r7, sp, #0
    uint8_t current_temp;

    if (!display_state.display_locked) {
    1ab2:	4b16      	ldr	r3, [pc, #88]	; (1b0c <display_button_up_handler+0x60>)
    1ab4:	7b1b      	ldrb	r3, [r3, #12]
    1ab6:	2201      	movs	r2, #1
    1ab8:	4053      	eors	r3, r2
    1aba:	b2db      	uxtb	r3, r3
    1abc:	2b00      	cmp	r3, #0
    1abe:	d020      	beq.n	1b02 <display_button_up_handler+0x56>
        display_state.display_lock_timer = 0;
    1ac0:	4b12      	ldr	r3, [pc, #72]	; (1b0c <display_button_up_handler+0x60>)
    1ac2:	2200      	movs	r2, #0
    1ac4:	611a      	str	r2, [r3, #16]

        // Try to set the display temperature
        current_temp = thermal_get_temperature();
    1ac6:	1dfc      	adds	r4, r7, #7
    1ac8:	4b11      	ldr	r3, [pc, #68]	; (1b10 <display_button_up_handler+0x64>)
    1aca:	4798      	blx	r3
    1acc:	0003      	movs	r3, r0
    1ace:	7023      	strb	r3, [r4, #0]
        if (thermal_set_temperature(current_temp+1) == STATUS_OK) {
    1ad0:	1dfb      	adds	r3, r7, #7
    1ad2:	781b      	ldrb	r3, [r3, #0]
    1ad4:	3301      	adds	r3, #1
    1ad6:	b2db      	uxtb	r3, r3
    1ad8:	0018      	movs	r0, r3
    1ada:	4b0e      	ldr	r3, [pc, #56]	; (1b14 <display_button_up_handler+0x68>)
    1adc:	4798      	blx	r3
    1ade:	1e03      	subs	r3, r0, #0
    1ae0:	d10f      	bne.n	1b02 <display_button_up_handler+0x56>
            xSemaphoreGive(buzzer_sem);            
    1ae2:	4b0d      	ldr	r3, [pc, #52]	; (1b18 <display_button_up_handler+0x6c>)
    1ae4:	6818      	ldr	r0, [r3, #0]
    1ae6:	2300      	movs	r3, #0
    1ae8:	2200      	movs	r2, #0
    1aea:	2100      	movs	r1, #0
    1aec:	4c0b      	ldr	r4, [pc, #44]	; (1b1c <display_button_up_handler+0x70>)
    1aee:	47a0      	blx	r4
            display_update(false);
    1af0:	2000      	movs	r0, #0
    1af2:	4b0b      	ldr	r3, [pc, #44]	; (1b20 <display_button_up_handler+0x74>)
    1af4:	4798      	blx	r3
            display_state.display_blink = true;
    1af6:	4b05      	ldr	r3, [pc, #20]	; (1b0c <display_button_up_handler+0x60>)
    1af8:	2201      	movs	r2, #1
    1afa:	729a      	strb	r2, [r3, #10]
            display_state.display_blink_timer = 0;            
    1afc:	4b03      	ldr	r3, [pc, #12]	; (1b0c <display_button_up_handler+0x60>)
    1afe:	2200      	movs	r2, #0
    1b00:	72da      	strb	r2, [r3, #11]
        }
    }
}
    1b02:	46c0      	nop			; (mov r8, r8)
    1b04:	46bd      	mov	sp, r7
    1b06:	b003      	add	sp, #12
    1b08:	bd90      	pop	{r4, r7, pc}
    1b0a:	46c0      	nop			; (mov r8, r8)
    1b0c:	20004618 	.word	0x20004618
    1b10:	0000280d 	.word	0x0000280d
    1b14:	00002759 	.word	0x00002759
    1b18:	200045c8 	.word	0x200045c8
    1b1c:	0000d689 	.word	0x0000d689
    1b20:	00001685 	.word	0x00001685

00001b24 <display_set_display>:

static void display_set_display(uint8_t *new_conf)
{    
    1b24:	b580      	push	{r7, lr}
    1b26:	b082      	sub	sp, #8
    1b28:	af00      	add	r7, sp, #0
    1b2a:	6078      	str	r0, [r7, #4]
    new_conf[0] = display_state.char_display[0];
    1b2c:	4b45      	ldr	r3, [pc, #276]	; (1c44 <display_set_display+0x120>)
    1b2e:	781a      	ldrb	r2, [r3, #0]
    1b30:	687b      	ldr	r3, [r7, #4]
    1b32:	701a      	strb	r2, [r3, #0]
    new_conf[1] = display_state.char_display[1];
    1b34:	687b      	ldr	r3, [r7, #4]
    1b36:	3301      	adds	r3, #1
    1b38:	4a42      	ldr	r2, [pc, #264]	; (1c44 <display_set_display+0x120>)
    1b3a:	7852      	ldrb	r2, [r2, #1]
    1b3c:	701a      	strb	r2, [r3, #0]
    new_conf[2] = display_state.char_display[2];
    1b3e:	687b      	ldr	r3, [r7, #4]
    1b40:	3302      	adds	r3, #2
    1b42:	4a40      	ldr	r2, [pc, #256]	; (1c44 <display_set_display+0x120>)
    1b44:	7892      	ldrb	r2, [r2, #2]
    1b46:	701a      	strb	r2, [r3, #0]
        
    if (display_state.bubbles_on)
    1b48:	4b3e      	ldr	r3, [pc, #248]	; (1c44 <display_set_display+0x120>)
    1b4a:	79db      	ldrb	r3, [r3, #7]
    1b4c:	2b00      	cmp	r3, #0
    1b4e:	d008      	beq.n	1b62 <display_set_display+0x3e>
        new_conf[4] |= LED_BUBBLES;
    1b50:	687b      	ldr	r3, [r7, #4]
    1b52:	3304      	adds	r3, #4
    1b54:	687a      	ldr	r2, [r7, #4]
    1b56:	3204      	adds	r2, #4
    1b58:	7812      	ldrb	r2, [r2, #0]
    1b5a:	2104      	movs	r1, #4
    1b5c:	430a      	orrs	r2, r1
    1b5e:	b2d2      	uxtb	r2, r2
    1b60:	701a      	strb	r2, [r3, #0]

    if (display_state.degrees_F)
    1b62:	4b38      	ldr	r3, [pc, #224]	; (1c44 <display_set_display+0x120>)
    1b64:	78db      	ldrb	r3, [r3, #3]
    1b66:	2b00      	cmp	r3, #0
    1b68:	d009      	beq.n	1b7e <display_set_display+0x5a>
        new_conf[4] |= LED_DEG_F;
    1b6a:	687b      	ldr	r3, [r7, #4]
    1b6c:	3304      	adds	r3, #4
    1b6e:	687a      	ldr	r2, [r7, #4]
    1b70:	3204      	adds	r2, #4
    1b72:	7812      	ldrb	r2, [r2, #0]
    1b74:	2102      	movs	r1, #2
    1b76:	430a      	orrs	r2, r1
    1b78:	b2d2      	uxtb	r2, r2
    1b7a:	701a      	strb	r2, [r3, #0]
    1b7c:	e008      	b.n	1b90 <display_set_display+0x6c>
    else
        new_conf[4] |= LED_DEG_C;
    1b7e:	687b      	ldr	r3, [r7, #4]
    1b80:	3304      	adds	r3, #4
    1b82:	687a      	ldr	r2, [r7, #4]
    1b84:	3204      	adds	r2, #4
    1b86:	7812      	ldrb	r2, [r2, #0]
    1b88:	2101      	movs	r1, #1
    1b8a:	430a      	orrs	r2, r1
    1b8c:	b2d2      	uxtb	r2, r2
    1b8e:	701a      	strb	r2, [r3, #0]

    if (display_state.pump_on) {
    1b90:	4b2c      	ldr	r3, [pc, #176]	; (1c44 <display_set_display+0x120>)
    1b92:	7a1b      	ldrb	r3, [r3, #8]
    1b94:	2b00      	cmp	r3, #0
    1b96:	d028      	beq.n	1bea <display_set_display+0xc6>
        new_conf[3] |= LED_PUMP;
    1b98:	687b      	ldr	r3, [r7, #4]
    1b9a:	3303      	adds	r3, #3
    1b9c:	687a      	ldr	r2, [r7, #4]
    1b9e:	3203      	adds	r2, #3
    1ba0:	7812      	ldrb	r2, [r2, #0]
    1ba2:	2102      	movs	r1, #2
    1ba4:	430a      	orrs	r2, r1
    1ba6:	b2d2      	uxtb	r2, r2
    1ba8:	701a      	strb	r2, [r3, #0]
        new_conf[3] |= LED_TIMER;
    1baa:	687b      	ldr	r3, [r7, #4]
    1bac:	3303      	adds	r3, #3
    1bae:	687a      	ldr	r2, [r7, #4]
    1bb0:	3203      	adds	r2, #3
    1bb2:	7812      	ldrb	r2, [r2, #0]
    1bb4:	2110      	movs	r1, #16
    1bb6:	430a      	orrs	r2, r1
    1bb8:	b2d2      	uxtb	r2, r2
    1bba:	701a      	strb	r2, [r3, #0]
        if (display_state.heater_on)
    1bbc:	4b21      	ldr	r3, [pc, #132]	; (1c44 <display_set_display+0x120>)
    1bbe:	799b      	ldrb	r3, [r3, #6]
    1bc0:	2b00      	cmp	r3, #0
    1bc2:	d009      	beq.n	1bd8 <display_set_display+0xb4>
            new_conf[3] |= LED_HEATON;
    1bc4:	687b      	ldr	r3, [r7, #4]
    1bc6:	3303      	adds	r3, #3
    1bc8:	687a      	ldr	r2, [r7, #4]
    1bca:	3203      	adds	r2, #3
    1bcc:	7812      	ldrb	r2, [r2, #0]
    1bce:	2104      	movs	r1, #4
    1bd0:	430a      	orrs	r2, r1
    1bd2:	b2d2      	uxtb	r2, r2
    1bd4:	701a      	strb	r2, [r3, #0]
    1bd6:	e008      	b.n	1bea <display_set_display+0xc6>
        else
            new_conf[3] |= LED_HEATOFF;
    1bd8:	687b      	ldr	r3, [r7, #4]
    1bda:	3303      	adds	r3, #3
    1bdc:	687a      	ldr	r2, [r7, #4]
    1bde:	3203      	adds	r2, #3
    1be0:	7812      	ldrb	r2, [r2, #0]
    1be2:	2108      	movs	r1, #8
    1be4:	430a      	orrs	r2, r1
    1be6:	b2d2      	uxtb	r2, r2
    1be8:	701a      	strb	r2, [r3, #0]
    }

    if (display_state.timer_set)
    1bea:	4b16      	ldr	r3, [pc, #88]	; (1c44 <display_set_display+0x120>)
    1bec:	791b      	ldrb	r3, [r3, #4]
    1bee:	2b00      	cmp	r3, #0
    1bf0:	d008      	beq.n	1c04 <display_set_display+0xe0>
        new_conf[3] |= LED_TIMER_SET;
    1bf2:	687b      	ldr	r3, [r7, #4]
    1bf4:	3303      	adds	r3, #3
    1bf6:	687a      	ldr	r2, [r7, #4]
    1bf8:	3203      	adds	r2, #3
    1bfa:	7812      	ldrb	r2, [r2, #0]
    1bfc:	2140      	movs	r1, #64	; 0x40
    1bfe:	430a      	orrs	r2, r1
    1c00:	b2d2      	uxtb	r2, r2
    1c02:	701a      	strb	r2, [r3, #0]

    if (display_state.display_locked)
    1c04:	4b0f      	ldr	r3, [pc, #60]	; (1c44 <display_set_display+0x120>)
    1c06:	7b1b      	ldrb	r3, [r3, #12]
    1c08:	2b00      	cmp	r3, #0
    1c0a:	d008      	beq.n	1c1e <display_set_display+0xfa>
        new_conf[3] |= LED_LOCK;
    1c0c:	687b      	ldr	r3, [r7, #4]
    1c0e:	3303      	adds	r3, #3
    1c10:	687a      	ldr	r2, [r7, #4]
    1c12:	3203      	adds	r2, #3
    1c14:	7812      	ldrb	r2, [r2, #0]
    1c16:	2120      	movs	r1, #32
    1c18:	430a      	orrs	r2, r1
    1c1a:	b2d2      	uxtb	r2, r2
    1c1c:	701a      	strb	r2, [r3, #0]

    if (display_state.timer_on)
    1c1e:	4b09      	ldr	r3, [pc, #36]	; (1c44 <display_set_display+0x120>)
    1c20:	795b      	ldrb	r3, [r3, #5]
    1c22:	2b00      	cmp	r3, #0
    1c24:	d009      	beq.n	1c3a <display_set_display+0x116>
        new_conf[3] |= LED_CLOCK;    
    1c26:	687b      	ldr	r3, [r7, #4]
    1c28:	3303      	adds	r3, #3
    1c2a:	687a      	ldr	r2, [r7, #4]
    1c2c:	3203      	adds	r2, #3
    1c2e:	7812      	ldrb	r2, [r2, #0]
    1c30:	2180      	movs	r1, #128	; 0x80
    1c32:	4249      	negs	r1, r1
    1c34:	430a      	orrs	r2, r1
    1c36:	b2d2      	uxtb	r2, r2
    1c38:	701a      	strb	r2, [r3, #0]
}
    1c3a:	46c0      	nop			; (mov r8, r8)
    1c3c:	46bd      	mov	sp, r7
    1c3e:	b002      	add	sp, #8
    1c40:	bd80      	pop	{r7, pc}
    1c42:	46c0      	nop			; (mov r8, r8)
    1c44:	20004618 	.word	0x20004618

00001c48 <display_init>:
    {BUTTON_TIMER,          display_timer_handler },
    { 0, NULL },
};

void display_init(void)
{
    1c48:	b580      	push	{r7, lr}
    1c4a:	af00      	add	r7, sp, #0
    wtc6508_init();   
    1c4c:	4b10      	ldr	r3, [pc, #64]	; (1c90 <display_init+0x48>)
    1c4e:	4798      	blx	r3
    tm1640_init();
    1c50:	4b10      	ldr	r3, [pc, #64]	; (1c94 <display_init+0x4c>)
    1c52:	4798      	blx	r3

    memset(&display_state, 0, sizeof(display_state));
    1c54:	4b10      	ldr	r3, [pc, #64]	; (1c98 <display_init+0x50>)
    1c56:	2218      	movs	r2, #24
    1c58:	2100      	movs	r1, #0
    1c5a:	0018      	movs	r0, r3
    1c5c:	4b0f      	ldr	r3, [pc, #60]	; (1c9c <display_init+0x54>)
    1c5e:	4798      	blx	r3

    // Set the initial display state
    display_state.char_display[0] = SEG_0;
    1c60:	4b0d      	ldr	r3, [pc, #52]	; (1c98 <display_init+0x50>)
    1c62:	223f      	movs	r2, #63	; 0x3f
    1c64:	701a      	strb	r2, [r3, #0]
    display_state.char_display[1] = SEG_0;
    1c66:	4b0c      	ldr	r3, [pc, #48]	; (1c98 <display_init+0x50>)
    1c68:	223f      	movs	r2, #63	; 0x3f
    1c6a:	705a      	strb	r2, [r3, #1]
    display_state.char_display[2] = SEG_0;
    1c6c:	4b0a      	ldr	r3, [pc, #40]	; (1c98 <display_init+0x50>)
    1c6e:	223f      	movs	r2, #63	; 0x3f
    1c70:	709a      	strb	r2, [r3, #2]

    display_state.degrees_F = true;        
    1c72:	4b09      	ldr	r3, [pc, #36]	; (1c98 <display_init+0x50>)
    1c74:	2201      	movs	r2, #1
    1c76:	70da      	strb	r2, [r3, #3]
    display_state.display_update = true;    
    1c78:	4b07      	ldr	r3, [pc, #28]	; (1c98 <display_init+0x50>)
    1c7a:	2201      	movs	r2, #1
    1c7c:	725a      	strb	r2, [r3, #9]

    display_update_mutex = xSemaphoreCreateMutex();
    1c7e:	2001      	movs	r0, #1
    1c80:	4b07      	ldr	r3, [pc, #28]	; (1ca0 <display_init+0x58>)
    1c82:	4798      	blx	r3
    1c84:	0002      	movs	r2, r0
    1c86:	4b07      	ldr	r3, [pc, #28]	; (1ca4 <display_init+0x5c>)
    1c88:	601a      	str	r2, [r3, #0]
}
    1c8a:	46c0      	nop			; (mov r8, r8)
    1c8c:	46bd      	mov	sp, r7
    1c8e:	bd80      	pop	{r7, pc}
    1c90:	000030e1 	.word	0x000030e1
    1c94:	00002ce9 	.word	0x00002ce9
    1c98:	20004618 	.word	0x20004618
    1c9c:	00010e33 	.word	0x00010e33
    1ca0:	0000d649 	.word	0x0000d649
    1ca4:	200045d8 	.word	0x200045d8

00001ca8 <display_idle>:

void display_idle(void)
{
    1ca8:	b580      	push	{r7, lr}
    1caa:	b082      	sub	sp, #8
    1cac:	af00      	add	r7, sp, #0
    uint8_t disp_conf[DISPLAY_CONFIG_LENGTH] = {0};
    1cae:	003b      	movs	r3, r7
    1cb0:	0018      	movs	r0, r3
    1cb2:	2305      	movs	r3, #5
    1cb4:	001a      	movs	r2, r3
    1cb6:	2100      	movs	r1, #0
    1cb8:	4b0e      	ldr	r3, [pc, #56]	; (1cf4 <display_idle+0x4c>)
    1cba:	4798      	blx	r3

    if (display_state.display_update && !display_state.display_blink) {
    1cbc:	4b0e      	ldr	r3, [pc, #56]	; (1cf8 <display_idle+0x50>)
    1cbe:	7a5b      	ldrb	r3, [r3, #9]
    1cc0:	2b00      	cmp	r3, #0
    1cc2:	d013      	beq.n	1cec <display_idle+0x44>
    1cc4:	4b0c      	ldr	r3, [pc, #48]	; (1cf8 <display_idle+0x50>)
    1cc6:	7a9b      	ldrb	r3, [r3, #10]
    1cc8:	2201      	movs	r2, #1
    1cca:	4053      	eors	r3, r2
    1ccc:	b2db      	uxtb	r3, r3
    1cce:	2b00      	cmp	r3, #0
    1cd0:	d00c      	beq.n	1cec <display_idle+0x44>
        display_update(false);
    1cd2:	2000      	movs	r0, #0
    1cd4:	4b09      	ldr	r3, [pc, #36]	; (1cfc <display_idle+0x54>)
    1cd6:	4798      	blx	r3

        // Perform a display update        
        display_set_display(disp_conf);
    1cd8:	003b      	movs	r3, r7
    1cda:	0018      	movs	r0, r3
    1cdc:	4b08      	ldr	r3, [pc, #32]	; (1d00 <display_idle+0x58>)
    1cde:	4798      	blx	r3

        tm1640_set_display(disp_conf, DISPLAY_CONFIG_LENGTH, BRIGHT_MAX);
    1ce0:	003b      	movs	r3, r7
    1ce2:	228f      	movs	r2, #143	; 0x8f
    1ce4:	2105      	movs	r1, #5
    1ce6:	0018      	movs	r0, r3
    1ce8:	4b06      	ldr	r3, [pc, #24]	; (1d04 <display_idle+0x5c>)
    1cea:	4798      	blx	r3
    }
}
    1cec:	46c0      	nop			; (mov r8, r8)
    1cee:	46bd      	mov	sp, r7
    1cf0:	b002      	add	sp, #8
    1cf2:	bd80      	pop	{r7, pc}
    1cf4:	00010e33 	.word	0x00010e33
    1cf8:	20004618 	.word	0x20004618
    1cfc:	00001685 	.word	0x00001685
    1d00:	00001b25 	.word	0x00001b25
    1d04:	00002d65 	.word	0x00002d65

00001d08 <display_update_1Hz>:

void display_update_1Hz(void)
{
    1d08:	b590      	push	{r4, r7, lr}
    1d0a:	b083      	sub	sp, #12
    1d0c:	af00      	add	r7, sp, #0
    static bool blink_state = false;
    uint8_t disp_conf[DISPLAY_CONFIG_LENGTH] = {0};
    1d0e:	003b      	movs	r3, r7
    1d10:	0018      	movs	r0, r3
    1d12:	2305      	movs	r3, #5
    1d14:	001a      	movs	r2, r3
    1d16:	2100      	movs	r1, #0
    1d18:	4b4b      	ldr	r3, [pc, #300]	; (1e48 <display_update_1Hz+0x140>)
    1d1a:	4798      	blx	r3
    uint8_t temperature;

    if (display_state.display_blink) {
    1d1c:	4b4b      	ldr	r3, [pc, #300]	; (1e4c <display_update_1Hz+0x144>)
    1d1e:	7a9b      	ldrb	r3, [r3, #10]
    1d20:	2b00      	cmp	r3, #0
    1d22:	d040      	beq.n	1da6 <display_update_1Hz+0x9e>

        display_set_display(disp_conf);
    1d24:	003b      	movs	r3, r7
    1d26:	0018      	movs	r0, r3
    1d28:	4b49      	ldr	r3, [pc, #292]	; (1e50 <display_update_1Hz+0x148>)
    1d2a:	4798      	blx	r3
        // Only the character display should blink        
        if (blink_state) {
    1d2c:	4b49      	ldr	r3, [pc, #292]	; (1e54 <display_update_1Hz+0x14c>)
    1d2e:	781b      	ldrb	r3, [r3, #0]
    1d30:	2b00      	cmp	r3, #0
    1d32:	d009      	beq.n	1d48 <display_update_1Hz+0x40>
            disp_conf[0] = SEG_OFF;
    1d34:	003b      	movs	r3, r7
    1d36:	2200      	movs	r2, #0
    1d38:	701a      	strb	r2, [r3, #0]
            disp_conf[1] = SEG_OFF;
    1d3a:	003b      	movs	r3, r7
    1d3c:	2200      	movs	r2, #0
    1d3e:	705a      	strb	r2, [r3, #1]
            disp_conf[2] = SEG_OFF;
    1d40:	003b      	movs	r3, r7
    1d42:	2200      	movs	r2, #0
    1d44:	709a      	strb	r2, [r3, #2]
    1d46:	e00b      	b.n	1d60 <display_update_1Hz+0x58>
        }
        else {
            temperature = thermal_get_temperature();
    1d48:	1dfc      	adds	r4, r7, #7
    1d4a:	4b43      	ldr	r3, [pc, #268]	; (1e58 <display_update_1Hz+0x150>)
    1d4c:	4798      	blx	r3
    1d4e:	0003      	movs	r3, r0
    1d50:	7023      	strb	r3, [r4, #0]
            display_number_to_seg(temperature, disp_conf);
    1d52:	003a      	movs	r2, r7
    1d54:	1dfb      	adds	r3, r7, #7
    1d56:	781b      	ldrb	r3, [r3, #0]
    1d58:	0011      	movs	r1, r2
    1d5a:	0018      	movs	r0, r3
    1d5c:	4b3f      	ldr	r3, [pc, #252]	; (1e5c <display_update_1Hz+0x154>)
    1d5e:	4798      	blx	r3
        }

        if (display_state.display_blink_timer++ >= DISPLAY_BLINK_TIME) {
    1d60:	4b3a      	ldr	r3, [pc, #232]	; (1e4c <display_update_1Hz+0x144>)
    1d62:	7adb      	ldrb	r3, [r3, #11]
    1d64:	1c5a      	adds	r2, r3, #1
    1d66:	b2d1      	uxtb	r1, r2
    1d68:	4a38      	ldr	r2, [pc, #224]	; (1e4c <display_update_1Hz+0x144>)
    1d6a:	72d1      	strb	r1, [r2, #11]
    1d6c:	2b04      	cmp	r3, #4
    1d6e:	d909      	bls.n	1d84 <display_update_1Hz+0x7c>
            display_state.display_blink_timer = 0;
    1d70:	4b36      	ldr	r3, [pc, #216]	; (1e4c <display_update_1Hz+0x144>)
    1d72:	2200      	movs	r2, #0
    1d74:	72da      	strb	r2, [r3, #11]
            display_state.display_blink = 0;
    1d76:	4b35      	ldr	r3, [pc, #212]	; (1e4c <display_update_1Hz+0x144>)
    1d78:	2200      	movs	r2, #0
    1d7a:	729a      	strb	r2, [r3, #10]
            blink_state = false;
    1d7c:	4b35      	ldr	r3, [pc, #212]	; (1e54 <display_update_1Hz+0x14c>)
    1d7e:	2200      	movs	r2, #0
    1d80:	701a      	strb	r2, [r3, #0]
    1d82:	e009      	b.n	1d98 <display_update_1Hz+0x90>
        }
        else
            blink_state ^= 1;
    1d84:	4b33      	ldr	r3, [pc, #204]	; (1e54 <display_update_1Hz+0x14c>)
    1d86:	781b      	ldrb	r3, [r3, #0]
    1d88:	2201      	movs	r2, #1
    1d8a:	4053      	eors	r3, r2
    1d8c:	b2db      	uxtb	r3, r3
    1d8e:	1e5a      	subs	r2, r3, #1
    1d90:	4193      	sbcs	r3, r2
    1d92:	b2da      	uxtb	r2, r3
    1d94:	4b2f      	ldr	r3, [pc, #188]	; (1e54 <display_update_1Hz+0x14c>)
    1d96:	701a      	strb	r2, [r3, #0]
                        
        tm1640_set_display(disp_conf, DISPLAY_CONFIG_LENGTH, BRIGHT_MAX);
    1d98:	003b      	movs	r3, r7
    1d9a:	228f      	movs	r2, #143	; 0x8f
    1d9c:	2105      	movs	r1, #5
    1d9e:	0018      	movs	r0, r3
    1da0:	4b2f      	ldr	r3, [pc, #188]	; (1e60 <display_update_1Hz+0x158>)
    1da2:	4798      	blx	r3
    1da4:	e01c      	b.n	1de0 <display_update_1Hz+0xd8>
    }
    else {
        // Check to see if the temperature changed
        temperature = thermal_get_water_temp();
    1da6:	1dfc      	adds	r4, r7, #7
    1da8:	4b2e      	ldr	r3, [pc, #184]	; (1e64 <display_update_1Hz+0x15c>)
    1daa:	4798      	blx	r3
    1dac:	0003      	movs	r3, r0
    1dae:	7023      	strb	r3, [r4, #0]
        if (temperature != 0xFF) {
    1db0:	1dfb      	adds	r3, r7, #7
    1db2:	781b      	ldrb	r3, [r3, #0]
    1db4:	2bff      	cmp	r3, #255	; 0xff
    1db6:	d007      	beq.n	1dc8 <display_update_1Hz+0xc0>
            // 255 represents an invalid/un-updated temperature
            display_number_to_seg(temperature, (uint8_t *) &display_state.char_display[0]);
    1db8:	4a24      	ldr	r2, [pc, #144]	; (1e4c <display_update_1Hz+0x144>)
    1dba:	1dfb      	adds	r3, r7, #7
    1dbc:	781b      	ldrb	r3, [r3, #0]
    1dbe:	0011      	movs	r1, r2
    1dc0:	0018      	movs	r0, r3
    1dc2:	4b26      	ldr	r3, [pc, #152]	; (1e5c <display_update_1Hz+0x154>)
    1dc4:	4798      	blx	r3
    1dc6:	e008      	b.n	1dda <display_update_1Hz+0xd2>
        }        
        else {
            display_state.char_display[0] = SEG_0;
    1dc8:	4b20      	ldr	r3, [pc, #128]	; (1e4c <display_update_1Hz+0x144>)
    1dca:	223f      	movs	r2, #63	; 0x3f
    1dcc:	701a      	strb	r2, [r3, #0]
            display_state.char_display[1] = SEG_0;
    1dce:	4b1f      	ldr	r3, [pc, #124]	; (1e4c <display_update_1Hz+0x144>)
    1dd0:	223f      	movs	r2, #63	; 0x3f
    1dd2:	705a      	strb	r2, [r3, #1]
            display_state.char_display[2] = SEG_0;
    1dd4:	4b1d      	ldr	r3, [pc, #116]	; (1e4c <display_update_1Hz+0x144>)
    1dd6:	223f      	movs	r2, #63	; 0x3f
    1dd8:	709a      	strb	r2, [r3, #2]
        }
        display_update(true);
    1dda:	2001      	movs	r0, #1
    1ddc:	4b22      	ldr	r3, [pc, #136]	; (1e68 <display_update_1Hz+0x160>)
    1dde:	4798      	blx	r3
    }    

    if (display_state.heater_on) {
    1de0:	4b1a      	ldr	r3, [pc, #104]	; (1e4c <display_update_1Hz+0x144>)
    1de2:	799b      	ldrb	r3, [r3, #6]
    1de4:	2b00      	cmp	r3, #0
    1de6:	d013      	beq.n	1e10 <display_update_1Hz+0x108>
        if (thermal_get_water_temp() >= (thermal_get_temperature() + WATER_TEMP_HYST)) {
    1de8:	4b1e      	ldr	r3, [pc, #120]	; (1e64 <display_update_1Hz+0x15c>)
    1dea:	4798      	blx	r3
    1dec:	0003      	movs	r3, r0
    1dee:	001c      	movs	r4, r3
    1df0:	4b19      	ldr	r3, [pc, #100]	; (1e58 <display_update_1Hz+0x150>)
    1df2:	4798      	blx	r3
    1df4:	0003      	movs	r3, r0
    1df6:	3301      	adds	r3, #1
    1df8:	429c      	cmp	r4, r3
    1dfa:	db20      	blt.n	1e3e <display_update_1Hz+0x136>
            display_state.heater_on = false;            
    1dfc:	4b13      	ldr	r3, [pc, #76]	; (1e4c <display_update_1Hz+0x144>)
    1dfe:	2200      	movs	r2, #0
    1e00:	719a      	strb	r2, [r3, #6]
            thermal_turn_on_heater(false);
    1e02:	2000      	movs	r0, #0
    1e04:	4b19      	ldr	r3, [pc, #100]	; (1e6c <display_update_1Hz+0x164>)
    1e06:	4798      	blx	r3
            display_update(true);
    1e08:	2001      	movs	r0, #1
    1e0a:	4b17      	ldr	r3, [pc, #92]	; (1e68 <display_update_1Hz+0x160>)
    1e0c:	4798      	blx	r3
                thermal_turn_on_heater(true);
                display_update(true);
            }
        }
    }
}
    1e0e:	e016      	b.n	1e3e <display_update_1Hz+0x136>
            thermal_turn_on_heater(false);
            display_update(true);
        }
    }
    else {
        if (display_state.pump_on) {
    1e10:	4b0e      	ldr	r3, [pc, #56]	; (1e4c <display_update_1Hz+0x144>)
    1e12:	7a1b      	ldrb	r3, [r3, #8]
    1e14:	2b00      	cmp	r3, #0
    1e16:	d012      	beq.n	1e3e <display_update_1Hz+0x136>
            if (thermal_get_water_temp() < (thermal_get_temperature() - WATER_TEMP_HYST)) {
    1e18:	4b12      	ldr	r3, [pc, #72]	; (1e64 <display_update_1Hz+0x15c>)
    1e1a:	4798      	blx	r3
    1e1c:	0003      	movs	r3, r0
    1e1e:	001c      	movs	r4, r3
    1e20:	4b0d      	ldr	r3, [pc, #52]	; (1e58 <display_update_1Hz+0x150>)
    1e22:	4798      	blx	r3
    1e24:	0003      	movs	r3, r0
    1e26:	3b01      	subs	r3, #1
    1e28:	429c      	cmp	r4, r3
    1e2a:	da08      	bge.n	1e3e <display_update_1Hz+0x136>
                display_state.heater_on = true;                
    1e2c:	4b07      	ldr	r3, [pc, #28]	; (1e4c <display_update_1Hz+0x144>)
    1e2e:	2201      	movs	r2, #1
    1e30:	719a      	strb	r2, [r3, #6]
                thermal_turn_on_heater(true);
    1e32:	2001      	movs	r0, #1
    1e34:	4b0d      	ldr	r3, [pc, #52]	; (1e6c <display_update_1Hz+0x164>)
    1e36:	4798      	blx	r3
                display_update(true);
    1e38:	2001      	movs	r0, #1
    1e3a:	4b0b      	ldr	r3, [pc, #44]	; (1e68 <display_update_1Hz+0x160>)
    1e3c:	4798      	blx	r3
            }
        }
    }
}
    1e3e:	46c0      	nop			; (mov r8, r8)
    1e40:	46bd      	mov	sp, r7
    1e42:	b003      	add	sp, #12
    1e44:	bd90      	pop	{r4, r7, pc}
    1e46:	46c0      	nop			; (mov r8, r8)
    1e48:	00010e33 	.word	0x00010e33
    1e4c:	20004618 	.word	0x20004618
    1e50:	00001b25 	.word	0x00001b25
    1e54:	200000d8 	.word	0x200000d8
    1e58:	0000280d 	.word	0x0000280d
    1e5c:	000016c1 	.word	0x000016c1
    1e60:	00002d65 	.word	0x00002d65
    1e64:	00002821 	.word	0x00002821
    1e68:	00001685 	.word	0x00001685
    1e6c:	00002861 	.word	0x00002861

00001e70 <display_update_33Hz>:

void display_update_33Hz(void)
{
    1e70:	b580      	push	{r7, lr}
    1e72:	b082      	sub	sp, #8
    1e74:	af00      	add	r7, sp, #0
    static uint8_t touch_detect_delay = 0;

    uint8_t status = 0;    
    1e76:	1dbb      	adds	r3, r7, #6
    1e78:	2200      	movs	r2, #0
    1e7a:	701a      	strb	r2, [r3, #0]
    uint8_t i = 0;
    1e7c:	1dfb      	adds	r3, r7, #7
    1e7e:	2200      	movs	r2, #0
    1e80:	701a      	strb	r2, [r3, #0]
    
    if (!touch_detect_delay) {
    1e82:	4b34      	ldr	r3, [pc, #208]	; (1f54 <display_update_33Hz+0xe4>)
    1e84:	781b      	ldrb	r3, [r3, #0]
    1e86:	2b00      	cmp	r3, #0
    1e88:	d145      	bne.n	1f16 <display_update_33Hz+0xa6>
        // Check for user input
        if (wtc6508_read(&status)) {
    1e8a:	1dbb      	adds	r3, r7, #6
    1e8c:	0018      	movs	r0, r3
    1e8e:	4b32      	ldr	r3, [pc, #200]	; (1f58 <display_update_33Hz+0xe8>)
    1e90:	4798      	blx	r3
    1e92:	1e03      	subs	r3, r0, #0
    1e94:	d006      	beq.n	1ea4 <display_update_33Hz+0x34>
            printf("Error! Unable to read button status\n");
    1e96:	4b31      	ldr	r3, [pc, #196]	; (1f5c <display_update_33Hz+0xec>)
    1e98:	0018      	movs	r0, r3
    1e9a:	4b31      	ldr	r3, [pc, #196]	; (1f60 <display_update_33Hz+0xf0>)
    1e9c:	4798      	blx	r3
            status = 0;
    1e9e:	1dbb      	adds	r3, r7, #6
    1ea0:	2200      	movs	r2, #0
    1ea2:	701a      	strb	r2, [r3, #0]
        }

        // Handle user input
        if (status) {          
    1ea4:	1dbb      	adds	r3, r7, #6
    1ea6:	781b      	ldrb	r3, [r3, #0]
    1ea8:	2b00      	cmp	r3, #0
    1eaa:	d02c      	beq.n	1f06 <display_update_33Hz+0x96>
            touch_detect_delay = TOUCH_DETECT_DELAY;            
    1eac:	4b29      	ldr	r3, [pc, #164]	; (1f54 <display_update_33Hz+0xe4>)
    1eae:	2205      	movs	r2, #5
    1eb0:	701a      	strb	r2, [r3, #0]

            while (display_handlers[i].button_mask) {
    1eb2:	e020      	b.n	1ef6 <display_update_33Hz+0x86>
                if ((display_handlers[i].button_mask & status) && 
    1eb4:	1dfb      	adds	r3, r7, #7
    1eb6:	781a      	ldrb	r2, [r3, #0]
    1eb8:	4b2a      	ldr	r3, [pc, #168]	; (1f64 <display_update_33Hz+0xf4>)
    1eba:	00d2      	lsls	r2, r2, #3
    1ebc:	5cd3      	ldrb	r3, [r2, r3]
    1ebe:	1dba      	adds	r2, r7, #6
    1ec0:	7812      	ldrb	r2, [r2, #0]
    1ec2:	4013      	ands	r3, r2
    1ec4:	b2db      	uxtb	r3, r3
    1ec6:	2b00      	cmp	r3, #0
    1ec8:	d010      	beq.n	1eec <display_update_33Hz+0x7c>
                     display_handlers[i].handler != NULL ) {
    1eca:	1dfb      	adds	r3, r7, #7
    1ecc:	781b      	ldrb	r3, [r3, #0]
    1ece:	4a25      	ldr	r2, [pc, #148]	; (1f64 <display_update_33Hz+0xf4>)
    1ed0:	00db      	lsls	r3, r3, #3
    1ed2:	18d3      	adds	r3, r2, r3
    1ed4:	3304      	adds	r3, #4
    1ed6:	681b      	ldr	r3, [r3, #0]
        // Handle user input
        if (status) {          
            touch_detect_delay = TOUCH_DETECT_DELAY;            

            while (display_handlers[i].button_mask) {
                if ((display_handlers[i].button_mask & status) && 
    1ed8:	2b00      	cmp	r3, #0
    1eda:	d007      	beq.n	1eec <display_update_33Hz+0x7c>
                     display_handlers[i].handler != NULL ) {
                     display_handlers[i].handler();
    1edc:	1dfb      	adds	r3, r7, #7
    1ede:	781b      	ldrb	r3, [r3, #0]
    1ee0:	4a20      	ldr	r2, [pc, #128]	; (1f64 <display_update_33Hz+0xf4>)
    1ee2:	00db      	lsls	r3, r3, #3
    1ee4:	18d3      	adds	r3, r2, r3
    1ee6:	3304      	adds	r3, #4
    1ee8:	681b      	ldr	r3, [r3, #0]
    1eea:	4798      	blx	r3
                }
                i++;
    1eec:	1dfb      	adds	r3, r7, #7
    1eee:	781a      	ldrb	r2, [r3, #0]
    1ef0:	1dfb      	adds	r3, r7, #7
    1ef2:	3201      	adds	r2, #1
    1ef4:	701a      	strb	r2, [r3, #0]

        // Handle user input
        if (status) {          
            touch_detect_delay = TOUCH_DETECT_DELAY;            

            while (display_handlers[i].button_mask) {
    1ef6:	1dfb      	adds	r3, r7, #7
    1ef8:	781a      	ldrb	r2, [r3, #0]
    1efa:	4b1a      	ldr	r3, [pc, #104]	; (1f64 <display_update_33Hz+0xf4>)
    1efc:	00d2      	lsls	r2, r2, #3
    1efe:	5cd3      	ldrb	r3, [r2, r3]
    1f00:	2b00      	cmp	r3, #0
    1f02:	d1d7      	bne.n	1eb4 <display_update_33Hz+0x44>
    1f04:	e00d      	b.n	1f22 <display_update_33Hz+0xb2>
                     display_handlers[i].handler();
                }
                i++;
            }
        }
        else if (display_state.display_unlock_timer > 0)
    1f06:	4b18      	ldr	r3, [pc, #96]	; (1f68 <display_update_33Hz+0xf8>)
    1f08:	695b      	ldr	r3, [r3, #20]
    1f0a:	2b00      	cmp	r3, #0
    1f0c:	d009      	beq.n	1f22 <display_update_33Hz+0xb2>
            // Reset the display unlock timer because the user isn't holding the button anymore
            display_state.display_unlock_timer = 0;
    1f0e:	4b16      	ldr	r3, [pc, #88]	; (1f68 <display_update_33Hz+0xf8>)
    1f10:	2200      	movs	r2, #0
    1f12:	615a      	str	r2, [r3, #20]
    1f14:	e005      	b.n	1f22 <display_update_33Hz+0xb2>
    }
    else
        touch_detect_delay--;
    1f16:	4b0f      	ldr	r3, [pc, #60]	; (1f54 <display_update_33Hz+0xe4>)
    1f18:	781b      	ldrb	r3, [r3, #0]
    1f1a:	3b01      	subs	r3, #1
    1f1c:	b2da      	uxtb	r2, r3
    1f1e:	4b0d      	ldr	r3, [pc, #52]	; (1f54 <display_update_33Hz+0xe4>)
    1f20:	701a      	strb	r2, [r3, #0]

    if (!display_state.display_locked && display_state.display_lock_timer++ > DISPLAY_LOCK_TIME) {
    1f22:	4b11      	ldr	r3, [pc, #68]	; (1f68 <display_update_33Hz+0xf8>)
    1f24:	7b1b      	ldrb	r3, [r3, #12]
    1f26:	2201      	movs	r2, #1
    1f28:	4053      	eors	r3, r2
    1f2a:	b2db      	uxtb	r3, r3
    1f2c:	2b00      	cmp	r3, #0
    1f2e:	d00d      	beq.n	1f4c <display_update_33Hz+0xdc>
    1f30:	4b0d      	ldr	r3, [pc, #52]	; (1f68 <display_update_33Hz+0xf8>)
    1f32:	691b      	ldr	r3, [r3, #16]
    1f34:	1c59      	adds	r1, r3, #1
    1f36:	4a0c      	ldr	r2, [pc, #48]	; (1f68 <display_update_33Hz+0xf8>)
    1f38:	6111      	str	r1, [r2, #16]
    1f3a:	4a0c      	ldr	r2, [pc, #48]	; (1f6c <display_update_33Hz+0xfc>)
    1f3c:	4293      	cmp	r3, r2
    1f3e:	d905      	bls.n	1f4c <display_update_33Hz+0xdc>
        display_state.display_locked = true;
    1f40:	4b09      	ldr	r3, [pc, #36]	; (1f68 <display_update_33Hz+0xf8>)
    1f42:	2201      	movs	r2, #1
    1f44:	731a      	strb	r2, [r3, #12]
        display_update(true);
    1f46:	2001      	movs	r0, #1
    1f48:	4b09      	ldr	r3, [pc, #36]	; (1f70 <display_update_33Hz+0x100>)
    1f4a:	4798      	blx	r3
    }
}
    1f4c:	46c0      	nop			; (mov r8, r8)
    1f4e:	46bd      	mov	sp, r7
    1f50:	b002      	add	sp, #8
    1f52:	bd80      	pop	{r7, pc}
    1f54:	200000d9 	.word	0x200000d9
    1f58:	00003185 	.word	0x00003185
    1f5c:	00012ae0 	.word	0x00012ae0
    1f60:	00011645 	.word	0x00011645
    1f64:	00012a98 	.word	0x00012a98
    1f68:	20004618 	.word	0x20004618
    1f6c:	00002710 	.word	0x00002710
    1f70:	00001685 	.word	0x00001685

00001f74 <display_get_display_state>:

#endif
}

display_state_t *display_get_display_state(void)
{
    1f74:	b580      	push	{r7, lr}
    1f76:	af00      	add	r7, sp, #0
    return &display_state;
    1f78:	4b01      	ldr	r3, [pc, #4]	; (1f80 <display_get_display_state+0xc>)
}
    1f7a:	0018      	movs	r0, r3
    1f7c:	46bd      	mov	sp, r7
    1f7e:	bd80      	pop	{r7, pc}
    1f80:	20004618 	.word	0x20004618

00001f84 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    1f84:	b580      	push	{r7, lr}
    1f86:	b084      	sub	sp, #16
    1f88:	af00      	add	r7, sp, #0
    1f8a:	0002      	movs	r2, r0
    1f8c:	1dfb      	adds	r3, r7, #7
    1f8e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    1f90:	230f      	movs	r3, #15
    1f92:	18fb      	adds	r3, r7, r3
    1f94:	1dfa      	adds	r2, r7, #7
    1f96:	7812      	ldrb	r2, [r2, #0]
    1f98:	09d2      	lsrs	r2, r2, #7
    1f9a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    1f9c:	230e      	movs	r3, #14
    1f9e:	18fb      	adds	r3, r7, r3
    1fa0:	1dfa      	adds	r2, r7, #7
    1fa2:	7812      	ldrb	r2, [r2, #0]
    1fa4:	0952      	lsrs	r2, r2, #5
    1fa6:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    1fa8:	4b0d      	ldr	r3, [pc, #52]	; (1fe0 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    1faa:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    1fac:	230f      	movs	r3, #15
    1fae:	18fb      	adds	r3, r7, r3
    1fb0:	781b      	ldrb	r3, [r3, #0]
    1fb2:	2b00      	cmp	r3, #0
    1fb4:	d10f      	bne.n	1fd6 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    1fb6:	230f      	movs	r3, #15
    1fb8:	18fb      	adds	r3, r7, r3
    1fba:	781b      	ldrb	r3, [r3, #0]
    1fbc:	009b      	lsls	r3, r3, #2
    1fbe:	2210      	movs	r2, #16
    1fc0:	4694      	mov	ip, r2
    1fc2:	44bc      	add	ip, r7
    1fc4:	4463      	add	r3, ip
    1fc6:	3b08      	subs	r3, #8
    1fc8:	681a      	ldr	r2, [r3, #0]
    1fca:	230e      	movs	r3, #14
    1fcc:	18fb      	adds	r3, r7, r3
    1fce:	781b      	ldrb	r3, [r3, #0]
    1fd0:	01db      	lsls	r3, r3, #7
    1fd2:	18d3      	adds	r3, r2, r3
    1fd4:	e000      	b.n	1fd8 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    1fd6:	2300      	movs	r3, #0
	}
}
    1fd8:	0018      	movs	r0, r3
    1fda:	46bd      	mov	sp, r7
    1fdc:	b004      	add	sp, #16
    1fde:	bd80      	pop	{r7, pc}
    1fe0:	41004400 	.word	0x41004400

00001fe4 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    1fe4:	b580      	push	{r7, lr}
    1fe6:	b082      	sub	sp, #8
    1fe8:	af00      	add	r7, sp, #0
    1fea:	0002      	movs	r2, r0
    1fec:	1dfb      	adds	r3, r7, #7
    1fee:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    1ff0:	4b06      	ldr	r3, [pc, #24]	; (200c <STACK_SIZE+0xc>)
    1ff2:	1dfa      	adds	r2, r7, #7
    1ff4:	7812      	ldrb	r2, [r2, #0]
    1ff6:	0011      	movs	r1, r2
    1ff8:	221f      	movs	r2, #31
    1ffa:	400a      	ands	r2, r1
    1ffc:	2101      	movs	r1, #1
    1ffe:	4091      	lsls	r1, r2
    2000:	000a      	movs	r2, r1
    2002:	601a      	str	r2, [r3, #0]
}
    2004:	46c0      	nop			; (mov r8, r8)
    2006:	46bd      	mov	sp, r7
    2008:	b002      	add	sp, #8
    200a:	bd80      	pop	{r7, pc}
    200c:	e000e100 	.word	0xe000e100

00002010 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    2010:	b580      	push	{r7, lr}
    2012:	b084      	sub	sp, #16
    2014:	af00      	add	r7, sp, #0
    2016:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    2018:	687b      	ldr	r3, [r7, #4]
    201a:	681b      	ldr	r3, [r3, #0]
    201c:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    201e:	68fb      	ldr	r3, [r7, #12]
    2020:	7e5b      	ldrb	r3, [r3, #25]
    2022:	b2db      	uxtb	r3, r3
    2024:	b25b      	sxtb	r3, r3
    2026:	2b00      	cmp	r3, #0
    2028:	da01      	bge.n	202e <adc_is_syncing+0x1e>
		return true;
    202a:	2301      	movs	r3, #1
    202c:	e000      	b.n	2030 <adc_is_syncing+0x20>
	}

	return false;
    202e:	2300      	movs	r3, #0
}
    2030:	0018      	movs	r0, r3
    2032:	46bd      	mov	sp, r7
    2034:	b004      	add	sp, #16
    2036:	bd80      	pop	{r7, pc}

00002038 <adc_get_status>:
 *                                  window range
 * \retval ADC_STATUS_OVERRUN       ADC result has overrun
 */
static inline uint32_t adc_get_status(
		struct adc_module *const module_inst)
{
    2038:	b580      	push	{r7, lr}
    203a:	b086      	sub	sp, #24
    203c:	af00      	add	r7, sp, #0
    203e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    2040:	687b      	ldr	r3, [r7, #4]
    2042:	681b      	ldr	r3, [r3, #0]
    2044:	613b      	str	r3, [r7, #16]

	uint32_t int_flags = adc_module->INTFLAG.reg;
    2046:	693b      	ldr	r3, [r7, #16]
    2048:	7e1b      	ldrb	r3, [r3, #24]
    204a:	b2db      	uxtb	r3, r3
    204c:	60fb      	str	r3, [r7, #12]

	uint32_t status_flags = 0;
    204e:	2300      	movs	r3, #0
    2050:	617b      	str	r3, [r7, #20]

	/* Check for ADC Result Ready */
	if (int_flags & ADC_INTFLAG_RESRDY) {
    2052:	68fb      	ldr	r3, [r7, #12]
    2054:	2201      	movs	r2, #1
    2056:	4013      	ands	r3, r2
    2058:	d003      	beq.n	2062 <adc_get_status+0x2a>
		status_flags |= ADC_STATUS_RESULT_READY;
    205a:	697b      	ldr	r3, [r7, #20]
    205c:	2201      	movs	r2, #1
    205e:	4313      	orrs	r3, r2
    2060:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Window Match */
	if (int_flags & ADC_INTFLAG_WINMON) {
    2062:	68fb      	ldr	r3, [r7, #12]
    2064:	2204      	movs	r2, #4
    2066:	4013      	ands	r3, r2
    2068:	d003      	beq.n	2072 <adc_get_status+0x3a>
		status_flags |= ADC_STATUS_WINDOW;
    206a:	697b      	ldr	r3, [r7, #20]
    206c:	2202      	movs	r2, #2
    206e:	4313      	orrs	r3, r2
    2070:	617b      	str	r3, [r7, #20]
	}

	/* Check for ADC Overrun */
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    2072:	68fb      	ldr	r3, [r7, #12]
    2074:	2202      	movs	r2, #2
    2076:	4013      	ands	r3, r2
    2078:	d003      	beq.n	2082 <adc_get_status+0x4a>
		status_flags |= ADC_STATUS_OVERRUN;
    207a:	697b      	ldr	r3, [r7, #20]
    207c:	2204      	movs	r2, #4
    207e:	4313      	orrs	r3, r2
    2080:	617b      	str	r3, [r7, #20]
	}

	return status_flags;
    2082:	697b      	ldr	r3, [r7, #20]
}
    2084:	0018      	movs	r0, r3
    2086:	46bd      	mov	sp, r7
    2088:	b006      	add	sp, #24
    208a:	bd80      	pop	{r7, pc}

0000208c <adc_clear_status>:
 * \param[in] status_flags  Bitmask of \c ADC_STATUS_* flags to clear
 */
static inline void adc_clear_status(
		struct adc_module *const module_inst,
		const uint32_t status_flags)
{
    208c:	b580      	push	{r7, lr}
    208e:	b084      	sub	sp, #16
    2090:	af00      	add	r7, sp, #0
    2092:	6078      	str	r0, [r7, #4]
    2094:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    2096:	687b      	ldr	r3, [r7, #4]
    2098:	681b      	ldr	r3, [r3, #0]
    209a:	60bb      	str	r3, [r7, #8]

	uint32_t int_flags = 0;
    209c:	2300      	movs	r3, #0
    209e:	60fb      	str	r3, [r7, #12]

	/* Check for ADC Result Ready */
	if (status_flags & ADC_STATUS_RESULT_READY) {
    20a0:	683b      	ldr	r3, [r7, #0]
    20a2:	2201      	movs	r2, #1
    20a4:	4013      	ands	r3, r2
    20a6:	d003      	beq.n	20b0 <adc_clear_status+0x24>
		int_flags |= ADC_INTFLAG_RESRDY;
    20a8:	68fb      	ldr	r3, [r7, #12]
    20aa:	2201      	movs	r2, #1
    20ac:	4313      	orrs	r3, r2
    20ae:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Window Match */
	if (status_flags & ADC_STATUS_WINDOW) {
    20b0:	683b      	ldr	r3, [r7, #0]
    20b2:	2202      	movs	r2, #2
    20b4:	4013      	ands	r3, r2
    20b6:	d003      	beq.n	20c0 <adc_clear_status+0x34>
		int_flags |= ADC_INTFLAG_WINMON;
    20b8:	68fb      	ldr	r3, [r7, #12]
    20ba:	2204      	movs	r2, #4
    20bc:	4313      	orrs	r3, r2
    20be:	60fb      	str	r3, [r7, #12]
	}

	/* Check for ADC Overrun */
	if (status_flags & ADC_STATUS_OVERRUN) {
    20c0:	683b      	ldr	r3, [r7, #0]
    20c2:	2204      	movs	r2, #4
    20c4:	4013      	ands	r3, r2
    20c6:	d003      	beq.n	20d0 <adc_clear_status+0x44>
		int_flags |= ADC_INTFLAG_OVERRUN;
    20c8:	68fb      	ldr	r3, [r7, #12]
    20ca:	2202      	movs	r2, #2
    20cc:	4313      	orrs	r3, r2
    20ce:	60fb      	str	r3, [r7, #12]
	}

	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = int_flags;
    20d0:	68fb      	ldr	r3, [r7, #12]
    20d2:	b2da      	uxtb	r2, r3
    20d4:	68bb      	ldr	r3, [r7, #8]
    20d6:	761a      	strb	r2, [r3, #24]
}
    20d8:	46c0      	nop			; (mov r8, r8)
    20da:	46bd      	mov	sp, r7
    20dc:	b004      	add	sp, #16
    20de:	bd80      	pop	{r7, pc}

000020e0 <adc_enable>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline enum status_code adc_enable(
		struct adc_module *const module_inst)
{
    20e0:	b580      	push	{r7, lr}
    20e2:	b084      	sub	sp, #16
    20e4:	af00      	add	r7, sp, #0
    20e6:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    20e8:	687b      	ldr	r3, [r7, #4]
    20ea:	681b      	ldr	r3, [r3, #0]
    20ec:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    20ee:	46c0      	nop			; (mov r8, r8)
    20f0:	687b      	ldr	r3, [r7, #4]
    20f2:	0018      	movs	r0, r3
    20f4:	4b10      	ldr	r3, [pc, #64]	; (2138 <adc_enable+0x58>)
    20f6:	4798      	blx	r3
    20f8:	1e03      	subs	r3, r0, #0
    20fa:	d1f9      	bne.n	20f0 <adc_enable+0x10>
	system_interrupt_enable(_adc_interrupt_get_interrupt_vector(
			_adc_get_inst_index(adc_module)));
#   elif (SAMC20)
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC0);
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
    20fc:	2017      	movs	r0, #23
    20fe:	4b0f      	ldr	r3, [pc, #60]	; (213c <adc_enable+0x5c>)
    2100:	4798      	blx	r3
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    2102:	68fb      	ldr	r3, [r7, #12]
    2104:	220f      	movs	r2, #15
    2106:	759a      	strb	r2, [r3, #22]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    2108:	68fb      	ldr	r3, [r7, #12]
    210a:	220f      	movs	r2, #15
    210c:	761a      	strb	r2, [r3, #24]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    210e:	68fb      	ldr	r3, [r7, #12]
    2110:	781b      	ldrb	r3, [r3, #0]
    2112:	b2db      	uxtb	r3, r3
    2114:	2202      	movs	r2, #2
    2116:	4313      	orrs	r3, r2
    2118:	b2da      	uxtb	r2, r3
    211a:	68fb      	ldr	r3, [r7, #12]
    211c:	701a      	strb	r2, [r3, #0]

	while (adc_is_syncing(module_inst)) {
    211e:	46c0      	nop			; (mov r8, r8)
    2120:	687b      	ldr	r3, [r7, #4]
    2122:	0018      	movs	r0, r3
    2124:	4b04      	ldr	r3, [pc, #16]	; (2138 <adc_enable+0x58>)
    2126:	4798      	blx	r3
    2128:	1e03      	subs	r3, r0, #0
    212a:	d1f9      	bne.n	2120 <adc_enable+0x40>
		/* Wait for synchronization */
	}
	return STATUS_OK;
    212c:	2300      	movs	r3, #0
}
    212e:	0018      	movs	r0, r3
    2130:	46bd      	mov	sp, r7
    2132:	b004      	add	sp, #16
    2134:	bd80      	pop	{r7, pc}
    2136:	46c0      	nop			; (mov r8, r8)
    2138:	00002011 	.word	0x00002011
    213c:	00001fe5 	.word	0x00001fe5

00002140 <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    2140:	b580      	push	{r7, lr}
    2142:	b084      	sub	sp, #16
    2144:	af00      	add	r7, sp, #0
    2146:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    2148:	687b      	ldr	r3, [r7, #4]
    214a:	681b      	ldr	r3, [r3, #0]
    214c:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    214e:	46c0      	nop			; (mov r8, r8)
    2150:	687b      	ldr	r3, [r7, #4]
    2152:	0018      	movs	r0, r3
    2154:	4b0b      	ldr	r3, [pc, #44]	; (2184 <adc_start_conversion+0x44>)
    2156:	4798      	blx	r3
    2158:	1e03      	subs	r3, r0, #0
    215a:	d1f9      	bne.n	2150 <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    215c:	68fb      	ldr	r3, [r7, #12]
    215e:	7b1b      	ldrb	r3, [r3, #12]
    2160:	b2db      	uxtb	r3, r3
    2162:	2202      	movs	r2, #2
    2164:	4313      	orrs	r3, r2
    2166:	b2da      	uxtb	r2, r3
    2168:	68fb      	ldr	r3, [r7, #12]
    216a:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    216c:	46c0      	nop			; (mov r8, r8)
    216e:	687b      	ldr	r3, [r7, #4]
    2170:	0018      	movs	r0, r3
    2172:	4b04      	ldr	r3, [pc, #16]	; (2184 <adc_start_conversion+0x44>)
    2174:	4798      	blx	r3
    2176:	1e03      	subs	r3, r0, #0
    2178:	d1f9      	bne.n	216e <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    217a:	46c0      	nop			; (mov r8, r8)
    217c:	46bd      	mov	sp, r7
    217e:	b004      	add	sp, #16
    2180:	bd80      	pop	{r7, pc}
    2182:	46c0      	nop			; (mov r8, r8)
    2184:	00002011 	.word	0x00002011

00002188 <adc_read>:
 *                             ADC module before the result was read by the software
 */
static inline enum status_code adc_read(
		struct adc_module *const module_inst,
		uint16_t *result)
{
    2188:	b580      	push	{r7, lr}
    218a:	b084      	sub	sp, #16
    218c:	af00      	add	r7, sp, #0
    218e:	6078      	str	r0, [r7, #4]
    2190:	6039      	str	r1, [r7, #0]
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(result);

	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    2192:	687b      	ldr	r3, [r7, #4]
    2194:	0018      	movs	r0, r3
    2196:	4b18      	ldr	r3, [pc, #96]	; (21f8 <adc_read+0x70>)
    2198:	4798      	blx	r3
    219a:	0002      	movs	r2, r0
    219c:	2301      	movs	r3, #1
    219e:	4013      	ands	r3, r2
    21a0:	d101      	bne.n	21a6 <adc_read+0x1e>
		/* Result not ready */
		return STATUS_BUSY;
    21a2:	2305      	movs	r3, #5
    21a4:	e023      	b.n	21ee <adc_read+0x66>
	}

	Adc *const adc_module = module_inst->hw;
    21a6:	687b      	ldr	r3, [r7, #4]
    21a8:	681b      	ldr	r3, [r3, #0]
    21aa:	60fb      	str	r3, [r7, #12]

#if (SAMD) || (SAMR21)
	while (adc_is_syncing(module_inst)) {
    21ac:	46c0      	nop			; (mov r8, r8)
    21ae:	687b      	ldr	r3, [r7, #4]
    21b0:	0018      	movs	r0, r3
    21b2:	4b12      	ldr	r3, [pc, #72]	; (21fc <adc_read+0x74>)
    21b4:	4798      	blx	r3
    21b6:	1e03      	subs	r3, r0, #0
    21b8:	d1f9      	bne.n	21ae <adc_read+0x26>
		/* Wait for synchronization */
	}
#endif

	/* Get ADC result */
	*result = adc_module->RESULT.reg;
    21ba:	68fb      	ldr	r3, [r7, #12]
    21bc:	8b5b      	ldrh	r3, [r3, #26]
    21be:	b29a      	uxth	r2, r3
    21c0:	683b      	ldr	r3, [r7, #0]
    21c2:	801a      	strh	r2, [r3, #0]

	/* Reset ready flag */
	adc_clear_status(module_inst, ADC_STATUS_RESULT_READY);
    21c4:	687b      	ldr	r3, [r7, #4]
    21c6:	2101      	movs	r1, #1
    21c8:	0018      	movs	r0, r3
    21ca:	4b0d      	ldr	r3, [pc, #52]	; (2200 <adc_read+0x78>)
    21cc:	4798      	blx	r3

	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    21ce:	687b      	ldr	r3, [r7, #4]
    21d0:	0018      	movs	r0, r3
    21d2:	4b09      	ldr	r3, [pc, #36]	; (21f8 <adc_read+0x70>)
    21d4:	4798      	blx	r3
    21d6:	0002      	movs	r2, r0
    21d8:	2304      	movs	r3, #4
    21da:	4013      	ands	r3, r2
    21dc:	d006      	beq.n	21ec <adc_read+0x64>
		adc_clear_status(module_inst, ADC_STATUS_OVERRUN);
    21de:	687b      	ldr	r3, [r7, #4]
    21e0:	2104      	movs	r1, #4
    21e2:	0018      	movs	r0, r3
    21e4:	4b06      	ldr	r3, [pc, #24]	; (2200 <adc_read+0x78>)
    21e6:	4798      	blx	r3
		return STATUS_ERR_OVERFLOW;
    21e8:	231e      	movs	r3, #30
    21ea:	e000      	b.n	21ee <adc_read+0x66>
	}

	return STATUS_OK;
    21ec:	2300      	movs	r3, #0
}
    21ee:	0018      	movs	r0, r3
    21f0:	46bd      	mov	sp, r7
    21f2:	b004      	add	sp, #16
    21f4:	bd80      	pop	{r7, pc}
    21f6:	46c0      	nop			; (mov r8, r8)
    21f8:	00002039 	.word	0x00002039
    21fc:	00002011 	.word	0x00002011
    2200:	0000208d 	.word	0x0000208d

00002204 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2204:	b580      	push	{r7, lr}
    2206:	b082      	sub	sp, #8
    2208:	af00      	add	r7, sp, #0
    220a:	0002      	movs	r2, r0
    220c:	1dfb      	adds	r3, r7, #7
    220e:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    2210:	1dfb      	adds	r3, r7, #7
    2212:	781b      	ldrb	r3, [r3, #0]
    2214:	0018      	movs	r0, r3
    2216:	4b03      	ldr	r3, [pc, #12]	; (2224 <port_get_group_from_gpio_pin+0x20>)
    2218:	4798      	blx	r3
    221a:	0003      	movs	r3, r0
}
    221c:	0018      	movs	r0, r3
    221e:	46bd      	mov	sp, r7
    2220:	b002      	add	sp, #8
    2222:	bd80      	pop	{r7, pc}
    2224:	00001f85 	.word	0x00001f85

00002228 <port_pin_get_output_level>:
 *
 *  \return Status of the port pin's output buffer.
 */
static inline bool port_pin_get_output_level(
		const uint8_t gpio_pin)
{
    2228:	b580      	push	{r7, lr}
    222a:	b084      	sub	sp, #16
    222c:	af00      	add	r7, sp, #0
    222e:	0002      	movs	r2, r0
    2230:	1dfb      	adds	r3, r7, #7
    2232:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    2234:	1dfb      	adds	r3, r7, #7
    2236:	781b      	ldrb	r3, [r3, #0]
    2238:	0018      	movs	r0, r3
    223a:	4b0b      	ldr	r3, [pc, #44]	; (2268 <port_pin_get_output_level+0x40>)
    223c:	4798      	blx	r3
    223e:	0003      	movs	r3, r0
    2240:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2242:	1dfb      	adds	r3, r7, #7
    2244:	781b      	ldrb	r3, [r3, #0]
    2246:	221f      	movs	r2, #31
    2248:	4013      	ands	r3, r2
    224a:	2201      	movs	r2, #1
    224c:	409a      	lsls	r2, r3
    224e:	0013      	movs	r3, r2
    2250:	60bb      	str	r3, [r7, #8]

	return (port_base->OUT.reg & pin_mask);
    2252:	68fb      	ldr	r3, [r7, #12]
    2254:	691b      	ldr	r3, [r3, #16]
    2256:	68ba      	ldr	r2, [r7, #8]
    2258:	4013      	ands	r3, r2
    225a:	1e5a      	subs	r2, r3, #1
    225c:	4193      	sbcs	r3, r2
    225e:	b2db      	uxtb	r3, r3
}
    2260:	0018      	movs	r0, r3
    2262:	46bd      	mov	sp, r7
    2264:	b004      	add	sp, #16
    2266:	bd80      	pop	{r7, pc}
    2268:	00002205 	.word	0x00002205

0000226c <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    226c:	b580      	push	{r7, lr}
    226e:	b084      	sub	sp, #16
    2270:	af00      	add	r7, sp, #0
    2272:	0002      	movs	r2, r0
    2274:	1dfb      	adds	r3, r7, #7
    2276:	701a      	strb	r2, [r3, #0]
    2278:	1dbb      	adds	r3, r7, #6
    227a:	1c0a      	adds	r2, r1, #0
    227c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    227e:	1dfb      	adds	r3, r7, #7
    2280:	781b      	ldrb	r3, [r3, #0]
    2282:	0018      	movs	r0, r3
    2284:	4b0d      	ldr	r3, [pc, #52]	; (22bc <port_pin_set_output_level+0x50>)
    2286:	4798      	blx	r3
    2288:	0003      	movs	r3, r0
    228a:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    228c:	1dfb      	adds	r3, r7, #7
    228e:	781b      	ldrb	r3, [r3, #0]
    2290:	221f      	movs	r2, #31
    2292:	4013      	ands	r3, r2
    2294:	2201      	movs	r2, #1
    2296:	409a      	lsls	r2, r3
    2298:	0013      	movs	r3, r2
    229a:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    229c:	1dbb      	adds	r3, r7, #6
    229e:	781b      	ldrb	r3, [r3, #0]
    22a0:	2b00      	cmp	r3, #0
    22a2:	d003      	beq.n	22ac <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    22a4:	68fb      	ldr	r3, [r7, #12]
    22a6:	68ba      	ldr	r2, [r7, #8]
    22a8:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    22aa:	e002      	b.n	22b2 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    22ac:	68fb      	ldr	r3, [r7, #12]
    22ae:	68ba      	ldr	r2, [r7, #8]
    22b0:	615a      	str	r2, [r3, #20]
	}
}
    22b2:	46c0      	nop			; (mov r8, r8)
    22b4:	46bd      	mov	sp, r7
    22b6:	b004      	add	sp, #16
    22b8:	bd80      	pop	{r7, pc}
    22ba:	46c0      	nop			; (mov r8, r8)
    22bc:	00002205 	.word	0x00002205

000022c0 <fahrenheit_to_celsius>:

SemaphoreHandle_t                                       display_mutex;
SemaphoreHandle_t                                       buzzer_sem;

static inline uint8_t fahrenheit_to_celsius(uint8_t deg_f)
{
    22c0:	b580      	push	{r7, lr}
    22c2:	b084      	sub	sp, #16
    22c4:	af00      	add	r7, sp, #0
    22c6:	0002      	movs	r2, r0
    22c8:	1dfb      	adds	r3, r7, #7
    22ca:	701a      	strb	r2, [r3, #0]
    uint16_t convert = (uint16_t) deg_f;
    22cc:	230e      	movs	r3, #14
    22ce:	18fb      	adds	r3, r7, r3
    22d0:	1dfa      	adds	r2, r7, #7
    22d2:	7812      	ldrb	r2, [r2, #0]
    22d4:	801a      	strh	r2, [r3, #0]
    convert = (convert - 32) * 5 / 9;
    22d6:	230e      	movs	r3, #14
    22d8:	18fb      	adds	r3, r7, r3
    22da:	881b      	ldrh	r3, [r3, #0]
    22dc:	3b20      	subs	r3, #32
    22de:	001a      	movs	r2, r3
    22e0:	0013      	movs	r3, r2
    22e2:	009b      	lsls	r3, r3, #2
    22e4:	189a      	adds	r2, r3, r2
    22e6:	4b08      	ldr	r3, [pc, #32]	; (2308 <fahrenheit_to_celsius+0x48>)
    22e8:	2109      	movs	r1, #9
    22ea:	0010      	movs	r0, r2
    22ec:	4798      	blx	r3
    22ee:	0003      	movs	r3, r0
    22f0:	001a      	movs	r2, r3
    22f2:	230e      	movs	r3, #14
    22f4:	18fb      	adds	r3, r7, r3
    22f6:	801a      	strh	r2, [r3, #0]
    return (uint8_t) convert;
    22f8:	230e      	movs	r3, #14
    22fa:	18fb      	adds	r3, r7, r3
    22fc:	881b      	ldrh	r3, [r3, #0]
    22fe:	b2db      	uxtb	r3, r3
}
    2300:	0018      	movs	r0, r3
    2302:	46bd      	mov	sp, r7
    2304:	b004      	add	sp, #16
    2306:	bd80      	pop	{r7, pc}
    2308:	000108fd 	.word	0x000108fd

0000230c <celsius_to_fahrenheit>:

static inline uint8_t celsius_to_fahrenheit(uint8_t deg_c)
{
    230c:	b580      	push	{r7, lr}
    230e:	b084      	sub	sp, #16
    2310:	af00      	add	r7, sp, #0
    2312:	0002      	movs	r2, r0
    2314:	1dfb      	adds	r3, r7, #7
    2316:	701a      	strb	r2, [r3, #0]
    uint16_t convert = (uint16_t) deg_c;
    2318:	230e      	movs	r3, #14
    231a:	18fb      	adds	r3, r7, r3
    231c:	1dfa      	adds	r2, r7, #7
    231e:	7812      	ldrb	r2, [r2, #0]
    2320:	801a      	strh	r2, [r3, #0]
    convert = (convert * 9 / 5) + 32;
    2322:	230e      	movs	r3, #14
    2324:	18fb      	adds	r3, r7, r3
    2326:	881a      	ldrh	r2, [r3, #0]
    2328:	0013      	movs	r3, r2
    232a:	00db      	lsls	r3, r3, #3
    232c:	189a      	adds	r2, r3, r2
    232e:	4b09      	ldr	r3, [pc, #36]	; (2354 <celsius_to_fahrenheit+0x48>)
    2330:	2105      	movs	r1, #5
    2332:	0010      	movs	r0, r2
    2334:	4798      	blx	r3
    2336:	0003      	movs	r3, r0
    2338:	b29a      	uxth	r2, r3
    233a:	230e      	movs	r3, #14
    233c:	18fb      	adds	r3, r7, r3
    233e:	3220      	adds	r2, #32
    2340:	801a      	strh	r2, [r3, #0]
    return (uint8_t) convert;
    2342:	230e      	movs	r3, #14
    2344:	18fb      	adds	r3, r7, r3
    2346:	881b      	ldrh	r3, [r3, #0]
    2348:	b2db      	uxtb	r3, r3
}
    234a:	0018      	movs	r0, r3
    234c:	46bd      	mov	sp, r7
    234e:	b004      	add	sp, #16
    2350:	bd80      	pop	{r7, pc}
    2352:	46c0      	nop			; (mov r8, r8)
    2354:	000108fd 	.word	0x000108fd

00002358 <task_Thermal>:
    uint8_t water_temp;

} thermal_state;

static void task_Thermal(void *args)
{
    2358:	b590      	push	{r4, r7, lr}
    235a:	b083      	sub	sp, #12
    235c:	af00      	add	r7, sp, #0
    235e:	6078      	str	r0, [r7, #4]
    while(1) {
        xSemaphoreTake(therm_sem, portMAX_DELAY);
    2360:	4b3e      	ldr	r3, [pc, #248]	; (245c <task_Thermal+0x104>)
    2362:	6818      	ldr	r0, [r3, #0]
    2364:	2301      	movs	r3, #1
    2366:	425a      	negs	r2, r3
    2368:	2300      	movs	r3, #0
    236a:	2100      	movs	r1, #0
    236c:	4c3c      	ldr	r4, [pc, #240]	; (2460 <task_Thermal+0x108>)
    236e:	47a0      	blx	r4

        if (port_pin_get_output_level(HEATER_1_GPIO) != thermal_state.heater_1_state) {
    2370:	2006      	movs	r0, #6
    2372:	4b3c      	ldr	r3, [pc, #240]	; (2464 <task_Thermal+0x10c>)
    2374:	4798      	blx	r3
    2376:	0003      	movs	r3, r0
    2378:	001a      	movs	r2, r3
    237a:	4b3b      	ldr	r3, [pc, #236]	; (2468 <task_Thermal+0x110>)
    237c:	781b      	ldrb	r3, [r3, #0]
    237e:	429a      	cmp	r2, r3
    2380:	d013      	beq.n	23aa <task_Thermal+0x52>
            if (port_pin_get_output_level(HEATER_1_GPIO)) {
    2382:	2006      	movs	r0, #6
    2384:	4b37      	ldr	r3, [pc, #220]	; (2464 <task_Thermal+0x10c>)
    2386:	4798      	blx	r3
    2388:	1e03      	subs	r3, r0, #0
    238a:	d007      	beq.n	239c <task_Thermal+0x44>
                port_pin_set_output_level(HEATER_1_GPIO, 0);
    238c:	2100      	movs	r1, #0
    238e:	2006      	movs	r0, #6
    2390:	4b36      	ldr	r3, [pc, #216]	; (246c <task_Thermal+0x114>)
    2392:	4798      	blx	r3
                vTaskDelay(pdMS_TO_TICKS(RELAY_OFF_DELAY));
    2394:	2000      	movs	r0, #0
    2396:	4b36      	ldr	r3, [pc, #216]	; (2470 <task_Thermal+0x118>)
    2398:	4798      	blx	r3
    239a:	e006      	b.n	23aa <task_Thermal+0x52>
            }
            else {
                port_pin_set_output_level(HEATER_1_GPIO, 1);
    239c:	2101      	movs	r1, #1
    239e:	2006      	movs	r0, #6
    23a0:	4b32      	ldr	r3, [pc, #200]	; (246c <task_Thermal+0x114>)
    23a2:	4798      	blx	r3
                vTaskDelay(pdMS_TO_TICKS(RELAY_ON_DELAY));
    23a4:	2001      	movs	r0, #1
    23a6:	4b32      	ldr	r3, [pc, #200]	; (2470 <task_Thermal+0x118>)
    23a8:	4798      	blx	r3
            }
        }

        if (port_pin_get_output_level(HEATER_2_GPIO) != thermal_state.heater_2_state) {
    23aa:	2019      	movs	r0, #25
    23ac:	4b2d      	ldr	r3, [pc, #180]	; (2464 <task_Thermal+0x10c>)
    23ae:	4798      	blx	r3
    23b0:	0003      	movs	r3, r0
    23b2:	001a      	movs	r2, r3
    23b4:	4b2c      	ldr	r3, [pc, #176]	; (2468 <task_Thermal+0x110>)
    23b6:	785b      	ldrb	r3, [r3, #1]
    23b8:	429a      	cmp	r2, r3
    23ba:	d013      	beq.n	23e4 <task_Thermal+0x8c>
            if (port_pin_get_output_level(HEATER_2_GPIO)) {
    23bc:	2019      	movs	r0, #25
    23be:	4b29      	ldr	r3, [pc, #164]	; (2464 <task_Thermal+0x10c>)
    23c0:	4798      	blx	r3
    23c2:	1e03      	subs	r3, r0, #0
    23c4:	d007      	beq.n	23d6 <task_Thermal+0x7e>
                port_pin_set_output_level(HEATER_2_GPIO, 0);
    23c6:	2100      	movs	r1, #0
    23c8:	2019      	movs	r0, #25
    23ca:	4b28      	ldr	r3, [pc, #160]	; (246c <task_Thermal+0x114>)
    23cc:	4798      	blx	r3
                vTaskDelay(pdMS_TO_TICKS(RELAY_OFF_DELAY));
    23ce:	2000      	movs	r0, #0
    23d0:	4b27      	ldr	r3, [pc, #156]	; (2470 <task_Thermal+0x118>)
    23d2:	4798      	blx	r3
    23d4:	e006      	b.n	23e4 <task_Thermal+0x8c>
            }
            else {
                port_pin_set_output_level(HEATER_2_GPIO, 1);
    23d6:	2101      	movs	r1, #1
    23d8:	2019      	movs	r0, #25
    23da:	4b24      	ldr	r3, [pc, #144]	; (246c <task_Thermal+0x114>)
    23dc:	4798      	blx	r3
                vTaskDelay(pdMS_TO_TICKS(RELAY_ON_DELAY));
    23de:	2001      	movs	r0, #1
    23e0:	4b23      	ldr	r3, [pc, #140]	; (2470 <task_Thermal+0x118>)
    23e2:	4798      	blx	r3
            }
        }
         
        if (port_pin_get_output_level(AIR_PUMP_GPIO) != thermal_state.air_pump_state) {
    23e4:	2018      	movs	r0, #24
    23e6:	4b1f      	ldr	r3, [pc, #124]	; (2464 <task_Thermal+0x10c>)
    23e8:	4798      	blx	r3
    23ea:	0003      	movs	r3, r0
    23ec:	001a      	movs	r2, r3
    23ee:	4b1e      	ldr	r3, [pc, #120]	; (2468 <task_Thermal+0x110>)
    23f0:	789b      	ldrb	r3, [r3, #2]
    23f2:	429a      	cmp	r2, r3
    23f4:	d013      	beq.n	241e <task_Thermal+0xc6>
            if (port_pin_get_output_level(AIR_PUMP_GPIO)) {
    23f6:	2018      	movs	r0, #24
    23f8:	4b1a      	ldr	r3, [pc, #104]	; (2464 <task_Thermal+0x10c>)
    23fa:	4798      	blx	r3
    23fc:	1e03      	subs	r3, r0, #0
    23fe:	d007      	beq.n	2410 <task_Thermal+0xb8>
                port_pin_set_output_level(AIR_PUMP_GPIO, 0);
    2400:	2100      	movs	r1, #0
    2402:	2018      	movs	r0, #24
    2404:	4b19      	ldr	r3, [pc, #100]	; (246c <task_Thermal+0x114>)
    2406:	4798      	blx	r3
                vTaskDelay(pdMS_TO_TICKS(RELAY_OFF_DELAY));
    2408:	2000      	movs	r0, #0
    240a:	4b19      	ldr	r3, [pc, #100]	; (2470 <task_Thermal+0x118>)
    240c:	4798      	blx	r3
    240e:	e006      	b.n	241e <task_Thermal+0xc6>
            }
            else {
                port_pin_set_output_level(AIR_PUMP_GPIO, 1);
    2410:	2101      	movs	r1, #1
    2412:	2018      	movs	r0, #24
    2414:	4b15      	ldr	r3, [pc, #84]	; (246c <task_Thermal+0x114>)
    2416:	4798      	blx	r3
                vTaskDelay(pdMS_TO_TICKS(RELAY_ON_DELAY));
    2418:	2001      	movs	r0, #1
    241a:	4b15      	ldr	r3, [pc, #84]	; (2470 <task_Thermal+0x118>)
    241c:	4798      	blx	r3
            }
        }

        if (port_pin_get_output_level(WATER_PUMP_GPIO) != thermal_state.water_pump_state) {
    241e:	2012      	movs	r0, #18
    2420:	4b10      	ldr	r3, [pc, #64]	; (2464 <task_Thermal+0x10c>)
    2422:	4798      	blx	r3
    2424:	0003      	movs	r3, r0
    2426:	001a      	movs	r2, r3
    2428:	4b0f      	ldr	r3, [pc, #60]	; (2468 <task_Thermal+0x110>)
    242a:	78db      	ldrb	r3, [r3, #3]
    242c:	429a      	cmp	r2, r3
    242e:	d097      	beq.n	2360 <task_Thermal+0x8>
            if (port_pin_get_output_level(WATER_PUMP_GPIO)) {
    2430:	2012      	movs	r0, #18
    2432:	4b0c      	ldr	r3, [pc, #48]	; (2464 <task_Thermal+0x10c>)
    2434:	4798      	blx	r3
    2436:	1e03      	subs	r3, r0, #0
    2438:	d007      	beq.n	244a <task_Thermal+0xf2>
                port_pin_set_output_level(WATER_PUMP_GPIO, 0);
    243a:	2100      	movs	r1, #0
    243c:	2012      	movs	r0, #18
    243e:	4b0b      	ldr	r3, [pc, #44]	; (246c <task_Thermal+0x114>)
    2440:	4798      	blx	r3
                vTaskDelay(pdMS_TO_TICKS(RELAY_OFF_DELAY));
    2442:	2000      	movs	r0, #0
    2444:	4b0a      	ldr	r3, [pc, #40]	; (2470 <task_Thermal+0x118>)
    2446:	4798      	blx	r3
    2448:	e78a      	b.n	2360 <task_Thermal+0x8>
            }
            else {
                port_pin_set_output_level(WATER_PUMP_GPIO, 1);
    244a:	2101      	movs	r1, #1
    244c:	2012      	movs	r0, #18
    244e:	4b07      	ldr	r3, [pc, #28]	; (246c <task_Thermal+0x114>)
    2450:	4798      	blx	r3
                vTaskDelay(pdMS_TO_TICKS(RELAY_ON_DELAY));
    2452:	2001      	movs	r0, #1
    2454:	4b06      	ldr	r3, [pc, #24]	; (2470 <task_Thermal+0x118>)
    2456:	4798      	blx	r3
            }
        }             
    }
    2458:	e782      	b.n	2360 <task_Thermal+0x8>
    245a:	46c0      	nop			; (mov r8, r8)
    245c:	200000dc 	.word	0x200000dc
    2460:	0000d989 	.word	0x0000d989
    2464:	00002229 	.word	0x00002229
    2468:	20004630 	.word	0x20004630
    246c:	0000226d 	.word	0x0000226d
    2470:	0000e2c5 	.word	0x0000e2c5

00002474 <thermal_look_up_water_temp>:
}

static uint8_t thermal_look_up_water_temp(uint16_t digital_value)
{
    2474:	b580      	push	{r7, lr}
    2476:	b084      	sub	sp, #16
    2478:	af00      	add	r7, sp, #0
    247a:	0002      	movs	r2, r0
    247c:	1dbb      	adds	r3, r7, #6
    247e:	801a      	strh	r2, [r3, #0]
    uint32_t i = 0;    
    2480:	2300      	movs	r3, #0
    2482:	60fb      	str	r3, [r7, #12]

    while (i < (sizeof(water_temp_LUT) / sizeof(lut_t))) {
    2484:	e011      	b.n	24aa <thermal_look_up_water_temp+0x36>
        if (digital_value <= water_temp_LUT[i].digital_value) {
    2486:	4a0d      	ldr	r2, [pc, #52]	; (24bc <thermal_look_up_water_temp+0x48>)
    2488:	68fb      	ldr	r3, [r7, #12]
    248a:	009b      	lsls	r3, r3, #2
    248c:	18d3      	adds	r3, r2, r3
    248e:	3302      	adds	r3, #2
    2490:	881b      	ldrh	r3, [r3, #0]
    2492:	1dba      	adds	r2, r7, #6
    2494:	8812      	ldrh	r2, [r2, #0]
    2496:	429a      	cmp	r2, r3
    2498:	d804      	bhi.n	24a4 <thermal_look_up_water_temp+0x30>
            return water_temp_LUT[i].temperature;        
    249a:	4b08      	ldr	r3, [pc, #32]	; (24bc <thermal_look_up_water_temp+0x48>)
    249c:	68fa      	ldr	r2, [r7, #12]
    249e:	0092      	lsls	r2, r2, #2
    24a0:	5cd3      	ldrb	r3, [r2, r3]
    24a2:	e006      	b.n	24b2 <thermal_look_up_water_temp+0x3e>
        }
        i++;
    24a4:	68fb      	ldr	r3, [r7, #12]
    24a6:	3301      	adds	r3, #1
    24a8:	60fb      	str	r3, [r7, #12]

static uint8_t thermal_look_up_water_temp(uint16_t digital_value)
{
    uint32_t i = 0;    

    while (i < (sizeof(water_temp_LUT) / sizeof(lut_t))) {
    24aa:	68fb      	ldr	r3, [r7, #12]
    24ac:	2b68      	cmp	r3, #104	; 0x68
    24ae:	d9ea      	bls.n	2486 <thermal_look_up_water_temp+0x12>
        }
        i++;
    }

    // If no valid value is found, return an invalid result
    return WATER_TEMP_INVALID;
    24b0:	23ff      	movs	r3, #255	; 0xff
}
    24b2:	0018      	movs	r0, r3
    24b4:	46bd      	mov	sp, r7
    24b6:	b004      	add	sp, #16
    24b8:	bd80      	pop	{r7, pc}
    24ba:	46c0      	nop			; (mov r8, r8)
    24bc:	00012b04 	.word	0x00012b04

000024c0 <thermal_init>:

void thermal_init(void)
{
    24c0:	b590      	push	{r4, r7, lr}
    24c2:	b091      	sub	sp, #68	; 0x44
    24c4:	af02      	add	r7, sp, #8
    memset(&thermal_state, 0, sizeof(thermal_state));
    24c6:	4b42      	ldr	r3, [pc, #264]	; (25d0 <thermal_init+0x110>)
    24c8:	2208      	movs	r2, #8
    24ca:	2100      	movs	r1, #0
    24cc:	0018      	movs	r0, r3
    24ce:	4b41      	ldr	r3, [pc, #260]	; (25d4 <thermal_init+0x114>)
    24d0:	4798      	blx	r3
    thermal_state.degrees_F = true;
    24d2:	4b3f      	ldr	r3, [pc, #252]	; (25d0 <thermal_init+0x110>)
    24d4:	2201      	movs	r2, #1
    24d6:	715a      	strb	r2, [r3, #5]
    thermal_state.temp_set_point = 80;  //F
    24d8:	4b3d      	ldr	r3, [pc, #244]	; (25d0 <thermal_init+0x110>)
    24da:	2250      	movs	r2, #80	; 0x50
    24dc:	719a      	strb	r2, [r3, #6]
    thermal_state.water_temp = WATER_TEMP_INVALID;
    24de:	4b3c      	ldr	r3, [pc, #240]	; (25d0 <thermal_init+0x110>)
    24e0:	22ff      	movs	r2, #255	; 0xff
    24e2:	71da      	strb	r2, [r3, #7]

    struct port_config gpio_config;
    gpio_config.direction = PORT_PIN_DIR_OUTPUT_WTH_READBACK;
    24e4:	2334      	movs	r3, #52	; 0x34
    24e6:	18fb      	adds	r3, r7, r3
    24e8:	2202      	movs	r2, #2
    24ea:	701a      	strb	r2, [r3, #0]
    gpio_config.input_pull = PORT_PIN_PULL_DOWN;
    24ec:	2334      	movs	r3, #52	; 0x34
    24ee:	18fb      	adds	r3, r7, r3
    24f0:	2202      	movs	r2, #2
    24f2:	705a      	strb	r2, [r3, #1]
    gpio_config.powersave = false;
    24f4:	2334      	movs	r3, #52	; 0x34
    24f6:	18fb      	adds	r3, r7, r3
    24f8:	2200      	movs	r2, #0
    24fa:	709a      	strb	r2, [r3, #2]

    // Initialize relay drivers
    port_pin_set_config(HEATER_1_GPIO, &gpio_config);
    24fc:	2334      	movs	r3, #52	; 0x34
    24fe:	18fb      	adds	r3, r7, r3
    2500:	0019      	movs	r1, r3
    2502:	2006      	movs	r0, #6
    2504:	4b34      	ldr	r3, [pc, #208]	; (25d8 <thermal_init+0x118>)
    2506:	4798      	blx	r3
    port_pin_set_config(HEATER_2_GPIO, &gpio_config);
    2508:	2334      	movs	r3, #52	; 0x34
    250a:	18fb      	adds	r3, r7, r3
    250c:	0019      	movs	r1, r3
    250e:	2019      	movs	r0, #25
    2510:	4b31      	ldr	r3, [pc, #196]	; (25d8 <thermal_init+0x118>)
    2512:	4798      	blx	r3
    port_pin_set_config(AIR_PUMP_GPIO, &gpio_config);
    2514:	2334      	movs	r3, #52	; 0x34
    2516:	18fb      	adds	r3, r7, r3
    2518:	0019      	movs	r1, r3
    251a:	2018      	movs	r0, #24
    251c:	4b2e      	ldr	r3, [pc, #184]	; (25d8 <thermal_init+0x118>)
    251e:	4798      	blx	r3
    port_pin_set_config(WATER_PUMP_GPIO, &gpio_config);
    2520:	2334      	movs	r3, #52	; 0x34
    2522:	18fb      	adds	r3, r7, r3
    2524:	0019      	movs	r1, r3
    2526:	2012      	movs	r0, #18
    2528:	4b2b      	ldr	r3, [pc, #172]	; (25d8 <thermal_init+0x118>)
    252a:	4798      	blx	r3
    
    // Initialize ADC
    struct adc_config config_adc;
    adc_get_config_defaults(&config_adc);
    252c:	1d3b      	adds	r3, r7, #4
    252e:	0018      	movs	r0, r3
    2530:	4b2a      	ldr	r3, [pc, #168]	; (25dc <thermal_init+0x11c>)
    2532:	4798      	blx	r3
    
    config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
    2534:	1d3b      	adds	r3, r7, #4
    2536:	22e0      	movs	r2, #224	; 0xe0
    2538:	00d2      	lsls	r2, r2, #3
    253a:	805a      	strh	r2, [r3, #2]
    config_adc.reference = ADC_REFERENCE_INTVCC1;   
    253c:	1d3b      	adds	r3, r7, #4
    253e:	2202      	movs	r2, #2
    2540:	705a      	strb	r2, [r3, #1]
    config_adc.resolution = ADC_RESOLUTION_12BIT;
    2542:	1d3b      	adds	r3, r7, #4
    2544:	2200      	movs	r2, #0
    2546:	711a      	strb	r2, [r3, #4]
    config_adc.clock_source = GCLK_GENERATOR_0;
    2548:	1d3b      	adds	r3, r7, #4
    254a:	2200      	movs	r2, #0
    254c:	701a      	strb	r2, [r3, #0]
    config_adc.positive_input = WATER_TEMP_AN_CH;
    254e:	1d3b      	adds	r3, r7, #4
    2550:	2212      	movs	r2, #18
    2552:	731a      	strb	r2, [r3, #12]
    config_adc.gain_factor = ADC_GAIN_FACTOR_DIV2;
    2554:	1d3b      	adds	r3, r7, #4
    2556:	22f0      	movs	r2, #240	; 0xf0
    2558:	0512      	lsls	r2, r2, #20
    255a:	609a      	str	r2, [r3, #8]
    
    adc_init(&adc_instance, ADC, &config_adc);
    255c:	1d3a      	adds	r2, r7, #4
    255e:	4920      	ldr	r1, [pc, #128]	; (25e0 <thermal_init+0x120>)
    2560:	4b20      	ldr	r3, [pc, #128]	; (25e4 <thermal_init+0x124>)
    2562:	0018      	movs	r0, r3
    2564:	4b20      	ldr	r3, [pc, #128]	; (25e8 <thermal_init+0x128>)
    2566:	4798      	blx	r3

    adc_regular_ain_channel(analog_channels, sizeof(analog_channels) / sizeof(uint32_t));
    2568:	4b20      	ldr	r3, [pc, #128]	; (25ec <thermal_init+0x12c>)
    256a:	2102      	movs	r1, #2
    256c:	0018      	movs	r0, r3
    256e:	4b20      	ldr	r3, [pc, #128]	; (25f0 <thermal_init+0x130>)
    2570:	4798      	blx	r3

    adc_enable(&adc_instance);
    2572:	4b1c      	ldr	r3, [pc, #112]	; (25e4 <thermal_init+0x124>)
    2574:	0018      	movs	r0, r3
    2576:	4b1f      	ldr	r3, [pc, #124]	; (25f4 <thermal_init+0x134>)
    2578:	4798      	blx	r3

    if (xTaskCreate(task_Thermal, "task_Therm", configMINIMAL_STACK_SIZE, 0, tskIDLE_PRIORITY, NULL) != pdPASS) {
    257a:	2380      	movs	r3, #128	; 0x80
    257c:	009a      	lsls	r2, r3, #2
    257e:	491e      	ldr	r1, [pc, #120]	; (25f8 <thermal_init+0x138>)
    2580:	481e      	ldr	r0, [pc, #120]	; (25fc <thermal_init+0x13c>)
    2582:	2300      	movs	r3, #0
    2584:	9301      	str	r3, [sp, #4]
    2586:	2300      	movs	r3, #0
    2588:	9300      	str	r3, [sp, #0]
    258a:	2300      	movs	r3, #0
    258c:	4c1c      	ldr	r4, [pc, #112]	; (2600 <thermal_init+0x140>)
    258e:	47a0      	blx	r4
    2590:	1e03      	subs	r3, r0, #0
    2592:	2b01      	cmp	r3, #1
    2594:	d003      	beq.n	259e <thermal_init+0xde>
        printf("Failed to create task_Thermal thread!\n");
    2596:	4b1b      	ldr	r3, [pc, #108]	; (2604 <thermal_init+0x144>)
    2598:	0018      	movs	r0, r3
    259a:	4b1b      	ldr	r3, [pc, #108]	; (2608 <thermal_init+0x148>)
    259c:	4798      	blx	r3
    }

    therm_sem = xSemaphoreCreateBinary();    
    259e:	2203      	movs	r2, #3
    25a0:	2100      	movs	r1, #0
    25a2:	2001      	movs	r0, #1
    25a4:	4b19      	ldr	r3, [pc, #100]	; (260c <thermal_init+0x14c>)
    25a6:	4798      	blx	r3
    25a8:	0002      	movs	r2, r0
    25aa:	4b19      	ldr	r3, [pc, #100]	; (2610 <thermal_init+0x150>)
    25ac:	601a      	str	r2, [r3, #0]
    if (therm_sem == NULL) {
    25ae:	4b18      	ldr	r3, [pc, #96]	; (2610 <thermal_init+0x150>)
    25b0:	681b      	ldr	r3, [r3, #0]
    25b2:	2b00      	cmp	r3, #0
    25b4:	d103      	bne.n	25be <thermal_init+0xfe>
        printf("Failed to create therm_sem!\n");
    25b6:	4b17      	ldr	r3, [pc, #92]	; (2614 <thermal_init+0x154>)
    25b8:	0018      	movs	r0, r3
    25ba:	4b13      	ldr	r3, [pc, #76]	; (2608 <thermal_init+0x148>)
    25bc:	4798      	blx	r3
    }

    // Start the conversion
    adc_start_conversion(&adc_instance);
    25be:	4b09      	ldr	r3, [pc, #36]	; (25e4 <thermal_init+0x124>)
    25c0:	0018      	movs	r0, r3
    25c2:	4b15      	ldr	r3, [pc, #84]	; (2618 <thermal_init+0x158>)
    25c4:	4798      	blx	r3
}
    25c6:	46c0      	nop			; (mov r8, r8)
    25c8:	46bd      	mov	sp, r7
    25ca:	b00f      	add	sp, #60	; 0x3c
    25cc:	bd90      	pop	{r4, r7, pc}
    25ce:	46c0      	nop			; (mov r8, r8)
    25d0:	20004630 	.word	0x20004630
    25d4:	00010e33 	.word	0x00010e33
    25d8:	00009ca5 	.word	0x00009ca5
    25dc:	00008d21 	.word	0x00008d21
    25e0:	42004000 	.word	0x42004000
    25e4:	20004638 	.word	0x20004638
    25e8:	000093b1 	.word	0x000093b1
    25ec:	2000001c 	.word	0x2000001c
    25f0:	00009371 	.word	0x00009371
    25f4:	000020e1 	.word	0x000020e1
    25f8:	00012ca8 	.word	0x00012ca8
    25fc:	00002359 	.word	0x00002359
    2600:	0000df85 	.word	0x0000df85
    2604:	00012cb4 	.word	0x00012cb4
    2608:	00011645 	.word	0x00011645
    260c:	0000d555 	.word	0x0000d555
    2610:	200000dc 	.word	0x200000dc
    2614:	00012cdc 	.word	0x00012cdc
    2618:	00002141 	.word	0x00002141

0000261c <thermal_3s>:

void thermal_3s(void)
{
    261c:	b590      	push	{r4, r7, lr}
    261e:	b083      	sub	sp, #12
    2620:	af00      	add	r7, sp, #0
    uint16_t result;
    uint8_t temp_water_temp;

    if (adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) {
    2622:	4b20      	ldr	r3, [pc, #128]	; (26a4 <thermal_3s+0x88>)
    2624:	0018      	movs	r0, r3
    2626:	4b20      	ldr	r3, [pc, #128]	; (26a8 <thermal_3s+0x8c>)
    2628:	4798      	blx	r3
    262a:	0002      	movs	r2, r0
    262c:	2301      	movs	r3, #1
    262e:	4013      	ands	r3, r2
    2630:	d034      	beq.n	269c <thermal_3s+0x80>
        adc_read(&adc_instance, &result);
    2632:	1d3a      	adds	r2, r7, #4
    2634:	4b1b      	ldr	r3, [pc, #108]	; (26a4 <thermal_3s+0x88>)
    2636:	0011      	movs	r1, r2
    2638:	0018      	movs	r0, r3
    263a:	4b1c      	ldr	r3, [pc, #112]	; (26ac <thermal_3s+0x90>)
    263c:	4798      	blx	r3

        // Check the thermistor LUT
        temp_water_temp = thermal_look_up_water_temp(result);
    263e:	1d3b      	adds	r3, r7, #4
    2640:	881b      	ldrh	r3, [r3, #0]
    2642:	1dfc      	adds	r4, r7, #7
    2644:	0018      	movs	r0, r3
    2646:	4b1a      	ldr	r3, [pc, #104]	; (26b0 <thermal_3s+0x94>)
    2648:	4798      	blx	r3
    264a:	0003      	movs	r3, r0
    264c:	7023      	strb	r3, [r4, #0]

        // Set water temperature (converting to whatever our units are set to)
        if (temp_water_temp != WATER_TEMP_INVALID) {
    264e:	1dfb      	adds	r3, r7, #7
    2650:	781b      	ldrb	r3, [r3, #0]
    2652:	2bff      	cmp	r3, #255	; 0xff
    2654:	d01e      	beq.n	2694 <thermal_3s+0x78>
            thermal_state.water_temp = temp_water_temp;
    2656:	4b17      	ldr	r3, [pc, #92]	; (26b4 <thermal_3s+0x98>)
    2658:	1dfa      	adds	r2, r7, #7
    265a:	7812      	ldrb	r2, [r2, #0]
    265c:	71da      	strb	r2, [r3, #7]

            // Turn on the heater if the pump is on and the temperature is below the set point
            if (thermal_state.water_temp < thermal_state.temp_set_point &&
    265e:	4b15      	ldr	r3, [pc, #84]	; (26b4 <thermal_3s+0x98>)
    2660:	79da      	ldrb	r2, [r3, #7]
    2662:	4b14      	ldr	r3, [pc, #80]	; (26b4 <thermal_3s+0x98>)
    2664:	799b      	ldrb	r3, [r3, #6]
    2666:	429a      	cmp	r2, r3
    2668:	d214      	bcs.n	2694 <thermal_3s+0x78>
                 thermal_state.water_pump_state && 
    266a:	4b12      	ldr	r3, [pc, #72]	; (26b4 <thermal_3s+0x98>)
    266c:	78db      	ldrb	r3, [r3, #3]
        // Set water temperature (converting to whatever our units are set to)
        if (temp_water_temp != WATER_TEMP_INVALID) {
            thermal_state.water_temp = temp_water_temp;

            // Turn on the heater if the pump is on and the temperature is below the set point
            if (thermal_state.water_temp < thermal_state.temp_set_point &&
    266e:	2b00      	cmp	r3, #0
    2670:	d010      	beq.n	2694 <thermal_3s+0x78>
                 thermal_state.water_pump_state && 
                !(thermal_state.heater_1_state && thermal_state.heater_2_state)) {
    2672:	4b10      	ldr	r3, [pc, #64]	; (26b4 <thermal_3s+0x98>)
    2674:	781b      	ldrb	r3, [r3, #0]
    2676:	2201      	movs	r2, #1
    2678:	4053      	eors	r3, r2
    267a:	b2db      	uxtb	r3, r3
        if (temp_water_temp != WATER_TEMP_INVALID) {
            thermal_state.water_temp = temp_water_temp;

            // Turn on the heater if the pump is on and the temperature is below the set point
            if (thermal_state.water_temp < thermal_state.temp_set_point &&
                 thermal_state.water_pump_state && 
    267c:	2b00      	cmp	r3, #0
    267e:	d106      	bne.n	268e <thermal_3s+0x72>
                !(thermal_state.heater_1_state && thermal_state.heater_2_state)) {
    2680:	4b0c      	ldr	r3, [pc, #48]	; (26b4 <thermal_3s+0x98>)
    2682:	785b      	ldrb	r3, [r3, #1]
    2684:	2201      	movs	r2, #1
    2686:	4053      	eors	r3, r2
    2688:	b2db      	uxtb	r3, r3
    268a:	2b00      	cmp	r3, #0
    268c:	d002      	beq.n	2694 <thermal_3s+0x78>
                thermal_turn_on_heater(true);
    268e:	2001      	movs	r0, #1
    2690:	4b09      	ldr	r3, [pc, #36]	; (26b8 <thermal_3s+0x9c>)
    2692:	4798      	blx	r3
            }
        }

        // Start the next conversion
        adc_start_conversion(&adc_instance);
    2694:	4b03      	ldr	r3, [pc, #12]	; (26a4 <thermal_3s+0x88>)
    2696:	0018      	movs	r0, r3
    2698:	4b08      	ldr	r3, [pc, #32]	; (26bc <thermal_3s+0xa0>)
    269a:	4798      	blx	r3
    }
}
    269c:	46c0      	nop			; (mov r8, r8)
    269e:	46bd      	mov	sp, r7
    26a0:	b003      	add	sp, #12
    26a2:	bd90      	pop	{r4, r7, pc}
    26a4:	20004638 	.word	0x20004638
    26a8:	00002039 	.word	0x00002039
    26ac:	00002189 	.word	0x00002189
    26b0:	00002475 	.word	0x00002475
    26b4:	20004630 	.word	0x20004630
    26b8:	00002861 	.word	0x00002861
    26bc:	00002141 	.word	0x00002141

000026c0 <thermal_change_scale>:

void thermal_change_scale(bool new_scale)
{
    26c0:	b580      	push	{r7, lr}
    26c2:	b082      	sub	sp, #8
    26c4:	af00      	add	r7, sp, #0
    26c6:	0002      	movs	r2, r0
    26c8:	1dfb      	adds	r3, r7, #7
    26ca:	701a      	strb	r2, [r3, #0]
    if (thermal_state.degrees_F != new_scale) {
    26cc:	4b1f      	ldr	r3, [pc, #124]	; (274c <thermal_change_scale+0x8c>)
    26ce:	795b      	ldrb	r3, [r3, #5]
    26d0:	1dfa      	adds	r2, r7, #7
    26d2:	7812      	ldrb	r2, [r2, #0]
    26d4:	429a      	cmp	r2, r3
    26d6:	d034      	beq.n	2742 <thermal_change_scale+0x82>
        thermal_state.degrees_F = new_scale;
    26d8:	4b1c      	ldr	r3, [pc, #112]	; (274c <thermal_change_scale+0x8c>)
    26da:	1dfa      	adds	r2, r7, #7
    26dc:	7812      	ldrb	r2, [r2, #0]
    26de:	715a      	strb	r2, [r3, #5]
        if (new_scale) {
    26e0:	1dfb      	adds	r3, r7, #7
    26e2:	781b      	ldrb	r3, [r3, #0]
    26e4:	2b00      	cmp	r3, #0
    26e6:	d016      	beq.n	2716 <thermal_change_scale+0x56>
            if (thermal_state.water_temp != WATER_TEMP_INVALID) 
    26e8:	4b18      	ldr	r3, [pc, #96]	; (274c <thermal_change_scale+0x8c>)
    26ea:	79db      	ldrb	r3, [r3, #7]
    26ec:	2bff      	cmp	r3, #255	; 0xff
    26ee:	d008      	beq.n	2702 <thermal_change_scale+0x42>
                thermal_state.water_temp = celsius_to_fahrenheit(thermal_state.water_temp);       
    26f0:	4b16      	ldr	r3, [pc, #88]	; (274c <thermal_change_scale+0x8c>)
    26f2:	79db      	ldrb	r3, [r3, #7]
    26f4:	0018      	movs	r0, r3
    26f6:	4b16      	ldr	r3, [pc, #88]	; (2750 <thermal_change_scale+0x90>)
    26f8:	4798      	blx	r3
    26fa:	0003      	movs	r3, r0
    26fc:	001a      	movs	r2, r3
    26fe:	4b13      	ldr	r3, [pc, #76]	; (274c <thermal_change_scale+0x8c>)
    2700:	71da      	strb	r2, [r3, #7]
                
            thermal_state.temp_set_point = celsius_to_fahrenheit(thermal_state.temp_set_point);
    2702:	4b12      	ldr	r3, [pc, #72]	; (274c <thermal_change_scale+0x8c>)
    2704:	799b      	ldrb	r3, [r3, #6]
    2706:	0018      	movs	r0, r3
    2708:	4b11      	ldr	r3, [pc, #68]	; (2750 <thermal_change_scale+0x90>)
    270a:	4798      	blx	r3
    270c:	0003      	movs	r3, r0
    270e:	001a      	movs	r2, r3
    2710:	4b0e      	ldr	r3, [pc, #56]	; (274c <thermal_change_scale+0x8c>)
    2712:	719a      	strb	r2, [r3, #6]

            thermal_state.temp_set_point = fahrenheit_to_celsius(thermal_state.temp_set_point);
        }
    }

}
    2714:	e015      	b.n	2742 <thermal_change_scale+0x82>
                thermal_state.water_temp = celsius_to_fahrenheit(thermal_state.water_temp);       
                
            thermal_state.temp_set_point = celsius_to_fahrenheit(thermal_state.temp_set_point);
        }
        else {
            if (thermal_state.water_temp != WATER_TEMP_INVALID)
    2716:	4b0d      	ldr	r3, [pc, #52]	; (274c <thermal_change_scale+0x8c>)
    2718:	79db      	ldrb	r3, [r3, #7]
    271a:	2bff      	cmp	r3, #255	; 0xff
    271c:	d008      	beq.n	2730 <thermal_change_scale+0x70>
                thermal_state.water_temp = fahrenheit_to_celsius(thermal_state.water_temp);
    271e:	4b0b      	ldr	r3, [pc, #44]	; (274c <thermal_change_scale+0x8c>)
    2720:	79db      	ldrb	r3, [r3, #7]
    2722:	0018      	movs	r0, r3
    2724:	4b0b      	ldr	r3, [pc, #44]	; (2754 <thermal_change_scale+0x94>)
    2726:	4798      	blx	r3
    2728:	0003      	movs	r3, r0
    272a:	001a      	movs	r2, r3
    272c:	4b07      	ldr	r3, [pc, #28]	; (274c <thermal_change_scale+0x8c>)
    272e:	71da      	strb	r2, [r3, #7]

            thermal_state.temp_set_point = fahrenheit_to_celsius(thermal_state.temp_set_point);
    2730:	4b06      	ldr	r3, [pc, #24]	; (274c <thermal_change_scale+0x8c>)
    2732:	799b      	ldrb	r3, [r3, #6]
    2734:	0018      	movs	r0, r3
    2736:	4b07      	ldr	r3, [pc, #28]	; (2754 <thermal_change_scale+0x94>)
    2738:	4798      	blx	r3
    273a:	0003      	movs	r3, r0
    273c:	001a      	movs	r2, r3
    273e:	4b03      	ldr	r3, [pc, #12]	; (274c <thermal_change_scale+0x8c>)
    2740:	719a      	strb	r2, [r3, #6]
        }
    }

}
    2742:	46c0      	nop			; (mov r8, r8)
    2744:	46bd      	mov	sp, r7
    2746:	b002      	add	sp, #8
    2748:	bd80      	pop	{r7, pc}
    274a:	46c0      	nop			; (mov r8, r8)
    274c:	20004630 	.word	0x20004630
    2750:	0000230d 	.word	0x0000230d
    2754:	000022c1 	.word	0x000022c1

00002758 <thermal_set_temperature>:

enum status_code thermal_set_temperature(uint8_t temperature)
{        
    2758:	b590      	push	{r4, r7, lr}
    275a:	b085      	sub	sp, #20
    275c:	af00      	add	r7, sp, #0
    275e:	0002      	movs	r2, r0
    2760:	1dfb      	adds	r3, r7, #7
    2762:	701a      	strb	r2, [r3, #0]
    uint8_t temp_max, temp_min, temp_scaled;

    temp_scaled = thermal_state.temp_set_point;
    2764:	230d      	movs	r3, #13
    2766:	18fb      	adds	r3, r7, r3
    2768:	4a25      	ldr	r2, [pc, #148]	; (2800 <thermal_set_temperature+0xa8>)
    276a:	7992      	ldrb	r2, [r2, #6]
    276c:	701a      	strb	r2, [r3, #0]

    if (thermal_state.degrees_F) {
    276e:	4b24      	ldr	r3, [pc, #144]	; (2800 <thermal_set_temperature+0xa8>)
    2770:	795b      	ldrb	r3, [r3, #5]
    2772:	2b00      	cmp	r3, #0
    2774:	d008      	beq.n	2788 <thermal_set_temperature+0x30>
        temp_min = MIN_SETPOINT_TEMP_F;
    2776:	230e      	movs	r3, #14
    2778:	18fb      	adds	r3, r7, r3
    277a:	2244      	movs	r2, #68	; 0x44
    277c:	701a      	strb	r2, [r3, #0]
        temp_max = MAX_SETPOINT_TEMP_F;
    277e:	230f      	movs	r3, #15
    2780:	18fb      	adds	r3, r7, r3
    2782:	2268      	movs	r2, #104	; 0x68
    2784:	701a      	strb	r2, [r3, #0]
    2786:	e011      	b.n	27ac <thermal_set_temperature+0x54>
    }
    else {        
        temp_scaled = fahrenheit_to_celsius(temp_scaled);
    2788:	230d      	movs	r3, #13
    278a:	18fc      	adds	r4, r7, r3
    278c:	230d      	movs	r3, #13
    278e:	18fb      	adds	r3, r7, r3
    2790:	781b      	ldrb	r3, [r3, #0]
    2792:	0018      	movs	r0, r3
    2794:	4b1b      	ldr	r3, [pc, #108]	; (2804 <thermal_set_temperature+0xac>)
    2796:	4798      	blx	r3
    2798:	0003      	movs	r3, r0
    279a:	7023      	strb	r3, [r4, #0]
        temp_min = MIN_SETPOINT_TEMP_C;
    279c:	230e      	movs	r3, #14
    279e:	18fb      	adds	r3, r7, r3
    27a0:	2214      	movs	r2, #20
    27a2:	701a      	strb	r2, [r3, #0]
        temp_max = MAX_SETPOINT_TEMP_C;
    27a4:	230f      	movs	r3, #15
    27a6:	18fb      	adds	r3, r7, r3
    27a8:	2228      	movs	r2, #40	; 0x28
    27aa:	701a      	strb	r2, [r3, #0]
    }
    
    if ((temperature >= temp_min) && (temperature <= temp_max)) {
    27ac:	1dfa      	adds	r2, r7, #7
    27ae:	230e      	movs	r3, #14
    27b0:	18fb      	adds	r3, r7, r3
    27b2:	7812      	ldrb	r2, [r2, #0]
    27b4:	781b      	ldrb	r3, [r3, #0]
    27b6:	429a      	cmp	r2, r3
    27b8:	d31d      	bcc.n	27f6 <thermal_set_temperature+0x9e>
    27ba:	1dfa      	adds	r2, r7, #7
    27bc:	230f      	movs	r3, #15
    27be:	18fb      	adds	r3, r7, r3
    27c0:	7812      	ldrb	r2, [r2, #0]
    27c2:	781b      	ldrb	r3, [r3, #0]
    27c4:	429a      	cmp	r2, r3
    27c6:	d816      	bhi.n	27f6 <thermal_set_temperature+0x9e>
        // Only store/manipulate with degrees F
        if (!thermal_state.degrees_F) {
    27c8:	4b0d      	ldr	r3, [pc, #52]	; (2800 <thermal_set_temperature+0xa8>)
    27ca:	795b      	ldrb	r3, [r3, #5]
    27cc:	2201      	movs	r2, #1
    27ce:	4053      	eors	r3, r2
    27d0:	b2db      	uxtb	r3, r3
    27d2:	2b00      	cmp	r3, #0
    27d4:	d009      	beq.n	27ea <thermal_set_temperature+0x92>
            thermal_state.temp_set_point = celsius_to_fahrenheit(temperature);
    27d6:	1dfb      	adds	r3, r7, #7
    27d8:	781b      	ldrb	r3, [r3, #0]
    27da:	0018      	movs	r0, r3
    27dc:	4b0a      	ldr	r3, [pc, #40]	; (2808 <thermal_set_temperature+0xb0>)
    27de:	4798      	blx	r3
    27e0:	0003      	movs	r3, r0
    27e2:	001a      	movs	r2, r3
    27e4:	4b06      	ldr	r3, [pc, #24]	; (2800 <thermal_set_temperature+0xa8>)
    27e6:	719a      	strb	r2, [r3, #6]
    27e8:	e003      	b.n	27f2 <thermal_set_temperature+0x9a>
        }
        else
            thermal_state.temp_set_point = temperature;
    27ea:	4b05      	ldr	r3, [pc, #20]	; (2800 <thermal_set_temperature+0xa8>)
    27ec:	1dfa      	adds	r2, r7, #7
    27ee:	7812      	ldrb	r2, [r2, #0]
    27f0:	719a      	strb	r2, [r3, #6]

        return STATUS_OK;
    27f2:	2300      	movs	r3, #0
    27f4:	e000      	b.n	27f8 <thermal_set_temperature+0xa0>
    }
    else
        return STATUS_ERR_BAD_DATA;
    27f6:	2313      	movs	r3, #19
}
    27f8:	0018      	movs	r0, r3
    27fa:	46bd      	mov	sp, r7
    27fc:	b005      	add	sp, #20
    27fe:	bd90      	pop	{r4, r7, pc}
    2800:	20004630 	.word	0x20004630
    2804:	000022c1 	.word	0x000022c1
    2808:	0000230d 	.word	0x0000230d

0000280c <thermal_get_temperature>:

uint8_t thermal_get_temperature(void)
{
    280c:	b580      	push	{r7, lr}
    280e:	af00      	add	r7, sp, #0
    return thermal_state.temp_set_point;
    2810:	4b02      	ldr	r3, [pc, #8]	; (281c <thermal_get_temperature+0x10>)
    2812:	799b      	ldrb	r3, [r3, #6]
}
    2814:	0018      	movs	r0, r3
    2816:	46bd      	mov	sp, r7
    2818:	bd80      	pop	{r7, pc}
    281a:	46c0      	nop			; (mov r8, r8)
    281c:	20004630 	.word	0x20004630

00002820 <thermal_get_water_temp>:

uint8_t thermal_get_water_temp(void)
{    
    2820:	b590      	push	{r4, r7, lr}
    2822:	b083      	sub	sp, #12
    2824:	af00      	add	r7, sp, #0
    uint8_t return_temp = thermal_state.water_temp;
    2826:	1dfb      	adds	r3, r7, #7
    2828:	4a0b      	ldr	r2, [pc, #44]	; (2858 <thermal_get_water_temp+0x38>)
    282a:	79d2      	ldrb	r2, [r2, #7]
    282c:	701a      	strb	r2, [r3, #0]

    if (!thermal_state.degrees_F) {
    282e:	4b0a      	ldr	r3, [pc, #40]	; (2858 <thermal_get_water_temp+0x38>)
    2830:	795b      	ldrb	r3, [r3, #5]
    2832:	2201      	movs	r2, #1
    2834:	4053      	eors	r3, r2
    2836:	b2db      	uxtb	r3, r3
    2838:	2b00      	cmp	r3, #0
    283a:	d007      	beq.n	284c <thermal_get_water_temp+0x2c>
        return_temp = fahrenheit_to_celsius(thermal_state.water_temp);
    283c:	4b06      	ldr	r3, [pc, #24]	; (2858 <thermal_get_water_temp+0x38>)
    283e:	79db      	ldrb	r3, [r3, #7]
    2840:	1dfc      	adds	r4, r7, #7
    2842:	0018      	movs	r0, r3
    2844:	4b05      	ldr	r3, [pc, #20]	; (285c <thermal_get_water_temp+0x3c>)
    2846:	4798      	blx	r3
    2848:	0003      	movs	r3, r0
    284a:	7023      	strb	r3, [r4, #0]
    }

	return return_temp;    
    284c:	1dfb      	adds	r3, r7, #7
    284e:	781b      	ldrb	r3, [r3, #0]
}
    2850:	0018      	movs	r0, r3
    2852:	46bd      	mov	sp, r7
    2854:	b003      	add	sp, #12
    2856:	bd90      	pop	{r4, r7, pc}
    2858:	20004630 	.word	0x20004630
    285c:	000022c1 	.word	0x000022c1

00002860 <thermal_turn_on_heater>:

void thermal_turn_on_heater(bool on)
{
    2860:	b590      	push	{r4, r7, lr}
    2862:	b083      	sub	sp, #12
    2864:	af00      	add	r7, sp, #0
    2866:	0002      	movs	r2, r0
    2868:	1dfb      	adds	r3, r7, #7
    286a:	701a      	strb	r2, [r3, #0]
    thermal_state.heater_1_state = on;
    286c:	4b09      	ldr	r3, [pc, #36]	; (2894 <thermal_turn_on_heater+0x34>)
    286e:	1dfa      	adds	r2, r7, #7
    2870:	7812      	ldrb	r2, [r2, #0]
    2872:	701a      	strb	r2, [r3, #0]
    thermal_state.heater_2_state = on;
    2874:	4b07      	ldr	r3, [pc, #28]	; (2894 <thermal_turn_on_heater+0x34>)
    2876:	1dfa      	adds	r2, r7, #7
    2878:	7812      	ldrb	r2, [r2, #0]
    287a:	705a      	strb	r2, [r3, #1]
    xSemaphoreGive(therm_sem);
    287c:	4b06      	ldr	r3, [pc, #24]	; (2898 <thermal_turn_on_heater+0x38>)
    287e:	6818      	ldr	r0, [r3, #0]
    2880:	2300      	movs	r3, #0
    2882:	2200      	movs	r2, #0
    2884:	2100      	movs	r1, #0
    2886:	4c05      	ldr	r4, [pc, #20]	; (289c <thermal_turn_on_heater+0x3c>)
    2888:	47a0      	blx	r4
}
    288a:	46c0      	nop			; (mov r8, r8)
    288c:	46bd      	mov	sp, r7
    288e:	b003      	add	sp, #12
    2890:	bd90      	pop	{r4, r7, pc}
    2892:	46c0      	nop			; (mov r8, r8)
    2894:	20004630 	.word	0x20004630
    2898:	200000dc 	.word	0x200000dc
    289c:	0000d689 	.word	0x0000d689

000028a0 <thermal_turn_on_water_pump>:

void thermal_turn_on_water_pump(bool on)
{
    28a0:	b590      	push	{r4, r7, lr}
    28a2:	b083      	sub	sp, #12
    28a4:	af00      	add	r7, sp, #0
    28a6:	0002      	movs	r2, r0
    28a8:	1dfb      	adds	r3, r7, #7
    28aa:	701a      	strb	r2, [r3, #0]
    thermal_state.water_pump_state = on;
    28ac:	4b07      	ldr	r3, [pc, #28]	; (28cc <thermal_turn_on_water_pump+0x2c>)
    28ae:	1dfa      	adds	r2, r7, #7
    28b0:	7812      	ldrb	r2, [r2, #0]
    28b2:	70da      	strb	r2, [r3, #3]
    xSemaphoreGive(therm_sem);
    28b4:	4b06      	ldr	r3, [pc, #24]	; (28d0 <thermal_turn_on_water_pump+0x30>)
    28b6:	6818      	ldr	r0, [r3, #0]
    28b8:	2300      	movs	r3, #0
    28ba:	2200      	movs	r2, #0
    28bc:	2100      	movs	r1, #0
    28be:	4c05      	ldr	r4, [pc, #20]	; (28d4 <thermal_turn_on_water_pump+0x34>)
    28c0:	47a0      	blx	r4
}
    28c2:	46c0      	nop			; (mov r8, r8)
    28c4:	46bd      	mov	sp, r7
    28c6:	b003      	add	sp, #12
    28c8:	bd90      	pop	{r4, r7, pc}
    28ca:	46c0      	nop			; (mov r8, r8)
    28cc:	20004630 	.word	0x20004630
    28d0:	200000dc 	.word	0x200000dc
    28d4:	0000d689 	.word	0x0000d689

000028d8 <thermal_turn_on_air_pump>:

void thermal_turn_on_air_pump(bool on)
{
    28d8:	b590      	push	{r4, r7, lr}
    28da:	b083      	sub	sp, #12
    28dc:	af00      	add	r7, sp, #0
    28de:	0002      	movs	r2, r0
    28e0:	1dfb      	adds	r3, r7, #7
    28e2:	701a      	strb	r2, [r3, #0]
    thermal_state.air_pump_state = on;
    28e4:	4b07      	ldr	r3, [pc, #28]	; (2904 <thermal_turn_on_air_pump+0x2c>)
    28e6:	1dfa      	adds	r2, r7, #7
    28e8:	7812      	ldrb	r2, [r2, #0]
    28ea:	709a      	strb	r2, [r3, #2]
    xSemaphoreGive(therm_sem);
    28ec:	4b06      	ldr	r3, [pc, #24]	; (2908 <thermal_turn_on_air_pump+0x30>)
    28ee:	6818      	ldr	r0, [r3, #0]
    28f0:	2300      	movs	r3, #0
    28f2:	2200      	movs	r2, #0
    28f4:	2100      	movs	r1, #0
    28f6:	4c05      	ldr	r4, [pc, #20]	; (290c <thermal_turn_on_air_pump+0x34>)
    28f8:	47a0      	blx	r4
    28fa:	46c0      	nop			; (mov r8, r8)
    28fc:	46bd      	mov	sp, r7
    28fe:	b003      	add	sp, #12
    2900:	bd90      	pop	{r4, r7, pc}
    2902:	46c0      	nop			; (mov r8, r8)
    2904:	20004630 	.word	0x20004630
    2908:	200000dc 	.word	0x200000dc
    290c:	0000d689 	.word	0x0000d689

00002910 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    2910:	b580      	push	{r7, lr}
    2912:	b082      	sub	sp, #8
    2914:	af00      	add	r7, sp, #0
    2916:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2918:	687b      	ldr	r3, [r7, #4]
    291a:	2280      	movs	r2, #128	; 0x80
    291c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    291e:	687b      	ldr	r3, [r7, #4]
    2920:	2200      	movs	r2, #0
    2922:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2924:	687b      	ldr	r3, [r7, #4]
    2926:	2201      	movs	r2, #1
    2928:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    292a:	687b      	ldr	r3, [r7, #4]
    292c:	2200      	movs	r2, #0
    292e:	70da      	strb	r2, [r3, #3]
}
    2930:	46c0      	nop			; (mov r8, r8)
    2932:	46bd      	mov	sp, r7
    2934:	b002      	add	sp, #8
    2936:	bd80      	pop	{r7, pc}

00002938 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2938:	b580      	push	{r7, lr}
    293a:	b084      	sub	sp, #16
    293c:	af00      	add	r7, sp, #0
    293e:	0002      	movs	r2, r0
    2940:	1dfb      	adds	r3, r7, #7
    2942:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    2944:	230f      	movs	r3, #15
    2946:	18fb      	adds	r3, r7, r3
    2948:	1dfa      	adds	r2, r7, #7
    294a:	7812      	ldrb	r2, [r2, #0]
    294c:	09d2      	lsrs	r2, r2, #7
    294e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    2950:	230e      	movs	r3, #14
    2952:	18fb      	adds	r3, r7, r3
    2954:	1dfa      	adds	r2, r7, #7
    2956:	7812      	ldrb	r2, [r2, #0]
    2958:	0952      	lsrs	r2, r2, #5
    295a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    295c:	4b0d      	ldr	r3, [pc, #52]	; (2994 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    295e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    2960:	230f      	movs	r3, #15
    2962:	18fb      	adds	r3, r7, r3
    2964:	781b      	ldrb	r3, [r3, #0]
    2966:	2b00      	cmp	r3, #0
    2968:	d10f      	bne.n	298a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    296a:	230f      	movs	r3, #15
    296c:	18fb      	adds	r3, r7, r3
    296e:	781b      	ldrb	r3, [r3, #0]
    2970:	009b      	lsls	r3, r3, #2
    2972:	2210      	movs	r2, #16
    2974:	4694      	mov	ip, r2
    2976:	44bc      	add	ip, r7
    2978:	4463      	add	r3, ip
    297a:	3b08      	subs	r3, #8
    297c:	681a      	ldr	r2, [r3, #0]
    297e:	230e      	movs	r3, #14
    2980:	18fb      	adds	r3, r7, r3
    2982:	781b      	ldrb	r3, [r3, #0]
    2984:	01db      	lsls	r3, r3, #7
    2986:	18d3      	adds	r3, r2, r3
    2988:	e000      	b.n	298c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    298a:	2300      	movs	r3, #0
	}
}
    298c:	0018      	movs	r0, r3
    298e:	46bd      	mov	sp, r7
    2990:	b004      	add	sp, #16
    2992:	bd80      	pop	{r7, pc}
    2994:	41004400 	.word	0x41004400

00002998 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2998:	b580      	push	{r7, lr}
    299a:	b082      	sub	sp, #8
    299c:	af00      	add	r7, sp, #0
    299e:	0002      	movs	r2, r0
    29a0:	1dfb      	adds	r3, r7, #7
    29a2:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    29a4:	1dfb      	adds	r3, r7, #7
    29a6:	781b      	ldrb	r3, [r3, #0]
    29a8:	0018      	movs	r0, r3
    29aa:	4b03      	ldr	r3, [pc, #12]	; (29b8 <port_get_group_from_gpio_pin+0x20>)
    29ac:	4798      	blx	r3
    29ae:	0003      	movs	r3, r0
}
    29b0:	0018      	movs	r0, r3
    29b2:	46bd      	mov	sp, r7
    29b4:	b002      	add	sp, #8
    29b6:	bd80      	pop	{r7, pc}
    29b8:	00002939 	.word	0x00002939

000029bc <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    29bc:	b580      	push	{r7, lr}
    29be:	b084      	sub	sp, #16
    29c0:	af00      	add	r7, sp, #0
    29c2:	0002      	movs	r2, r0
    29c4:	1dfb      	adds	r3, r7, #7
    29c6:	701a      	strb	r2, [r3, #0]
    29c8:	1dbb      	adds	r3, r7, #6
    29ca:	1c0a      	adds	r2, r1, #0
    29cc:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    29ce:	1dfb      	adds	r3, r7, #7
    29d0:	781b      	ldrb	r3, [r3, #0]
    29d2:	0018      	movs	r0, r3
    29d4:	4b0d      	ldr	r3, [pc, #52]	; (2a0c <port_pin_set_output_level+0x50>)
    29d6:	4798      	blx	r3
    29d8:	0003      	movs	r3, r0
    29da:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    29dc:	1dfb      	adds	r3, r7, #7
    29de:	781b      	ldrb	r3, [r3, #0]
    29e0:	221f      	movs	r2, #31
    29e2:	4013      	ands	r3, r2
    29e4:	2201      	movs	r2, #1
    29e6:	409a      	lsls	r2, r3
    29e8:	0013      	movs	r3, r2
    29ea:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    29ec:	1dbb      	adds	r3, r7, #6
    29ee:	781b      	ldrb	r3, [r3, #0]
    29f0:	2b00      	cmp	r3, #0
    29f2:	d003      	beq.n	29fc <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    29f4:	68fb      	ldr	r3, [r7, #12]
    29f6:	68ba      	ldr	r2, [r7, #8]
    29f8:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    29fa:	e002      	b.n	2a02 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    29fc:	68fb      	ldr	r3, [r7, #12]
    29fe:	68ba      	ldr	r2, [r7, #8]
    2a00:	615a      	str	r2, [r3, #20]
	}
}
    2a02:	46c0      	nop			; (mov r8, r8)
    2a04:	46bd      	mov	sp, r7
    2a06:	b004      	add	sp, #16
    2a08:	bd80      	pop	{r7, pc}
    2a0a:	46c0      	nop			; (mov r8, r8)
    2a0c:	00002999 	.word	0x00002999

00002a10 <tm1640_start>:
volatile uint8_t transfer_complete = 1;
SemaphoreHandle_t tm1640_sem;
uint8_t wtc_bus_dummy_data[TM1640_GRIDS + 1] = {0};

static inline void tm1640_start(void)
{
    2a10:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a12:	b083      	sub	sp, #12
    2a14:	af00      	add	r7, sp, #0
    // Switch the CLK pin over to GPIO
    struct port_config gpio_conf;  
    gpio_conf.direction = PORT_PIN_DIR_OUTPUT;
    2a16:	1d3b      	adds	r3, r7, #4
    2a18:	2201      	movs	r2, #1
    2a1a:	701a      	strb	r2, [r3, #0]
    gpio_conf.input_pull = PORT_PIN_PULL_UP;
    2a1c:	1d3b      	adds	r3, r7, #4
    2a1e:	2201      	movs	r2, #1
    2a20:	705a      	strb	r2, [r3, #1]
    gpio_conf.powersave = false;
    2a22:	1d3b      	adds	r3, r7, #4
    2a24:	2200      	movs	r2, #0
    2a26:	709a      	strb	r2, [r3, #2]
    
    port_pin_set_config(TM1640_CLK_PIN, &gpio_conf);
    2a28:	1d3b      	adds	r3, r7, #4
    2a2a:	0019      	movs	r1, r3
    2a2c:	2009      	movs	r0, #9
    2a2e:	4b12      	ldr	r3, [pc, #72]	; (2a78 <tm1640_start+0x68>)
    2a30:	4798      	blx	r3

    // Bring DOUT and CLK low for 1us each    
    port_pin_set_output_level(TM1640_DOUT_PIN, 0);
    2a32:	2100      	movs	r1, #0
    2a34:	202a      	movs	r0, #42	; 0x2a
    2a36:	4b11      	ldr	r3, [pc, #68]	; (2a7c <tm1640_start+0x6c>)
    2a38:	4798      	blx	r3
    delay_us(TM1640_BIT_TIME);
    2a3a:	2000      	movs	r0, #0
    2a3c:	4b10      	ldr	r3, [pc, #64]	; (2a80 <tm1640_start+0x70>)
    2a3e:	4798      	blx	r3
    2a40:	0003      	movs	r3, r0
    2a42:	001d      	movs	r5, r3
    2a44:	2300      	movs	r3, #0
    2a46:	001e      	movs	r6, r3
    2a48:	4b0e      	ldr	r3, [pc, #56]	; (2a84 <tm1640_start+0x74>)
    2a4a:	2400      	movs	r4, #0
    2a4c:	0028      	movs	r0, r5
    2a4e:	0031      	movs	r1, r6
    2a50:	18c0      	adds	r0, r0, r3
    2a52:	4161      	adcs	r1, r4
    2a54:	4c0c      	ldr	r4, [pc, #48]	; (2a88 <tm1640_start+0x78>)
    2a56:	4a0d      	ldr	r2, [pc, #52]	; (2a8c <tm1640_start+0x7c>)
    2a58:	2300      	movs	r3, #0
    2a5a:	47a0      	blx	r4
    2a5c:	0003      	movs	r3, r0
    2a5e:	000c      	movs	r4, r1
    2a60:	0018      	movs	r0, r3
    2a62:	4b0b      	ldr	r3, [pc, #44]	; (2a90 <tm1640_start+0x80>)
    2a64:	4798      	blx	r3
    port_pin_set_output_level(TM1640_CLK_PIN, 0);    
    2a66:	2100      	movs	r1, #0
    2a68:	2009      	movs	r0, #9
    2a6a:	4b04      	ldr	r3, [pc, #16]	; (2a7c <tm1640_start+0x6c>)
    2a6c:	4798      	blx	r3
}
    2a6e:	46c0      	nop			; (mov r8, r8)
    2a70:	46bd      	mov	sp, r7
    2a72:	b003      	add	sp, #12
    2a74:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a76:	46c0      	nop			; (mov r8, r8)
    2a78:	00009ca5 	.word	0x00009ca5
    2a7c:	000029bd 	.word	0x000029bd
    2a80:	0000c8a5 	.word	0x0000c8a5
    2a84:	006acfbf 	.word	0x006acfbf
    2a88:	00010ad5 	.word	0x00010ad5
    2a8c:	006acfc0 	.word	0x006acfc0
    2a90:	20000001 	.word	0x20000001

00002a94 <tm1640_stop>:

static inline void tm1640_stop(void)
{
    2a94:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a96:	b085      	sub	sp, #20
    2a98:	af00      	add	r7, sp, #0
    // Switch the DO and CLK pins over to GPIOs    
    struct system_pinmux_config clk_conf;        
        
    // Bring DOUT low for 1us, then bring DOUT and CLK high for 1us each    
    port_pin_set_output_level(TM1640_DOUT_PIN, 0);
    2a9a:	2100      	movs	r1, #0
    2a9c:	202a      	movs	r0, #42	; 0x2a
    2a9e:	4b26      	ldr	r3, [pc, #152]	; (2b38 <tm1640_stop+0xa4>)
    2aa0:	4798      	blx	r3
    delay_us(TM1640_BIT_TIME);
    2aa2:	2000      	movs	r0, #0
    2aa4:	4b25      	ldr	r3, [pc, #148]	; (2b3c <tm1640_stop+0xa8>)
    2aa6:	4798      	blx	r3
    2aa8:	0003      	movs	r3, r0
    2aaa:	603b      	str	r3, [r7, #0]
    2aac:	2300      	movs	r3, #0
    2aae:	607b      	str	r3, [r7, #4]
    2ab0:	4b23      	ldr	r3, [pc, #140]	; (2b40 <tm1640_stop+0xac>)
    2ab2:	2400      	movs	r4, #0
    2ab4:	6838      	ldr	r0, [r7, #0]
    2ab6:	6879      	ldr	r1, [r7, #4]
    2ab8:	18c0      	adds	r0, r0, r3
    2aba:	4161      	adcs	r1, r4
    2abc:	4c21      	ldr	r4, [pc, #132]	; (2b44 <tm1640_stop+0xb0>)
    2abe:	4a22      	ldr	r2, [pc, #136]	; (2b48 <tm1640_stop+0xb4>)
    2ac0:	2300      	movs	r3, #0
    2ac2:	47a0      	blx	r4
    2ac4:	0003      	movs	r3, r0
    2ac6:	000c      	movs	r4, r1
    2ac8:	0018      	movs	r0, r3
    2aca:	4b20      	ldr	r3, [pc, #128]	; (2b4c <tm1640_stop+0xb8>)
    2acc:	4798      	blx	r3
    port_pin_set_output_level(WTC6508_CLK_GPIO, 1);
    2ace:	2101      	movs	r1, #1
    2ad0:	2009      	movs	r0, #9
    2ad2:	4b19      	ldr	r3, [pc, #100]	; (2b38 <tm1640_stop+0xa4>)
    2ad4:	4798      	blx	r3
    delay_us(TM1640_BIT_TIME);
    2ad6:	2000      	movs	r0, #0
    2ad8:	4b18      	ldr	r3, [pc, #96]	; (2b3c <tm1640_stop+0xa8>)
    2ada:	4798      	blx	r3
    2adc:	0003      	movs	r3, r0
    2ade:	001d      	movs	r5, r3
    2ae0:	2300      	movs	r3, #0
    2ae2:	001e      	movs	r6, r3
    2ae4:	4b16      	ldr	r3, [pc, #88]	; (2b40 <tm1640_stop+0xac>)
    2ae6:	2400      	movs	r4, #0
    2ae8:	0028      	movs	r0, r5
    2aea:	0031      	movs	r1, r6
    2aec:	18c0      	adds	r0, r0, r3
    2aee:	4161      	adcs	r1, r4
    2af0:	4c14      	ldr	r4, [pc, #80]	; (2b44 <tm1640_stop+0xb0>)
    2af2:	4a15      	ldr	r2, [pc, #84]	; (2b48 <tm1640_stop+0xb4>)
    2af4:	2300      	movs	r3, #0
    2af6:	47a0      	blx	r4
    2af8:	0003      	movs	r3, r0
    2afa:	000c      	movs	r4, r1
    2afc:	0018      	movs	r0, r3
    2afe:	4b13      	ldr	r3, [pc, #76]	; (2b4c <tm1640_stop+0xb8>)
    2b00:	4798      	blx	r3
    port_pin_set_output_level(TM1640_DOUT_PIN, 1);    
    2b02:	2101      	movs	r1, #1
    2b04:	202a      	movs	r0, #42	; 0x2a
    2b06:	4b0c      	ldr	r3, [pc, #48]	; (2b38 <tm1640_stop+0xa4>)
    2b08:	4798      	blx	r3

    // Restore peripheral control
    system_pinmux_get_config_defaults(&clk_conf);
    2b0a:	230c      	movs	r3, #12
    2b0c:	18fb      	adds	r3, r7, r3
    2b0e:	0018      	movs	r0, r3
    2b10:	4b0f      	ldr	r3, [pc, #60]	; (2b50 <tm1640_stop+0xbc>)
    2b12:	4798      	blx	r3
    clk_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2b14:	230c      	movs	r3, #12
    2b16:	18fb      	adds	r3, r7, r3
    2b18:	2200      	movs	r2, #0
    2b1a:	705a      	strb	r2, [r3, #1]
    clk_conf.mux_position = WTC6508_PINMUX_PAD1 & 0xFFFF;
    2b1c:	230c      	movs	r3, #12
    2b1e:	18fb      	adds	r3, r7, r3
    2b20:	2202      	movs	r2, #2
    2b22:	701a      	strb	r2, [r3, #0]
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD1 >> 16, &clk_conf);    
    2b24:	230c      	movs	r3, #12
    2b26:	18fb      	adds	r3, r7, r3
    2b28:	0019      	movs	r1, r3
    2b2a:	2009      	movs	r0, #9
    2b2c:	4b09      	ldr	r3, [pc, #36]	; (2b54 <tm1640_stop+0xc0>)
    2b2e:	4798      	blx	r3
}
    2b30:	46c0      	nop			; (mov r8, r8)
    2b32:	46bd      	mov	sp, r7
    2b34:	b005      	add	sp, #20
    2b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b38:	000029bd 	.word	0x000029bd
    2b3c:	0000c8a5 	.word	0x0000c8a5
    2b40:	006acfbf 	.word	0x006acfbf
    2b44:	00010ad5 	.word	0x00010ad5
    2b48:	006acfc0 	.word	0x006acfc0
    2b4c:	20000001 	.word	0x20000001
    2b50:	00002911 	.word	0x00002911
    2b54:	0000cc69 	.word	0x0000cc69

00002b58 <tm1640_write>:

static inline void tm1640_write(uint8_t byte)
{
    2b58:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b5a:	b089      	sub	sp, #36	; 0x24
    2b5c:	af00      	add	r7, sp, #0
    2b5e:	0002      	movs	r2, r0
    2b60:	2317      	movs	r3, #23
    2b62:	18fb      	adds	r3, r7, r3
    2b64:	701a      	strb	r2, [r3, #0]
    uint8_t bit;

    // TM1640 requires LSB to be transmitted first
    for (bit = 0; bit < 8; bit++) {
    2b66:	230f      	movs	r3, #15
    2b68:	2210      	movs	r2, #16
    2b6a:	4694      	mov	ip, r2
    2b6c:	44bc      	add	ip, r7
    2b6e:	4463      	add	r3, ip
    2b70:	2200      	movs	r2, #0
    2b72:	701a      	strb	r2, [r3, #0]
    2b74:	e06d      	b.n	2c52 <tm1640_write+0xfa>
        if ((byte >> bit) & 0x01) 
    2b76:	2317      	movs	r3, #23
    2b78:	18fb      	adds	r3, r7, r3
    2b7a:	781a      	ldrb	r2, [r3, #0]
    2b7c:	230f      	movs	r3, #15
    2b7e:	2110      	movs	r1, #16
    2b80:	468c      	mov	ip, r1
    2b82:	44bc      	add	ip, r7
    2b84:	4463      	add	r3, ip
    2b86:	781b      	ldrb	r3, [r3, #0]
    2b88:	411a      	asrs	r2, r3
    2b8a:	0013      	movs	r3, r2
    2b8c:	2201      	movs	r2, #1
    2b8e:	4013      	ands	r3, r2
    2b90:	d004      	beq.n	2b9c <tm1640_write+0x44>
            port_pin_set_output_level(TM1640_DOUT_PIN, 1);    
    2b92:	2101      	movs	r1, #1
    2b94:	202a      	movs	r0, #42	; 0x2a
    2b96:	4b35      	ldr	r3, [pc, #212]	; (2c6c <tm1640_write+0x114>)
    2b98:	4798      	blx	r3
    2b9a:	e003      	b.n	2ba4 <tm1640_write+0x4c>
        else
            port_pin_set_output_level(TM1640_DOUT_PIN, 0);    
    2b9c:	2100      	movs	r1, #0
    2b9e:	202a      	movs	r0, #42	; 0x2a
    2ba0:	4b32      	ldr	r3, [pc, #200]	; (2c6c <tm1640_write+0x114>)
    2ba2:	4798      	blx	r3

        delay_us(TM1640_BIT_TIME);
    2ba4:	2000      	movs	r0, #0
    2ba6:	4b32      	ldr	r3, [pc, #200]	; (2c70 <tm1640_write+0x118>)
    2ba8:	4798      	blx	r3
    2baa:	0003      	movs	r3, r0
    2bac:	001d      	movs	r5, r3
    2bae:	2300      	movs	r3, #0
    2bb0:	001e      	movs	r6, r3
    2bb2:	4b30      	ldr	r3, [pc, #192]	; (2c74 <tm1640_write+0x11c>)
    2bb4:	2400      	movs	r4, #0
    2bb6:	195b      	adds	r3, r3, r5
    2bb8:	4174      	adcs	r4, r6
    2bba:	0018      	movs	r0, r3
    2bbc:	0021      	movs	r1, r4
    2bbe:	4c2e      	ldr	r4, [pc, #184]	; (2c78 <tm1640_write+0x120>)
    2bc0:	4a2e      	ldr	r2, [pc, #184]	; (2c7c <tm1640_write+0x124>)
    2bc2:	2300      	movs	r3, #0
    2bc4:	47a0      	blx	r4
    2bc6:	0003      	movs	r3, r0
    2bc8:	000c      	movs	r4, r1
    2bca:	0018      	movs	r0, r3
    2bcc:	4b2c      	ldr	r3, [pc, #176]	; (2c80 <tm1640_write+0x128>)
    2bce:	4798      	blx	r3
        port_pin_set_output_level(TM1640_CLK_PIN, 1);
    2bd0:	2101      	movs	r1, #1
    2bd2:	2009      	movs	r0, #9
    2bd4:	4b25      	ldr	r3, [pc, #148]	; (2c6c <tm1640_write+0x114>)
    2bd6:	4798      	blx	r3
        delay_us(TM1640_BIT_TIME);
    2bd8:	2000      	movs	r0, #0
    2bda:	4b25      	ldr	r3, [pc, #148]	; (2c70 <tm1640_write+0x118>)
    2bdc:	4798      	blx	r3
    2bde:	0003      	movs	r3, r0
    2be0:	60bb      	str	r3, [r7, #8]
    2be2:	2300      	movs	r3, #0
    2be4:	60fb      	str	r3, [r7, #12]
    2be6:	4b23      	ldr	r3, [pc, #140]	; (2c74 <tm1640_write+0x11c>)
    2be8:	2400      	movs	r4, #0
    2bea:	68b8      	ldr	r0, [r7, #8]
    2bec:	68f9      	ldr	r1, [r7, #12]
    2bee:	18c0      	adds	r0, r0, r3
    2bf0:	4161      	adcs	r1, r4
    2bf2:	4c21      	ldr	r4, [pc, #132]	; (2c78 <tm1640_write+0x120>)
    2bf4:	4a21      	ldr	r2, [pc, #132]	; (2c7c <tm1640_write+0x124>)
    2bf6:	2300      	movs	r3, #0
    2bf8:	47a0      	blx	r4
    2bfa:	0003      	movs	r3, r0
    2bfc:	000c      	movs	r4, r1
    2bfe:	0018      	movs	r0, r3
    2c00:	4b1f      	ldr	r3, [pc, #124]	; (2c80 <tm1640_write+0x128>)
    2c02:	4798      	blx	r3
        port_pin_set_output_level(TM1640_CLK_PIN, 0);
    2c04:	2100      	movs	r1, #0
    2c06:	2009      	movs	r0, #9
    2c08:	4b18      	ldr	r3, [pc, #96]	; (2c6c <tm1640_write+0x114>)
    2c0a:	4798      	blx	r3
        delay_us(TM1640_BIT_TIME);
    2c0c:	2000      	movs	r0, #0
    2c0e:	4b18      	ldr	r3, [pc, #96]	; (2c70 <tm1640_write+0x118>)
    2c10:	4798      	blx	r3
    2c12:	0003      	movs	r3, r0
    2c14:	603b      	str	r3, [r7, #0]
    2c16:	2300      	movs	r3, #0
    2c18:	607b      	str	r3, [r7, #4]
    2c1a:	4b16      	ldr	r3, [pc, #88]	; (2c74 <tm1640_write+0x11c>)
    2c1c:	2400      	movs	r4, #0
    2c1e:	6838      	ldr	r0, [r7, #0]
    2c20:	6879      	ldr	r1, [r7, #4]
    2c22:	18c0      	adds	r0, r0, r3
    2c24:	4161      	adcs	r1, r4
    2c26:	4c14      	ldr	r4, [pc, #80]	; (2c78 <tm1640_write+0x120>)
    2c28:	4a14      	ldr	r2, [pc, #80]	; (2c7c <tm1640_write+0x124>)
    2c2a:	2300      	movs	r3, #0
    2c2c:	47a0      	blx	r4
    2c2e:	0003      	movs	r3, r0
    2c30:	000c      	movs	r4, r1
    2c32:	0018      	movs	r0, r3
    2c34:	4b12      	ldr	r3, [pc, #72]	; (2c80 <tm1640_write+0x128>)
    2c36:	4798      	blx	r3
static inline void tm1640_write(uint8_t byte)
{
    uint8_t bit;

    // TM1640 requires LSB to be transmitted first
    for (bit = 0; bit < 8; bit++) {
    2c38:	230f      	movs	r3, #15
    2c3a:	2210      	movs	r2, #16
    2c3c:	4694      	mov	ip, r2
    2c3e:	44bc      	add	ip, r7
    2c40:	4463      	add	r3, ip
    2c42:	781a      	ldrb	r2, [r3, #0]
    2c44:	230f      	movs	r3, #15
    2c46:	2110      	movs	r1, #16
    2c48:	468c      	mov	ip, r1
    2c4a:	44bc      	add	ip, r7
    2c4c:	4463      	add	r3, ip
    2c4e:	3201      	adds	r2, #1
    2c50:	701a      	strb	r2, [r3, #0]
    2c52:	230f      	movs	r3, #15
    2c54:	2210      	movs	r2, #16
    2c56:	4694      	mov	ip, r2
    2c58:	44bc      	add	ip, r7
    2c5a:	4463      	add	r3, ip
    2c5c:	781b      	ldrb	r3, [r3, #0]
    2c5e:	2b07      	cmp	r3, #7
    2c60:	d989      	bls.n	2b76 <tm1640_write+0x1e>
        port_pin_set_output_level(TM1640_CLK_PIN, 1);
        delay_us(TM1640_BIT_TIME);
        port_pin_set_output_level(TM1640_CLK_PIN, 0);
        delay_us(TM1640_BIT_TIME);
    }
}
    2c62:	46c0      	nop			; (mov r8, r8)
    2c64:	46bd      	mov	sp, r7
    2c66:	b009      	add	sp, #36	; 0x24
    2c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2c6a:	46c0      	nop			; (mov r8, r8)
    2c6c:	000029bd 	.word	0x000029bd
    2c70:	0000c8a5 	.word	0x0000c8a5
    2c74:	006acfbf 	.word	0x006acfbf
    2c78:	00010ad5 	.word	0x00010ad5
    2c7c:	006acfc0 	.word	0x006acfc0
    2c80:	20000001 	.word	0x20000001

00002c84 <tm1640_write_cmd>:


static enum status_code tm1640_write_cmd(uint8_t cmd, uint8_t data)
{
    2c84:	b580      	push	{r7, lr}
    2c86:	b082      	sub	sp, #8
    2c88:	af00      	add	r7, sp, #0
    2c8a:	0002      	movs	r2, r0
    2c8c:	1dfb      	adds	r3, r7, #7
    2c8e:	701a      	strb	r2, [r3, #0]
    2c90:	1dbb      	adds	r3, r7, #6
    2c92:	1c0a      	adds	r2, r1, #0
    2c94:	701a      	strb	r2, [r3, #0]
    taskENTER_CRITICAL();
    2c96:	4b0f      	ldr	r3, [pc, #60]	; (2cd4 <tm1640_write_cmd+0x50>)
    2c98:	4798      	blx	r3
    
    tm1640_start();
    2c9a:	4b0f      	ldr	r3, [pc, #60]	; (2cd8 <tm1640_write_cmd+0x54>)
    2c9c:	4798      	blx	r3
    tm1640_write((cmd & CTRL_CMD_MASK) | (data & ~CTRL_CMD_MASK));
    2c9e:	1dfb      	adds	r3, r7, #7
    2ca0:	781b      	ldrb	r3, [r3, #0]
    2ca2:	b25b      	sxtb	r3, r3
    2ca4:	223f      	movs	r2, #63	; 0x3f
    2ca6:	4393      	bics	r3, r2
    2ca8:	b25a      	sxtb	r2, r3
    2caa:	1dbb      	adds	r3, r7, #6
    2cac:	781b      	ldrb	r3, [r3, #0]
    2cae:	b25b      	sxtb	r3, r3
    2cb0:	213f      	movs	r1, #63	; 0x3f
    2cb2:	400b      	ands	r3, r1
    2cb4:	b25b      	sxtb	r3, r3
    2cb6:	4313      	orrs	r3, r2
    2cb8:	b25b      	sxtb	r3, r3
    2cba:	b2db      	uxtb	r3, r3
    2cbc:	0018      	movs	r0, r3
    2cbe:	4b07      	ldr	r3, [pc, #28]	; (2cdc <tm1640_write_cmd+0x58>)
    2cc0:	4798      	blx	r3
    tm1640_stop();
    2cc2:	4b07      	ldr	r3, [pc, #28]	; (2ce0 <tm1640_write_cmd+0x5c>)
    2cc4:	4798      	blx	r3

    taskEXIT_CRITICAL();
    2cc6:	4b07      	ldr	r3, [pc, #28]	; (2ce4 <tm1640_write_cmd+0x60>)
    2cc8:	4798      	blx	r3

    return STATUS_OK;
    2cca:	2300      	movs	r3, #0
}
    2ccc:	0018      	movs	r0, r3
    2cce:	46bd      	mov	sp, r7
    2cd0:	b002      	add	sp, #8
    2cd2:	bd80      	pop	{r7, pc}
    2cd4:	0000d2c9 	.word	0x0000d2c9
    2cd8:	00002a11 	.word	0x00002a11
    2cdc:	00002b59 	.word	0x00002b59
    2ce0:	00002a95 	.word	0x00002a95
    2ce4:	0000d2ed 	.word	0x0000d2ed

00002ce8 <tm1640_init>:

void tm1640_init(void)
{
    2ce8:	b580      	push	{r7, lr}
    2cea:	b082      	sub	sp, #8
    2cec:	af00      	add	r7, sp, #0
    struct port_config gpio_conf;
    gpio_conf.direction = PORT_PIN_DIR_OUTPUT;
    2cee:	1d3b      	adds	r3, r7, #4
    2cf0:	2201      	movs	r2, #1
    2cf2:	701a      	strb	r2, [r3, #0]
    gpio_conf.input_pull = PORT_PIN_PULL_UP;
    2cf4:	1d3b      	adds	r3, r7, #4
    2cf6:	2201      	movs	r2, #1
    2cf8:	705a      	strb	r2, [r3, #1]
    gpio_conf.powersave = false;
    2cfa:	1d3b      	adds	r3, r7, #4
    2cfc:	2200      	movs	r2, #0
    2cfe:	709a      	strb	r2, [r3, #2]
    port_pin_set_config(TM1640_DOUT_PIN, &gpio_conf);
    2d00:	1d3b      	adds	r3, r7, #4
    2d02:	0019      	movs	r1, r3
    2d04:	202a      	movs	r0, #42	; 0x2a
    2d06:	4b05      	ldr	r3, [pc, #20]	; (2d1c <tm1640_init+0x34>)
    2d08:	4798      	blx	r3
    port_pin_set_output_level(TM1640_DOUT_PIN, 1);
    2d0a:	2101      	movs	r1, #1
    2d0c:	202a      	movs	r0, #42	; 0x2a
    2d0e:	4b04      	ldr	r3, [pc, #16]	; (2d20 <tm1640_init+0x38>)
    2d10:	4798      	blx	r3
}
    2d12:	46c0      	nop			; (mov r8, r8)
    2d14:	46bd      	mov	sp, r7
    2d16:	b002      	add	sp, #8
    2d18:	bd80      	pop	{r7, pc}
    2d1a:	46c0      	nop			; (mov r8, r8)
    2d1c:	00009ca5 	.word	0x00009ca5
    2d20:	000029bd 	.word	0x000029bd

00002d24 <tm1640_display_on>:


enum status_code tm1640_display_on(uint8_t on)
{
    2d24:	b580      	push	{r7, lr}
    2d26:	b084      	sub	sp, #16
    2d28:	af00      	add	r7, sp, #0
    2d2a:	0002      	movs	r2, r0
    2d2c:	1dfb      	adds	r3, r7, #7
    2d2e:	701a      	strb	r2, [r3, #0]
    uint8_t display_on = CTRL_CMD_DISP_OFF;
    2d30:	230f      	movs	r3, #15
    2d32:	18fb      	adds	r3, r7, r3
    2d34:	2200      	movs	r2, #0
    2d36:	701a      	strb	r2, [r3, #0]

    if (on) 
    2d38:	1dfb      	adds	r3, r7, #7
    2d3a:	781b      	ldrb	r3, [r3, #0]
    2d3c:	2b00      	cmp	r3, #0
    2d3e:	d003      	beq.n	2d48 <tm1640_display_on+0x24>
        display_on = CTRL_CMD_DISP_ON | BRIGHT_3; 
    2d40:	230f      	movs	r3, #15
    2d42:	18fb      	adds	r3, r7, r3
    2d44:	228b      	movs	r2, #139	; 0x8b
    2d46:	701a      	strb	r2, [r3, #0]

    return tm1640_write_cmd(CTRL_CMD, display_on); 
    2d48:	230f      	movs	r3, #15
    2d4a:	18fb      	adds	r3, r7, r3
    2d4c:	781b      	ldrb	r3, [r3, #0]
    2d4e:	0019      	movs	r1, r3
    2d50:	2080      	movs	r0, #128	; 0x80
    2d52:	4b03      	ldr	r3, [pc, #12]	; (2d60 <tm1640_display_on+0x3c>)
    2d54:	4798      	blx	r3
    2d56:	0003      	movs	r3, r0
}
    2d58:	0018      	movs	r0, r3
    2d5a:	46bd      	mov	sp, r7
    2d5c:	b004      	add	sp, #16
    2d5e:	bd80      	pop	{r7, pc}
    2d60:	00002c85 	.word	0x00002c85

00002d64 <tm1640_set_display>:

enum status_code tm1640_set_display(uint8_t *disp, uint8_t length, tm1640_brightness_t brightness)
{
    2d64:	b590      	push	{r4, r7, lr}
    2d66:	b087      	sub	sp, #28
    2d68:	af00      	add	r7, sp, #0
    2d6a:	6078      	str	r0, [r7, #4]
    2d6c:	0008      	movs	r0, r1
    2d6e:	0011      	movs	r1, r2
    2d70:	1cfb      	adds	r3, r7, #3
    2d72:	1c02      	adds	r2, r0, #0
    2d74:	701a      	strb	r2, [r3, #0]
    2d76:	1cbb      	adds	r3, r7, #2
    2d78:	1c0a      	adds	r2, r1, #0
    2d7a:	701a      	strb	r2, [r3, #0]
    enum status_code status = STATUS_OK;
    2d7c:	2316      	movs	r3, #22
    2d7e:	18fb      	adds	r3, r7, r3
    2d80:	2200      	movs	r2, #0
    2d82:	701a      	strb	r2, [r3, #0]
    struct port_config di_conf;    
    struct system_pinmux_config pin_conf;
    uint8_t grids;
       
    // Take the display bus mutex
    if (!xSemaphoreTake(display_mutex, portMAX_DELAY)) {
    2d84:	4b32      	ldr	r3, [pc, #200]	; (2e50 <tm1640_set_display+0xec>)
    2d86:	6818      	ldr	r0, [r3, #0]
    2d88:	2301      	movs	r3, #1
    2d8a:	425a      	negs	r2, r3
    2d8c:	2300      	movs	r3, #0
    2d8e:	2100      	movs	r1, #0
    2d90:	4c30      	ldr	r4, [pc, #192]	; (2e54 <tm1640_set_display+0xf0>)
    2d92:	47a0      	blx	r4
    2d94:	1e03      	subs	r3, r0, #0
    2d96:	d101      	bne.n	2d9c <tm1640_set_display+0x38>
        // Timeout waiting for semaphore. Just return
        return STATUS_ERR_TIMEOUT;
    2d98:	2312      	movs	r3, #18
    2d9a:	e055      	b.n	2e48 <tm1640_set_display+0xe4>
    }

    taskENTER_CRITICAL();
    2d9c:	4b2e      	ldr	r3, [pc, #184]	; (2e58 <tm1640_set_display+0xf4>)
    2d9e:	4798      	blx	r3

    system_pinmux_get_config_defaults(&pin_conf);
    2da0:	230c      	movs	r3, #12
    2da2:	18fb      	adds	r3, r7, r3
    2da4:	0018      	movs	r0, r3
    2da6:	4b2d      	ldr	r3, [pc, #180]	; (2e5c <tm1640_set_display+0xf8>)
    2da8:	4798      	blx	r3
    pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2daa:	230c      	movs	r3, #12
    2dac:	18fb      	adds	r3, r7, r3
    2dae:	2200      	movs	r2, #0
    2db0:	705a      	strb	r2, [r3, #1]
    pin_conf.mux_position = PINMUX_PA08C_SERCOM0_PAD0 & 0xFFFF;
    2db2:	230c      	movs	r3, #12
    2db4:	18fb      	adds	r3, r7, r3
    2db6:	2202      	movs	r2, #2
    2db8:	701a      	strb	r2, [r3, #0]

    // Data input pin for the WTC6508 needs to be set to a GPIO so it isn't driven
    // when the clock is generated for the TM1640
    di_conf.direction = PORT_PIN_DIR_INPUT;
    2dba:	2310      	movs	r3, #16
    2dbc:	18fb      	adds	r3, r7, r3
    2dbe:	2200      	movs	r2, #0
    2dc0:	701a      	strb	r2, [r3, #0]
    di_conf.input_pull = PORT_PIN_PULL_UP;
    2dc2:	2310      	movs	r3, #16
    2dc4:	18fb      	adds	r3, r7, r3
    2dc6:	2201      	movs	r2, #1
    2dc8:	705a      	strb	r2, [r3, #1]
    di_conf.powersave = false;
    2dca:	2310      	movs	r3, #16
    2dcc:	18fb      	adds	r3, r7, r3
    2dce:	2200      	movs	r2, #0
    2dd0:	709a      	strb	r2, [r3, #2]
    port_pin_set_config(WTC6508_DI_GPIO, &di_conf);
    2dd2:	2310      	movs	r3, #16
    2dd4:	18fb      	adds	r3, r7, r3
    2dd6:	0019      	movs	r1, r3
    2dd8:	2008      	movs	r0, #8
    2dda:	4b21      	ldr	r3, [pc, #132]	; (2e60 <tm1640_set_display+0xfc>)
    2ddc:	4798      	blx	r3

    tm1640_start();
    2dde:	4b21      	ldr	r3, [pc, #132]	; (2e64 <tm1640_set_display+0x100>)
    2de0:	4798      	blx	r3
    tm1640_write(ADDR_CMD_ADDR0);
    2de2:	20c0      	movs	r0, #192	; 0xc0
    2de4:	4b20      	ldr	r3, [pc, #128]	; (2e68 <tm1640_set_display+0x104>)
    2de6:	4798      	blx	r3
    for (grids = 0; grids < length; grids++) {
    2de8:	2317      	movs	r3, #23
    2dea:	18fb      	adds	r3, r7, r3
    2dec:	2200      	movs	r2, #0
    2dee:	701a      	strb	r2, [r3, #0]
    2df0:	e00f      	b.n	2e12 <tm1640_set_display+0xae>
        tm1640_write(disp[grids]);
    2df2:	2317      	movs	r3, #23
    2df4:	18fb      	adds	r3, r7, r3
    2df6:	781b      	ldrb	r3, [r3, #0]
    2df8:	687a      	ldr	r2, [r7, #4]
    2dfa:	18d3      	adds	r3, r2, r3
    2dfc:	781b      	ldrb	r3, [r3, #0]
    2dfe:	0018      	movs	r0, r3
    2e00:	4b19      	ldr	r3, [pc, #100]	; (2e68 <tm1640_set_display+0x104>)
    2e02:	4798      	blx	r3
    di_conf.powersave = false;
    port_pin_set_config(WTC6508_DI_GPIO, &di_conf);

    tm1640_start();
    tm1640_write(ADDR_CMD_ADDR0);
    for (grids = 0; grids < length; grids++) {
    2e04:	2317      	movs	r3, #23
    2e06:	18fb      	adds	r3, r7, r3
    2e08:	781a      	ldrb	r2, [r3, #0]
    2e0a:	2317      	movs	r3, #23
    2e0c:	18fb      	adds	r3, r7, r3
    2e0e:	3201      	adds	r2, #1
    2e10:	701a      	strb	r2, [r3, #0]
    2e12:	2317      	movs	r3, #23
    2e14:	18fa      	adds	r2, r7, r3
    2e16:	1cfb      	adds	r3, r7, #3
    2e18:	7812      	ldrb	r2, [r2, #0]
    2e1a:	781b      	ldrb	r3, [r3, #0]
    2e1c:	429a      	cmp	r2, r3
    2e1e:	d3e8      	bcc.n	2df2 <tm1640_set_display+0x8e>
        tm1640_write(disp[grids]);
    }
    tm1640_stop();                    
    2e20:	4b12      	ldr	r3, [pc, #72]	; (2e6c <tm1640_set_display+0x108>)
    2e22:	4798      	blx	r3

    // Restore pin function to the WTC6508 SPI
    system_pinmux_pin_set_config(PINMUX_PA08C_SERCOM0_PAD0 >> 16, &pin_conf);       
    2e24:	230c      	movs	r3, #12
    2e26:	18fb      	adds	r3, r7, r3
    2e28:	0019      	movs	r1, r3
    2e2a:	2008      	movs	r0, #8
    2e2c:	4b10      	ldr	r3, [pc, #64]	; (2e70 <tm1640_set_display+0x10c>)
    2e2e:	4798      	blx	r3
    
    taskEXIT_CRITICAL();                 
    2e30:	4b10      	ldr	r3, [pc, #64]	; (2e74 <tm1640_set_display+0x110>)
    2e32:	4798      	blx	r3

    xSemaphoreGive(display_mutex);     
    2e34:	4b06      	ldr	r3, [pc, #24]	; (2e50 <tm1640_set_display+0xec>)
    2e36:	6818      	ldr	r0, [r3, #0]
    2e38:	2300      	movs	r3, #0
    2e3a:	2200      	movs	r2, #0
    2e3c:	2100      	movs	r1, #0
    2e3e:	4c0e      	ldr	r4, [pc, #56]	; (2e78 <tm1640_set_display+0x114>)
    2e40:	47a0      	blx	r4
    return status;
    2e42:	2316      	movs	r3, #22
    2e44:	18fb      	adds	r3, r7, r3
    2e46:	781b      	ldrb	r3, [r3, #0]
}
    2e48:	0018      	movs	r0, r3
    2e4a:	46bd      	mov	sp, r7
    2e4c:	b007      	add	sp, #28
    2e4e:	bd90      	pop	{r4, r7, pc}
    2e50:	200045c4 	.word	0x200045c4
    2e54:	0000d989 	.word	0x0000d989
    2e58:	0000d2c9 	.word	0x0000d2c9
    2e5c:	00002911 	.word	0x00002911
    2e60:	00009ca5 	.word	0x00009ca5
    2e64:	00002a11 	.word	0x00002a11
    2e68:	00002b59 	.word	0x00002b59
    2e6c:	00002a95 	.word	0x00002a95
    2e70:	0000cc69 	.word	0x0000cc69
    2e74:	0000d2ed 	.word	0x0000d2ed
    2e78:	0000d689 	.word	0x0000d689

00002e7c <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    2e7c:	b580      	push	{r7, lr}
    2e7e:	b082      	sub	sp, #8
    2e80:	af00      	add	r7, sp, #0
    2e82:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    2e84:	687b      	ldr	r3, [r7, #4]
    2e86:	2280      	movs	r2, #128	; 0x80
    2e88:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    2e8a:	687b      	ldr	r3, [r7, #4]
    2e8c:	2200      	movs	r2, #0
    2e8e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    2e90:	687b      	ldr	r3, [r7, #4]
    2e92:	2201      	movs	r2, #1
    2e94:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    2e96:	687b      	ldr	r3, [r7, #4]
    2e98:	2200      	movs	r2, #0
    2e9a:	70da      	strb	r2, [r3, #3]
}
    2e9c:	46c0      	nop			; (mov r8, r8)
    2e9e:	46bd      	mov	sp, r7
    2ea0:	b002      	add	sp, #8
    2ea2:	bd80      	pop	{r7, pc}

00002ea4 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2ea4:	b580      	push	{r7, lr}
    2ea6:	b084      	sub	sp, #16
    2ea8:	af00      	add	r7, sp, #0
    2eaa:	0002      	movs	r2, r0
    2eac:	1dfb      	adds	r3, r7, #7
    2eae:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    2eb0:	230f      	movs	r3, #15
    2eb2:	18fb      	adds	r3, r7, r3
    2eb4:	1dfa      	adds	r2, r7, #7
    2eb6:	7812      	ldrb	r2, [r2, #0]
    2eb8:	09d2      	lsrs	r2, r2, #7
    2eba:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    2ebc:	230e      	movs	r3, #14
    2ebe:	18fb      	adds	r3, r7, r3
    2ec0:	1dfa      	adds	r2, r7, #7
    2ec2:	7812      	ldrb	r2, [r2, #0]
    2ec4:	0952      	lsrs	r2, r2, #5
    2ec6:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    2ec8:	4b0d      	ldr	r3, [pc, #52]	; (2f00 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    2eca:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    2ecc:	230f      	movs	r3, #15
    2ece:	18fb      	adds	r3, r7, r3
    2ed0:	781b      	ldrb	r3, [r3, #0]
    2ed2:	2b00      	cmp	r3, #0
    2ed4:	d10f      	bne.n	2ef6 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    2ed6:	230f      	movs	r3, #15
    2ed8:	18fb      	adds	r3, r7, r3
    2eda:	781b      	ldrb	r3, [r3, #0]
    2edc:	009b      	lsls	r3, r3, #2
    2ede:	2210      	movs	r2, #16
    2ee0:	4694      	mov	ip, r2
    2ee2:	44bc      	add	ip, r7
    2ee4:	4463      	add	r3, ip
    2ee6:	3b08      	subs	r3, #8
    2ee8:	681a      	ldr	r2, [r3, #0]
    2eea:	230e      	movs	r3, #14
    2eec:	18fb      	adds	r3, r7, r3
    2eee:	781b      	ldrb	r3, [r3, #0]
    2ef0:	01db      	lsls	r3, r3, #7
    2ef2:	18d3      	adds	r3, r2, r3
    2ef4:	e000      	b.n	2ef8 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    2ef6:	2300      	movs	r3, #0
	}
}
    2ef8:	0018      	movs	r0, r3
    2efa:	46bd      	mov	sp, r7
    2efc:	b004      	add	sp, #16
    2efe:	bd80      	pop	{r7, pc}
    2f00:	41004400 	.word	0x41004400

00002f04 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    2f04:	b580      	push	{r7, lr}
    2f06:	b082      	sub	sp, #8
    2f08:	af00      	add	r7, sp, #0
    2f0a:	0002      	movs	r2, r0
    2f0c:	1dfb      	adds	r3, r7, #7
    2f0e:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2f10:	4b06      	ldr	r3, [pc, #24]	; (2f2c <system_interrupt_enable+0x28>)
    2f12:	1dfa      	adds	r2, r7, #7
    2f14:	7812      	ldrb	r2, [r2, #0]
    2f16:	0011      	movs	r1, r2
    2f18:	221f      	movs	r2, #31
    2f1a:	400a      	ands	r2, r1
    2f1c:	2101      	movs	r1, #1
    2f1e:	4091      	lsls	r1, r2
    2f20:	000a      	movs	r2, r1
    2f22:	601a      	str	r2, [r3, #0]
}
    2f24:	46c0      	nop			; (mov r8, r8)
    2f26:	46bd      	mov	sp, r7
    2f28:	b002      	add	sp, #8
    2f2a:	bd80      	pop	{r7, pc}
    2f2c:	e000e100 	.word	0xe000e100

00002f30 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    2f30:	b580      	push	{r7, lr}
    2f32:	b082      	sub	sp, #8
    2f34:	af00      	add	r7, sp, #0
    2f36:	0002      	movs	r2, r0
    2f38:	1dfb      	adds	r3, r7, #7
    2f3a:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    2f3c:	1dfb      	adds	r3, r7, #7
    2f3e:	781b      	ldrb	r3, [r3, #0]
    2f40:	0018      	movs	r0, r3
    2f42:	4b03      	ldr	r3, [pc, #12]	; (2f50 <port_get_group_from_gpio_pin+0x20>)
    2f44:	4798      	blx	r3
    2f46:	0003      	movs	r3, r0
}
    2f48:	0018      	movs	r0, r3
    2f4a:	46bd      	mov	sp, r7
    2f4c:	b002      	add	sp, #8
    2f4e:	bd80      	pop	{r7, pc}
    2f50:	00002ea5 	.word	0x00002ea5

00002f54 <port_pin_get_input_level>:
 *
 *  \return Status of the port pin's input buffer.
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
    2f54:	b580      	push	{r7, lr}
    2f56:	b084      	sub	sp, #16
    2f58:	af00      	add	r7, sp, #0
    2f5a:	0002      	movs	r2, r0
    2f5c:	1dfb      	adds	r3, r7, #7
    2f5e:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    2f60:	1dfb      	adds	r3, r7, #7
    2f62:	781b      	ldrb	r3, [r3, #0]
    2f64:	0018      	movs	r0, r3
    2f66:	4b0b      	ldr	r3, [pc, #44]	; (2f94 <port_pin_get_input_level+0x40>)
    2f68:	4798      	blx	r3
    2f6a:	0003      	movs	r3, r0
    2f6c:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2f6e:	1dfb      	adds	r3, r7, #7
    2f70:	781b      	ldrb	r3, [r3, #0]
    2f72:	221f      	movs	r2, #31
    2f74:	4013      	ands	r3, r2
    2f76:	2201      	movs	r2, #1
    2f78:	409a      	lsls	r2, r3
    2f7a:	0013      	movs	r3, r2
    2f7c:	60bb      	str	r3, [r7, #8]

	return (port_base->IN.reg & pin_mask);
    2f7e:	68fb      	ldr	r3, [r7, #12]
    2f80:	6a1b      	ldr	r3, [r3, #32]
    2f82:	68ba      	ldr	r2, [r7, #8]
    2f84:	4013      	ands	r3, r2
    2f86:	1e5a      	subs	r2, r3, #1
    2f88:	4193      	sbcs	r3, r2
    2f8a:	b2db      	uxtb	r3, r3
}
    2f8c:	0018      	movs	r0, r3
    2f8e:	46bd      	mov	sp, r7
    2f90:	b004      	add	sp, #16
    2f92:	bd80      	pop	{r7, pc}
    2f94:	00002f31 	.word	0x00002f31

00002f98 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    2f98:	b580      	push	{r7, lr}
    2f9a:	b084      	sub	sp, #16
    2f9c:	af00      	add	r7, sp, #0
    2f9e:	0002      	movs	r2, r0
    2fa0:	1dfb      	adds	r3, r7, #7
    2fa2:	701a      	strb	r2, [r3, #0]
    2fa4:	1dbb      	adds	r3, r7, #6
    2fa6:	1c0a      	adds	r2, r1, #0
    2fa8:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    2faa:	1dfb      	adds	r3, r7, #7
    2fac:	781b      	ldrb	r3, [r3, #0]
    2fae:	0018      	movs	r0, r3
    2fb0:	4b0d      	ldr	r3, [pc, #52]	; (2fe8 <port_pin_set_output_level+0x50>)
    2fb2:	4798      	blx	r3
    2fb4:	0003      	movs	r3, r0
    2fb6:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    2fb8:	1dfb      	adds	r3, r7, #7
    2fba:	781b      	ldrb	r3, [r3, #0]
    2fbc:	221f      	movs	r2, #31
    2fbe:	4013      	ands	r3, r2
    2fc0:	2201      	movs	r2, #1
    2fc2:	409a      	lsls	r2, r3
    2fc4:	0013      	movs	r3, r2
    2fc6:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    2fc8:	1dbb      	adds	r3, r7, #6
    2fca:	781b      	ldrb	r3, [r3, #0]
    2fcc:	2b00      	cmp	r3, #0
    2fce:	d003      	beq.n	2fd8 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    2fd0:	68fb      	ldr	r3, [r7, #12]
    2fd2:	68ba      	ldr	r2, [r7, #8]
    2fd4:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    2fd6:	e002      	b.n	2fde <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    2fd8:	68fb      	ldr	r3, [r7, #12]
    2fda:	68ba      	ldr	r2, [r7, #8]
    2fdc:	615a      	str	r2, [r3, #20]
	}
}
    2fde:	46c0      	nop			; (mov r8, r8)
    2fe0:	46bd      	mov	sp, r7
    2fe2:	b004      	add	sp, #16
    2fe4:	bd80      	pop	{r7, pc}
    2fe6:	46c0      	nop			; (mov r8, r8)
    2fe8:	00002f31 	.word	0x00002f31

00002fec <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
    2fec:	b580      	push	{r7, lr}
    2fee:	b084      	sub	sp, #16
    2ff0:	af00      	add	r7, sp, #0
    2ff2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    2ff4:	687b      	ldr	r3, [r7, #4]
    2ff6:	681b      	ldr	r3, [r3, #0]
    2ff8:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    2ffa:	68fb      	ldr	r3, [r7, #12]
    2ffc:	69db      	ldr	r3, [r3, #28]
    2ffe:	1e5a      	subs	r2, r3, #1
    3000:	4193      	sbcs	r3, r2
    3002:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
    3004:	0018      	movs	r0, r3
    3006:	46bd      	mov	sp, r7
    3008:	b004      	add	sp, #16
    300a:	bd80      	pop	{r7, pc}

0000300c <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
    300c:	b580      	push	{r7, lr}
    300e:	b082      	sub	sp, #8
    3010:	af00      	add	r7, sp, #0
    3012:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    3014:	687b      	ldr	r3, [r7, #4]
    3016:	2201      	movs	r2, #1
    3018:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    301a:	687b      	ldr	r3, [r7, #4]
    301c:	2200      	movs	r2, #0
    301e:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3020:	687b      	ldr	r3, [r7, #4]
    3022:	2200      	movs	r2, #0
    3024:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    3026:	687b      	ldr	r3, [r7, #4]
    3028:	22c0      	movs	r2, #192	; 0xc0
    302a:	0392      	lsls	r2, r2, #14
    302c:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    302e:	687b      	ldr	r3, [r7, #4]
    3030:	2200      	movs	r2, #0
    3032:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    3034:	687b      	ldr	r3, [r7, #4]
    3036:	2200      	movs	r2, #0
    3038:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    303a:	687b      	ldr	r3, [r7, #4]
    303c:	2201      	movs	r2, #1
    303e:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    3040:	687b      	ldr	r3, [r7, #4]
    3042:	2201      	movs	r2, #1
    3044:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    3046:	687b      	ldr	r3, [r7, #4]
    3048:	2200      	movs	r2, #0
    304a:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    304c:	687b      	ldr	r3, [r7, #4]
    304e:	2224      	movs	r2, #36	; 0x24
    3050:	2100      	movs	r1, #0
    3052:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3054:	687b      	ldr	r3, [r7, #4]
    3056:	3318      	adds	r3, #24
    3058:	220c      	movs	r2, #12
    305a:	2100      	movs	r1, #0
    305c:	0018      	movs	r0, r3
    305e:	4b0a      	ldr	r3, [pc, #40]	; (3088 <spi_get_config_defaults+0x7c>)
    3060:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    3062:	687b      	ldr	r3, [r7, #4]
    3064:	4a09      	ldr	r2, [pc, #36]	; (308c <spi_get_config_defaults+0x80>)
    3066:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    3068:	687b      	ldr	r3, [r7, #4]
    306a:	2200      	movs	r2, #0
    306c:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    306e:	687b      	ldr	r3, [r7, #4]
    3070:	2200      	movs	r2, #0
    3072:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    3074:	687b      	ldr	r3, [r7, #4]
    3076:	2200      	movs	r2, #0
    3078:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    307a:	687b      	ldr	r3, [r7, #4]
    307c:	2200      	movs	r2, #0
    307e:	635a      	str	r2, [r3, #52]	; 0x34

};
    3080:	46c0      	nop			; (mov r8, r8)
    3082:	46bd      	mov	sp, r7
    3084:	b002      	add	sp, #8
    3086:	bd80      	pop	{r7, pc}
    3088:	00010e33 	.word	0x00010e33
    308c:	000186a0 	.word	0x000186a0

00003090 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    3090:	b580      	push	{r7, lr}
    3092:	b084      	sub	sp, #16
    3094:	af00      	add	r7, sp, #0
    3096:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3098:	687b      	ldr	r3, [r7, #4]
    309a:	681b      	ldr	r3, [r3, #0]
    309c:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    309e:	687b      	ldr	r3, [r7, #4]
    30a0:	681b      	ldr	r3, [r3, #0]
    30a2:	0018      	movs	r0, r3
    30a4:	4b0b      	ldr	r3, [pc, #44]	; (30d4 <spi_enable+0x44>)
    30a6:	4798      	blx	r3
    30a8:	0003      	movs	r3, r0
    30aa:	0018      	movs	r0, r3
    30ac:	4b0a      	ldr	r3, [pc, #40]	; (30d8 <spi_enable+0x48>)
    30ae:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    30b0:	46c0      	nop			; (mov r8, r8)
    30b2:	687b      	ldr	r3, [r7, #4]
    30b4:	0018      	movs	r0, r3
    30b6:	4b09      	ldr	r3, [pc, #36]	; (30dc <spi_enable+0x4c>)
    30b8:	4798      	blx	r3
    30ba:	1e03      	subs	r3, r0, #0
    30bc:	d1f9      	bne.n	30b2 <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    30be:	68fb      	ldr	r3, [r7, #12]
    30c0:	681b      	ldr	r3, [r3, #0]
    30c2:	2202      	movs	r2, #2
    30c4:	431a      	orrs	r2, r3
    30c6:	68fb      	ldr	r3, [r7, #12]
    30c8:	601a      	str	r2, [r3, #0]
}
    30ca:	46c0      	nop			; (mov r8, r8)
    30cc:	46bd      	mov	sp, r7
    30ce:	b004      	add	sp, #16
    30d0:	bd80      	pop	{r7, pc}
    30d2:	46c0      	nop			; (mov r8, r8)
    30d4:	0000a441 	.word	0x0000a441
    30d8:	00002f05 	.word	0x00002f05
    30dc:	00002fed 	.word	0x00002fed

000030e0 <wtc6508_init>:
#define DISPLAY_MUTEX_TIMEOUT   pdMS_TO_TICKS(5)

// Must run at 2kHz to 20kHz with at least 15 ms between transactions

void wtc6508_init(void)
{
    30e0:	b580      	push	{r7, lr}
    30e2:	b08e      	sub	sp, #56	; 0x38
    30e4:	af00      	add	r7, sp, #0
    struct spi_config config;
    spi_get_config_defaults(&config);
    30e6:	003b      	movs	r3, r7
    30e8:	0018      	movs	r0, r3
    30ea:	4b1c      	ldr	r3, [pc, #112]	; (315c <wtc6508_init+0x7c>)
    30ec:	4798      	blx	r3

    config.pinmux_pad0 = WTC6508_PINMUX_PAD0;
    30ee:	003b      	movs	r3, r7
    30f0:	4a1b      	ldr	r2, [pc, #108]	; (3160 <wtc6508_init+0x80>)
    30f2:	629a      	str	r2, [r3, #40]	; 0x28
    config.pinmux_pad1 = WTC6508_PINMUX_PAD1;
    30f4:	003b      	movs	r3, r7
    30f6:	4a1b      	ldr	r2, [pc, #108]	; (3164 <wtc6508_init+0x84>)
    30f8:	62da      	str	r2, [r3, #44]	; 0x2c
    config.pinmux_pad2 = WTC6508_PINMUX_PAD2;
    30fa:	003b      	movs	r3, r7
    30fc:	2201      	movs	r2, #1
    30fe:	4252      	negs	r2, r2
    3100:	631a      	str	r2, [r3, #48]	; 0x30
    config.pinmux_pad3 = WTC6508_PINMUX_PAD3;
    3102:	003b      	movs	r3, r7
    3104:	2201      	movs	r2, #1
    3106:	4252      	negs	r2, r2
    3108:	635a      	str	r2, [r3, #52]	; 0x34
    config.mux_setting = SPI_SIGNAL_MUX_SETTING_I;
    310a:	003b      	movs	r3, r7
    310c:	2280      	movs	r2, #128	; 0x80
    310e:	0292      	lsls	r2, r2, #10
    3110:	60da      	str	r2, [r3, #12]
    config.select_slave_low_detect_enable = false;
    3112:	003b      	movs	r3, r7
    3114:	2200      	movs	r2, #0
    3116:	74da      	strb	r2, [r3, #19]
    config.mode_specific.master.baudrate = WTC6508_BAUD;
    3118:	003b      	movs	r3, r7
    311a:	4a13      	ldr	r2, [pc, #76]	; (3168 <wtc6508_init+0x88>)
    311c:	619a      	str	r2, [r3, #24]
    config.transfer_mode = SPI_TRANSFER_MODE_3;    
    311e:	003b      	movs	r3, r7
    3120:	22c0      	movs	r2, #192	; 0xc0
    3122:	0592      	lsls	r2, r2, #22
    3124:	609a      	str	r2, [r3, #8]
    config.generator_source = GCLK_GENERATOR_4;
    3126:	003b      	movs	r3, r7
    3128:	2224      	movs	r2, #36	; 0x24
    312a:	2104      	movs	r1, #4
    312c:	5499      	strb	r1, [r3, r2]
    config.run_in_standby = false;
    312e:	003b      	movs	r3, r7
    3130:	2200      	movs	r2, #0
    3132:	745a      	strb	r2, [r3, #17]

    if (spi_init(&wtc6508_module, WTC65808_SERCOM, &config)) {
    3134:	003a      	movs	r2, r7
    3136:	490d      	ldr	r1, [pc, #52]	; (316c <wtc6508_init+0x8c>)
    3138:	4b0d      	ldr	r3, [pc, #52]	; (3170 <wtc6508_init+0x90>)
    313a:	0018      	movs	r0, r3
    313c:	4b0d      	ldr	r3, [pc, #52]	; (3174 <wtc6508_init+0x94>)
    313e:	4798      	blx	r3
    3140:	1e03      	subs	r3, r0, #0
    3142:	d004      	beq.n	314e <wtc6508_init+0x6e>
        printf("failed to initialize WTC6508!\n");
    3144:	4b0c      	ldr	r3, [pc, #48]	; (3178 <wtc6508_init+0x98>)
    3146:	0018      	movs	r0, r3
    3148:	4b0c      	ldr	r3, [pc, #48]	; (317c <wtc6508_init+0x9c>)
    314a:	4798      	blx	r3
    314c:	e003      	b.n	3156 <wtc6508_init+0x76>
        return;
    }

    spi_enable(&wtc6508_module);
    314e:	4b08      	ldr	r3, [pc, #32]	; (3170 <wtc6508_init+0x90>)
    3150:	0018      	movs	r0, r3
    3152:	4b0b      	ldr	r3, [pc, #44]	; (3180 <wtc6508_init+0xa0>)
    3154:	4798      	blx	r3
}
    3156:	46bd      	mov	sp, r7
    3158:	b00e      	add	sp, #56	; 0x38
    315a:	bd80      	pop	{r7, pc}
    315c:	0000300d 	.word	0x0000300d
    3160:	00080002 	.word	0x00080002
    3164:	00090002 	.word	0x00090002
    3168:	00003a98 	.word	0x00003a98
    316c:	42000800 	.word	0x42000800
    3170:	200045dc 	.word	0x200045dc
    3174:	0000a9e1 	.word	0x0000a9e1
    3178:	00012cf8 	.word	0x00012cf8
    317c:	00011645 	.word	0x00011645
    3180:	00003091 	.word	0x00003091

00003184 <wtc6508_read>:

enum status_code wtc6508_read(uint8_t *status)
{
    3184:	b5f0      	push	{r4, r5, r6, r7, lr}
    3186:	464f      	mov	r7, r9
    3188:	4646      	mov	r6, r8
    318a:	b4c0      	push	{r6, r7}
    318c:	b089      	sub	sp, #36	; 0x24
    318e:	af00      	add	r7, sp, #0
    3190:	60f8      	str	r0, [r7, #12]
    enum status_code ret;
    struct port_config di_conf;    
    struct port_config clk_conf;
    struct system_pinmux_config pin_conf;

    clk_conf.direction = PORT_PIN_DIR_OUTPUT;
    3192:	2310      	movs	r3, #16
    3194:	2208      	movs	r2, #8
    3196:	4694      	mov	ip, r2
    3198:	44bc      	add	ip, r7
    319a:	4463      	add	r3, ip
    319c:	2201      	movs	r2, #1
    319e:	701a      	strb	r2, [r3, #0]
    clk_conf.input_pull = PORT_PIN_PULL_UP;
    31a0:	2310      	movs	r3, #16
    31a2:	2208      	movs	r2, #8
    31a4:	4694      	mov	ip, r2
    31a6:	44bc      	add	ip, r7
    31a8:	4463      	add	r3, ip
    31aa:	2201      	movs	r2, #1
    31ac:	705a      	strb	r2, [r3, #1]
    clk_conf.powersave = false;   
    31ae:	2310      	movs	r3, #16
    31b0:	2208      	movs	r2, #8
    31b2:	4694      	mov	ip, r2
    31b4:	44bc      	add	ip, r7
    31b6:	4463      	add	r3, ip
    31b8:	2200      	movs	r2, #0
    31ba:	709a      	strb	r2, [r3, #2]

    di_conf.direction = PORT_PIN_DIR_INPUT;
    31bc:	2314      	movs	r3, #20
    31be:	2208      	movs	r2, #8
    31c0:	4694      	mov	ip, r2
    31c2:	44bc      	add	ip, r7
    31c4:	4463      	add	r3, ip
    31c6:	2200      	movs	r2, #0
    31c8:	701a      	strb	r2, [r3, #0]
    di_conf.input_pull = PORT_PIN_PULL_UP;
    31ca:	2314      	movs	r3, #20
    31cc:	2208      	movs	r2, #8
    31ce:	4694      	mov	ip, r2
    31d0:	44bc      	add	ip, r7
    31d2:	4463      	add	r3, ip
    31d4:	2201      	movs	r2, #1
    31d6:	705a      	strb	r2, [r3, #1]
    di_conf.powersave = false;
    31d8:	2314      	movs	r3, #20
    31da:	2208      	movs	r2, #8
    31dc:	4694      	mov	ip, r2
    31de:	44bc      	add	ip, r7
    31e0:	4463      	add	r3, ip
    31e2:	2200      	movs	r2, #0
    31e4:	709a      	strb	r2, [r3, #2]

    system_pinmux_get_config_defaults(&pin_conf);
    31e6:	230c      	movs	r3, #12
    31e8:	2208      	movs	r2, #8
    31ea:	4694      	mov	ip, r2
    31ec:	44bc      	add	ip, r7
    31ee:	4463      	add	r3, ip
    31f0:	0018      	movs	r0, r3
    31f2:	4b80      	ldr	r3, [pc, #512]	; (33f4 <wtc6508_read+0x270>)
    31f4:	4798      	blx	r3
    pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    31f6:	230c      	movs	r3, #12
    31f8:	2208      	movs	r2, #8
    31fa:	4694      	mov	ip, r2
    31fc:	44bc      	add	ip, r7
    31fe:	4463      	add	r3, ip
    3200:	2200      	movs	r2, #0
    3202:	705a      	strb	r2, [r3, #1]

    // Take the display bus mutex
    if (!xSemaphoreTake(display_mutex, portMAX_DELAY)) {
    3204:	4b7c      	ldr	r3, [pc, #496]	; (33f8 <wtc6508_read+0x274>)
    3206:	6818      	ldr	r0, [r3, #0]
    3208:	2301      	movs	r3, #1
    320a:	425a      	negs	r2, r3
    320c:	2300      	movs	r3, #0
    320e:	2100      	movs	r1, #0
    3210:	4c7a      	ldr	r4, [pc, #488]	; (33fc <wtc6508_read+0x278>)
    3212:	47a0      	blx	r4
    3214:	1e03      	subs	r3, r0, #0
    3216:	d101      	bne.n	321c <wtc6508_read+0x98>
        // Timeout waiting for semaphore. Just return
        return STATUS_ERR_TIMEOUT;
    3218:	2312      	movs	r3, #18
    321a:	e0e3      	b.n	33e4 <wtc6508_read+0x260>
    }

    taskENTER_CRITICAL();
    321c:	4b78      	ldr	r3, [pc, #480]	; (3400 <wtc6508_read+0x27c>)
    321e:	4798      	blx	r3

    // Start and stop bits need to be manually sent. Switch the data and clock
    // lines to GPIOs. Timing is critical here, so suspend all other tasks
    //vTaskSuspendAll();

    port_pin_set_config(WTC6508_CLK_GPIO, &clk_conf);
    3220:	2310      	movs	r3, #16
    3222:	2208      	movs	r2, #8
    3224:	4694      	mov	ip, r2
    3226:	44bc      	add	ip, r7
    3228:	4463      	add	r3, ip
    322a:	0019      	movs	r1, r3
    322c:	2009      	movs	r0, #9
    322e:	4b75      	ldr	r3, [pc, #468]	; (3404 <wtc6508_read+0x280>)
    3230:	4798      	blx	r3
    port_pin_set_config(WTC6508_DI_GPIO, &di_conf);
    3232:	2314      	movs	r3, #20
    3234:	2208      	movs	r2, #8
    3236:	4694      	mov	ip, r2
    3238:	44bc      	add	ip, r7
    323a:	4463      	add	r3, ip
    323c:	0019      	movs	r1, r3
    323e:	2008      	movs	r0, #8
    3240:	4b70      	ldr	r3, [pc, #448]	; (3404 <wtc6508_read+0x280>)
    3242:	4798      	blx	r3

    // If the DI pin is already low, then the bus is still busy from the last TM1640 transaction.
    // Skip the read.
    if (!port_pin_get_input_level(WTC6508_DI_GPIO)) {
    3244:	2008      	movs	r0, #8
    3246:	4b70      	ldr	r3, [pc, #448]	; (3408 <wtc6508_read+0x284>)
    3248:	4798      	blx	r3
    324a:	0003      	movs	r3, r0
    324c:	001a      	movs	r2, r3
    324e:	2301      	movs	r3, #1
    3250:	4053      	eors	r3, r2
    3252:	b2db      	uxtb	r3, r3
    3254:	2b00      	cmp	r3, #0
    3256:	d00a      	beq.n	326e <wtc6508_read+0xea>
        xSemaphoreGive(display_mutex);
    3258:	4b67      	ldr	r3, [pc, #412]	; (33f8 <wtc6508_read+0x274>)
    325a:	6818      	ldr	r0, [r3, #0]
    325c:	2300      	movs	r3, #0
    325e:	2200      	movs	r2, #0
    3260:	2100      	movs	r1, #0
    3262:	4c6a      	ldr	r4, [pc, #424]	; (340c <wtc6508_read+0x288>)
    3264:	47a0      	blx	r4
        taskEXIT_CRITICAL();
    3266:	4b6a      	ldr	r3, [pc, #424]	; (3410 <wtc6508_read+0x28c>)
    3268:	4798      	blx	r3
        return STATUS_BUSY;
    326a:	2305      	movs	r3, #5
    326c:	e0ba      	b.n	33e4 <wtc6508_read+0x260>
    }

    // Need a 10us - 22us clock pulse. Delay low for 6us
    port_pin_set_output_level(WTC6508_CLK_GPIO, 0);        
    326e:	2100      	movs	r1, #0
    3270:	2009      	movs	r0, #9
    3272:	4b68      	ldr	r3, [pc, #416]	; (3414 <wtc6508_read+0x290>)
    3274:	4798      	blx	r3
    delay_us(3);
    3276:	2000      	movs	r0, #0
    3278:	4b67      	ldr	r3, [pc, #412]	; (3418 <wtc6508_read+0x294>)
    327a:	4798      	blx	r3
    327c:	0003      	movs	r3, r0
    327e:	603b      	str	r3, [r7, #0]
    3280:	2300      	movs	r3, #0
    3282:	607b      	str	r3, [r7, #4]
    3284:	6839      	ldr	r1, [r7, #0]
    3286:	687a      	ldr	r2, [r7, #4]
    3288:	000b      	movs	r3, r1
    328a:	0014      	movs	r4, r2
    328c:	18db      	adds	r3, r3, r3
    328e:	4164      	adcs	r4, r4
    3290:	185b      	adds	r3, r3, r1
    3292:	4154      	adcs	r4, r2
    3294:	4961      	ldr	r1, [pc, #388]	; (341c <wtc6508_read+0x298>)
    3296:	2200      	movs	r2, #0
    3298:	185b      	adds	r3, r3, r1
    329a:	4154      	adcs	r4, r2
    329c:	0018      	movs	r0, r3
    329e:	0021      	movs	r1, r4
    32a0:	4c5f      	ldr	r4, [pc, #380]	; (3420 <wtc6508_read+0x29c>)
    32a2:	4a60      	ldr	r2, [pc, #384]	; (3424 <wtc6508_read+0x2a0>)
    32a4:	2300      	movs	r3, #0
    32a6:	47a0      	blx	r4
    32a8:	0003      	movs	r3, r0
    32aa:	000c      	movs	r4, r1
    32ac:	0018      	movs	r0, r3
    32ae:	4b5e      	ldr	r3, [pc, #376]	; (3428 <wtc6508_read+0x2a4>)
    32b0:	4798      	blx	r3
    port_pin_set_output_level(WTC6508_CLK_GPIO, 1);        
    32b2:	2101      	movs	r1, #1
    32b4:	2009      	movs	r0, #9
    32b6:	4b57      	ldr	r3, [pc, #348]	; (3414 <wtc6508_read+0x290>)
    32b8:	4798      	blx	r3

    // Give pin control back to SPI module again 
    pin_conf.mux_position = WTC6508_PINMUX_PAD0 & 0xFFFF;
    32ba:	230c      	movs	r3, #12
    32bc:	2208      	movs	r2, #8
    32be:	4694      	mov	ip, r2
    32c0:	44bc      	add	ip, r7
    32c2:	4463      	add	r3, ip
    32c4:	2202      	movs	r2, #2
    32c6:	701a      	strb	r2, [r3, #0]
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD0 >> 16, &pin_conf);
    32c8:	230c      	movs	r3, #12
    32ca:	2208      	movs	r2, #8
    32cc:	4694      	mov	ip, r2
    32ce:	44bc      	add	ip, r7
    32d0:	4463      	add	r3, ip
    32d2:	0019      	movs	r1, r3
    32d4:	2008      	movs	r0, #8
    32d6:	4b55      	ldr	r3, [pc, #340]	; (342c <wtc6508_read+0x2a8>)
    32d8:	4798      	blx	r3
    pin_conf.mux_position = WTC6508_PINMUX_PAD1 & 0xFFFF;
    32da:	230c      	movs	r3, #12
    32dc:	2208      	movs	r2, #8
    32de:	4694      	mov	ip, r2
    32e0:	44bc      	add	ip, r7
    32e2:	4463      	add	r3, ip
    32e4:	2202      	movs	r2, #2
    32e6:	701a      	strb	r2, [r3, #0]
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD1 >> 16, &pin_conf);
    32e8:	230c      	movs	r3, #12
    32ea:	2208      	movs	r2, #8
    32ec:	4694      	mov	ip, r2
    32ee:	44bc      	add	ip, r7
    32f0:	4463      	add	r3, ip
    32f2:	0019      	movs	r1, r3
    32f4:	2009      	movs	r0, #9
    32f6:	4b4d      	ldr	r3, [pc, #308]	; (342c <wtc6508_read+0x2a8>)
    32f8:	4798      	blx	r3

    ret = spi_read_buffer_wait(&wtc6508_module, status, 1, 0);
    32fa:	2317      	movs	r3, #23
    32fc:	4699      	mov	r9, r3
    32fe:	2308      	movs	r3, #8
    3300:	469c      	mov	ip, r3
    3302:	44bc      	add	ip, r7
    3304:	44e1      	add	r9, ip
    3306:	68f9      	ldr	r1, [r7, #12]
    3308:	4849      	ldr	r0, [pc, #292]	; (3430 <wtc6508_read+0x2ac>)
    330a:	2300      	movs	r3, #0
    330c:	2201      	movs	r2, #1
    330e:	4c49      	ldr	r4, [pc, #292]	; (3434 <wtc6508_read+0x2b0>)
    3310:	46a0      	mov	r8, r4
    3312:	47c0      	blx	r8
    3314:	0003      	movs	r3, r0
    3316:	464a      	mov	r2, r9
    3318:	7013      	strb	r3, [r2, #0]

    port_pin_set_config(WTC6508_CLK_GPIO, &clk_conf);
    331a:	2310      	movs	r3, #16
    331c:	2208      	movs	r2, #8
    331e:	4694      	mov	ip, r2
    3320:	44bc      	add	ip, r7
    3322:	4463      	add	r3, ip
    3324:	0019      	movs	r1, r3
    3326:	2009      	movs	r0, #9
    3328:	4b36      	ldr	r3, [pc, #216]	; (3404 <wtc6508_read+0x280>)
    332a:	4798      	blx	r3
    port_pin_set_config(WTC6508_DI_GPIO, &di_conf);
    332c:	2314      	movs	r3, #20
    332e:	2208      	movs	r2, #8
    3330:	4694      	mov	ip, r2
    3332:	44bc      	add	ip, r7
    3334:	4463      	add	r3, ip
    3336:	0019      	movs	r1, r3
    3338:	2008      	movs	r0, #8
    333a:	4b32      	ldr	r3, [pc, #200]	; (3404 <wtc6508_read+0x280>)
    333c:	4798      	blx	r3

    // Need a 10us - 22us clock pulse. Delay low for 6us
    port_pin_set_output_level(WTC6508_CLK_GPIO, 0);    
    333e:	2100      	movs	r1, #0
    3340:	2009      	movs	r0, #9
    3342:	4b34      	ldr	r3, [pc, #208]	; (3414 <wtc6508_read+0x290>)
    3344:	4798      	blx	r3
    delay_us(3);
    3346:	2000      	movs	r0, #0
    3348:	4b33      	ldr	r3, [pc, #204]	; (3418 <wtc6508_read+0x294>)
    334a:	4798      	blx	r3
    334c:	0003      	movs	r3, r0
    334e:	001d      	movs	r5, r3
    3350:	2300      	movs	r3, #0
    3352:	001e      	movs	r6, r3
    3354:	002b      	movs	r3, r5
    3356:	0034      	movs	r4, r6
    3358:	18db      	adds	r3, r3, r3
    335a:	4164      	adcs	r4, r4
    335c:	195b      	adds	r3, r3, r5
    335e:	4174      	adcs	r4, r6
    3360:	492e      	ldr	r1, [pc, #184]	; (341c <wtc6508_read+0x298>)
    3362:	2200      	movs	r2, #0
    3364:	185b      	adds	r3, r3, r1
    3366:	4154      	adcs	r4, r2
    3368:	0018      	movs	r0, r3
    336a:	0021      	movs	r1, r4
    336c:	4c2c      	ldr	r4, [pc, #176]	; (3420 <wtc6508_read+0x29c>)
    336e:	4a2d      	ldr	r2, [pc, #180]	; (3424 <wtc6508_read+0x2a0>)
    3370:	2300      	movs	r3, #0
    3372:	47a0      	blx	r4
    3374:	0003      	movs	r3, r0
    3376:	000c      	movs	r4, r1
    3378:	0018      	movs	r0, r3
    337a:	4b2b      	ldr	r3, [pc, #172]	; (3428 <wtc6508_read+0x2a4>)
    337c:	4798      	blx	r3
    port_pin_set_output_level(WTC6508_CLK_GPIO, 1);    
    337e:	2101      	movs	r1, #1
    3380:	2009      	movs	r0, #9
    3382:	4b24      	ldr	r3, [pc, #144]	; (3414 <wtc6508_read+0x290>)
    3384:	4798      	blx	r3

    // Give pin control back to SPI module again
    pin_conf.mux_position = WTC6508_PINMUX_PAD0 & 0xFFFF;
    3386:	230c      	movs	r3, #12
    3388:	2208      	movs	r2, #8
    338a:	4694      	mov	ip, r2
    338c:	44bc      	add	ip, r7
    338e:	4463      	add	r3, ip
    3390:	2202      	movs	r2, #2
    3392:	701a      	strb	r2, [r3, #0]
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD0 >> 16, &pin_conf);
    3394:	230c      	movs	r3, #12
    3396:	2208      	movs	r2, #8
    3398:	4694      	mov	ip, r2
    339a:	44bc      	add	ip, r7
    339c:	4463      	add	r3, ip
    339e:	0019      	movs	r1, r3
    33a0:	2008      	movs	r0, #8
    33a2:	4b22      	ldr	r3, [pc, #136]	; (342c <wtc6508_read+0x2a8>)
    33a4:	4798      	blx	r3
    pin_conf.mux_position = WTC6508_PINMUX_PAD1 & 0xFFFF;
    33a6:	230c      	movs	r3, #12
    33a8:	2208      	movs	r2, #8
    33aa:	4694      	mov	ip, r2
    33ac:	44bc      	add	ip, r7
    33ae:	4463      	add	r3, ip
    33b0:	2202      	movs	r2, #2
    33b2:	701a      	strb	r2, [r3, #0]
    system_pinmux_pin_set_config(WTC6508_PINMUX_PAD1 >> 16, &pin_conf);        
    33b4:	230c      	movs	r3, #12
    33b6:	2208      	movs	r2, #8
    33b8:	4694      	mov	ip, r2
    33ba:	44bc      	add	ip, r7
    33bc:	4463      	add	r3, ip
    33be:	0019      	movs	r1, r3
    33c0:	2009      	movs	r0, #9
    33c2:	4b1a      	ldr	r3, [pc, #104]	; (342c <wtc6508_read+0x2a8>)
    33c4:	4798      	blx	r3

    //xTaskResumeAll();

    // Give the display mutex back
    xSemaphoreGive(display_mutex);
    33c6:	4b0c      	ldr	r3, [pc, #48]	; (33f8 <wtc6508_read+0x274>)
    33c8:	6818      	ldr	r0, [r3, #0]
    33ca:	2300      	movs	r3, #0
    33cc:	2200      	movs	r2, #0
    33ce:	2100      	movs	r1, #0
    33d0:	4c0e      	ldr	r4, [pc, #56]	; (340c <wtc6508_read+0x288>)
    33d2:	47a0      	blx	r4
    taskEXIT_CRITICAL();
    33d4:	4b0e      	ldr	r3, [pc, #56]	; (3410 <wtc6508_read+0x28c>)
    33d6:	4798      	blx	r3

    return ret;
    33d8:	2317      	movs	r3, #23
    33da:	2208      	movs	r2, #8
    33dc:	4694      	mov	ip, r2
    33de:	44bc      	add	ip, r7
    33e0:	4463      	add	r3, ip
    33e2:	781b      	ldrb	r3, [r3, #0]
}
    33e4:	0018      	movs	r0, r3
    33e6:	46bd      	mov	sp, r7
    33e8:	b009      	add	sp, #36	; 0x24
    33ea:	bc0c      	pop	{r2, r3}
    33ec:	4690      	mov	r8, r2
    33ee:	4699      	mov	r9, r3
    33f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    33f2:	46c0      	nop			; (mov r8, r8)
    33f4:	00002e7d 	.word	0x00002e7d
    33f8:	200045c4 	.word	0x200045c4
    33fc:	0000d989 	.word	0x0000d989
    3400:	0000d2c9 	.word	0x0000d2c9
    3404:	00009ca5 	.word	0x00009ca5
    3408:	00002f55 	.word	0x00002f55
    340c:	0000d689 	.word	0x0000d689
    3410:	0000d2ed 	.word	0x0000d2ed
    3414:	00002f99 	.word	0x00002f99
    3418:	0000c8a5 	.word	0x0000c8a5
    341c:	006acfbf 	.word	0x006acfbf
    3420:	00010ad5 	.word	0x00010ad5
    3424:	006acfc0 	.word	0x006acfc0
    3428:	20000001 	.word	0x20000001
    342c:	0000cc69 	.word	0x0000cc69
    3430:	200045dc 	.word	0x200045dc
    3434:	0000ab71 	.word	0x0000ab71

00003438 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    3438:	b580      	push	{r7, lr}
    343a:	b084      	sub	sp, #16
    343c:	af00      	add	r7, sp, #0
    343e:	0002      	movs	r2, r0
    3440:	1dfb      	adds	r3, r7, #7
    3442:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    3444:	230f      	movs	r3, #15
    3446:	18fb      	adds	r3, r7, r3
    3448:	1dfa      	adds	r2, r7, #7
    344a:	7812      	ldrb	r2, [r2, #0]
    344c:	09d2      	lsrs	r2, r2, #7
    344e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    3450:	230e      	movs	r3, #14
    3452:	18fb      	adds	r3, r7, r3
    3454:	1dfa      	adds	r2, r7, #7
    3456:	7812      	ldrb	r2, [r2, #0]
    3458:	0952      	lsrs	r2, r2, #5
    345a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    345c:	4b0d      	ldr	r3, [pc, #52]	; (3494 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    345e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    3460:	230f      	movs	r3, #15
    3462:	18fb      	adds	r3, r7, r3
    3464:	781b      	ldrb	r3, [r3, #0]
    3466:	2b00      	cmp	r3, #0
    3468:	d10f      	bne.n	348a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    346a:	230f      	movs	r3, #15
    346c:	18fb      	adds	r3, r7, r3
    346e:	781b      	ldrb	r3, [r3, #0]
    3470:	009b      	lsls	r3, r3, #2
    3472:	2210      	movs	r2, #16
    3474:	4694      	mov	ip, r2
    3476:	44bc      	add	ip, r7
    3478:	4463      	add	r3, ip
    347a:	3b08      	subs	r3, #8
    347c:	681a      	ldr	r2, [r3, #0]
    347e:	230e      	movs	r3, #14
    3480:	18fb      	adds	r3, r7, r3
    3482:	781b      	ldrb	r3, [r3, #0]
    3484:	01db      	lsls	r3, r3, #7
    3486:	18d3      	adds	r3, r2, r3
    3488:	e000      	b.n	348c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    348a:	2300      	movs	r3, #0
	}
}
    348c:	0018      	movs	r0, r3
    348e:	46bd      	mov	sp, r7
    3490:	b004      	add	sp, #16
    3492:	bd80      	pop	{r7, pc}
    3494:	41004400 	.word	0x41004400

00003498 <system_interrupt_enable_global>:
 * \brief Enables global interrupts.
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
    3498:	b580      	push	{r7, lr}
    349a:	af00      	add	r7, sp, #0
	cpu_irq_enable();
    349c:	4b04      	ldr	r3, [pc, #16]	; (34b0 <system_interrupt_enable_global+0x18>)
    349e:	2201      	movs	r2, #1
    34a0:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    34a2:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    34a6:	b662      	cpsie	i
}
    34a8:	46c0      	nop			; (mov r8, r8)
    34aa:	46bd      	mov	sp, r7
    34ac:	bd80      	pop	{r7, pc}
    34ae:	46c0      	nop			; (mov r8, r8)
    34b0:	2000002c 	.word	0x2000002c

000034b4 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    34b4:	b580      	push	{r7, lr}
    34b6:	b082      	sub	sp, #8
    34b8:	af00      	add	r7, sp, #0
    34ba:	0002      	movs	r2, r0
    34bc:	1dfb      	adds	r3, r7, #7
    34be:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    34c0:	1dfb      	adds	r3, r7, #7
    34c2:	781b      	ldrb	r3, [r3, #0]
    34c4:	0018      	movs	r0, r3
    34c6:	4b03      	ldr	r3, [pc, #12]	; (34d4 <port_get_group_from_gpio_pin+0x20>)
    34c8:	4798      	blx	r3
    34ca:	0003      	movs	r3, r0
}
    34cc:	0018      	movs	r0, r3
    34ce:	46bd      	mov	sp, r7
    34d0:	b002      	add	sp, #8
    34d2:	bd80      	pop	{r7, pc}
    34d4:	00003439 	.word	0x00003439

000034d8 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    34d8:	b580      	push	{r7, lr}
    34da:	b082      	sub	sp, #8
    34dc:	af00      	add	r7, sp, #0
    34de:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    34e0:	687b      	ldr	r3, [r7, #4]
    34e2:	2200      	movs	r2, #0
    34e4:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    34e6:	687b      	ldr	r3, [r7, #4]
    34e8:	2201      	movs	r2, #1
    34ea:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    34ec:	687b      	ldr	r3, [r7, #4]
    34ee:	2200      	movs	r2, #0
    34f0:	709a      	strb	r2, [r3, #2]
}
    34f2:	46c0      	nop			; (mov r8, r8)
    34f4:	46bd      	mov	sp, r7
    34f6:	b002      	add	sp, #8
    34f8:	bd80      	pop	{r7, pc}
    34fa:	46c0      	nop			; (mov r8, r8)

000034fc <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    34fc:	b580      	push	{r7, lr}
    34fe:	b084      	sub	sp, #16
    3500:	af00      	add	r7, sp, #0
    3502:	0002      	movs	r2, r0
    3504:	1dfb      	adds	r3, r7, #7
    3506:	701a      	strb	r2, [r3, #0]
    3508:	1dbb      	adds	r3, r7, #6
    350a:	1c0a      	adds	r2, r1, #0
    350c:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    350e:	1dfb      	adds	r3, r7, #7
    3510:	781b      	ldrb	r3, [r3, #0]
    3512:	0018      	movs	r0, r3
    3514:	4b0d      	ldr	r3, [pc, #52]	; (354c <port_pin_set_output_level+0x50>)
    3516:	4798      	blx	r3
    3518:	0003      	movs	r3, r0
    351a:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    351c:	1dfb      	adds	r3, r7, #7
    351e:	781b      	ldrb	r3, [r3, #0]
    3520:	221f      	movs	r2, #31
    3522:	4013      	ands	r3, r2
    3524:	2201      	movs	r2, #1
    3526:	409a      	lsls	r2, r3
    3528:	0013      	movs	r3, r2
    352a:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    352c:	1dbb      	adds	r3, r7, #6
    352e:	781b      	ldrb	r3, [r3, #0]
    3530:	2b00      	cmp	r3, #0
    3532:	d003      	beq.n	353c <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    3534:	68fb      	ldr	r3, [r7, #12]
    3536:	68ba      	ldr	r2, [r7, #8]
    3538:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    353a:	e002      	b.n	3542 <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    353c:	68fb      	ldr	r3, [r7, #12]
    353e:	68ba      	ldr	r2, [r7, #8]
    3540:	615a      	str	r2, [r3, #20]
	}
}
    3542:	46c0      	nop			; (mov r8, r8)
    3544:	46bd      	mov	sp, r7
    3546:	b004      	add	sp, #16
    3548:	bd80      	pop	{r7, pc}
    354a:	46c0      	nop			; (mov r8, r8)
    354c:	000034b5 	.word	0x000034b5

00003550 <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
    3550:	b580      	push	{r7, lr}
    3552:	af00      	add	r7, sp, #0
	if (gpfIsr) {
    3554:	4b04      	ldr	r3, [pc, #16]	; (3568 <chip_isr+0x18>)
    3556:	681b      	ldr	r3, [r3, #0]
    3558:	2b00      	cmp	r3, #0
    355a:	d002      	beq.n	3562 <chip_isr+0x12>
		gpfIsr();
    355c:	4b02      	ldr	r3, [pc, #8]	; (3568 <chip_isr+0x18>)
    355e:	681b      	ldr	r3, [r3, #0]
    3560:	4798      	blx	r3
	}
}
    3562:	46c0      	nop			; (mov r8, r8)
    3564:	46bd      	mov	sp, r7
    3566:	bd80      	pop	{r7, pc}
    3568:	200000e0 	.word	0x200000e0

0000356c <init_chip_pins>:
/*
 *	@fn		init_chip_pins
 *	@brief	Initialize reset, chip enable and wake pin
 */
static void init_chip_pins(void)
{
    356c:	b580      	push	{r7, lr}
    356e:	b082      	sub	sp, #8
    3570:	af00      	add	r7, sp, #0
	struct port_config pin_conf;

	port_get_config_defaults(&pin_conf);
    3572:	1d3b      	adds	r3, r7, #4
    3574:	0018      	movs	r0, r3
    3576:	4b0c      	ldr	r3, [pc, #48]	; (35a8 <init_chip_pins+0x3c>)
    3578:	4798      	blx	r3

	/* Configure control pins as output. */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    357a:	1d3b      	adds	r3, r7, #4
    357c:	2201      	movs	r2, #1
    357e:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
    3580:	1d3b      	adds	r3, r7, #4
    3582:	0019      	movs	r1, r3
    3584:	201b      	movs	r0, #27
    3586:	4b09      	ldr	r3, [pc, #36]	; (35ac <init_chip_pins+0x40>)
    3588:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
    358a:	1d3b      	adds	r3, r7, #4
    358c:	0019      	movs	r1, r3
    358e:	201c      	movs	r0, #28
    3590:	4b06      	ldr	r3, [pc, #24]	; (35ac <init_chip_pins+0x40>)
    3592:	4798      	blx	r3
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
    3594:	1d3b      	adds	r3, r7, #4
    3596:	0019      	movs	r1, r3
    3598:	2028      	movs	r0, #40	; 0x28
    359a:	4b04      	ldr	r3, [pc, #16]	; (35ac <init_chip_pins+0x40>)
    359c:	4798      	blx	r3
}
    359e:	46c0      	nop			; (mov r8, r8)
    35a0:	46bd      	mov	sp, r7
    35a2:	b002      	add	sp, #8
    35a4:	bd80      	pop	{r7, pc}
    35a6:	46c0      	nop			; (mov r8, r8)
    35a8:	000034d9 	.word	0x000034d9
    35ac:	00009ca5 	.word	0x00009ca5

000035b0 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
    35b0:	b580      	push	{r7, lr}
    35b2:	af00      	add	r7, sp, #0
	gpfIsr = NULL;
    35b4:	4b0c      	ldr	r3, [pc, #48]	; (35e8 <nm_bsp_init+0x38>)
    35b6:	2200      	movs	r2, #0
    35b8:	601a      	str	r2, [r3, #0]

	/* Initialize chip IOs. */
	init_chip_pins();
    35ba:	4b0c      	ldr	r3, [pc, #48]	; (35ec <nm_bsp_init+0x3c>)
    35bc:	4798      	blx	r3

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
    35be:	4b0c      	ldr	r3, [pc, #48]	; (35f0 <nm_bsp_init+0x40>)
    35c0:	681b      	ldr	r3, [r3, #0]
    35c2:	2201      	movs	r2, #1
    35c4:	4013      	ands	r3, r2
    35c6:	d004      	beq.n	35d2 <nm_bsp_init+0x22>
    35c8:	4b09      	ldr	r3, [pc, #36]	; (35f0 <nm_bsp_init+0x40>)
    35ca:	681b      	ldr	r3, [r3, #0]
    35cc:	2202      	movs	r2, #2
    35ce:	4013      	ands	r3, r2
    35d0:	d101      	bne.n	35d6 <nm_bsp_init+0x26>
	    delay_init();
    35d2:	4b08      	ldr	r3, [pc, #32]	; (35f4 <nm_bsp_init+0x44>)
    35d4:	4798      	blx	r3
    }

	/* Perform chip reset. */
	nm_bsp_reset();
    35d6:	4b08      	ldr	r3, [pc, #32]	; (35f8 <nm_bsp_init+0x48>)
    35d8:	4798      	blx	r3

	system_interrupt_enable_global();
    35da:	4b08      	ldr	r3, [pc, #32]	; (35fc <nm_bsp_init+0x4c>)
    35dc:	4798      	blx	r3

	return M2M_SUCCESS;
    35de:	2300      	movs	r3, #0
}
    35e0:	0018      	movs	r0, r3
    35e2:	46bd      	mov	sp, r7
    35e4:	bd80      	pop	{r7, pc}
    35e6:	46c0      	nop			; (mov r8, r8)
    35e8:	200000e0 	.word	0x200000e0
    35ec:	0000356d 	.word	0x0000356d
    35f0:	e000e010 	.word	0xe000e010
    35f4:	00000115 	.word	0x00000115
    35f8:	00003601 	.word	0x00003601
    35fc:	00003499 	.word	0x00003499

00003600 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
    3600:	b580      	push	{r7, lr}
    3602:	af00      	add	r7, sp, #0
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, false);
    3604:	2100      	movs	r1, #0
    3606:	201c      	movs	r0, #28
    3608:	4b0c      	ldr	r3, [pc, #48]	; (363c <nm_bsp_reset+0x3c>)
    360a:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, false);
    360c:	2100      	movs	r1, #0
    360e:	201b      	movs	r0, #27
    3610:	4b0a      	ldr	r3, [pc, #40]	; (363c <nm_bsp_reset+0x3c>)
    3612:	4798      	blx	r3
	nm_bsp_sleep(100);
    3614:	2064      	movs	r0, #100	; 0x64
    3616:	4b0a      	ldr	r3, [pc, #40]	; (3640 <nm_bsp_reset+0x40>)
    3618:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, true);
    361a:	2101      	movs	r1, #1
    361c:	201c      	movs	r0, #28
    361e:	4b07      	ldr	r3, [pc, #28]	; (363c <nm_bsp_reset+0x3c>)
    3620:	4798      	blx	r3
	nm_bsp_sleep(10);
    3622:	200a      	movs	r0, #10
    3624:	4b06      	ldr	r3, [pc, #24]	; (3640 <nm_bsp_reset+0x40>)
    3626:	4798      	blx	r3
	port_pin_set_output_level(CONF_WINC_PIN_RESET, true);
    3628:	2101      	movs	r1, #1
    362a:	201b      	movs	r0, #27
    362c:	4b03      	ldr	r3, [pc, #12]	; (363c <nm_bsp_reset+0x3c>)
    362e:	4798      	blx	r3
	nm_bsp_sleep(10);
    3630:	200a      	movs	r0, #10
    3632:	4b03      	ldr	r3, [pc, #12]	; (3640 <nm_bsp_reset+0x40>)
    3634:	4798      	blx	r3
}
    3636:	46c0      	nop			; (mov r8, r8)
    3638:	46bd      	mov	sp, r7
    363a:	bd80      	pop	{r7, pc}
    363c:	000034fd 	.word	0x000034fd
    3640:	00003645 	.word	0x00003645

00003644 <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
    3644:	b5f0      	push	{r4, r5, r6, r7, lr}
    3646:	b083      	sub	sp, #12
    3648:	af00      	add	r7, sp, #0
    364a:	6078      	str	r0, [r7, #4]
	while (u32TimeMsec--) {
    364c:	e015      	b.n	367a <nm_bsp_sleep+0x36>
		delay_ms(1);
    364e:	2000      	movs	r0, #0
    3650:	4b0e      	ldr	r3, [pc, #56]	; (368c <nm_bsp_sleep+0x48>)
    3652:	4798      	blx	r3
    3654:	0003      	movs	r3, r0
    3656:	001d      	movs	r5, r3
    3658:	2300      	movs	r3, #0
    365a:	001e      	movs	r6, r3
    365c:	4b0c      	ldr	r3, [pc, #48]	; (3690 <nm_bsp_sleep+0x4c>)
    365e:	2400      	movs	r4, #0
    3660:	195b      	adds	r3, r3, r5
    3662:	4174      	adcs	r4, r6
    3664:	0018      	movs	r0, r3
    3666:	0021      	movs	r1, r4
    3668:	4c0a      	ldr	r4, [pc, #40]	; (3694 <nm_bsp_sleep+0x50>)
    366a:	4a0b      	ldr	r2, [pc, #44]	; (3698 <nm_bsp_sleep+0x54>)
    366c:	2300      	movs	r3, #0
    366e:	47a0      	blx	r4
    3670:	0003      	movs	r3, r0
    3672:	000c      	movs	r4, r1
    3674:	0018      	movs	r0, r3
    3676:	4b09      	ldr	r3, [pc, #36]	; (369c <nm_bsp_sleep+0x58>)
    3678:	4798      	blx	r3
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while (u32TimeMsec--) {
    367a:	687b      	ldr	r3, [r7, #4]
    367c:	1e5a      	subs	r2, r3, #1
    367e:	607a      	str	r2, [r7, #4]
    3680:	2b00      	cmp	r3, #0
    3682:	d1e4      	bne.n	364e <nm_bsp_sleep+0xa>
		delay_ms(1);
	}
}
    3684:	46c0      	nop			; (mov r8, r8)
    3686:	46bd      	mov	sp, r7
    3688:	b003      	add	sp, #12
    368a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    368c:	0000c8a5 	.word	0x0000c8a5
    3690:	00001b57 	.word	0x00001b57
    3694:	00010ad5 	.word	0x00010ad5
    3698:	00001b58 	.word	0x00001b58
    369c:	20000001 	.word	0x20000001

000036a0 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
    36a0:	b580      	push	{r7, lr}
    36a2:	b086      	sub	sp, #24
    36a4:	af00      	add	r7, sp, #0
    36a6:	6078      	str	r0, [r7, #4]
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
    36a8:	4b15      	ldr	r3, [pc, #84]	; (3700 <nm_bsp_register_isr+0x60>)
    36aa:	687a      	ldr	r2, [r7, #4]
    36ac:	601a      	str	r2, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
    36ae:	230c      	movs	r3, #12
    36b0:	18fb      	adds	r3, r7, r3
    36b2:	0018      	movs	r0, r3
    36b4:	4b13      	ldr	r3, [pc, #76]	; (3704 <nm_bsp_register_isr+0x64>)
    36b6:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
    36b8:	230c      	movs	r3, #12
    36ba:	18fb      	adds	r3, r7, r3
    36bc:	2229      	movs	r2, #41	; 0x29
    36be:	601a      	str	r2, [r3, #0]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
    36c0:	230c      	movs	r3, #12
    36c2:	18fb      	adds	r3, r7, r3
    36c4:	2200      	movs	r2, #0
    36c6:	605a      	str	r2, [r3, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
    36c8:	230c      	movs	r3, #12
    36ca:	18fb      	adds	r3, r7, r3
    36cc:	2201      	movs	r2, #1
    36ce:	721a      	strb	r2, [r3, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
    36d0:	230c      	movs	r3, #12
    36d2:	18fb      	adds	r3, r7, r3
    36d4:	2202      	movs	r2, #2
    36d6:	72da      	strb	r2, [r3, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
    36d8:	230c      	movs	r3, #12
    36da:	18fb      	adds	r3, r7, r3
    36dc:	0019      	movs	r1, r3
    36de:	2009      	movs	r0, #9
    36e0:	4b09      	ldr	r3, [pc, #36]	; (3708 <nm_bsp_register_isr+0x68>)
    36e2:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
    36e4:	4b09      	ldr	r3, [pc, #36]	; (370c <nm_bsp_register_isr+0x6c>)
    36e6:	2200      	movs	r2, #0
    36e8:	2109      	movs	r1, #9
    36ea:	0018      	movs	r0, r3
    36ec:	4b08      	ldr	r3, [pc, #32]	; (3710 <nm_bsp_register_isr+0x70>)
    36ee:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    36f0:	2100      	movs	r1, #0
    36f2:	2009      	movs	r0, #9
    36f4:	4b07      	ldr	r3, [pc, #28]	; (3714 <nm_bsp_register_isr+0x74>)
    36f6:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
    36f8:	46c0      	nop			; (mov r8, r8)
    36fa:	46bd      	mov	sp, r7
    36fc:	b006      	add	sp, #24
    36fe:	bd80      	pop	{r7, pc}
    3700:	200000e0 	.word	0x200000e0
    3704:	00009b4d 	.word	0x00009b4d
    3708:	00009b81 	.word	0x00009b81
    370c:	00003551 	.word	0x00003551
    3710:	0000974d 	.word	0x0000974d
    3714:	000097b1 	.word	0x000097b1

00003718 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
    3718:	b580      	push	{r7, lr}
    371a:	b082      	sub	sp, #8
    371c:	af00      	add	r7, sp, #0
    371e:	0002      	movs	r2, r0
    3720:	1dfb      	adds	r3, r7, #7
    3722:	701a      	strb	r2, [r3, #0]
	if (u8Enable) {
    3724:	1dfb      	adds	r3, r7, #7
    3726:	781b      	ldrb	r3, [r3, #0]
    3728:	2b00      	cmp	r3, #0
    372a:	d004      	beq.n	3736 <nm_bsp_interrupt_ctrl+0x1e>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
    372c:	2100      	movs	r1, #0
    372e:	2009      	movs	r0, #9
    3730:	4b05      	ldr	r3, [pc, #20]	; (3748 <nm_bsp_interrupt_ctrl+0x30>)
    3732:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
    3734:	e003      	b.n	373e <nm_bsp_interrupt_ctrl+0x26>
{
	if (u8Enable) {
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
    3736:	2100      	movs	r1, #0
    3738:	2009      	movs	r0, #9
    373a:	4b04      	ldr	r3, [pc, #16]	; (374c <nm_bsp_interrupt_ctrl+0x34>)
    373c:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
    373e:	46c0      	nop			; (mov r8, r8)
    3740:	46bd      	mov	sp, r7
    3742:	b002      	add	sp, #8
    3744:	bd80      	pop	{r7, pc}
    3746:	46c0      	nop			; (mov r8, r8)
    3748:	000097b1 	.word	0x000097b1
    374c:	000097f9 	.word	0x000097f9

00003750 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    3750:	b580      	push	{r7, lr}
    3752:	b084      	sub	sp, #16
    3754:	af00      	add	r7, sp, #0
    3756:	0002      	movs	r2, r0
    3758:	1dfb      	adds	r3, r7, #7
    375a:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    375c:	230f      	movs	r3, #15
    375e:	18fb      	adds	r3, r7, r3
    3760:	1dfa      	adds	r2, r7, #7
    3762:	7812      	ldrb	r2, [r2, #0]
    3764:	09d2      	lsrs	r2, r2, #7
    3766:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    3768:	230e      	movs	r3, #14
    376a:	18fb      	adds	r3, r7, r3
    376c:	1dfa      	adds	r2, r7, #7
    376e:	7812      	ldrb	r2, [r2, #0]
    3770:	0952      	lsrs	r2, r2, #5
    3772:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    3774:	4b0d      	ldr	r3, [pc, #52]	; (37ac <system_pinmux_get_group_from_gpio_pin+0x5c>)
    3776:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    3778:	230f      	movs	r3, #15
    377a:	18fb      	adds	r3, r7, r3
    377c:	781b      	ldrb	r3, [r3, #0]
    377e:	2b00      	cmp	r3, #0
    3780:	d10f      	bne.n	37a2 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    3782:	230f      	movs	r3, #15
    3784:	18fb      	adds	r3, r7, r3
    3786:	781b      	ldrb	r3, [r3, #0]
    3788:	009b      	lsls	r3, r3, #2
    378a:	2210      	movs	r2, #16
    378c:	4694      	mov	ip, r2
    378e:	44bc      	add	ip, r7
    3790:	4463      	add	r3, ip
    3792:	3b08      	subs	r3, #8
    3794:	681a      	ldr	r2, [r3, #0]
    3796:	230e      	movs	r3, #14
    3798:	18fb      	adds	r3, r7, r3
    379a:	781b      	ldrb	r3, [r3, #0]
    379c:	01db      	lsls	r3, r3, #7
    379e:	18d3      	adds	r3, r2, r3
    37a0:	e000      	b.n	37a4 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    37a2:	2300      	movs	r3, #0
	}
}
    37a4:	0018      	movs	r0, r3
    37a6:	46bd      	mov	sp, r7
    37a8:	b004      	add	sp, #16
    37aa:	bd80      	pop	{r7, pc}
    37ac:	41004400 	.word	0x41004400

000037b0 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    37b0:	b580      	push	{r7, lr}
    37b2:	b082      	sub	sp, #8
    37b4:	af00      	add	r7, sp, #0
    37b6:	0002      	movs	r2, r0
    37b8:	1dfb      	adds	r3, r7, #7
    37ba:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    37bc:	4b06      	ldr	r3, [pc, #24]	; (37d8 <system_interrupt_enable+0x28>)
    37be:	1dfa      	adds	r2, r7, #7
    37c0:	7812      	ldrb	r2, [r2, #0]
    37c2:	0011      	movs	r1, r2
    37c4:	221f      	movs	r2, #31
    37c6:	400a      	ands	r2, r1
    37c8:	2101      	movs	r1, #1
    37ca:	4091      	lsls	r1, r2
    37cc:	000a      	movs	r2, r1
    37ce:	601a      	str	r2, [r3, #0]
}
    37d0:	46c0      	nop			; (mov r8, r8)
    37d2:	46bd      	mov	sp, r7
    37d4:	b002      	add	sp, #8
    37d6:	bd80      	pop	{r7, pc}
    37d8:	e000e100 	.word	0xe000e100

000037dc <system_interrupt_disable>:
 *
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
    37dc:	b580      	push	{r7, lr}
    37de:	b082      	sub	sp, #8
    37e0:	af00      	add	r7, sp, #0
    37e2:	0002      	movs	r2, r0
    37e4:	1dfb      	adds	r3, r7, #7
    37e6:	701a      	strb	r2, [r3, #0]
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    37e8:	4a07      	ldr	r2, [pc, #28]	; (3808 <system_interrupt_disable+0x2c>)
    37ea:	1dfb      	adds	r3, r7, #7
    37ec:	781b      	ldrb	r3, [r3, #0]
    37ee:	0019      	movs	r1, r3
    37f0:	231f      	movs	r3, #31
    37f2:	400b      	ands	r3, r1
    37f4:	2101      	movs	r1, #1
    37f6:	4099      	lsls	r1, r3
    37f8:	000b      	movs	r3, r1
    37fa:	0019      	movs	r1, r3
    37fc:	2380      	movs	r3, #128	; 0x80
    37fe:	50d1      	str	r1, [r2, r3]
}
    3800:	46c0      	nop			; (mov r8, r8)
    3802:	46bd      	mov	sp, r7
    3804:	b002      	add	sp, #8
    3806:	bd80      	pop	{r7, pc}
    3808:	e000e100 	.word	0xe000e100

0000380c <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    380c:	b580      	push	{r7, lr}
    380e:	b082      	sub	sp, #8
    3810:	af00      	add	r7, sp, #0
    3812:	0002      	movs	r2, r0
    3814:	1dfb      	adds	r3, r7, #7
    3816:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    3818:	1dfb      	adds	r3, r7, #7
    381a:	781b      	ldrb	r3, [r3, #0]
    381c:	0018      	movs	r0, r3
    381e:	4b03      	ldr	r3, [pc, #12]	; (382c <port_get_group_from_gpio_pin+0x20>)
    3820:	4798      	blx	r3
    3822:	0003      	movs	r3, r0
}
    3824:	0018      	movs	r0, r3
    3826:	46bd      	mov	sp, r7
    3828:	b002      	add	sp, #8
    382a:	bd80      	pop	{r7, pc}
    382c:	00003751 	.word	0x00003751

00003830 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    3830:	b580      	push	{r7, lr}
    3832:	b082      	sub	sp, #8
    3834:	af00      	add	r7, sp, #0
    3836:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    3838:	687b      	ldr	r3, [r7, #4]
    383a:	2200      	movs	r2, #0
    383c:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    383e:	687b      	ldr	r3, [r7, #4]
    3840:	2201      	movs	r2, #1
    3842:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    3844:	687b      	ldr	r3, [r7, #4]
    3846:	2200      	movs	r2, #0
    3848:	709a      	strb	r2, [r3, #2]
}
    384a:	46c0      	nop			; (mov r8, r8)
    384c:	46bd      	mov	sp, r7
    384e:	b002      	add	sp, #8
    3850:	bd80      	pop	{r7, pc}
    3852:	46c0      	nop			; (mov r8, r8)

00003854 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    3854:	b580      	push	{r7, lr}
    3856:	b084      	sub	sp, #16
    3858:	af00      	add	r7, sp, #0
    385a:	0002      	movs	r2, r0
    385c:	1dfb      	adds	r3, r7, #7
    385e:	701a      	strb	r2, [r3, #0]
    3860:	1dbb      	adds	r3, r7, #6
    3862:	1c0a      	adds	r2, r1, #0
    3864:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    3866:	1dfb      	adds	r3, r7, #7
    3868:	781b      	ldrb	r3, [r3, #0]
    386a:	0018      	movs	r0, r3
    386c:	4b0d      	ldr	r3, [pc, #52]	; (38a4 <port_pin_set_output_level+0x50>)
    386e:	4798      	blx	r3
    3870:	0003      	movs	r3, r0
    3872:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3874:	1dfb      	adds	r3, r7, #7
    3876:	781b      	ldrb	r3, [r3, #0]
    3878:	221f      	movs	r2, #31
    387a:	4013      	ands	r3, r2
    387c:	2201      	movs	r2, #1
    387e:	409a      	lsls	r2, r3
    3880:	0013      	movs	r3, r2
    3882:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    3884:	1dbb      	adds	r3, r7, #6
    3886:	781b      	ldrb	r3, [r3, #0]
    3888:	2b00      	cmp	r3, #0
    388a:	d003      	beq.n	3894 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    388c:	68fb      	ldr	r3, [r7, #12]
    388e:	68ba      	ldr	r2, [r7, #8]
    3890:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    3892:	e002      	b.n	389a <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3894:	68fb      	ldr	r3, [r7, #12]
    3896:	68ba      	ldr	r2, [r7, #8]
    3898:	615a      	str	r2, [r3, #20]
	}
}
    389a:	46c0      	nop			; (mov r8, r8)
    389c:	46bd      	mov	sp, r7
    389e:	b004      	add	sp, #16
    38a0:	bd80      	pop	{r7, pc}
    38a2:	46c0      	nop			; (mov r8, r8)
    38a4:	0000380d 	.word	0x0000380d

000038a8 <spi_is_syncing>:
 * \retval false  Module synchronization is not ongoing
 *
 */
static inline bool spi_is_syncing(
		struct spi_module *const module)
{
    38a8:	b580      	push	{r7, lr}
    38aa:	b084      	sub	sp, #16
    38ac:	af00      	add	r7, sp, #0
    38ae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    38b0:	687b      	ldr	r3, [r7, #4]
    38b2:	681b      	ldr	r3, [r3, #0]
    38b4:	60fb      	str	r3, [r7, #12]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    38b6:	68fb      	ldr	r3, [r7, #12]
    38b8:	69db      	ldr	r3, [r3, #28]
    38ba:	1e5a      	subs	r2, r3, #1
    38bc:	4193      	sbcs	r3, r2
    38be:	b2db      	uxtb	r3, r3
#  else
	/* Return synchronization status */
	return (spi_module->STATUS.reg & SERCOM_SPI_STATUS_SYNCBUSY);
#  endif
}
    38c0:	0018      	movs	r0, r3
    38c2:	46bd      	mov	sp, r7
    38c4:	b004      	add	sp, #16
    38c6:	bd80      	pop	{r7, pc}

000038c8 <spi_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_get_config_defaults(
		struct spi_config *const config)
{
    38c8:	b580      	push	{r7, lr}
    38ca:	b082      	sub	sp, #8
    38cc:	af00      	add	r7, sp, #0
    38ce:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    38d0:	687b      	ldr	r3, [r7, #4]
    38d2:	2201      	movs	r2, #1
    38d4:	701a      	strb	r2, [r3, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    38d6:	687b      	ldr	r3, [r7, #4]
    38d8:	2200      	movs	r2, #0
    38da:	605a      	str	r2, [r3, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    38dc:	687b      	ldr	r3, [r7, #4]
    38de:	2200      	movs	r2, #0
    38e0:	609a      	str	r2, [r3, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
    38e2:	687b      	ldr	r3, [r7, #4]
    38e4:	22c0      	movs	r2, #192	; 0xc0
    38e6:	0392      	lsls	r2, r2, #14
    38e8:	60da      	str	r2, [r3, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    38ea:	687b      	ldr	r3, [r7, #4]
    38ec:	2200      	movs	r2, #0
    38ee:	741a      	strb	r2, [r3, #16]
	config->run_in_standby   = false;
    38f0:	687b      	ldr	r3, [r7, #4]
    38f2:	2200      	movs	r2, #0
    38f4:	745a      	strb	r2, [r3, #17]
	config->receiver_enable  = true;
    38f6:	687b      	ldr	r3, [r7, #4]
    38f8:	2201      	movs	r2, #1
    38fa:	749a      	strb	r2, [r3, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    38fc:	687b      	ldr	r3, [r7, #4]
    38fe:	2201      	movs	r2, #1
    3900:	74da      	strb	r2, [r3, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    3902:	687b      	ldr	r3, [r7, #4]
    3904:	2200      	movs	r2, #0
    3906:	751a      	strb	r2, [r3, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    3908:	687b      	ldr	r3, [r7, #4]
    390a:	2224      	movs	r2, #36	; 0x24
    390c:	2100      	movs	r1, #0
    390e:	5499      	strb	r1, [r3, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3910:	687b      	ldr	r3, [r7, #4]
    3912:	3318      	adds	r3, #24
    3914:	220c      	movs	r2, #12
    3916:	2100      	movs	r1, #0
    3918:	0018      	movs	r0, r3
    391a:	4b0a      	ldr	r3, [pc, #40]	; (3944 <spi_get_config_defaults+0x7c>)
    391c:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    391e:	687b      	ldr	r3, [r7, #4]
    3920:	4a09      	ldr	r2, [pc, #36]	; (3948 <spi_get_config_defaults+0x80>)
    3922:	619a      	str	r2, [r3, #24]

	/* pinmux config defaults */
	config->pinmux_pad0 = PINMUX_DEFAULT;
    3924:	687b      	ldr	r3, [r7, #4]
    3926:	2200      	movs	r2, #0
    3928:	629a      	str	r2, [r3, #40]	; 0x28
	config->pinmux_pad1 = PINMUX_DEFAULT;
    392a:	687b      	ldr	r3, [r7, #4]
    392c:	2200      	movs	r2, #0
    392e:	62da      	str	r2, [r3, #44]	; 0x2c
	config->pinmux_pad2 = PINMUX_DEFAULT;
    3930:	687b      	ldr	r3, [r7, #4]
    3932:	2200      	movs	r2, #0
    3934:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad3 = PINMUX_DEFAULT;
    3936:	687b      	ldr	r3, [r7, #4]
    3938:	2200      	movs	r2, #0
    393a:	635a      	str	r2, [r3, #52]	; 0x34

};
    393c:	46c0      	nop			; (mov r8, r8)
    393e:	46bd      	mov	sp, r7
    3940:	b002      	add	sp, #8
    3942:	bd80      	pop	{r7, pc}
    3944:	00010e33 	.word	0x00010e33
    3948:	000186a0 	.word	0x000186a0

0000394c <spi_slave_inst_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void spi_slave_inst_get_config_defaults(
		struct spi_slave_inst_config *const config)
{
    394c:	b580      	push	{r7, lr}
    394e:	b082      	sub	sp, #8
    3950:	af00      	add	r7, sp, #0
    3952:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->ss_pin          = 10;
    3954:	687b      	ldr	r3, [r7, #4]
    3956:	220a      	movs	r2, #10
    3958:	701a      	strb	r2, [r3, #0]
	config->address_enabled = false;
    395a:	687b      	ldr	r3, [r7, #4]
    395c:	2200      	movs	r2, #0
    395e:	705a      	strb	r2, [r3, #1]
	config->address         = 0;
    3960:	687b      	ldr	r3, [r7, #4]
    3962:	2200      	movs	r2, #0
    3964:	709a      	strb	r2, [r3, #2]
}
    3966:	46c0      	nop			; (mov r8, r8)
    3968:	46bd      	mov	sp, r7
    396a:	b002      	add	sp, #8
    396c:	bd80      	pop	{r7, pc}
    396e:	46c0      	nop			; (mov r8, r8)

00003970 <spi_attach_slave>:
 *
 */
static inline void spi_attach_slave(
		struct spi_slave_inst *const slave,
		const struct spi_slave_inst_config *const config)
{
    3970:	b580      	push	{r7, lr}
    3972:	b084      	sub	sp, #16
    3974:	af00      	add	r7, sp, #0
    3976:	6078      	str	r0, [r7, #4]
    3978:	6039      	str	r1, [r7, #0]
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    397a:	683b      	ldr	r3, [r7, #0]
    397c:	781a      	ldrb	r2, [r3, #0]
    397e:	687b      	ldr	r3, [r7, #4]
    3980:	701a      	strb	r2, [r3, #0]
	slave->address_enabled = config->address_enabled;
    3982:	683b      	ldr	r3, [r7, #0]
    3984:	785a      	ldrb	r2, [r3, #1]
    3986:	687b      	ldr	r3, [r7, #4]
    3988:	705a      	strb	r2, [r3, #1]
	slave->address         = config->address;
    398a:	683b      	ldr	r3, [r7, #0]
    398c:	789a      	ldrb	r2, [r3, #2]
    398e:	687b      	ldr	r3, [r7, #4]
    3990:	709a      	strb	r2, [r3, #2]

	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    3992:	230c      	movs	r3, #12
    3994:	18fb      	adds	r3, r7, r3
    3996:	0018      	movs	r0, r3
    3998:	4b0b      	ldr	r3, [pc, #44]	; (39c8 <spi_attach_slave+0x58>)
    399a:	4798      	blx	r3

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    399c:	230c      	movs	r3, #12
    399e:	18fb      	adds	r3, r7, r3
    39a0:	2201      	movs	r2, #1
    39a2:	701a      	strb	r2, [r3, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    39a4:	687b      	ldr	r3, [r7, #4]
    39a6:	781b      	ldrb	r3, [r3, #0]
    39a8:	220c      	movs	r2, #12
    39aa:	18ba      	adds	r2, r7, r2
    39ac:	0011      	movs	r1, r2
    39ae:	0018      	movs	r0, r3
    39b0:	4b06      	ldr	r3, [pc, #24]	; (39cc <spi_attach_slave+0x5c>)
    39b2:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    39b4:	687b      	ldr	r3, [r7, #4]
    39b6:	781b      	ldrb	r3, [r3, #0]
    39b8:	2101      	movs	r1, #1
    39ba:	0018      	movs	r0, r3
    39bc:	4b04      	ldr	r3, [pc, #16]	; (39d0 <spi_attach_slave+0x60>)
    39be:	4798      	blx	r3
}
    39c0:	46c0      	nop			; (mov r8, r8)
    39c2:	46bd      	mov	sp, r7
    39c4:	b004      	add	sp, #16
    39c6:	bd80      	pop	{r7, pc}
    39c8:	00003831 	.word	0x00003831
    39cc:	00009ca5 	.word	0x00009ca5
    39d0:	00003855 	.word	0x00003855

000039d4 <spi_enable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_enable(
		struct spi_module *const module)
{
    39d4:	b580      	push	{r7, lr}
    39d6:	b084      	sub	sp, #16
    39d8:	af00      	add	r7, sp, #0
    39da:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    39dc:	687b      	ldr	r3, [r7, #4]
    39de:	681b      	ldr	r3, [r3, #0]
    39e0:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    39e2:	687b      	ldr	r3, [r7, #4]
    39e4:	681b      	ldr	r3, [r3, #0]
    39e6:	0018      	movs	r0, r3
    39e8:	4b0b      	ldr	r3, [pc, #44]	; (3a18 <spi_enable+0x44>)
    39ea:	4798      	blx	r3
    39ec:	0003      	movs	r3, r0
    39ee:	0018      	movs	r0, r3
    39f0:	4b0a      	ldr	r3, [pc, #40]	; (3a1c <spi_enable+0x48>)
    39f2:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    39f4:	46c0      	nop			; (mov r8, r8)
    39f6:	687b      	ldr	r3, [r7, #4]
    39f8:	0018      	movs	r0, r3
    39fa:	4b09      	ldr	r3, [pc, #36]	; (3a20 <spi_enable+0x4c>)
    39fc:	4798      	blx	r3
    39fe:	1e03      	subs	r3, r0, #0
    3a00:	d1f9      	bne.n	39f6 <spi_enable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3a02:	68fb      	ldr	r3, [r7, #12]
    3a04:	681b      	ldr	r3, [r3, #0]
    3a06:	2202      	movs	r2, #2
    3a08:	431a      	orrs	r2, r3
    3a0a:	68fb      	ldr	r3, [r7, #12]
    3a0c:	601a      	str	r2, [r3, #0]
}
    3a0e:	46c0      	nop			; (mov r8, r8)
    3a10:	46bd      	mov	sp, r7
    3a12:	b004      	add	sp, #16
    3a14:	bd80      	pop	{r7, pc}
    3a16:	46c0      	nop			; (mov r8, r8)
    3a18:	0000a441 	.word	0x0000a441
    3a1c:	000037b1 	.word	0x000037b1
    3a20:	000038a9 	.word	0x000038a9

00003a24 <spi_disable>:
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
static inline void spi_disable(
		struct spi_module *const module)
{
    3a24:	b580      	push	{r7, lr}
    3a26:	b084      	sub	sp, #16
    3a28:	af00      	add	r7, sp, #0
    3a2a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3a2c:	687b      	ldr	r3, [r7, #4]
    3a2e:	681b      	ldr	r3, [r3, #0]
    3a30:	60fb      	str	r3, [r7, #12]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    3a32:	687b      	ldr	r3, [r7, #4]
    3a34:	681b      	ldr	r3, [r3, #0]
    3a36:	0018      	movs	r0, r3
    3a38:	4b0e      	ldr	r3, [pc, #56]	; (3a74 <spi_disable+0x50>)
    3a3a:	4798      	blx	r3
    3a3c:	0003      	movs	r3, r0
    3a3e:	0018      	movs	r0, r3
    3a40:	4b0d      	ldr	r3, [pc, #52]	; (3a78 <spi_disable+0x54>)
    3a42:	4798      	blx	r3
#  endif

	while (spi_is_syncing(module)) {
    3a44:	46c0      	nop			; (mov r8, r8)
    3a46:	687b      	ldr	r3, [r7, #4]
    3a48:	0018      	movs	r0, r3
    3a4a:	4b0c      	ldr	r3, [pc, #48]	; (3a7c <spi_disable+0x58>)
    3a4c:	4798      	blx	r3
    3a4e:	1e03      	subs	r3, r0, #0
    3a50:	d1f9      	bne.n	3a46 <spi_disable+0x22>
		/* Wait until the synchronization is complete */
	}

	/* Disbale interrupt */
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    3a52:	68fb      	ldr	r3, [r7, #12]
    3a54:	228f      	movs	r2, #143	; 0x8f
    3a56:	751a      	strb	r2, [r3, #20]
	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    3a58:	68fb      	ldr	r3, [r7, #12]
    3a5a:	228f      	movs	r2, #143	; 0x8f
    3a5c:	761a      	strb	r2, [r3, #24]

	/* Disable SPI */
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    3a5e:	68fb      	ldr	r3, [r7, #12]
    3a60:	681b      	ldr	r3, [r3, #0]
    3a62:	2202      	movs	r2, #2
    3a64:	4393      	bics	r3, r2
    3a66:	001a      	movs	r2, r3
    3a68:	68fb      	ldr	r3, [r7, #12]
    3a6a:	601a      	str	r2, [r3, #0]
}
    3a6c:	46c0      	nop			; (mov r8, r8)
    3a6e:	46bd      	mov	sp, r7
    3a70:	b004      	add	sp, #16
    3a72:	bd80      	pop	{r7, pc}
    3a74:	0000a441 	.word	0x0000a441
    3a78:	000037dd 	.word	0x000037dd
    3a7c:	000038a9 	.word	0x000038a9

00003a80 <spi_is_write_complete>:
 *                has been drawn high for SPI slave
 * \retval false  If the SPI master module has not shifted out data
 */
static inline bool spi_is_write_complete(
		struct spi_module *const module)
{
    3a80:	b580      	push	{r7, lr}
    3a82:	b084      	sub	sp, #16
    3a84:	af00      	add	r7, sp, #0
    3a86:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3a88:	687b      	ldr	r3, [r7, #4]
    3a8a:	681b      	ldr	r3, [r3, #0]
    3a8c:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    3a8e:	68fb      	ldr	r3, [r7, #12]
    3a90:	7e1b      	ldrb	r3, [r3, #24]
    3a92:	b2db      	uxtb	r3, r3
    3a94:	001a      	movs	r2, r3
    3a96:	2302      	movs	r3, #2
    3a98:	4013      	ands	r3, r2
    3a9a:	1e5a      	subs	r2, r3, #1
    3a9c:	4193      	sbcs	r3, r2
    3a9e:	b2db      	uxtb	r3, r3
}
    3aa0:	0018      	movs	r0, r3
    3aa2:	46bd      	mov	sp, r7
    3aa4:	b004      	add	sp, #16
    3aa6:	bd80      	pop	{r7, pc}

00003aa8 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    3aa8:	b580      	push	{r7, lr}
    3aaa:	b084      	sub	sp, #16
    3aac:	af00      	add	r7, sp, #0
    3aae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3ab0:	687b      	ldr	r3, [r7, #4]
    3ab2:	681b      	ldr	r3, [r3, #0]
    3ab4:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3ab6:	68fb      	ldr	r3, [r7, #12]
    3ab8:	7e1b      	ldrb	r3, [r3, #24]
    3aba:	b2db      	uxtb	r3, r3
    3abc:	001a      	movs	r2, r3
    3abe:	2301      	movs	r3, #1
    3ac0:	4013      	ands	r3, r2
    3ac2:	1e5a      	subs	r2, r3, #1
    3ac4:	4193      	sbcs	r3, r2
    3ac6:	b2db      	uxtb	r3, r3
}
    3ac8:	0018      	movs	r0, r3
    3aca:	46bd      	mov	sp, r7
    3acc:	b004      	add	sp, #16
    3ace:	bd80      	pop	{r7, pc}

00003ad0 <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    3ad0:	b580      	push	{r7, lr}
    3ad2:	b084      	sub	sp, #16
    3ad4:	af00      	add	r7, sp, #0
    3ad6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3ad8:	687b      	ldr	r3, [r7, #4]
    3ada:	681b      	ldr	r3, [r3, #0]
    3adc:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3ade:	68fb      	ldr	r3, [r7, #12]
    3ae0:	7e1b      	ldrb	r3, [r3, #24]
    3ae2:	b2db      	uxtb	r3, r3
    3ae4:	001a      	movs	r2, r3
    3ae6:	2304      	movs	r3, #4
    3ae8:	4013      	ands	r3, r2
    3aea:	1e5a      	subs	r2, r3, #1
    3aec:	4193      	sbcs	r3, r2
    3aee:	b2db      	uxtb	r3, r3
}
    3af0:	0018      	movs	r0, r3
    3af2:	46bd      	mov	sp, r7
    3af4:	b004      	add	sp, #16
    3af6:	bd80      	pop	{r7, pc}

00003af8 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    3af8:	b580      	push	{r7, lr}
    3afa:	b084      	sub	sp, #16
    3afc:	af00      	add	r7, sp, #0
    3afe:	6078      	str	r0, [r7, #4]
    3b00:	000a      	movs	r2, r1
    3b02:	1cbb      	adds	r3, r7, #2
    3b04:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3b06:	687b      	ldr	r3, [r7, #4]
    3b08:	681b      	ldr	r3, [r3, #0]
    3b0a:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3b0c:	687b      	ldr	r3, [r7, #4]
    3b0e:	0018      	movs	r0, r3
    3b10:	4b0a      	ldr	r3, [pc, #40]	; (3b3c <spi_write+0x44>)
    3b12:	4798      	blx	r3
    3b14:	0003      	movs	r3, r0
    3b16:	001a      	movs	r2, r3
    3b18:	2301      	movs	r3, #1
    3b1a:	4053      	eors	r3, r2
    3b1c:	b2db      	uxtb	r3, r3
    3b1e:	2b00      	cmp	r3, #0
    3b20:	d001      	beq.n	3b26 <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    3b22:	2305      	movs	r3, #5
    3b24:	e006      	b.n	3b34 <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3b26:	1cbb      	adds	r3, r7, #2
    3b28:	881b      	ldrh	r3, [r3, #0]
    3b2a:	05db      	lsls	r3, r3, #23
    3b2c:	0dda      	lsrs	r2, r3, #23
    3b2e:	68fb      	ldr	r3, [r7, #12]
    3b30:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    3b32:	2300      	movs	r3, #0
}
    3b34:	0018      	movs	r0, r3
    3b36:	46bd      	mov	sp, r7
    3b38:	b004      	add	sp, #16
    3b3a:	bd80      	pop	{r7, pc}
    3b3c:	00003aa9 	.word	0x00003aa9

00003b40 <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    3b40:	b580      	push	{r7, lr}
    3b42:	b084      	sub	sp, #16
    3b44:	af00      	add	r7, sp, #0
    3b46:	6078      	str	r0, [r7, #4]
    3b48:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3b4a:	687b      	ldr	r3, [r7, #4]
    3b4c:	681b      	ldr	r3, [r3, #0]
    3b4e:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3b50:	687b      	ldr	r3, [r7, #4]
    3b52:	0018      	movs	r0, r3
    3b54:	4b1b      	ldr	r3, [pc, #108]	; (3bc4 <spi_read+0x84>)
    3b56:	4798      	blx	r3
    3b58:	0003      	movs	r3, r0
    3b5a:	001a      	movs	r2, r3
    3b5c:	2301      	movs	r3, #1
    3b5e:	4053      	eors	r3, r2
    3b60:	b2db      	uxtb	r3, r3
    3b62:	2b00      	cmp	r3, #0
    3b64:	d001      	beq.n	3b6a <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    3b66:	2310      	movs	r3, #16
    3b68:	e027      	b.n	3bba <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    3b6a:	230f      	movs	r3, #15
    3b6c:	18fb      	adds	r3, r7, r3
    3b6e:	2200      	movs	r2, #0
    3b70:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3b72:	68bb      	ldr	r3, [r7, #8]
    3b74:	8b5b      	ldrh	r3, [r3, #26]
    3b76:	b29b      	uxth	r3, r3
    3b78:	001a      	movs	r2, r3
    3b7a:	2304      	movs	r3, #4
    3b7c:	4013      	ands	r3, r2
    3b7e:	d006      	beq.n	3b8e <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    3b80:	230f      	movs	r3, #15
    3b82:	18fb      	adds	r3, r7, r3
    3b84:	221e      	movs	r2, #30
    3b86:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    3b88:	68bb      	ldr	r3, [r7, #8]
    3b8a:	2204      	movs	r2, #4
    3b8c:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3b8e:	687b      	ldr	r3, [r7, #4]
    3b90:	799b      	ldrb	r3, [r3, #6]
    3b92:	2b01      	cmp	r3, #1
    3b94:	d108      	bne.n	3ba8 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3b96:	68bb      	ldr	r3, [r7, #8]
    3b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3b9a:	b29b      	uxth	r3, r3
    3b9c:	05db      	lsls	r3, r3, #23
    3b9e:	0ddb      	lsrs	r3, r3, #23
    3ba0:	b29a      	uxth	r2, r3
    3ba2:	683b      	ldr	r3, [r7, #0]
    3ba4:	801a      	strh	r2, [r3, #0]
    3ba6:	e005      	b.n	3bb4 <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3ba8:	68bb      	ldr	r3, [r7, #8]
    3baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3bac:	b2db      	uxtb	r3, r3
    3bae:	b29a      	uxth	r2, r3
    3bb0:	683b      	ldr	r3, [r7, #0]
    3bb2:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    3bb4:	230f      	movs	r3, #15
    3bb6:	18fb      	adds	r3, r7, r3
    3bb8:	781b      	ldrb	r3, [r3, #0]
}
    3bba:	0018      	movs	r0, r3
    3bbc:	46bd      	mov	sp, r7
    3bbe:	b004      	add	sp, #16
    3bc0:	bd80      	pop	{r7, pc}
    3bc2:	46c0      	nop			; (mov r8, r8)
    3bc4:	00003ad1 	.word	0x00003ad1

00003bc8 <spi_rw>:

struct spi_module master;
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
    3bc8:	b580      	push	{r7, lr}
    3bca:	b086      	sub	sp, #24
    3bcc:	af00      	add	r7, sp, #0
    3bce:	60f8      	str	r0, [r7, #12]
    3bd0:	60b9      	str	r1, [r7, #8]
    3bd2:	1dbb      	adds	r3, r7, #6
    3bd4:	801a      	strh	r2, [r3, #0]
	uint8 u8Dummy = 0;
    3bd6:	2313      	movs	r3, #19
    3bd8:	18fb      	adds	r3, r7, r3
    3bda:	2200      	movs	r2, #0
    3bdc:	701a      	strb	r2, [r3, #0]
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
    3bde:	2317      	movs	r3, #23
    3be0:	18fb      	adds	r3, r7, r3
    3be2:	2200      	movs	r2, #0
    3be4:	701a      	strb	r2, [r3, #0]
    3be6:	2316      	movs	r3, #22
    3be8:	18fb      	adds	r3, r7, r3
    3bea:	2200      	movs	r2, #0
    3bec:	701a      	strb	r2, [r3, #0]
	uint16_t txd_data = 0;
    3bee:	2314      	movs	r3, #20
    3bf0:	18fb      	adds	r3, r7, r3
    3bf2:	2200      	movs	r2, #0
    3bf4:	801a      	strh	r2, [r3, #0]
	uint16_t rxd_data = 0;
    3bf6:	2310      	movs	r3, #16
    3bf8:	18fb      	adds	r3, r7, r3
    3bfa:	2200      	movs	r2, #0
    3bfc:	801a      	strh	r2, [r3, #0]

	if (!pu8Mosi) {
    3bfe:	68fb      	ldr	r3, [r7, #12]
    3c00:	2b00      	cmp	r3, #0
    3c02:	d107      	bne.n	3c14 <spi_rw+0x4c>
		pu8Mosi = &u8Dummy;
    3c04:	2313      	movs	r3, #19
    3c06:	18fb      	adds	r3, r7, r3
    3c08:	60fb      	str	r3, [r7, #12]
		u8SkipMosi = 1;
    3c0a:	2317      	movs	r3, #23
    3c0c:	18fb      	adds	r3, r7, r3
    3c0e:	2201      	movs	r2, #1
    3c10:	701a      	strb	r2, [r3, #0]
    3c12:	e00d      	b.n	3c30 <spi_rw+0x68>
	}
	else if(!pu8Miso) {
    3c14:	68bb      	ldr	r3, [r7, #8]
    3c16:	2b00      	cmp	r3, #0
    3c18:	d107      	bne.n	3c2a <spi_rw+0x62>
		pu8Miso = &u8Dummy;
    3c1a:	2313      	movs	r3, #19
    3c1c:	18fb      	adds	r3, r7, r3
    3c1e:	60bb      	str	r3, [r7, #8]
		u8SkipMiso = 1;
    3c20:	2316      	movs	r3, #22
    3c22:	18fb      	adds	r3, r7, r3
    3c24:	2201      	movs	r2, #1
    3c26:	701a      	strb	r2, [r3, #0]
    3c28:	e002      	b.n	3c30 <spi_rw+0x68>
	}
	else {
		return M2M_ERR_BUS_FAIL;
    3c2a:	2306      	movs	r3, #6
    3c2c:	425b      	negs	r3, r3
    3c2e:	e06a      	b.n	3d06 <spi_rw+0x13e>
	}

	spi_select_slave(&master, &slave_inst, true);
    3c30:	4937      	ldr	r1, [pc, #220]	; (3d10 <spi_rw+0x148>)
    3c32:	4b38      	ldr	r3, [pc, #224]	; (3d14 <spi_rw+0x14c>)
    3c34:	2201      	movs	r2, #1
    3c36:	0018      	movs	r0, r3
    3c38:	4b37      	ldr	r3, [pc, #220]	; (3d18 <spi_rw+0x150>)
    3c3a:	4798      	blx	r3

	while (u16Sz) {
    3c3c:	e04c      	b.n	3cd8 <spi_rw+0x110>
		txd_data = *pu8Mosi;
    3c3e:	68fb      	ldr	r3, [r7, #12]
    3c40:	781a      	ldrb	r2, [r3, #0]
    3c42:	2314      	movs	r3, #20
    3c44:	18fb      	adds	r3, r7, r3
    3c46:	801a      	strh	r2, [r3, #0]
		while (!spi_is_ready_to_write(&master))
    3c48:	46c0      	nop			; (mov r8, r8)
    3c4a:	4b32      	ldr	r3, [pc, #200]	; (3d14 <spi_rw+0x14c>)
    3c4c:	0018      	movs	r0, r3
    3c4e:	4b33      	ldr	r3, [pc, #204]	; (3d1c <spi_rw+0x154>)
    3c50:	4798      	blx	r3
    3c52:	0003      	movs	r3, r0
    3c54:	001a      	movs	r2, r3
    3c56:	2301      	movs	r3, #1
    3c58:	4053      	eors	r3, r2
    3c5a:	b2db      	uxtb	r3, r3
    3c5c:	2b00      	cmp	r3, #0
    3c5e:	d1f4      	bne.n	3c4a <spi_rw+0x82>
			;
		while(spi_write(&master, txd_data) != STATUS_OK)
    3c60:	46c0      	nop			; (mov r8, r8)
    3c62:	2314      	movs	r3, #20
    3c64:	18fb      	adds	r3, r7, r3
    3c66:	881a      	ldrh	r2, [r3, #0]
    3c68:	4b2a      	ldr	r3, [pc, #168]	; (3d14 <spi_rw+0x14c>)
    3c6a:	0011      	movs	r1, r2
    3c6c:	0018      	movs	r0, r3
    3c6e:	4b2c      	ldr	r3, [pc, #176]	; (3d20 <spi_rw+0x158>)
    3c70:	4798      	blx	r3
    3c72:	1e03      	subs	r3, r0, #0
    3c74:	d1f5      	bne.n	3c62 <spi_rw+0x9a>
			;

		/* Read SPI master data register. */
		while (!spi_is_ready_to_read(&master))
    3c76:	46c0      	nop			; (mov r8, r8)
    3c78:	4b26      	ldr	r3, [pc, #152]	; (3d14 <spi_rw+0x14c>)
    3c7a:	0018      	movs	r0, r3
    3c7c:	4b29      	ldr	r3, [pc, #164]	; (3d24 <spi_rw+0x15c>)
    3c7e:	4798      	blx	r3
    3c80:	0003      	movs	r3, r0
    3c82:	001a      	movs	r2, r3
    3c84:	2301      	movs	r3, #1
    3c86:	4053      	eors	r3, r2
    3c88:	b2db      	uxtb	r3, r3
    3c8a:	2b00      	cmp	r3, #0
    3c8c:	d1f4      	bne.n	3c78 <spi_rw+0xb0>
			;
		while (spi_read(&master, &rxd_data) != STATUS_OK)
    3c8e:	46c0      	nop			; (mov r8, r8)
    3c90:	2310      	movs	r3, #16
    3c92:	18fa      	adds	r2, r7, r3
    3c94:	4b1f      	ldr	r3, [pc, #124]	; (3d14 <spi_rw+0x14c>)
    3c96:	0011      	movs	r1, r2
    3c98:	0018      	movs	r0, r3
    3c9a:	4b23      	ldr	r3, [pc, #140]	; (3d28 <spi_rw+0x160>)
    3c9c:	4798      	blx	r3
    3c9e:	1e03      	subs	r3, r0, #0
    3ca0:	d1f6      	bne.n	3c90 <spi_rw+0xc8>
			;
		*pu8Miso = rxd_data;
    3ca2:	2310      	movs	r3, #16
    3ca4:	18fb      	adds	r3, r7, r3
    3ca6:	881b      	ldrh	r3, [r3, #0]
    3ca8:	b2da      	uxtb	r2, r3
    3caa:	68bb      	ldr	r3, [r7, #8]
    3cac:	701a      	strb	r2, [r3, #0]

		u16Sz--;
    3cae:	1dbb      	adds	r3, r7, #6
    3cb0:	881a      	ldrh	r2, [r3, #0]
    3cb2:	1dbb      	adds	r3, r7, #6
    3cb4:	3a01      	subs	r2, #1
    3cb6:	801a      	strh	r2, [r3, #0]
		if (!u8SkipMiso)
    3cb8:	2316      	movs	r3, #22
    3cba:	18fb      	adds	r3, r7, r3
    3cbc:	781b      	ldrb	r3, [r3, #0]
    3cbe:	2b00      	cmp	r3, #0
    3cc0:	d102      	bne.n	3cc8 <spi_rw+0x100>
			pu8Miso++;
    3cc2:	68bb      	ldr	r3, [r7, #8]
    3cc4:	3301      	adds	r3, #1
    3cc6:	60bb      	str	r3, [r7, #8]
		if (!u8SkipMosi)
    3cc8:	2317      	movs	r3, #23
    3cca:	18fb      	adds	r3, r7, r3
    3ccc:	781b      	ldrb	r3, [r3, #0]
    3cce:	2b00      	cmp	r3, #0
    3cd0:	d102      	bne.n	3cd8 <spi_rw+0x110>
			pu8Mosi++;
    3cd2:	68fb      	ldr	r3, [r7, #12]
    3cd4:	3301      	adds	r3, #1
    3cd6:	60fb      	str	r3, [r7, #12]
		return M2M_ERR_BUS_FAIL;
	}

	spi_select_slave(&master, &slave_inst, true);

	while (u16Sz) {
    3cd8:	1dbb      	adds	r3, r7, #6
    3cda:	881b      	ldrh	r3, [r3, #0]
    3cdc:	2b00      	cmp	r3, #0
    3cde:	d1ae      	bne.n	3c3e <spi_rw+0x76>
			pu8Miso++;
		if (!u8SkipMosi)
			pu8Mosi++;
	}

	while (!spi_is_write_complete(&master))
    3ce0:	46c0      	nop			; (mov r8, r8)
    3ce2:	4b0c      	ldr	r3, [pc, #48]	; (3d14 <spi_rw+0x14c>)
    3ce4:	0018      	movs	r0, r3
    3ce6:	4b11      	ldr	r3, [pc, #68]	; (3d2c <spi_rw+0x164>)
    3ce8:	4798      	blx	r3
    3cea:	0003      	movs	r3, r0
    3cec:	001a      	movs	r2, r3
    3cee:	2301      	movs	r3, #1
    3cf0:	4053      	eors	r3, r2
    3cf2:	b2db      	uxtb	r3, r3
    3cf4:	2b00      	cmp	r3, #0
    3cf6:	d1f4      	bne.n	3ce2 <spi_rw+0x11a>
		;

	spi_select_slave(&master, &slave_inst, false);
    3cf8:	4905      	ldr	r1, [pc, #20]	; (3d10 <spi_rw+0x148>)
    3cfa:	4b06      	ldr	r3, [pc, #24]	; (3d14 <spi_rw+0x14c>)
    3cfc:	2200      	movs	r2, #0
    3cfe:	0018      	movs	r0, r3
    3d00:	4b05      	ldr	r3, [pc, #20]	; (3d18 <spi_rw+0x150>)
    3d02:	4798      	blx	r3

	return M2M_SUCCESS;
    3d04:	2300      	movs	r3, #0
}
    3d06:	0018      	movs	r0, r3
    3d08:	46bd      	mov	sp, r7
    3d0a:	b006      	add	sp, #24
    3d0c:	bd80      	pop	{r7, pc}
    3d0e:	46c0      	nop			; (mov r8, r8)
    3d10:	20004658 	.word	0x20004658
    3d14:	2000465c 	.word	0x2000465c
    3d18:	0000aca5 	.word	0x0000aca5
    3d1c:	00003aa9 	.word	0x00003aa9
    3d20:	00003af9 	.word	0x00003af9
    3d24:	00003ad1 	.word	0x00003ad1
    3d28:	00003b41 	.word	0x00003b41
    3d2c:	00003a81 	.word	0x00003a81

00003d30 <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
    3d30:	b580      	push	{r7, lr}
    3d32:	b092      	sub	sp, #72	; 0x48
    3d34:	af00      	add	r7, sp, #0
    3d36:	6078      	str	r0, [r7, #4]
	sint8 result = M2M_SUCCESS;
    3d38:	2347      	movs	r3, #71	; 0x47
    3d3a:	18fb      	adds	r3, r7, r3
    3d3c:	2200      	movs	r2, #0
    3d3e:	701a      	strb	r2, [r3, #0]
	struct spi_config config;
	struct spi_slave_inst_config slave_config;

	/* Select SPI slave CS pin. */
	/* This step will set the CS high */
	spi_slave_inst_get_config_defaults(&slave_config);
    3d40:	2308      	movs	r3, #8
    3d42:	18fb      	adds	r3, r7, r3
    3d44:	0018      	movs	r0, r3
    3d46:	4b26      	ldr	r3, [pc, #152]	; (3de0 <nm_bus_init+0xb0>)
    3d48:	4798      	blx	r3
	slave_config.ss_pin = CONF_WINC_SPI_CS_PIN;
    3d4a:	2308      	movs	r3, #8
    3d4c:	18fb      	adds	r3, r7, r3
    3d4e:	220e      	movs	r2, #14
    3d50:	701a      	strb	r2, [r3, #0]
	spi_attach_slave(&slave_inst, &slave_config);
    3d52:	2308      	movs	r3, #8
    3d54:	18fa      	adds	r2, r7, r3
    3d56:	4b23      	ldr	r3, [pc, #140]	; (3de4 <nm_bus_init+0xb4>)
    3d58:	0011      	movs	r1, r2
    3d5a:	0018      	movs	r0, r3
    3d5c:	4b22      	ldr	r3, [pc, #136]	; (3de8 <nm_bus_init+0xb8>)
    3d5e:	4798      	blx	r3

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
    3d60:	230c      	movs	r3, #12
    3d62:	18fb      	adds	r3, r7, r3
    3d64:	0018      	movs	r0, r3
    3d66:	4b21      	ldr	r3, [pc, #132]	; (3dec <nm_bus_init+0xbc>)
    3d68:	4798      	blx	r3
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
    3d6a:	230c      	movs	r3, #12
    3d6c:	18fb      	adds	r3, r7, r3
    3d6e:	22c0      	movs	r2, #192	; 0xc0
    3d70:	0392      	lsls	r2, r2, #14
    3d72:	60da      	str	r2, [r3, #12]
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
    3d74:	230c      	movs	r3, #12
    3d76:	18fb      	adds	r3, r7, r3
    3d78:	4a1d      	ldr	r2, [pc, #116]	; (3df0 <nm_bus_init+0xc0>)
    3d7a:	629a      	str	r2, [r3, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
    3d7c:	230c      	movs	r3, #12
    3d7e:	18fb      	adds	r3, r7, r3
    3d80:	4a1c      	ldr	r2, [pc, #112]	; (3df4 <nm_bus_init+0xc4>)
    3d82:	62da      	str	r2, [r3, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
    3d84:	230c      	movs	r3, #12
    3d86:	18fb      	adds	r3, r7, r3
    3d88:	2201      	movs	r2, #1
    3d8a:	4252      	negs	r2, r2
    3d8c:	631a      	str	r2, [r3, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
    3d8e:	230c      	movs	r3, #12
    3d90:	18fb      	adds	r3, r7, r3
    3d92:	4a19      	ldr	r2, [pc, #100]	; (3df8 <nm_bus_init+0xc8>)
    3d94:	635a      	str	r2, [r3, #52]	; 0x34
	config.master_slave_select_enable = false;
    3d96:	230c      	movs	r3, #12
    3d98:	18fb      	adds	r3, r7, r3
    3d9a:	2200      	movs	r2, #0
    3d9c:	751a      	strb	r2, [r3, #20]

	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
    3d9e:	230c      	movs	r3, #12
    3da0:	18fb      	adds	r3, r7, r3
    3da2:	4a16      	ldr	r2, [pc, #88]	; (3dfc <nm_bus_init+0xcc>)
    3da4:	619a      	str	r2, [r3, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
    3da6:	230c      	movs	r3, #12
    3da8:	18fa      	adds	r2, r7, r3
    3daa:	4915      	ldr	r1, [pc, #84]	; (3e00 <nm_bus_init+0xd0>)
    3dac:	4b15      	ldr	r3, [pc, #84]	; (3e04 <nm_bus_init+0xd4>)
    3dae:	0018      	movs	r0, r3
    3db0:	4b15      	ldr	r3, [pc, #84]	; (3e08 <nm_bus_init+0xd8>)
    3db2:	4798      	blx	r3
    3db4:	1e03      	subs	r3, r0, #0
    3db6:	d002      	beq.n	3dbe <nm_bus_init+0x8e>
		return M2M_ERR_BUS_FAIL;
    3db8:	2306      	movs	r3, #6
    3dba:	425b      	negs	r3, r3
    3dbc:	e00c      	b.n	3dd8 <nm_bus_init+0xa8>
	}

	/* Enable the SPI master. */
	spi_enable(&master);
    3dbe:	4b11      	ldr	r3, [pc, #68]	; (3e04 <nm_bus_init+0xd4>)
    3dc0:	0018      	movs	r0, r3
    3dc2:	4b12      	ldr	r3, [pc, #72]	; (3e0c <nm_bus_init+0xdc>)
    3dc4:	4798      	blx	r3

	nm_bsp_reset();
    3dc6:	4b12      	ldr	r3, [pc, #72]	; (3e10 <nm_bus_init+0xe0>)
    3dc8:	4798      	blx	r3
	nm_bsp_sleep(1);
    3dca:	2001      	movs	r0, #1
    3dcc:	4b11      	ldr	r3, [pc, #68]	; (3e14 <nm_bus_init+0xe4>)
    3dce:	4798      	blx	r3
#endif
	return result;
    3dd0:	2347      	movs	r3, #71	; 0x47
    3dd2:	18fb      	adds	r3, r7, r3
    3dd4:	781b      	ldrb	r3, [r3, #0]
    3dd6:	b25b      	sxtb	r3, r3
}
    3dd8:	0018      	movs	r0, r3
    3dda:	46bd      	mov	sp, r7
    3ddc:	b012      	add	sp, #72	; 0x48
    3dde:	bd80      	pop	{r7, pc}
    3de0:	0000394d 	.word	0x0000394d
    3de4:	20004658 	.word	0x20004658
    3de8:	00003971 	.word	0x00003971
    3dec:	000038c9 	.word	0x000038c9
    3df0:	000c0002 	.word	0x000c0002
    3df4:	000d0002 	.word	0x000d0002
    3df8:	000f0002 	.word	0x000f0002
    3dfc:	00b71b00 	.word	0x00b71b00
    3e00:	42001000 	.word	0x42001000
    3e04:	2000465c 	.word	0x2000465c
    3e08:	0000a9e1 	.word	0x0000a9e1
    3e0c:	000039d5 	.word	0x000039d5
    3e10:	00003601 	.word	0x00003601
    3e14:	00003645 	.word	0x00003645

00003e18 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
    3e18:	b590      	push	{r4, r7, lr}
    3e1a:	b085      	sub	sp, #20
    3e1c:	af00      	add	r7, sp, #0
    3e1e:	0002      	movs	r2, r0
    3e20:	6039      	str	r1, [r7, #0]
    3e22:	1dfb      	adds	r3, r7, #7
    3e24:	701a      	strb	r2, [r3, #0]
	sint8 s8Ret = 0;
    3e26:	230f      	movs	r3, #15
    3e28:	18fb      	adds	r3, r7, r3
    3e2a:	2200      	movs	r2, #0
    3e2c:	701a      	strb	r2, [r3, #0]
	switch(u8Cmd)
    3e2e:	1dfb      	adds	r3, r7, #7
    3e30:	781b      	ldrb	r3, [r3, #0]
    3e32:	2b03      	cmp	r3, #3
    3e34:	d10f      	bne.n	3e56 <nm_bus_ioctl+0x3e>
			s8Ret = nm_i2c_write_special(pstrParam->pu8Buf1, pstrParam->u16Sz1, pstrParam->pu8Buf2, pstrParam->u16Sz2);
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
    3e36:	683b      	ldr	r3, [r7, #0]
    3e38:	60bb      	str	r3, [r7, #8]
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
    3e3a:	68bb      	ldr	r3, [r7, #8]
    3e3c:	6818      	ldr	r0, [r3, #0]
    3e3e:	68bb      	ldr	r3, [r7, #8]
    3e40:	6859      	ldr	r1, [r3, #4]
    3e42:	68bb      	ldr	r3, [r7, #8]
    3e44:	891b      	ldrh	r3, [r3, #8]
    3e46:	220f      	movs	r2, #15
    3e48:	18bc      	adds	r4, r7, r2
    3e4a:	001a      	movs	r2, r3
    3e4c:	4b0f      	ldr	r3, [pc, #60]	; (3e8c <nm_bus_ioctl+0x74>)
    3e4e:	4798      	blx	r3
    3e50:	0003      	movs	r3, r0
    3e52:	7023      	strb	r3, [r4, #0]
		}
		break;
    3e54:	e012      	b.n	3e7c <nm_bus_ioctl+0x64>
#endif
		default:
			s8Ret = -1;
    3e56:	230f      	movs	r3, #15
    3e58:	18fb      	adds	r3, r7, r3
    3e5a:	22ff      	movs	r2, #255	; 0xff
    3e5c:	701a      	strb	r2, [r3, #0]
			M2M_ERR("invalide ioclt cmd\n");
    3e5e:	2386      	movs	r3, #134	; 0x86
    3e60:	005a      	lsls	r2, r3, #1
    3e62:	490b      	ldr	r1, [pc, #44]	; (3e90 <nm_bus_ioctl+0x78>)
    3e64:	4b0b      	ldr	r3, [pc, #44]	; (3e94 <nm_bus_ioctl+0x7c>)
    3e66:	0018      	movs	r0, r3
    3e68:	4b0b      	ldr	r3, [pc, #44]	; (3e98 <nm_bus_ioctl+0x80>)
    3e6a:	4798      	blx	r3
    3e6c:	4b0b      	ldr	r3, [pc, #44]	; (3e9c <nm_bus_ioctl+0x84>)
    3e6e:	0018      	movs	r0, r3
    3e70:	4b0b      	ldr	r3, [pc, #44]	; (3ea0 <nm_bus_ioctl+0x88>)
    3e72:	4798      	blx	r3
    3e74:	200d      	movs	r0, #13
    3e76:	4b0b      	ldr	r3, [pc, #44]	; (3ea4 <nm_bus_ioctl+0x8c>)
    3e78:	4798      	blx	r3
			break;
    3e7a:	46c0      	nop			; (mov r8, r8)
	}

	return s8Ret;
    3e7c:	230f      	movs	r3, #15
    3e7e:	18fb      	adds	r3, r7, r3
    3e80:	781b      	ldrb	r3, [r3, #0]
    3e82:	b25b      	sxtb	r3, r3
}
    3e84:	0018      	movs	r0, r3
    3e86:	46bd      	mov	sp, r7
    3e88:	b005      	add	sp, #20
    3e8a:	bd90      	pop	{r4, r7, pc}
    3e8c:	00003bc9 	.word	0x00003bc9
    3e90:	00012d40 	.word	0x00012d40
    3e94:	00012d18 	.word	0x00012d18
    3e98:	00011525 	.word	0x00011525
    3e9c:	00012d2c 	.word	0x00012d2c
    3ea0:	00011645 	.word	0x00011645
    3ea4:	00011559 	.word	0x00011559

00003ea8 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
    3ea8:	b580      	push	{r7, lr}
    3eaa:	b082      	sub	sp, #8
    3eac:	af00      	add	r7, sp, #0
	sint8 result = M2M_SUCCESS;
    3eae:	1dfb      	adds	r3, r7, #7
    3eb0:	2200      	movs	r2, #0
    3eb2:	701a      	strb	r2, [r3, #0]
	struct port_config pin_conf;
		
	port_get_config_defaults(&pin_conf);
    3eb4:	1d3b      	adds	r3, r7, #4
    3eb6:	0018      	movs	r0, r3
    3eb8:	4b09      	ldr	r3, [pc, #36]	; (3ee0 <nm_bus_deinit+0x38>)
    3eba:	4798      	blx	r3
	/* Configure control pins as input no pull up. */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    3ebc:	1d3b      	adds	r3, r7, #4
    3ebe:	2200      	movs	r2, #0
    3ec0:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    3ec2:	1d3b      	adds	r3, r7, #4
    3ec4:	2200      	movs	r2, #0
    3ec6:	705a      	strb	r2, [r3, #1]
	i2c_master_disable(&i2c_master_instance);
	port_pin_set_config(CONF_WINC_I2C_SCL, &pin_conf);
	port_pin_set_config(CONF_WINC_I2C_SDA, &pin_conf);
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);	
    3ec8:	4b06      	ldr	r3, [pc, #24]	; (3ee4 <nm_bus_deinit+0x3c>)
    3eca:	0018      	movs	r0, r3
    3ecc:	4b06      	ldr	r3, [pc, #24]	; (3ee8 <nm_bus_deinit+0x40>)
    3ece:	4798      	blx	r3

#endif /* CONF_WINC_USE_SPI */
	return result;
    3ed0:	1dfb      	adds	r3, r7, #7
    3ed2:	781b      	ldrb	r3, [r3, #0]
    3ed4:	b25b      	sxtb	r3, r3
}
    3ed6:	0018      	movs	r0, r3
    3ed8:	46bd      	mov	sp, r7
    3eda:	b002      	add	sp, #8
    3edc:	bd80      	pop	{r7, pc}
    3ede:	46c0      	nop			; (mov r8, r8)
    3ee0:	00003831 	.word	0x00003831
    3ee4:	2000465c 	.word	0x2000465c
    3ee8:	00003a25 	.word	0x00003a25

00003eec <m2m_memcpy>:
 *
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
    3eec:	b580      	push	{r7, lr}
    3eee:	b084      	sub	sp, #16
    3ef0:	af00      	add	r7, sp, #0
    3ef2:	60f8      	str	r0, [r7, #12]
    3ef4:	60b9      	str	r1, [r7, #8]
    3ef6:	607a      	str	r2, [r7, #4]
	if(sz == 0) return;
    3ef8:	687b      	ldr	r3, [r7, #4]
    3efa:	2b00      	cmp	r3, #0
    3efc:	d010      	beq.n	3f20 <m2m_memcpy+0x34>
	do
	{
		*pDst = *pSrc;
    3efe:	68bb      	ldr	r3, [r7, #8]
    3f00:	781a      	ldrb	r2, [r3, #0]
    3f02:	68fb      	ldr	r3, [r7, #12]
    3f04:	701a      	strb	r2, [r3, #0]
		pDst++;
    3f06:	68fb      	ldr	r3, [r7, #12]
    3f08:	3301      	adds	r3, #1
    3f0a:	60fb      	str	r3, [r7, #12]
		pSrc++;
    3f0c:	68bb      	ldr	r3, [r7, #8]
    3f0e:	3301      	adds	r3, #1
    3f10:	60bb      	str	r3, [r7, #8]
	}while(--sz);
    3f12:	687b      	ldr	r3, [r7, #4]
    3f14:	3b01      	subs	r3, #1
    3f16:	607b      	str	r3, [r7, #4]
    3f18:	687b      	ldr	r3, [r7, #4]
    3f1a:	2b00      	cmp	r3, #0
    3f1c:	d1ef      	bne.n	3efe <m2m_memcpy+0x12>
    3f1e:	e000      	b.n	3f22 <m2m_memcpy+0x36>
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
    3f20:	46c0      	nop			; (mov r8, r8)
	{
		*pDst = *pSrc;
		pDst++;
		pSrc++;
	}while(--sz);
}
    3f22:	46bd      	mov	sp, r7
    3f24:	b004      	add	sp, #16
    3f26:	bd80      	pop	{r7, pc}

00003f28 <m2m_memset>:

	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
    3f28:	b580      	push	{r7, lr}
    3f2a:	b084      	sub	sp, #16
    3f2c:	af00      	add	r7, sp, #0
    3f2e:	60f8      	str	r0, [r7, #12]
    3f30:	607a      	str	r2, [r7, #4]
    3f32:	230b      	movs	r3, #11
    3f34:	18fb      	adds	r3, r7, r3
    3f36:	1c0a      	adds	r2, r1, #0
    3f38:	701a      	strb	r2, [r3, #0]
	if(sz == 0) return;
    3f3a:	687b      	ldr	r3, [r7, #4]
    3f3c:	2b00      	cmp	r3, #0
    3f3e:	d00e      	beq.n	3f5e <m2m_memset+0x36>
	do
	{
		*pBuf = val;
    3f40:	68fb      	ldr	r3, [r7, #12]
    3f42:	220b      	movs	r2, #11
    3f44:	18ba      	adds	r2, r7, r2
    3f46:	7812      	ldrb	r2, [r2, #0]
    3f48:	701a      	strb	r2, [r3, #0]
		pBuf++;
    3f4a:	68fb      	ldr	r3, [r7, #12]
    3f4c:	3301      	adds	r3, #1
    3f4e:	60fb      	str	r3, [r7, #12]
	}while(--sz);
    3f50:	687b      	ldr	r3, [r7, #4]
    3f52:	3b01      	subs	r3, #1
    3f54:	607b      	str	r3, [r7, #4]
    3f56:	687b      	ldr	r3, [r7, #4]
    3f58:	2b00      	cmp	r3, #0
    3f5a:	d1f1      	bne.n	3f40 <m2m_memset+0x18>
    3f5c:	e000      	b.n	3f60 <m2m_memset+0x38>
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
    3f5e:	46c0      	nop			; (mov r8, r8)
	do
	{
		*pBuf = val;
		pBuf++;
	}while(--sz);
}
    3f60:	46bd      	mov	sp, r7
    3f62:	b004      	add	sp, #16
    3f64:	bd80      	pop	{r7, pc}
    3f66:	46c0      	nop			; (mov r8, r8)

00003f68 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
    3f68:	b580      	push	{r7, lr}
    3f6a:	b084      	sub	sp, #16
    3f6c:	af00      	add	r7, sp, #0
    3f6e:	6078      	str	r0, [r7, #4]
	uint16	u16StrLen = 0;
    3f70:	230e      	movs	r3, #14
    3f72:	18fb      	adds	r3, r7, r3
    3f74:	2200      	movs	r2, #0
    3f76:	801a      	strh	r2, [r3, #0]
	while(*pcStr)
    3f78:	e009      	b.n	3f8e <m2m_strlen+0x26>
	{
		u16StrLen ++;
    3f7a:	230e      	movs	r3, #14
    3f7c:	18fb      	adds	r3, r7, r3
    3f7e:	881a      	ldrh	r2, [r3, #0]
    3f80:	230e      	movs	r3, #14
    3f82:	18fb      	adds	r3, r7, r3
    3f84:	3201      	adds	r2, #1
    3f86:	801a      	strh	r2, [r3, #0]
		pcStr++;
    3f88:	687b      	ldr	r3, [r7, #4]
    3f8a:	3301      	adds	r3, #1
    3f8c:	607b      	str	r3, [r7, #4]
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
    3f8e:	687b      	ldr	r3, [r7, #4]
    3f90:	781b      	ldrb	r3, [r3, #0]
    3f92:	2b00      	cmp	r3, #0
    3f94:	d1f1      	bne.n	3f7a <m2m_strlen+0x12>
	{
		u16StrLen ++;
		pcStr++;
	}
	return u16StrLen;
    3f96:	230e      	movs	r3, #14
    3f98:	18fb      	adds	r3, r7, r3
    3f9a:	881b      	ldrh	r3, [r3, #0]
}
    3f9c:	0018      	movs	r0, r3
    3f9e:	46bd      	mov	sp, r7
    3fa0:	b004      	add	sp, #16
    3fa2:	bd80      	pop	{r7, pc}

00003fa4 <m2m_strncmp>:

uint8 m2m_strncmp(uint8 *pcS1, uint8 *pcS2, uint16 u16Len)
{
    3fa4:	b580      	push	{r7, lr}
    3fa6:	b084      	sub	sp, #16
    3fa8:	af00      	add	r7, sp, #0
    3faa:	60f8      	str	r0, [r7, #12]
    3fac:	60b9      	str	r1, [r7, #8]
    3fae:	1dbb      	adds	r3, r7, #6
    3fb0:	801a      	strh	r2, [r3, #0]
    for ( ; u16Len > 0; pcS1++, pcS2++, --u16Len)
    3fb2:	e020      	b.n	3ff6 <m2m_strncmp+0x52>
	if (*pcS1 != *pcS2)
    3fb4:	68fb      	ldr	r3, [r7, #12]
    3fb6:	781a      	ldrb	r2, [r3, #0]
    3fb8:	68bb      	ldr	r3, [r7, #8]
    3fba:	781b      	ldrb	r3, [r3, #0]
    3fbc:	429a      	cmp	r2, r3
    3fbe:	d009      	beq.n	3fd4 <m2m_strncmp+0x30>
	    return ((*(uint8 *)pcS1 < *(uint8 *)pcS2) ? -1 : +1);
    3fc0:	68fb      	ldr	r3, [r7, #12]
    3fc2:	781a      	ldrb	r2, [r3, #0]
    3fc4:	68bb      	ldr	r3, [r7, #8]
    3fc6:	781b      	ldrb	r3, [r3, #0]
    3fc8:	429a      	cmp	r2, r3
    3fca:	d201      	bcs.n	3fd0 <m2m_strncmp+0x2c>
    3fcc:	23ff      	movs	r3, #255	; 0xff
    3fce:	e017      	b.n	4000 <m2m_strncmp+0x5c>
    3fd0:	2301      	movs	r3, #1
    3fd2:	e015      	b.n	4000 <m2m_strncmp+0x5c>
	else if (*pcS1 == '\0')
    3fd4:	68fb      	ldr	r3, [r7, #12]
    3fd6:	781b      	ldrb	r3, [r3, #0]
    3fd8:	2b00      	cmp	r3, #0
    3fda:	d101      	bne.n	3fe0 <m2m_strncmp+0x3c>
	    return 0;
    3fdc:	2300      	movs	r3, #0
    3fde:	e00f      	b.n	4000 <m2m_strncmp+0x5c>
	return u16StrLen;
}

uint8 m2m_strncmp(uint8 *pcS1, uint8 *pcS2, uint16 u16Len)
{
    for ( ; u16Len > 0; pcS1++, pcS2++, --u16Len)
    3fe0:	68fb      	ldr	r3, [r7, #12]
    3fe2:	3301      	adds	r3, #1
    3fe4:	60fb      	str	r3, [r7, #12]
    3fe6:	68bb      	ldr	r3, [r7, #8]
    3fe8:	3301      	adds	r3, #1
    3fea:	60bb      	str	r3, [r7, #8]
    3fec:	1dbb      	adds	r3, r7, #6
    3fee:	1dba      	adds	r2, r7, #6
    3ff0:	8812      	ldrh	r2, [r2, #0]
    3ff2:	3a01      	subs	r2, #1
    3ff4:	801a      	strh	r2, [r3, #0]
    3ff6:	1dbb      	adds	r3, r7, #6
    3ff8:	881b      	ldrh	r3, [r3, #0]
    3ffa:	2b00      	cmp	r3, #0
    3ffc:	d1da      	bne.n	3fb4 <m2m_strncmp+0x10>
	if (*pcS1 != *pcS2)
	    return ((*(uint8 *)pcS1 < *(uint8 *)pcS2) ? -1 : +1);
	else if (*pcS1 == '\0')
	    return 0;
    return 0;
    3ffe:	2300      	movs	r3, #0
}
    4000:	0018      	movs	r0, r3
    4002:	46bd      	mov	sp, r7
    4004:	b004      	add	sp, #16
    4006:	bd80      	pop	{r7, pc}

00004008 <m2m_strstr>:
/* Finds the occurance of pcStr in pcIn.
If pcStr is part of pcIn it returns a valid pointer to the start of pcStr within pcIn.
Otherwise a NULL Pointer is returned.
*/
uint8 * m2m_strstr(uint8 *pcIn, uint8 *pcStr)
{
    4008:	b590      	push	{r4, r7, lr}
    400a:	b085      	sub	sp, #20
    400c:	af00      	add	r7, sp, #0
    400e:	6078      	str	r0, [r7, #4]
    4010:	6039      	str	r1, [r7, #0]
    uint8 u8c;
    uint16 u16StrLen;

    u8c = *pcStr++;
    4012:	683b      	ldr	r3, [r7, #0]
    4014:	1c5a      	adds	r2, r3, #1
    4016:	603a      	str	r2, [r7, #0]
    4018:	220f      	movs	r2, #15
    401a:	18ba      	adds	r2, r7, r2
    401c:	781b      	ldrb	r3, [r3, #0]
    401e:	7013      	strb	r3, [r2, #0]
    if (!u8c)
    4020:	230f      	movs	r3, #15
    4022:	18fb      	adds	r3, r7, r3
    4024:	781b      	ldrb	r3, [r3, #0]
    4026:	2b00      	cmp	r3, #0
    4028:	d101      	bne.n	402e <m2m_strstr+0x26>
        return (uint8 *) pcIn;	// Trivial empty string case
    402a:	687b      	ldr	r3, [r7, #4]
    402c:	e029      	b.n	4082 <m2m_strstr+0x7a>

    u16StrLen = m2m_strlen(pcStr);
    402e:	230c      	movs	r3, #12
    4030:	18fc      	adds	r4, r7, r3
    4032:	683b      	ldr	r3, [r7, #0]
    4034:	0018      	movs	r0, r3
    4036:	4b15      	ldr	r3, [pc, #84]	; (408c <m2m_strstr+0x84>)
    4038:	4798      	blx	r3
    403a:	0003      	movs	r3, r0
    403c:	8023      	strh	r3, [r4, #0]
    do {
        uint8 u8Sc;

        do {
            u8Sc = *pcIn++;
    403e:	687b      	ldr	r3, [r7, #4]
    4040:	1c5a      	adds	r2, r3, #1
    4042:	607a      	str	r2, [r7, #4]
    4044:	220b      	movs	r2, #11
    4046:	18ba      	adds	r2, r7, r2
    4048:	781b      	ldrb	r3, [r3, #0]
    404a:	7013      	strb	r3, [r2, #0]
            if (!u8Sc)
    404c:	230b      	movs	r3, #11
    404e:	18fb      	adds	r3, r7, r3
    4050:	781b      	ldrb	r3, [r3, #0]
    4052:	2b00      	cmp	r3, #0
    4054:	d101      	bne.n	405a <m2m_strstr+0x52>
                return (uint8 *) 0;
    4056:	2300      	movs	r3, #0
    4058:	e013      	b.n	4082 <m2m_strstr+0x7a>
        } while (u8Sc != u8c);
    405a:	230b      	movs	r3, #11
    405c:	18fa      	adds	r2, r7, r3
    405e:	230f      	movs	r3, #15
    4060:	18fb      	adds	r3, r7, r3
    4062:	7812      	ldrb	r2, [r2, #0]
    4064:	781b      	ldrb	r3, [r3, #0]
    4066:	429a      	cmp	r2, r3
    4068:	d1e9      	bne.n	403e <m2m_strstr+0x36>
    } while (m2m_strncmp(pcIn, pcStr, u16StrLen) != 0);
    406a:	230c      	movs	r3, #12
    406c:	18fb      	adds	r3, r7, r3
    406e:	881a      	ldrh	r2, [r3, #0]
    4070:	6839      	ldr	r1, [r7, #0]
    4072:	687b      	ldr	r3, [r7, #4]
    4074:	0018      	movs	r0, r3
    4076:	4b06      	ldr	r3, [pc, #24]	; (4090 <m2m_strstr+0x88>)
    4078:	4798      	blx	r3
    407a:	1e03      	subs	r3, r0, #0
    407c:	d1df      	bne.n	403e <m2m_strstr+0x36>

    return (uint8 *) (pcIn - 1);
    407e:	687b      	ldr	r3, [r7, #4]
    4080:	3b01      	subs	r3, #1
}
    4082:	0018      	movs	r0, r3
    4084:	46bd      	mov	sp, r7
    4086:	b005      	add	sp, #20
    4088:	bd90      	pop	{r4, r7, pc}
    408a:	46c0      	nop			; (mov r8, r8)
    408c:	00003f69 	.word	0x00003f69
    4090:	00003fa5 	.word	0x00003fa5

00004094 <isr>:
tpfHifCallBack pfSigmaCb = NULL;
tpfHifCallBack pfHifCb = NULL;
tpfHifCallBack pfCryptoCb = NULL;

static void isr(void)
{
    4094:	b580      	push	{r7, lr}
    4096:	af00      	add	r7, sp, #0
	gu8Interrupt++;
    4098:	4b04      	ldr	r3, [pc, #16]	; (40ac <isr+0x18>)
    409a:	781b      	ldrb	r3, [r3, #0]
    409c:	b2db      	uxtb	r3, r3
    409e:	3301      	adds	r3, #1
    40a0:	b2da      	uxtb	r2, r3
    40a2:	4b02      	ldr	r3, [pc, #8]	; (40ac <isr+0x18>)
    40a4:	701a      	strb	r2, [r3, #0]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
    40a6:	46c0      	nop			; (mov r8, r8)
    40a8:	46bd      	mov	sp, r7
    40aa:	bd80      	pop	{r7, pc}
    40ac:	200000e7 	.word	0x200000e7

000040b0 <hif_set_rx_done>:
static sint8 hif_set_rx_done(void)
{
    40b0:	b590      	push	{r4, r7, lr}
    40b2:	b083      	sub	sp, #12
    40b4:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
    40b6:	1dfb      	adds	r3, r7, #7
    40b8:	2200      	movs	r2, #0
    40ba:	701a      	strb	r2, [r3, #0]
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
    40bc:	2001      	movs	r0, #1
    40be:	4b13      	ldr	r3, [pc, #76]	; (410c <hif_set_rx_done+0x5c>)
    40c0:	4798      	blx	r3
#endif

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
    40c2:	1dfc      	adds	r4, r7, #7
    40c4:	003b      	movs	r3, r7
    40c6:	4a12      	ldr	r2, [pc, #72]	; (4110 <hif_set_rx_done+0x60>)
    40c8:	0019      	movs	r1, r3
    40ca:	0010      	movs	r0, r2
    40cc:	4b11      	ldr	r3, [pc, #68]	; (4114 <hif_set_rx_done+0x64>)
    40ce:	4798      	blx	r3
    40d0:	0003      	movs	r3, r0
    40d2:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    40d4:	1dfb      	adds	r3, r7, #7
    40d6:	781b      	ldrb	r3, [r3, #0]
    40d8:	b25b      	sxtb	r3, r3
    40da:	2b00      	cmp	r3, #0
    40dc:	d10d      	bne.n	40fa <hif_set_rx_done+0x4a>
	//reg &= ~(1<<0);

	/* Set RX Done */
	reg |= (1<<1);
    40de:	683b      	ldr	r3, [r7, #0]
    40e0:	2202      	movs	r2, #2
    40e2:	4313      	orrs	r3, r2
    40e4:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    40e6:	683b      	ldr	r3, [r7, #0]
    40e8:	1dfc      	adds	r4, r7, #7
    40ea:	4a09      	ldr	r2, [pc, #36]	; (4110 <hif_set_rx_done+0x60>)
    40ec:	0019      	movs	r1, r3
    40ee:	0010      	movs	r0, r2
    40f0:	4b09      	ldr	r3, [pc, #36]	; (4118 <hif_set_rx_done+0x68>)
    40f2:	4798      	blx	r3
    40f4:	0003      	movs	r3, r0
    40f6:	7023      	strb	r3, [r4, #0]
    40f8:	e000      	b.n	40fc <hif_set_rx_done+0x4c>
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
	if(ret != M2M_SUCCESS)goto ERR1;
    40fa:	46c0      	nop			; (mov r8, r8)
	if(ret != M2M_SUCCESS)goto ERR1;
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
	return ret;
    40fc:	1dfb      	adds	r3, r7, #7
    40fe:	781b      	ldrb	r3, [r3, #0]
    4100:	b25b      	sxtb	r3, r3

}
    4102:	0018      	movs	r0, r3
    4104:	46bd      	mov	sp, r7
    4106:	b003      	add	sp, #12
    4108:	bd90      	pop	{r4, r7, pc}
    410a:	46c0      	nop			; (mov r8, r8)
    410c:	00003719 	.word	0x00003719
    4110:	00001070 	.word	0x00001070
    4114:	00006245 	.word	0x00006245
    4118:	00006269 	.word	0x00006269

0000411c <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    411c:	b580      	push	{r7, lr}
    411e:	b082      	sub	sp, #8
    4120:	af00      	add	r7, sp, #0
    4122:	603a      	str	r2, [r7, #0]
    4124:	1dfb      	adds	r3, r7, #7
    4126:	1c02      	adds	r2, r0, #0
    4128:	701a      	strb	r2, [r3, #0]
    412a:	1d3b      	adds	r3, r7, #4
    412c:	1c0a      	adds	r2, r1, #0
    412e:	801a      	strh	r2, [r3, #0]


}
    4130:	46c0      	nop			; (mov r8, r8)
    4132:	46bd      	mov	sp, r7
    4134:	b002      	add	sp, #8
    4136:	bd80      	pop	{r7, pc}

00004138 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
    4138:	b590      	push	{r4, r7, lr}
    413a:	b083      	sub	sp, #12
    413c:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    413e:	1dfb      	adds	r3, r7, #7
    4140:	2200      	movs	r2, #0
    4142:	701a      	strb	r2, [r3, #0]
	if(gu8ChipSleep == 0)
    4144:	4b1c      	ldr	r3, [pc, #112]	; (41b8 <hif_chip_wake+0x80>)
    4146:	781b      	ldrb	r3, [r3, #0]
    4148:	b2db      	uxtb	r3, r3
    414a:	2b00      	cmp	r3, #0
    414c:	d121      	bne.n	4192 <hif_chip_wake+0x5a>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
    414e:	4b1b      	ldr	r3, [pc, #108]	; (41bc <hif_chip_wake+0x84>)
    4150:	781b      	ldrb	r3, [r3, #0]
    4152:	b2db      	uxtb	r3, r3
    4154:	2b03      	cmp	r3, #3
    4156:	d004      	beq.n	4162 <hif_chip_wake+0x2a>
    4158:	4b18      	ldr	r3, [pc, #96]	; (41bc <hif_chip_wake+0x84>)
    415a:	781b      	ldrb	r3, [r3, #0]
    415c:	b2db      	uxtb	r3, r3
    415e:	2b04      	cmp	r3, #4
    4160:	d117      	bne.n	4192 <hif_chip_wake+0x5a>
		{
			ret = nm_clkless_wake();
    4162:	1dfc      	adds	r4, r7, #7
    4164:	4b16      	ldr	r3, [pc, #88]	; (41c0 <hif_chip_wake+0x88>)
    4166:	4798      	blx	r3
    4168:	0003      	movs	r3, r0
    416a:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    416c:	1dfb      	adds	r3, r7, #7
    416e:	781b      	ldrb	r3, [r3, #0]
    4170:	b25b      	sxtb	r3, r3
    4172:	2b00      	cmp	r3, #0
    4174:	d115      	bne.n	41a2 <hif_chip_wake+0x6a>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
    4176:	1dfc      	adds	r4, r7, #7
    4178:	4a12      	ldr	r2, [pc, #72]	; (41c4 <hif_chip_wake+0x8c>)
    417a:	4b13      	ldr	r3, [pc, #76]	; (41c8 <hif_chip_wake+0x90>)
    417c:	0011      	movs	r1, r2
    417e:	0018      	movs	r0, r3
    4180:	4b12      	ldr	r3, [pc, #72]	; (41cc <hif_chip_wake+0x94>)
    4182:	4798      	blx	r3
    4184:	0003      	movs	r3, r0
    4186:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    4188:	1dfb      	adds	r3, r7, #7
    418a:	781b      	ldrb	r3, [r3, #0]
    418c:	b25b      	sxtb	r3, r3
    418e:	2b00      	cmp	r3, #0
    4190:	d109      	bne.n	41a6 <hif_chip_wake+0x6e>
		}
		else
		{
		}
	}
	gu8ChipSleep++;
    4192:	4b09      	ldr	r3, [pc, #36]	; (41b8 <hif_chip_wake+0x80>)
    4194:	781b      	ldrb	r3, [r3, #0]
    4196:	b2db      	uxtb	r3, r3
    4198:	3301      	adds	r3, #1
    419a:	b2da      	uxtb	r2, r3
    419c:	4b06      	ldr	r3, [pc, #24]	; (41b8 <hif_chip_wake+0x80>)
    419e:	701a      	strb	r2, [r3, #0]
    41a0:	e002      	b.n	41a8 <hif_chip_wake+0x70>
	if(gu8ChipSleep == 0)
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
		{
			ret = nm_clkless_wake();
			if(ret != M2M_SUCCESS)goto ERR1;
    41a2:	46c0      	nop			; (mov r8, r8)
    41a4:	e000      	b.n	41a8 <hif_chip_wake+0x70>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
			if(ret != M2M_SUCCESS)goto ERR1;
    41a6:	46c0      	nop			; (mov r8, r8)
		{
		}
	}
	gu8ChipSleep++;
ERR1:
	return ret;
    41a8:	1dfb      	adds	r3, r7, #7
    41aa:	781b      	ldrb	r3, [r3, #0]
    41ac:	b25b      	sxtb	r3, r3
}
    41ae:	0018      	movs	r0, r3
    41b0:	46bd      	mov	sp, r7
    41b2:	b003      	add	sp, #12
    41b4:	bd90      	pop	{r4, r7, pc}
    41b6:	46c0      	nop			; (mov r8, r8)
    41b8:	200000e5 	.word	0x200000e5
    41bc:	200000e4 	.word	0x200000e4
    41c0:	00005919 	.word	0x00005919
    41c4:	00005678 	.word	0x00005678
    41c8:	00001074 	.word	0x00001074
    41cc:	00006269 	.word	0x00006269

000041d0 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
    41d0:	b590      	push	{r4, r7, lr}
    41d2:	b083      	sub	sp, #12
    41d4:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    41d6:	1dfb      	adds	r3, r7, #7
    41d8:	2200      	movs	r2, #0
    41da:	701a      	strb	r2, [r3, #0]

	if(gu8ChipSleep >= 1)
    41dc:	4b29      	ldr	r3, [pc, #164]	; (4284 <hif_chip_sleep+0xb4>)
    41de:	781b      	ldrb	r3, [r3, #0]
    41e0:	b2db      	uxtb	r3, r3
    41e2:	2b00      	cmp	r3, #0
    41e4:	d006      	beq.n	41f4 <hif_chip_sleep+0x24>
	{
		gu8ChipSleep--;
    41e6:	4b27      	ldr	r3, [pc, #156]	; (4284 <hif_chip_sleep+0xb4>)
    41e8:	781b      	ldrb	r3, [r3, #0]
    41ea:	b2db      	uxtb	r3, r3
    41ec:	3b01      	subs	r3, #1
    41ee:	b2da      	uxtb	r2, r3
    41f0:	4b24      	ldr	r3, [pc, #144]	; (4284 <hif_chip_sleep+0xb4>)
    41f2:	701a      	strb	r2, [r3, #0]
	}
	
	if(gu8ChipSleep == 0)
    41f4:	4b23      	ldr	r3, [pc, #140]	; (4284 <hif_chip_sleep+0xb4>)
    41f6:	781b      	ldrb	r3, [r3, #0]
    41f8:	b2db      	uxtb	r3, r3
    41fa:	2b00      	cmp	r3, #0
    41fc:	d13a      	bne.n	4274 <hif_chip_sleep+0xa4>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
    41fe:	4b22      	ldr	r3, [pc, #136]	; (4288 <hif_chip_sleep+0xb8>)
    4200:	781b      	ldrb	r3, [r3, #0]
    4202:	b2db      	uxtb	r3, r3
    4204:	2b03      	cmp	r3, #3
    4206:	d004      	beq.n	4212 <hif_chip_sleep+0x42>
    4208:	4b1f      	ldr	r3, [pc, #124]	; (4288 <hif_chip_sleep+0xb8>)
    420a:	781b      	ldrb	r3, [r3, #0]
    420c:	b2db      	uxtb	r3, r3
    420e:	2b04      	cmp	r3, #4
    4210:	d130      	bne.n	4274 <hif_chip_sleep+0xa4>
		{
			uint32 reg = 0;
    4212:	2300      	movs	r3, #0
    4214:	603b      	str	r3, [r7, #0]
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
    4216:	1dfc      	adds	r4, r7, #7
    4218:	4a1c      	ldr	r2, [pc, #112]	; (428c <hif_chip_sleep+0xbc>)
    421a:	4b1d      	ldr	r3, [pc, #116]	; (4290 <hif_chip_sleep+0xc0>)
    421c:	0011      	movs	r1, r2
    421e:	0018      	movs	r0, r3
    4220:	4b1c      	ldr	r3, [pc, #112]	; (4294 <hif_chip_sleep+0xc4>)
    4222:	4798      	blx	r3
    4224:	0003      	movs	r3, r0
    4226:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    4228:	1dfb      	adds	r3, r7, #7
    422a:	781b      	ldrb	r3, [r3, #0]
    422c:	b25b      	sxtb	r3, r3
    422e:	2b00      	cmp	r3, #0
    4230:	d11d      	bne.n	426e <hif_chip_sleep+0x9e>
			/* Clear bit 1 */
			ret = nm_read_reg_with_ret(0x1, &reg);
    4232:	1dfc      	adds	r4, r7, #7
    4234:	003b      	movs	r3, r7
    4236:	0019      	movs	r1, r3
    4238:	2001      	movs	r0, #1
    423a:	4b17      	ldr	r3, [pc, #92]	; (4298 <hif_chip_sleep+0xc8>)
    423c:	4798      	blx	r3
    423e:	0003      	movs	r3, r0
    4240:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS)goto ERR1;
    4242:	1dfb      	adds	r3, r7, #7
    4244:	781b      	ldrb	r3, [r3, #0]
    4246:	b25b      	sxtb	r3, r3
    4248:	2b00      	cmp	r3, #0
    424a:	d112      	bne.n	4272 <hif_chip_sleep+0xa2>
			if(reg&0x2)
    424c:	683b      	ldr	r3, [r7, #0]
    424e:	2202      	movs	r2, #2
    4250:	4013      	ands	r3, r2
    4252:	d00f      	beq.n	4274 <hif_chip_sleep+0xa4>
			{
				reg &=~(1 << 1);
    4254:	683b      	ldr	r3, [r7, #0]
    4256:	2202      	movs	r2, #2
    4258:	4393      	bics	r3, r2
    425a:	603b      	str	r3, [r7, #0]
				ret = nm_write_reg(0x1, reg);
    425c:	683b      	ldr	r3, [r7, #0]
    425e:	1dfc      	adds	r4, r7, #7
    4260:	0019      	movs	r1, r3
    4262:	2001      	movs	r0, #1
    4264:	4b0b      	ldr	r3, [pc, #44]	; (4294 <hif_chip_sleep+0xc4>)
    4266:	4798      	blx	r3
    4268:	0003      	movs	r3, r0
    426a:	7023      	strb	r3, [r4, #0]
    426c:	e002      	b.n	4274 <hif_chip_sleep+0xa4>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
		{
			uint32 reg = 0;
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
			if(ret != M2M_SUCCESS)goto ERR1;
    426e:	46c0      	nop			; (mov r8, r8)
    4270:	e000      	b.n	4274 <hif_chip_sleep+0xa4>
			/* Clear bit 1 */
			ret = nm_read_reg_with_ret(0x1, &reg);
			if(ret != M2M_SUCCESS)goto ERR1;
    4272:	46c0      	nop			; (mov r8, r8)
		else
		{
		}
	}
ERR1:
	return ret;
    4274:	1dfb      	adds	r3, r7, #7
    4276:	781b      	ldrb	r3, [r3, #0]
    4278:	b25b      	sxtb	r3, r3
}
    427a:	0018      	movs	r0, r3
    427c:	46bd      	mov	sp, r7
    427e:	b003      	add	sp, #12
    4280:	bd90      	pop	{r4, r7, pc}
    4282:	46c0      	nop			; (mov r8, r8)
    4284:	200000e5 	.word	0x200000e5
    4288:	200000e4 	.word	0x200000e4
    428c:	00004321 	.word	0x00004321
    4290:	00001074 	.word	0x00001074
    4294:	00006269 	.word	0x00006269
    4298:	00006245 	.word	0x00006245

0000429c <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
    429c:	b580      	push	{r7, lr}
    429e:	b082      	sub	sp, #8
    42a0:	af00      	add	r7, sp, #0
    42a2:	6078      	str	r0, [r7, #4]
	pfWifiCb = NULL;
    42a4:	4b0e      	ldr	r3, [pc, #56]	; (42e0 <hif_init+0x44>)
    42a6:	2200      	movs	r2, #0
    42a8:	601a      	str	r2, [r3, #0]
	pfIpCb = NULL;
    42aa:	4b0e      	ldr	r3, [pc, #56]	; (42e4 <hif_init+0x48>)
    42ac:	2200      	movs	r2, #0
    42ae:	601a      	str	r2, [r3, #0]

	gu8ChipSleep = 0;
    42b0:	4b0d      	ldr	r3, [pc, #52]	; (42e8 <hif_init+0x4c>)
    42b2:	2200      	movs	r2, #0
    42b4:	701a      	strb	r2, [r3, #0]
	gu8ChipMode = M2M_NO_PS;
    42b6:	4b0d      	ldr	r3, [pc, #52]	; (42ec <hif_init+0x50>)
    42b8:	2200      	movs	r2, #0
    42ba:	701a      	strb	r2, [r3, #0]

	gu8Interrupt = 0;
    42bc:	4b0c      	ldr	r3, [pc, #48]	; (42f0 <hif_init+0x54>)
    42be:	2200      	movs	r2, #0
    42c0:	701a      	strb	r2, [r3, #0]
	nm_bsp_register_isr(isr);
    42c2:	4b0c      	ldr	r3, [pc, #48]	; (42f4 <hif_init+0x58>)
    42c4:	0018      	movs	r0, r3
    42c6:	4b0c      	ldr	r3, [pc, #48]	; (42f8 <hif_init+0x5c>)
    42c8:	4798      	blx	r3

	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
    42ca:	4b0c      	ldr	r3, [pc, #48]	; (42fc <hif_init+0x60>)
    42cc:	0019      	movs	r1, r3
    42ce:	2003      	movs	r0, #3
    42d0:	4b0b      	ldr	r3, [pc, #44]	; (4300 <hif_init+0x64>)
    42d2:	4798      	blx	r3

	return M2M_SUCCESS;
    42d4:	2300      	movs	r3, #0
}
    42d6:	0018      	movs	r0, r3
    42d8:	46bd      	mov	sp, r7
    42da:	b002      	add	sp, #8
    42dc:	bd80      	pop	{r7, pc}
    42de:	46c0      	nop			; (mov r8, r8)
    42e0:	200000e8 	.word	0x200000e8
    42e4:	200000ec 	.word	0x200000ec
    42e8:	200000e5 	.word	0x200000e5
    42ec:	200000e4 	.word	0x200000e4
    42f0:	200000e7 	.word	0x200000e7
    42f4:	00004095 	.word	0x00004095
    42f8:	000036a1 	.word	0x000036a1
    42fc:	0000411d 	.word	0x0000411d
    4300:	00004cdd 	.word	0x00004cdd

00004304 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
    4304:	b590      	push	{r4, r7, lr}
    4306:	b089      	sub	sp, #36	; 0x24
    4308:	af00      	add	r7, sp, #0
    430a:	0004      	movs	r4, r0
    430c:	0008      	movs	r0, r1
    430e:	603a      	str	r2, [r7, #0]
    4310:	0019      	movs	r1, r3
    4312:	1dfb      	adds	r3, r7, #7
    4314:	1c22      	adds	r2, r4, #0
    4316:	701a      	strb	r2, [r3, #0]
    4318:	1dbb      	adds	r3, r7, #6
    431a:	1c02      	adds	r2, r0, #0
    431c:	701a      	strb	r2, [r3, #0]
    431e:	1d3b      	adds	r3, r7, #4
    4320:	1c0a      	adds	r2, r1, #0
    4322:	801a      	strh	r2, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
    4324:	231f      	movs	r3, #31
    4326:	18fb      	adds	r3, r7, r3
    4328:	22ff      	movs	r2, #255	; 0xff
    432a:	701a      	strb	r2, [r3, #0]
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
    432c:	1dbb      	adds	r3, r7, #6
    432e:	781b      	ldrb	r3, [r3, #0]
    4330:	227f      	movs	r2, #127	; 0x7f
    4332:	4013      	ands	r3, r2
    4334:	b2da      	uxtb	r2, r3
    4336:	2318      	movs	r3, #24
    4338:	18fb      	adds	r3, r7, r3
    433a:	705a      	strb	r2, [r3, #1]
	strHif.u8Gid		= u8Gid;
    433c:	2318      	movs	r3, #24
    433e:	18fb      	adds	r3, r7, r3
    4340:	1dfa      	adds	r2, r7, #7
    4342:	7812      	ldrb	r2, [r2, #0]
    4344:	701a      	strb	r2, [r3, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
    4346:	2318      	movs	r3, #24
    4348:	18fb      	adds	r3, r7, r3
    434a:	2208      	movs	r2, #8
    434c:	805a      	strh	r2, [r3, #2]
	if(pu8DataBuf != NULL)
    434e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    4350:	2b00      	cmp	r3, #0
    4352:	d011      	beq.n	4378 <hif_send+0x74>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
    4354:	2318      	movs	r3, #24
    4356:	18fb      	adds	r3, r7, r3
    4358:	885b      	ldrh	r3, [r3, #2]
    435a:	b29a      	uxth	r2, r3
    435c:	2338      	movs	r3, #56	; 0x38
    435e:	18f9      	adds	r1, r7, r3
    4360:	2334      	movs	r3, #52	; 0x34
    4362:	18fb      	adds	r3, r7, r3
    4364:	8809      	ldrh	r1, [r1, #0]
    4366:	881b      	ldrh	r3, [r3, #0]
    4368:	18cb      	adds	r3, r1, r3
    436a:	b29b      	uxth	r3, r3
    436c:	18d3      	adds	r3, r2, r3
    436e:	b29a      	uxth	r2, r3
    4370:	2318      	movs	r3, #24
    4372:	18fb      	adds	r3, r7, r3
    4374:	805a      	strh	r2, [r3, #2]
    4376:	e00a      	b.n	438e <hif_send+0x8a>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
    4378:	2318      	movs	r3, #24
    437a:	18fb      	adds	r3, r7, r3
    437c:	885b      	ldrh	r3, [r3, #2]
    437e:	b29a      	uxth	r2, r3
    4380:	1d3b      	adds	r3, r7, #4
    4382:	881b      	ldrh	r3, [r3, #0]
    4384:	18d3      	adds	r3, r2, r3
    4386:	b29a      	uxth	r2, r3
    4388:	2318      	movs	r3, #24
    438a:	18fb      	adds	r3, r7, r3
    438c:	805a      	strh	r2, [r3, #2]
	}
	ret = hif_chip_wake();
    438e:	231f      	movs	r3, #31
    4390:	18fc      	adds	r4, r7, r3
    4392:	4b9b      	ldr	r3, [pc, #620]	; (4600 <hif_send+0x2fc>)
    4394:	4798      	blx	r3
    4396:	0003      	movs	r3, r0
    4398:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
    439a:	231f      	movs	r3, #31
    439c:	18fb      	adds	r3, r7, r3
    439e:	781b      	ldrb	r3, [r3, #0]
    43a0:	b25b      	sxtb	r3, r3
    43a2:	2b00      	cmp	r3, #0
    43a4:	d000      	beq.n	43a8 <hif_send+0xa4>
    43a6:	e103      	b.n	45b0 <hif_send+0x2ac>
	{
		volatile uint32 reg, dma_addr = 0;
    43a8:	2300      	movs	r3, #0
    43aa:	613b      	str	r3, [r7, #16]
		volatile uint16 cnt = 0;
    43ac:	230e      	movs	r3, #14
    43ae:	18fb      	adds	r3, r7, r3
    43b0:	2200      	movs	r2, #0
    43b2:	801a      	strh	r2, [r3, #0]

		reg = 0UL;
    43b4:	2300      	movs	r3, #0
    43b6:	617b      	str	r3, [r7, #20]
		reg |= (uint32)u8Gid;
    43b8:	1dfb      	adds	r3, r7, #7
    43ba:	781a      	ldrb	r2, [r3, #0]
    43bc:	697b      	ldr	r3, [r7, #20]
    43be:	4313      	orrs	r3, r2
    43c0:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)u8Opcode<<8);
    43c2:	1dbb      	adds	r3, r7, #6
    43c4:	781b      	ldrb	r3, [r3, #0]
    43c6:	021a      	lsls	r2, r3, #8
    43c8:	697b      	ldr	r3, [r7, #20]
    43ca:	4313      	orrs	r3, r2
    43cc:	617b      	str	r3, [r7, #20]
		reg |= ((uint32)strHif.u16Length<<16);
    43ce:	2318      	movs	r3, #24
    43d0:	18fb      	adds	r3, r7, r3
    43d2:	885b      	ldrh	r3, [r3, #2]
    43d4:	b29b      	uxth	r3, r3
    43d6:	041a      	lsls	r2, r3, #16
    43d8:	697b      	ldr	r3, [r7, #20]
    43da:	4313      	orrs	r3, r2
    43dc:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(NMI_STATE_REG,reg);
    43de:	697b      	ldr	r3, [r7, #20]
    43e0:	221f      	movs	r2, #31
    43e2:	18bc      	adds	r4, r7, r2
    43e4:	4a87      	ldr	r2, [pc, #540]	; (4604 <hif_send+0x300>)
    43e6:	0019      	movs	r1, r3
    43e8:	0010      	movs	r0, r2
    43ea:	4b87      	ldr	r3, [pc, #540]	; (4608 <hif_send+0x304>)
    43ec:	4798      	blx	r3
    43ee:	0003      	movs	r3, r0
    43f0:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS != ret) goto ERR1;
    43f2:	231f      	movs	r3, #31
    43f4:	18fb      	adds	r3, r7, r3
    43f6:	781b      	ldrb	r3, [r3, #0]
    43f8:	b25b      	sxtb	r3, r3
    43fa:	2b00      	cmp	r3, #0
    43fc:	d000      	beq.n	4400 <hif_send+0xfc>
    43fe:	e0ee      	b.n	45de <hif_send+0x2da>


		reg = 0;
    4400:	2300      	movs	r3, #0
    4402:	617b      	str	r3, [r7, #20]
		reg |= (1<<1);
    4404:	697b      	ldr	r3, [r7, #20]
    4406:	2202      	movs	r2, #2
    4408:	4313      	orrs	r3, r2
    440a:	617b      	str	r3, [r7, #20]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
    440c:	697b      	ldr	r3, [r7, #20]
    440e:	221f      	movs	r2, #31
    4410:	18bc      	adds	r4, r7, r2
    4412:	4a7e      	ldr	r2, [pc, #504]	; (460c <hif_send+0x308>)
    4414:	0019      	movs	r1, r3
    4416:	0010      	movs	r0, r2
    4418:	4b7b      	ldr	r3, [pc, #492]	; (4608 <hif_send+0x304>)
    441a:	4798      	blx	r3
    441c:	0003      	movs	r3, r0
    441e:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS != ret) goto ERR1;
    4420:	231f      	movs	r3, #31
    4422:	18fb      	adds	r3, r7, r3
    4424:	781b      	ldrb	r3, [r3, #0]
    4426:	b25b      	sxtb	r3, r3
    4428:	2b00      	cmp	r3, #0
    442a:	d000      	beq.n	442e <hif_send+0x12a>
    442c:	e0d9      	b.n	45e2 <hif_send+0x2de>
		dma_addr = 0;
    442e:	2300      	movs	r3, #0
    4430:	613b      	str	r3, [r7, #16]

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
    4432:	230e      	movs	r3, #14
    4434:	18fb      	adds	r3, r7, r3
    4436:	2200      	movs	r2, #0
    4438:	801a      	strh	r2, [r3, #0]
    443a:	e031      	b.n	44a0 <hif_send+0x19c>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
    443c:	231f      	movs	r3, #31
    443e:	18fc      	adds	r4, r7, r3
    4440:	2314      	movs	r3, #20
    4442:	18fb      	adds	r3, r7, r3
    4444:	4a71      	ldr	r2, [pc, #452]	; (460c <hif_send+0x308>)
    4446:	0019      	movs	r1, r3
    4448:	0010      	movs	r0, r2
    444a:	4b71      	ldr	r3, [pc, #452]	; (4610 <hif_send+0x30c>)
    444c:	4798      	blx	r3
    444e:	0003      	movs	r3, r0
    4450:	7023      	strb	r3, [r4, #0]
			if(ret != M2M_SUCCESS) break;
    4452:	231f      	movs	r3, #31
    4454:	18fb      	adds	r3, r7, r3
    4456:	781b      	ldrb	r3, [r3, #0]
    4458:	b25b      	sxtb	r3, r3
    445a:	2b00      	cmp	r3, #0
    445c:	d128      	bne.n	44b0 <hif_send+0x1ac>
			if (!(reg & 0x2))
    445e:	697b      	ldr	r3, [r7, #20]
    4460:	2202      	movs	r2, #2
    4462:	4013      	ands	r3, r2
    4464:	d113      	bne.n	448e <hif_send+0x18a>
			{
				ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
    4466:	231f      	movs	r3, #31
    4468:	18fc      	adds	r4, r7, r3
    446a:	2310      	movs	r3, #16
    446c:	18fb      	adds	r3, r7, r3
    446e:	4a69      	ldr	r2, [pc, #420]	; (4614 <hif_send+0x310>)
    4470:	0019      	movs	r1, r3
    4472:	0010      	movs	r0, r2
    4474:	4b66      	ldr	r3, [pc, #408]	; (4610 <hif_send+0x30c>)
    4476:	4798      	blx	r3
    4478:	0003      	movs	r3, r0
    447a:	7023      	strb	r3, [r4, #0]
				if(ret != M2M_SUCCESS) {
    447c:	231f      	movs	r3, #31
    447e:	18fb      	adds	r3, r7, r3
    4480:	781b      	ldrb	r3, [r3, #0]
    4482:	b25b      	sxtb	r3, r3
    4484:	2b00      	cmp	r3, #0
    4486:	d015      	beq.n	44b4 <hif_send+0x1b0>
					/*in case of read error clear the dma address and return error*/
					dma_addr = 0;
    4488:	2300      	movs	r3, #0
    448a:	613b      	str	r3, [r7, #16]
				}
				/*in case of success break */
				break;
    448c:	e012      	b.n	44b4 <hif_send+0x1b0>
		if(M2M_SUCCESS != ret) goto ERR1;
		dma_addr = 0;

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
    448e:	230e      	movs	r3, #14
    4490:	18fb      	adds	r3, r7, r3
    4492:	881b      	ldrh	r3, [r3, #0]
    4494:	b29b      	uxth	r3, r3
    4496:	3301      	adds	r3, #1
    4498:	b29a      	uxth	r2, r3
    449a:	230e      	movs	r3, #14
    449c:	18fb      	adds	r3, r7, r3
    449e:	801a      	strh	r2, [r3, #0]
    44a0:	230e      	movs	r3, #14
    44a2:	18fb      	adds	r3, r7, r3
    44a4:	881b      	ldrh	r3, [r3, #0]
    44a6:	b29b      	uxth	r3, r3
    44a8:	4a5b      	ldr	r2, [pc, #364]	; (4618 <hif_send+0x314>)
    44aa:	4293      	cmp	r3, r2
    44ac:	d9c6      	bls.n	443c <hif_send+0x138>
    44ae:	e002      	b.n	44b6 <hif_send+0x1b2>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
			if(ret != M2M_SUCCESS) break;
    44b0:	46c0      	nop			; (mov r8, r8)
    44b2:	e000      	b.n	44b6 <hif_send+0x1b2>
				if(ret != M2M_SUCCESS) {
					/*in case of read error clear the dma address and return error*/
					dma_addr = 0;
				}
				/*in case of success break */
				break;
    44b4:	46c0      	nop			; (mov r8, r8)
			}
		}
		//nm_bsp_interrupt_ctrl(1);

		if (dma_addr != 0)
    44b6:	693b      	ldr	r3, [r7, #16]
    44b8:	2b00      	cmp	r3, #0
    44ba:	d100      	bne.n	44be <hif_send+0x1ba>
    44bc:	e073      	b.n	45a6 <hif_send+0x2a2>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
    44be:	693b      	ldr	r3, [r7, #16]
    44c0:	60bb      	str	r3, [r7, #8]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
    44c2:	2318      	movs	r3, #24
    44c4:	18fb      	adds	r3, r7, r3
    44c6:	885b      	ldrh	r3, [r3, #2]
    44c8:	b29a      	uxth	r2, r3
    44ca:	2318      	movs	r3, #24
    44cc:	18fb      	adds	r3, r7, r3
    44ce:	805a      	strh	r2, [r3, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
    44d0:	68bb      	ldr	r3, [r7, #8]
    44d2:	221f      	movs	r2, #31
    44d4:	18bc      	adds	r4, r7, r2
    44d6:	2218      	movs	r2, #24
    44d8:	18b9      	adds	r1, r7, r2
    44da:	2208      	movs	r2, #8
    44dc:	0018      	movs	r0, r3
    44de:	4b4f      	ldr	r3, [pc, #316]	; (461c <hif_send+0x318>)
    44e0:	4798      	blx	r3
    44e2:	0003      	movs	r3, r0
    44e4:	7023      	strb	r3, [r4, #0]
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
    44e6:	231f      	movs	r3, #31
    44e8:	18fb      	adds	r3, r7, r3
    44ea:	781b      	ldrb	r3, [r3, #0]
    44ec:	b25b      	sxtb	r3, r3
    44ee:	2b00      	cmp	r3, #0
    44f0:	d000      	beq.n	44f4 <hif_send+0x1f0>
    44f2:	e078      	b.n	45e6 <hif_send+0x2e2>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
    44f4:	68bb      	ldr	r3, [r7, #8]
    44f6:	3308      	adds	r3, #8
    44f8:	60bb      	str	r3, [r7, #8]
			if(pu8CtrlBuf != NULL)
    44fa:	683b      	ldr	r3, [r7, #0]
    44fc:	2b00      	cmp	r3, #0
    44fe:	d015      	beq.n	452c <hif_send+0x228>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
    4500:	68b8      	ldr	r0, [r7, #8]
    4502:	1d3b      	adds	r3, r7, #4
    4504:	881a      	ldrh	r2, [r3, #0]
    4506:	231f      	movs	r3, #31
    4508:	18fc      	adds	r4, r7, r3
    450a:	683b      	ldr	r3, [r7, #0]
    450c:	0019      	movs	r1, r3
    450e:	4b43      	ldr	r3, [pc, #268]	; (461c <hif_send+0x318>)
    4510:	4798      	blx	r3
    4512:	0003      	movs	r3, r0
    4514:	7023      	strb	r3, [r4, #0]
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
    4516:	231f      	movs	r3, #31
    4518:	18fb      	adds	r3, r7, r3
    451a:	781b      	ldrb	r3, [r3, #0]
    451c:	b25b      	sxtb	r3, r3
    451e:	2b00      	cmp	r3, #0
    4520:	d163      	bne.n	45ea <hif_send+0x2e6>
				u32CurrAddr += u16CtrlBufSize;
    4522:	1d3b      	adds	r3, r7, #4
    4524:	881a      	ldrh	r2, [r3, #0]
    4526:	68bb      	ldr	r3, [r7, #8]
    4528:	18d3      	adds	r3, r2, r3
    452a:	60bb      	str	r3, [r7, #8]
			}
			if(pu8DataBuf != NULL)
    452c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    452e:	2b00      	cmp	r3, #0
    4530:	d021      	beq.n	4576 <hif_send+0x272>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
    4532:	2338      	movs	r3, #56	; 0x38
    4534:	18fb      	adds	r3, r7, r3
    4536:	881a      	ldrh	r2, [r3, #0]
    4538:	1d3b      	adds	r3, r7, #4
    453a:	881b      	ldrh	r3, [r3, #0]
    453c:	1ad3      	subs	r3, r2, r3
    453e:	001a      	movs	r2, r3
    4540:	68bb      	ldr	r3, [r7, #8]
    4542:	18d3      	adds	r3, r2, r3
    4544:	60bb      	str	r3, [r7, #8]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
    4546:	68b8      	ldr	r0, [r7, #8]
    4548:	2334      	movs	r3, #52	; 0x34
    454a:	18fb      	adds	r3, r7, r3
    454c:	881a      	ldrh	r2, [r3, #0]
    454e:	231f      	movs	r3, #31
    4550:	18fc      	adds	r4, r7, r3
    4552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    4554:	0019      	movs	r1, r3
    4556:	4b31      	ldr	r3, [pc, #196]	; (461c <hif_send+0x318>)
    4558:	4798      	blx	r3
    455a:	0003      	movs	r3, r0
    455c:	7023      	strb	r3, [r4, #0]
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
    455e:	231f      	movs	r3, #31
    4560:	18fb      	adds	r3, r7, r3
    4562:	781b      	ldrb	r3, [r3, #0]
    4564:	b25b      	sxtb	r3, r3
    4566:	2b00      	cmp	r3, #0
    4568:	d141      	bne.n	45ee <hif_send+0x2ea>
				u32CurrAddr += u16DataSize;
    456a:	2334      	movs	r3, #52	; 0x34
    456c:	18fb      	adds	r3, r7, r3
    456e:	881a      	ldrh	r2, [r3, #0]
    4570:	68bb      	ldr	r3, [r7, #8]
    4572:	18d3      	adds	r3, r2, r3
    4574:	60bb      	str	r3, [r7, #8]
			}

			reg = dma_addr << 2;
    4576:	693b      	ldr	r3, [r7, #16]
    4578:	009b      	lsls	r3, r3, #2
    457a:	617b      	str	r3, [r7, #20]
			reg |= (1 << 1);
    457c:	697b      	ldr	r3, [r7, #20]
    457e:	2202      	movs	r2, #2
    4580:	4313      	orrs	r3, r2
    4582:	617b      	str	r3, [r7, #20]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
    4584:	697b      	ldr	r3, [r7, #20]
    4586:	221f      	movs	r2, #31
    4588:	18bc      	adds	r4, r7, r2
    458a:	4a25      	ldr	r2, [pc, #148]	; (4620 <hif_send+0x31c>)
    458c:	0019      	movs	r1, r3
    458e:	0010      	movs	r0, r2
    4590:	4b1d      	ldr	r3, [pc, #116]	; (4608 <hif_send+0x304>)
    4592:	4798      	blx	r3
    4594:	0003      	movs	r3, r0
    4596:	7023      	strb	r3, [r4, #0]
			if(M2M_SUCCESS != ret) goto ERR1;
    4598:	231f      	movs	r3, #31
    459a:	18fb      	adds	r3, r7, r3
    459c:	781b      	ldrb	r3, [r3, #0]
    459e:	b25b      	sxtb	r3, r3
    45a0:	2b00      	cmp	r3, #0
    45a2:	d015      	beq.n	45d0 <hif_send+0x2cc>
    45a4:	e024      	b.n	45f0 <hif_send+0x2ec>
		}
		else
		{
			M2M_DBG("Failed to alloc rx size\r");
			ret =  M2M_ERR_MEM_ALLOC;
    45a6:	231f      	movs	r3, #31
    45a8:	18fb      	adds	r3, r7, r3
    45aa:	22fd      	movs	r2, #253	; 0xfd
    45ac:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    45ae:	e01f      	b.n	45f0 <hif_send+0x2ec>
		}

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
    45b0:	23a0      	movs	r3, #160	; 0xa0
    45b2:	33ff      	adds	r3, #255	; 0xff
    45b4:	001a      	movs	r2, r3
    45b6:	491b      	ldr	r1, [pc, #108]	; (4624 <hif_send+0x320>)
    45b8:	4b1b      	ldr	r3, [pc, #108]	; (4628 <hif_send+0x324>)
    45ba:	0018      	movs	r0, r3
    45bc:	4b1b      	ldr	r3, [pc, #108]	; (462c <hif_send+0x328>)
    45be:	4798      	blx	r3
    45c0:	4b1b      	ldr	r3, [pc, #108]	; (4630 <hif_send+0x32c>)
    45c2:	0018      	movs	r0, r3
    45c4:	4b1b      	ldr	r3, [pc, #108]	; (4634 <hif_send+0x330>)
    45c6:	4798      	blx	r3
    45c8:	200d      	movs	r0, #13
    45ca:	4b1b      	ldr	r3, [pc, #108]	; (4638 <hif_send+0x334>)
    45cc:	4798      	blx	r3
		goto ERR1;
    45ce:	e00f      	b.n	45f0 <hif_send+0x2ec>
	}
	ret = hif_chip_sleep();
    45d0:	231f      	movs	r3, #31
    45d2:	18fc      	adds	r4, r7, r3
    45d4:	4b19      	ldr	r3, [pc, #100]	; (463c <hif_send+0x338>)
    45d6:	4798      	blx	r3
    45d8:	0003      	movs	r3, r0
    45da:	7023      	strb	r3, [r4, #0]
    45dc:	e008      	b.n	45f0 <hif_send+0x2ec>
		reg = 0UL;
		reg |= (uint32)u8Gid;
		reg |= ((uint32)u8Opcode<<8);
		reg |= ((uint32)strHif.u16Length<<16);
		ret = nm_write_reg(NMI_STATE_REG,reg);
		if(M2M_SUCCESS != ret) goto ERR1;
    45de:	46c0      	nop			; (mov r8, r8)
    45e0:	e006      	b.n	45f0 <hif_send+0x2ec>


		reg = 0;
		reg |= (1<<1);
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
		if(M2M_SUCCESS != ret) goto ERR1;
    45e2:	46c0      	nop			; (mov r8, r8)
    45e4:	e004      	b.n	45f0 <hif_send+0x2ec>
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
    45e6:	46c0      	nop			; (mov r8, r8)
    45e8:	e002      	b.n	45f0 <hif_send+0x2ec>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
    45ea:	46c0      	nop			; (mov r8, r8)
    45ec:	e000      	b.n	45f0 <hif_send+0x2ec>
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
    45ee:	46c0      	nop			; (mov r8, r8)
		goto ERR1;
	}
	ret = hif_chip_sleep();

ERR1:
	return ret;
    45f0:	231f      	movs	r3, #31
    45f2:	18fb      	adds	r3, r7, r3
    45f4:	781b      	ldrb	r3, [r3, #0]
    45f6:	b25b      	sxtb	r3, r3
}
    45f8:	0018      	movs	r0, r3
    45fa:	46bd      	mov	sp, r7
    45fc:	b009      	add	sp, #36	; 0x24
    45fe:	bd90      	pop	{r4, r7, pc}
    4600:	00004139 	.word	0x00004139
    4604:	0000108c 	.word	0x0000108c
    4608:	00006269 	.word	0x00006269
    460c:	00001078 	.word	0x00001078
    4610:	00006245 	.word	0x00006245
    4614:	00150400 	.word	0x00150400
    4618:	000003e7 	.word	0x000003e7
    461c:	000063b1 	.word	0x000063b1
    4620:	0000106c 	.word	0x0000106c
    4624:	00012fb0 	.word	0x00012fb0
    4628:	00012d50 	.word	0x00012d50
    462c:	00011525 	.word	0x00011525
    4630:	00012d64 	.word	0x00012d64
    4634:	00011645 	.word	0x00011645
    4638:	00011559 	.word	0x00011559
    463c:	000041d1 	.word	0x000041d1

00004640 <hif_isr>:
*	@date	15 July 2012
*	@return	1 in case of interrupt received else 0 will be returned
*	@version	1.0
*/
static sint8 hif_isr(void)
{
    4640:	b590      	push	{r4, r7, lr}
    4642:	b087      	sub	sp, #28
    4644:	af02      	add	r7, sp, #8
	sint8 ret = M2M_ERR_BUS_FAIL;
    4646:	230f      	movs	r3, #15
    4648:	18fb      	adds	r3, r7, r3
    464a:	22fa      	movs	r2, #250	; 0xfa
    464c:	701a      	strb	r2, [r3, #0]
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = hif_chip_wake();
    464e:	230f      	movs	r3, #15
    4650:	18fc      	adds	r4, r7, r3
    4652:	4bda      	ldr	r3, [pc, #872]	; (49bc <hif_isr+0x37c>)
    4654:	4798      	blx	r3
    4656:	0003      	movs	r3, r0
    4658:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
    465a:	230f      	movs	r3, #15
    465c:	18fb      	adds	r3, r7, r3
    465e:	781b      	ldrb	r3, [r3, #0]
    4660:	b25b      	sxtb	r3, r3
    4662:	2b00      	cmp	r3, #0
    4664:	d000      	beq.n	4668 <hif_isr+0x28>
    4666:	e192      	b.n	498e <hif_isr+0x34e>
	{
		ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
    4668:	230f      	movs	r3, #15
    466a:	18fc      	adds	r4, r7, r3
    466c:	2308      	movs	r3, #8
    466e:	18fb      	adds	r3, r7, r3
    4670:	4ad3      	ldr	r2, [pc, #844]	; (49c0 <hif_isr+0x380>)
    4672:	0019      	movs	r1, r3
    4674:	0010      	movs	r0, r2
    4676:	4bd3      	ldr	r3, [pc, #844]	; (49c4 <hif_isr+0x384>)
    4678:	4798      	blx	r3
    467a:	0003      	movs	r3, r0
    467c:	7023      	strb	r3, [r4, #0]
		if(M2M_SUCCESS == ret)
    467e:	230f      	movs	r3, #15
    4680:	18fb      	adds	r3, r7, r3
    4682:	781b      	ldrb	r3, [r3, #0]
    4684:	b25b      	sxtb	r3, r3
    4686:	2b00      	cmp	r3, #0
    4688:	d000      	beq.n	468c <hif_isr+0x4c>
    468a:	e172      	b.n	4972 <hif_isr+0x332>
		{
			if(reg & 0x1)	/* New interrupt has been received */
    468c:	68bb      	ldr	r3, [r7, #8]
    468e:	2201      	movs	r2, #1
    4690:	4013      	ands	r3, r2
    4692:	d100      	bne.n	4696 <hif_isr+0x56>
    4694:	e15c      	b.n	4950 <hif_isr+0x310>
			{
				uint16 size;

				nm_bsp_interrupt_ctrl(0);
    4696:	2000      	movs	r0, #0
    4698:	4bcb      	ldr	r3, [pc, #812]	; (49c8 <hif_isr+0x388>)
    469a:	4798      	blx	r3
				/*Clearing RX interrupt*/
				reg &= ~(1<<0);
    469c:	68bb      	ldr	r3, [r7, #8]
    469e:	2201      	movs	r2, #1
    46a0:	4393      	bics	r3, r2
    46a2:	60bb      	str	r3, [r7, #8]
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
    46a4:	68bb      	ldr	r3, [r7, #8]
    46a6:	220f      	movs	r2, #15
    46a8:	18bc      	adds	r4, r7, r2
    46aa:	4ac5      	ldr	r2, [pc, #788]	; (49c0 <hif_isr+0x380>)
    46ac:	0019      	movs	r1, r3
    46ae:	0010      	movs	r0, r2
    46b0:	4bc6      	ldr	r3, [pc, #792]	; (49cc <hif_isr+0x38c>)
    46b2:	4798      	blx	r3
    46b4:	0003      	movs	r3, r0
    46b6:	7023      	strb	r3, [r4, #0]
				if(ret != M2M_SUCCESS)goto ERR1;
    46b8:	230f      	movs	r3, #15
    46ba:	18fb      	adds	r3, r7, r3
    46bc:	781b      	ldrb	r3, [r3, #0]
    46be:	b25b      	sxtb	r3, r3
    46c0:	2b00      	cmp	r3, #0
    46c2:	d000      	beq.n	46c6 <hif_isr+0x86>
    46c4:	e1bc      	b.n	4a40 <hif_isr+0x400>
				gu8HifSizeDone = 0;
    46c6:	4bc2      	ldr	r3, [pc, #776]	; (49d0 <hif_isr+0x390>)
    46c8:	2200      	movs	r2, #0
    46ca:	701a      	strb	r2, [r3, #0]
				size = (uint16)((reg >> 2) & 0xfff);
    46cc:	68bb      	ldr	r3, [r7, #8]
    46ce:	089b      	lsrs	r3, r3, #2
    46d0:	b29a      	uxth	r2, r3
    46d2:	230c      	movs	r3, #12
    46d4:	18fb      	adds	r3, r7, r3
    46d6:	0512      	lsls	r2, r2, #20
    46d8:	0d12      	lsrs	r2, r2, #20
    46da:	801a      	strh	r2, [r3, #0]
				if (size > 0) {
    46dc:	230c      	movs	r3, #12
    46de:	18fb      	adds	r3, r7, r3
    46e0:	881b      	ldrh	r3, [r3, #0]
    46e2:	2b00      	cmp	r3, #0
    46e4:	d100      	bne.n	46e8 <hif_isr+0xa8>
    46e6:	e121      	b.n	492c <hif_isr+0x2ec>
					uint32 address = 0;
    46e8:	2300      	movs	r3, #0
    46ea:	603b      	str	r3, [r7, #0]
					/**
					start bus transfer
					**/
					ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
    46ec:	230f      	movs	r3, #15
    46ee:	18fc      	adds	r4, r7, r3
    46f0:	003b      	movs	r3, r7
    46f2:	4ab8      	ldr	r2, [pc, #736]	; (49d4 <hif_isr+0x394>)
    46f4:	0019      	movs	r1, r3
    46f6:	0010      	movs	r0, r2
    46f8:	4bb2      	ldr	r3, [pc, #712]	; (49c4 <hif_isr+0x384>)
    46fa:	4798      	blx	r3
    46fc:	0003      	movs	r3, r0
    46fe:	7023      	strb	r3, [r4, #0]
					if(M2M_SUCCESS != ret)
    4700:	230f      	movs	r3, #15
    4702:	18fb      	adds	r3, r7, r3
    4704:	781b      	ldrb	r3, [r3, #0]
    4706:	b25b      	sxtb	r3, r3
    4708:	2b00      	cmp	r3, #0
    470a:	d011      	beq.n	4730 <hif_isr+0xf0>
					{
						M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
    470c:	23e7      	movs	r3, #231	; 0xe7
    470e:	005a      	lsls	r2, r3, #1
    4710:	49b1      	ldr	r1, [pc, #708]	; (49d8 <hif_isr+0x398>)
    4712:	4bb2      	ldr	r3, [pc, #712]	; (49dc <hif_isr+0x39c>)
    4714:	0018      	movs	r0, r3
    4716:	4bb2      	ldr	r3, [pc, #712]	; (49e0 <hif_isr+0x3a0>)
    4718:	4798      	blx	r3
    471a:	4bb2      	ldr	r3, [pc, #712]	; (49e4 <hif_isr+0x3a4>)
    471c:	0018      	movs	r0, r3
    471e:	4bb2      	ldr	r3, [pc, #712]	; (49e8 <hif_isr+0x3a8>)
    4720:	4798      	blx	r3
    4722:	200d      	movs	r0, #13
    4724:	4bb1      	ldr	r3, [pc, #708]	; (49ec <hif_isr+0x3ac>)
    4726:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
    4728:	2001      	movs	r0, #1
    472a:	4ba7      	ldr	r3, [pc, #668]	; (49c8 <hif_isr+0x388>)
    472c:	4798      	blx	r3
						goto ERR1;
    472e:	e188      	b.n	4a42 <hif_isr+0x402>
					}
					ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
    4730:	683b      	ldr	r3, [r7, #0]
    4732:	220f      	movs	r2, #15
    4734:	18bc      	adds	r4, r7, r2
    4736:	1d39      	adds	r1, r7, #4
    4738:	2204      	movs	r2, #4
    473a:	0018      	movs	r0, r3
    473c:	4bac      	ldr	r3, [pc, #688]	; (49f0 <hif_isr+0x3b0>)
    473e:	4798      	blx	r3
    4740:	0003      	movs	r3, r0
    4742:	7023      	strb	r3, [r4, #0]
					strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
    4744:	1d3b      	adds	r3, r7, #4
    4746:	885b      	ldrh	r3, [r3, #2]
    4748:	b29a      	uxth	r2, r3
    474a:	1d3b      	adds	r3, r7, #4
    474c:	805a      	strh	r2, [r3, #2]
					if(M2M_SUCCESS != ret)
    474e:	230f      	movs	r3, #15
    4750:	18fb      	adds	r3, r7, r3
    4752:	781b      	ldrb	r3, [r3, #0]
    4754:	b25b      	sxtb	r3, r3
    4756:	2b00      	cmp	r3, #0
    4758:	d011      	beq.n	477e <hif_isr+0x13e>
					{
						M2M_ERR("(hif) address bus fail\n");
    475a:	23eb      	movs	r3, #235	; 0xeb
    475c:	005a      	lsls	r2, r3, #1
    475e:	499e      	ldr	r1, [pc, #632]	; (49d8 <hif_isr+0x398>)
    4760:	4b9e      	ldr	r3, [pc, #632]	; (49dc <hif_isr+0x39c>)
    4762:	0018      	movs	r0, r3
    4764:	4b9e      	ldr	r3, [pc, #632]	; (49e0 <hif_isr+0x3a0>)
    4766:	4798      	blx	r3
    4768:	4ba2      	ldr	r3, [pc, #648]	; (49f4 <hif_isr+0x3b4>)
    476a:	0018      	movs	r0, r3
    476c:	4b9e      	ldr	r3, [pc, #632]	; (49e8 <hif_isr+0x3a8>)
    476e:	4798      	blx	r3
    4770:	200d      	movs	r0, #13
    4772:	4b9e      	ldr	r3, [pc, #632]	; (49ec <hif_isr+0x3ac>)
    4774:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
    4776:	2001      	movs	r0, #1
    4778:	4b93      	ldr	r3, [pc, #588]	; (49c8 <hif_isr+0x388>)
    477a:	4798      	blx	r3
						goto ERR1;
    477c:	e161      	b.n	4a42 <hif_isr+0x402>
					}
					if(strHif.u16Length != size)
    477e:	1d3b      	adds	r3, r7, #4
    4780:	885b      	ldrh	r3, [r3, #2]
    4782:	b29b      	uxth	r3, r3
    4784:	220c      	movs	r2, #12
    4786:	18ba      	adds	r2, r7, r2
    4788:	8812      	ldrh	r2, [r2, #0]
    478a:	429a      	cmp	r2, r3
    478c:	d02e      	beq.n	47ec <hif_isr+0x1ac>
					{
						if((size - strHif.u16Length) > 4)
    478e:	230c      	movs	r3, #12
    4790:	18fb      	adds	r3, r7, r3
    4792:	881b      	ldrh	r3, [r3, #0]
    4794:	1d3a      	adds	r2, r7, #4
    4796:	8852      	ldrh	r2, [r2, #2]
    4798:	b292      	uxth	r2, r2
    479a:	1a9b      	subs	r3, r3, r2
    479c:	2b04      	cmp	r3, #4
    479e:	dd25      	ble.n	47ec <hif_isr+0x1ac>
						{
							M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
    47a0:	23e0      	movs	r3, #224	; 0xe0
    47a2:	33ff      	adds	r3, #255	; 0xff
    47a4:	001a      	movs	r2, r3
    47a6:	498c      	ldr	r1, [pc, #560]	; (49d8 <hif_isr+0x398>)
    47a8:	4b8c      	ldr	r3, [pc, #560]	; (49dc <hif_isr+0x39c>)
    47aa:	0018      	movs	r0, r3
    47ac:	4b8c      	ldr	r3, [pc, #560]	; (49e0 <hif_isr+0x3a0>)
    47ae:	4798      	blx	r3
    47b0:	230c      	movs	r3, #12
    47b2:	18fb      	adds	r3, r7, r3
    47b4:	8819      	ldrh	r1, [r3, #0]
    47b6:	1d3b      	adds	r3, r7, #4
    47b8:	885b      	ldrh	r3, [r3, #2]
    47ba:	b29b      	uxth	r3, r3
    47bc:	001a      	movs	r2, r3
    47be:	1d3b      	adds	r3, r7, #4
    47c0:	781b      	ldrb	r3, [r3, #0]
    47c2:	b2db      	uxtb	r3, r3
    47c4:	001c      	movs	r4, r3
    47c6:	1d3b      	adds	r3, r7, #4
    47c8:	785b      	ldrb	r3, [r3, #1]
    47ca:	b2db      	uxtb	r3, r3
    47cc:	488a      	ldr	r0, [pc, #552]	; (49f8 <hif_isr+0x3b8>)
    47ce:	9300      	str	r3, [sp, #0]
    47d0:	0023      	movs	r3, r4
    47d2:	4c83      	ldr	r4, [pc, #524]	; (49e0 <hif_isr+0x3a0>)
    47d4:	47a0      	blx	r4
    47d6:	200d      	movs	r0, #13
    47d8:	4b84      	ldr	r3, [pc, #528]	; (49ec <hif_isr+0x3ac>)
    47da:	4798      	blx	r3
								size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
							nm_bsp_interrupt_ctrl(1);
    47dc:	2001      	movs	r0, #1
    47de:	4b7a      	ldr	r3, [pc, #488]	; (49c8 <hif_isr+0x388>)
    47e0:	4798      	blx	r3
							ret = M2M_ERR_BUS_FAIL;
    47e2:	230f      	movs	r3, #15
    47e4:	18fb      	adds	r3, r7, r3
    47e6:	22fa      	movs	r2, #250	; 0xfa
    47e8:	701a      	strb	r2, [r3, #0]
							goto ERR1;
    47ea:	e12a      	b.n	4a42 <hif_isr+0x402>
						}
					}

					if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
    47ec:	1d3b      	adds	r3, r7, #4
    47ee:	781b      	ldrb	r3, [r3, #0]
    47f0:	b2db      	uxtb	r3, r3
    47f2:	2b01      	cmp	r3, #1
    47f4:	d112      	bne.n	481c <hif_isr+0x1dc>
					{
						if(pfWifiCb)
    47f6:	4b81      	ldr	r3, [pc, #516]	; (49fc <hif_isr+0x3bc>)
    47f8:	681b      	ldr	r3, [r3, #0]
    47fa:	2b00      	cmp	r3, #0
    47fc:	d100      	bne.n	4800 <hif_isr+0x1c0>
    47fe:	e07c      	b.n	48fa <hif_isr+0x2ba>
							pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    4800:	4b7e      	ldr	r3, [pc, #504]	; (49fc <hif_isr+0x3bc>)
    4802:	681b      	ldr	r3, [r3, #0]
    4804:	1d3a      	adds	r2, r7, #4
    4806:	7852      	ldrb	r2, [r2, #1]
    4808:	b2d0      	uxtb	r0, r2
    480a:	1d3a      	adds	r2, r7, #4
    480c:	8852      	ldrh	r2, [r2, #2]
    480e:	b292      	uxth	r2, r2
    4810:	3a08      	subs	r2, #8
    4812:	b291      	uxth	r1, r2
    4814:	683a      	ldr	r2, [r7, #0]
    4816:	3208      	adds	r2, #8
    4818:	4798      	blx	r3
    481a:	e06e      	b.n	48fa <hif_isr+0x2ba>

					}
					else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
    481c:	1d3b      	adds	r3, r7, #4
    481e:	781b      	ldrb	r3, [r3, #0]
    4820:	b2db      	uxtb	r3, r3
    4822:	2b02      	cmp	r3, #2
    4824:	d111      	bne.n	484a <hif_isr+0x20a>
					{
						if(pfIpCb)
    4826:	4b76      	ldr	r3, [pc, #472]	; (4a00 <hif_isr+0x3c0>)
    4828:	681b      	ldr	r3, [r3, #0]
    482a:	2b00      	cmp	r3, #0
    482c:	d065      	beq.n	48fa <hif_isr+0x2ba>
							pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    482e:	4b74      	ldr	r3, [pc, #464]	; (4a00 <hif_isr+0x3c0>)
    4830:	681b      	ldr	r3, [r3, #0]
    4832:	1d3a      	adds	r2, r7, #4
    4834:	7852      	ldrb	r2, [r2, #1]
    4836:	b2d0      	uxtb	r0, r2
    4838:	1d3a      	adds	r2, r7, #4
    483a:	8852      	ldrh	r2, [r2, #2]
    483c:	b292      	uxth	r2, r2
    483e:	3a08      	subs	r2, #8
    4840:	b291      	uxth	r1, r2
    4842:	683a      	ldr	r2, [r7, #0]
    4844:	3208      	adds	r2, #8
    4846:	4798      	blx	r3
    4848:	e057      	b.n	48fa <hif_isr+0x2ba>
					}
					else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
    484a:	1d3b      	adds	r3, r7, #4
    484c:	781b      	ldrb	r3, [r3, #0]
    484e:	b2db      	uxtb	r3, r3
    4850:	2b04      	cmp	r3, #4
    4852:	d111      	bne.n	4878 <hif_isr+0x238>
					{
						if(pfOtaCb)
    4854:	4b6b      	ldr	r3, [pc, #428]	; (4a04 <hif_isr+0x3c4>)
    4856:	681b      	ldr	r3, [r3, #0]
    4858:	2b00      	cmp	r3, #0
    485a:	d04e      	beq.n	48fa <hif_isr+0x2ba>
							pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    485c:	4b69      	ldr	r3, [pc, #420]	; (4a04 <hif_isr+0x3c4>)
    485e:	681b      	ldr	r3, [r3, #0]
    4860:	1d3a      	adds	r2, r7, #4
    4862:	7852      	ldrb	r2, [r2, #1]
    4864:	b2d0      	uxtb	r0, r2
    4866:	1d3a      	adds	r2, r7, #4
    4868:	8852      	ldrh	r2, [r2, #2]
    486a:	b292      	uxth	r2, r2
    486c:	3a08      	subs	r2, #8
    486e:	b291      	uxth	r1, r2
    4870:	683a      	ldr	r2, [r7, #0]
    4872:	3208      	adds	r2, #8
    4874:	4798      	blx	r3
    4876:	e040      	b.n	48fa <hif_isr+0x2ba>
					}
					else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
    4878:	1d3b      	adds	r3, r7, #4
    487a:	781b      	ldrb	r3, [r3, #0]
    487c:	b2db      	uxtb	r3, r3
    487e:	2b06      	cmp	r3, #6
    4880:	d111      	bne.n	48a6 <hif_isr+0x266>
					{
						if(pfCryptoCb)
    4882:	4b61      	ldr	r3, [pc, #388]	; (4a08 <hif_isr+0x3c8>)
    4884:	681b      	ldr	r3, [r3, #0]
    4886:	2b00      	cmp	r3, #0
    4888:	d037      	beq.n	48fa <hif_isr+0x2ba>
							pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    488a:	4b5f      	ldr	r3, [pc, #380]	; (4a08 <hif_isr+0x3c8>)
    488c:	681b      	ldr	r3, [r3, #0]
    488e:	1d3a      	adds	r2, r7, #4
    4890:	7852      	ldrb	r2, [r2, #1]
    4892:	b2d0      	uxtb	r0, r2
    4894:	1d3a      	adds	r2, r7, #4
    4896:	8852      	ldrh	r2, [r2, #2]
    4898:	b292      	uxth	r2, r2
    489a:	3a08      	subs	r2, #8
    489c:	b291      	uxth	r1, r2
    489e:	683a      	ldr	r2, [r7, #0]
    48a0:	3208      	adds	r2, #8
    48a2:	4798      	blx	r3
    48a4:	e029      	b.n	48fa <hif_isr+0x2ba>
					}
					else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
    48a6:	1d3b      	adds	r3, r7, #4
    48a8:	781b      	ldrb	r3, [r3, #0]
    48aa:	b2db      	uxtb	r3, r3
    48ac:	2b07      	cmp	r3, #7
    48ae:	d111      	bne.n	48d4 <hif_isr+0x294>
					{
						if(pfSigmaCb)
    48b0:	4b56      	ldr	r3, [pc, #344]	; (4a0c <hif_isr+0x3cc>)
    48b2:	681b      	ldr	r3, [r3, #0]
    48b4:	2b00      	cmp	r3, #0
    48b6:	d020      	beq.n	48fa <hif_isr+0x2ba>
							pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
    48b8:	4b54      	ldr	r3, [pc, #336]	; (4a0c <hif_isr+0x3cc>)
    48ba:	681b      	ldr	r3, [r3, #0]
    48bc:	1d3a      	adds	r2, r7, #4
    48be:	7852      	ldrb	r2, [r2, #1]
    48c0:	b2d0      	uxtb	r0, r2
    48c2:	1d3a      	adds	r2, r7, #4
    48c4:	8852      	ldrh	r2, [r2, #2]
    48c6:	b292      	uxth	r2, r2
    48c8:	3a08      	subs	r2, #8
    48ca:	b291      	uxth	r1, r2
    48cc:	683a      	ldr	r2, [r7, #0]
    48ce:	3208      	adds	r2, #8
    48d0:	4798      	blx	r3
    48d2:	e012      	b.n	48fa <hif_isr+0x2ba>
					}
					else
					{
						M2M_ERR("(hif) invalid group ID\n");
    48d4:	4a4e      	ldr	r2, [pc, #312]	; (4a10 <hif_isr+0x3d0>)
    48d6:	4940      	ldr	r1, [pc, #256]	; (49d8 <hif_isr+0x398>)
    48d8:	4b40      	ldr	r3, [pc, #256]	; (49dc <hif_isr+0x39c>)
    48da:	0018      	movs	r0, r3
    48dc:	4b40      	ldr	r3, [pc, #256]	; (49e0 <hif_isr+0x3a0>)
    48de:	4798      	blx	r3
    48e0:	4b4c      	ldr	r3, [pc, #304]	; (4a14 <hif_isr+0x3d4>)
    48e2:	0018      	movs	r0, r3
    48e4:	4b40      	ldr	r3, [pc, #256]	; (49e8 <hif_isr+0x3a8>)
    48e6:	4798      	blx	r3
    48e8:	200d      	movs	r0, #13
    48ea:	4b40      	ldr	r3, [pc, #256]	; (49ec <hif_isr+0x3ac>)
    48ec:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
    48ee:	230f      	movs	r3, #15
    48f0:	18fb      	adds	r3, r7, r3
    48f2:	22fa      	movs	r2, #250	; 0xfa
    48f4:	701a      	strb	r2, [r3, #0]
						goto ERR1;
    48f6:	46c0      	nop			; (mov r8, r8)
    48f8:	e0a3      	b.n	4a42 <hif_isr+0x402>
					}
					#ifndef ENABLE_UNO_BOARD
					if(!gu8HifSizeDone)
    48fa:	4b35      	ldr	r3, [pc, #212]	; (49d0 <hif_isr+0x390>)
    48fc:	781b      	ldrb	r3, [r3, #0]
    48fe:	b2db      	uxtb	r3, r3
    4900:	2b00      	cmp	r3, #0
    4902:	d153      	bne.n	49ac <hif_isr+0x36c>
					{
						M2M_ERR("(hif) host app didn't set RX Done\n");
    4904:	4a44      	ldr	r2, [pc, #272]	; (4a18 <hif_isr+0x3d8>)
    4906:	4934      	ldr	r1, [pc, #208]	; (49d8 <hif_isr+0x398>)
    4908:	4b34      	ldr	r3, [pc, #208]	; (49dc <hif_isr+0x39c>)
    490a:	0018      	movs	r0, r3
    490c:	4b34      	ldr	r3, [pc, #208]	; (49e0 <hif_isr+0x3a0>)
    490e:	4798      	blx	r3
    4910:	4b42      	ldr	r3, [pc, #264]	; (4a1c <hif_isr+0x3dc>)
    4912:	0018      	movs	r0, r3
    4914:	4b34      	ldr	r3, [pc, #208]	; (49e8 <hif_isr+0x3a8>)
    4916:	4798      	blx	r3
    4918:	200d      	movs	r0, #13
    491a:	4b34      	ldr	r3, [pc, #208]	; (49ec <hif_isr+0x3ac>)
    491c:	4798      	blx	r3
						ret = hif_set_rx_done();
    491e:	230f      	movs	r3, #15
    4920:	18fc      	adds	r4, r7, r3
    4922:	4b3f      	ldr	r3, [pc, #252]	; (4a20 <hif_isr+0x3e0>)
    4924:	4798      	blx	r3
    4926:	0003      	movs	r3, r0
    4928:	7023      	strb	r3, [r4, #0]
    492a:	e03f      	b.n	49ac <hif_isr+0x36c>
					}
					#endif
				}
				else
				{
					ret = M2M_ERR_RCV;
    492c:	230f      	movs	r3, #15
    492e:	18fb      	adds	r3, r7, r3
    4930:	22fe      	movs	r2, #254	; 0xfe
    4932:	701a      	strb	r2, [r3, #0]
					M2M_ERR("(hif) Wrong Size\n");
    4934:	4a3b      	ldr	r2, [pc, #236]	; (4a24 <hif_isr+0x3e4>)
    4936:	4928      	ldr	r1, [pc, #160]	; (49d8 <hif_isr+0x398>)
    4938:	4b28      	ldr	r3, [pc, #160]	; (49dc <hif_isr+0x39c>)
    493a:	0018      	movs	r0, r3
    493c:	4b28      	ldr	r3, [pc, #160]	; (49e0 <hif_isr+0x3a0>)
    493e:	4798      	blx	r3
    4940:	4b39      	ldr	r3, [pc, #228]	; (4a28 <hif_isr+0x3e8>)
    4942:	0018      	movs	r0, r3
    4944:	4b28      	ldr	r3, [pc, #160]	; (49e8 <hif_isr+0x3a8>)
    4946:	4798      	blx	r3
    4948:	200d      	movs	r0, #13
    494a:	4b28      	ldr	r3, [pc, #160]	; (49ec <hif_isr+0x3ac>)
    494c:	4798      	blx	r3
					goto ERR1;
    494e:	e078      	b.n	4a42 <hif_isr+0x402>
				}
			}
			else
			{
#ifndef WIN32
				M2M_ERR("(hif) False interrupt %lx",reg);
    4950:	2386      	movs	r3, #134	; 0x86
    4952:	009a      	lsls	r2, r3, #2
    4954:	4920      	ldr	r1, [pc, #128]	; (49d8 <hif_isr+0x398>)
    4956:	4b21      	ldr	r3, [pc, #132]	; (49dc <hif_isr+0x39c>)
    4958:	0018      	movs	r0, r3
    495a:	4b21      	ldr	r3, [pc, #132]	; (49e0 <hif_isr+0x3a0>)
    495c:	4798      	blx	r3
    495e:	68ba      	ldr	r2, [r7, #8]
    4960:	4b32      	ldr	r3, [pc, #200]	; (4a2c <hif_isr+0x3ec>)
    4962:	0011      	movs	r1, r2
    4964:	0018      	movs	r0, r3
    4966:	4b1e      	ldr	r3, [pc, #120]	; (49e0 <hif_isr+0x3a0>)
    4968:	4798      	blx	r3
    496a:	200d      	movs	r0, #13
    496c:	4b1f      	ldr	r3, [pc, #124]	; (49ec <hif_isr+0x3ac>)
    496e:	4798      	blx	r3
    4970:	e01c      	b.n	49ac <hif_isr+0x36c>
#endif
			}
		}
		else
		{
			M2M_ERR("(hif) Fail to Read interrupt reg\n");
    4972:	4a2f      	ldr	r2, [pc, #188]	; (4a30 <hif_isr+0x3f0>)
    4974:	4918      	ldr	r1, [pc, #96]	; (49d8 <hif_isr+0x398>)
    4976:	4b19      	ldr	r3, [pc, #100]	; (49dc <hif_isr+0x39c>)
    4978:	0018      	movs	r0, r3
    497a:	4b19      	ldr	r3, [pc, #100]	; (49e0 <hif_isr+0x3a0>)
    497c:	4798      	blx	r3
    497e:	4b2d      	ldr	r3, [pc, #180]	; (4a34 <hif_isr+0x3f4>)
    4980:	0018      	movs	r0, r3
    4982:	4b19      	ldr	r3, [pc, #100]	; (49e8 <hif_isr+0x3a8>)
    4984:	4798      	blx	r3
    4986:	200d      	movs	r0, #13
    4988:	4b18      	ldr	r3, [pc, #96]	; (49ec <hif_isr+0x3ac>)
    498a:	4798      	blx	r3
			goto ERR1;
    498c:	e059      	b.n	4a42 <hif_isr+0x402>
		}
	}
	else
	{
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
    498e:	2389      	movs	r3, #137	; 0x89
    4990:	009a      	lsls	r2, r3, #2
    4992:	4911      	ldr	r1, [pc, #68]	; (49d8 <hif_isr+0x398>)
    4994:	4b11      	ldr	r3, [pc, #68]	; (49dc <hif_isr+0x39c>)
    4996:	0018      	movs	r0, r3
    4998:	4b11      	ldr	r3, [pc, #68]	; (49e0 <hif_isr+0x3a0>)
    499a:	4798      	blx	r3
    499c:	4b26      	ldr	r3, [pc, #152]	; (4a38 <hif_isr+0x3f8>)
    499e:	0018      	movs	r0, r3
    49a0:	4b11      	ldr	r3, [pc, #68]	; (49e8 <hif_isr+0x3a8>)
    49a2:	4798      	blx	r3
    49a4:	200d      	movs	r0, #13
    49a6:	4b11      	ldr	r3, [pc, #68]	; (49ec <hif_isr+0x3ac>)
    49a8:	4798      	blx	r3
		goto ERR1;
    49aa:	e04a      	b.n	4a42 <hif_isr+0x402>
	}

	ret = hif_chip_sleep();
    49ac:	230f      	movs	r3, #15
    49ae:	18fc      	adds	r4, r7, r3
    49b0:	4b22      	ldr	r3, [pc, #136]	; (4a3c <hif_isr+0x3fc>)
    49b2:	4798      	blx	r3
    49b4:	0003      	movs	r3, r0
    49b6:	7023      	strb	r3, [r4, #0]
    49b8:	e043      	b.n	4a42 <hif_isr+0x402>
    49ba:	46c0      	nop			; (mov r8, r8)
    49bc:	00004139 	.word	0x00004139
    49c0:	00001070 	.word	0x00001070
    49c4:	00006245 	.word	0x00006245
    49c8:	00003719 	.word	0x00003719
    49cc:	00006269 	.word	0x00006269
    49d0:	200000e6 	.word	0x200000e6
    49d4:	00001084 	.word	0x00001084
    49d8:	00012fbc 	.word	0x00012fbc
    49dc:	00012d50 	.word	0x00012d50
    49e0:	00011525 	.word	0x00011525
    49e4:	00012d80 	.word	0x00012d80
    49e8:	00011645 	.word	0x00011645
    49ec:	00011559 	.word	0x00011559
    49f0:	000062b9 	.word	0x000062b9
    49f4:	00012da4 	.word	0x00012da4
    49f8:	00012dbc 	.word	0x00012dbc
    49fc:	200000e8 	.word	0x200000e8
    4a00:	200000ec 	.word	0x200000ec
    4a04:	200000f0 	.word	0x200000f0
    4a08:	200000fc 	.word	0x200000fc
    4a0c:	200000f4 	.word	0x200000f4
    4a10:	00000202 	.word	0x00000202
    4a14:	00012dfc 	.word	0x00012dfc
    4a18:	00000209 	.word	0x00000209
    4a1c:	00012e14 	.word	0x00012e14
    4a20:	000040b1 	.word	0x000040b1
    4a24:	00000211 	.word	0x00000211
    4a28:	00012e38 	.word	0x00012e38
    4a2c:	00012e4c 	.word	0x00012e4c
    4a30:	0000021e 	.word	0x0000021e
    4a34:	00012e68 	.word	0x00012e68
    4a38:	00012e8c 	.word	0x00012e8c
    4a3c:	000041d1 	.word	0x000041d1

				nm_bsp_interrupt_ctrl(0);
				/*Clearing RX interrupt*/
				reg &= ~(1<<0);
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
				if(ret != M2M_SUCCESS)goto ERR1;
    4a40:	46c0      	nop			; (mov r8, r8)
		goto ERR1;
	}

	ret = hif_chip_sleep();
ERR1:
	return ret;
    4a42:	230f      	movs	r3, #15
    4a44:	18fb      	adds	r3, r7, r3
    4a46:	781b      	ldrb	r3, [r3, #0]
    4a48:	b25b      	sxtb	r3, r3
}
    4a4a:	0018      	movs	r0, r3
    4a4c:	46bd      	mov	sp, r7
    4a4e:	b005      	add	sp, #20
    4a50:	bd90      	pop	{r4, r7, pc}
    4a52:	46c0      	nop			; (mov r8, r8)

00004a54 <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
    4a54:	b590      	push	{r4, r7, lr}
    4a56:	b083      	sub	sp, #12
    4a58:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    4a5a:	1dfb      	adds	r3, r7, #7
    4a5c:	2200      	movs	r2, #0
    4a5e:	701a      	strb	r2, [r3, #0]

	while (gu8Interrupt) {
    4a60:	e023      	b.n	4aaa <hif_handle_isr+0x56>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gu8Interrupt--;
    4a62:	4b18      	ldr	r3, [pc, #96]	; (4ac4 <hif_handle_isr+0x70>)
    4a64:	781b      	ldrb	r3, [r3, #0]
    4a66:	b2db      	uxtb	r3, r3
    4a68:	3b01      	subs	r3, #1
    4a6a:	b2da      	uxtb	r2, r3
    4a6c:	4b15      	ldr	r3, [pc, #84]	; (4ac4 <hif_handle_isr+0x70>)
    4a6e:	701a      	strb	r2, [r3, #0]
		while(1)
		{
			ret = hif_isr();
    4a70:	1dfc      	adds	r4, r7, #7
    4a72:	4b15      	ldr	r3, [pc, #84]	; (4ac8 <hif_handle_isr+0x74>)
    4a74:	4798      	blx	r3
    4a76:	0003      	movs	r3, r0
    4a78:	7023      	strb	r3, [r4, #0]
			if(ret == M2M_SUCCESS) {
    4a7a:	1dfb      	adds	r3, r7, #7
    4a7c:	781b      	ldrb	r3, [r3, #0]
    4a7e:	b25b      	sxtb	r3, r3
    4a80:	2b00      	cmp	r3, #0
    4a82:	d100      	bne.n	4a86 <hif_handle_isr+0x32>
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
    4a84:	e011      	b.n	4aaa <hif_handle_isr+0x56>
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
    4a86:	4a11      	ldr	r2, [pc, #68]	; (4acc <hif_handle_isr+0x78>)
    4a88:	4911      	ldr	r1, [pc, #68]	; (4ad0 <hif_handle_isr+0x7c>)
    4a8a:	4b12      	ldr	r3, [pc, #72]	; (4ad4 <hif_handle_isr+0x80>)
    4a8c:	0018      	movs	r0, r3
    4a8e:	4b12      	ldr	r3, [pc, #72]	; (4ad8 <hif_handle_isr+0x84>)
    4a90:	4798      	blx	r3
    4a92:	1dfb      	adds	r3, r7, #7
    4a94:	2200      	movs	r2, #0
    4a96:	569a      	ldrsb	r2, [r3, r2]
    4a98:	4b10      	ldr	r3, [pc, #64]	; (4adc <hif_handle_isr+0x88>)
    4a9a:	0011      	movs	r1, r2
    4a9c:	0018      	movs	r0, r3
    4a9e:	4b0e      	ldr	r3, [pc, #56]	; (4ad8 <hif_handle_isr+0x84>)
    4aa0:	4798      	blx	r3
    4aa2:	200d      	movs	r0, #13
    4aa4:	4b0e      	ldr	r3, [pc, #56]	; (4ae0 <hif_handle_isr+0x8c>)
    4aa6:	4798      	blx	r3
			}
		}
    4aa8:	e7e2      	b.n	4a70 <hif_handle_isr+0x1c>

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
    4aaa:	4b06      	ldr	r3, [pc, #24]	; (4ac4 <hif_handle_isr+0x70>)
    4aac:	781b      	ldrb	r3, [r3, #0]
    4aae:	b2db      	uxtb	r3, r3
    4ab0:	2b00      	cmp	r3, #0
    4ab2:	d1d6      	bne.n	4a62 <hif_handle_isr+0xe>
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
			}
		}
	}

	return ret;
    4ab4:	1dfb      	adds	r3, r7, #7
    4ab6:	781b      	ldrb	r3, [r3, #0]
    4ab8:	b25b      	sxtb	r3, r3
}
    4aba:	0018      	movs	r0, r3
    4abc:	46bd      	mov	sp, r7
    4abe:	b003      	add	sp, #12
    4ac0:	bd90      	pop	{r4, r7, pc}
    4ac2:	46c0      	nop			; (mov r8, r8)
    4ac4:	200000e7 	.word	0x200000e7
    4ac8:	00004641 	.word	0x00004641
    4acc:	00000243 	.word	0x00000243
    4ad0:	00012fc4 	.word	0x00012fc4
    4ad4:	00012d50 	.word	0x00012d50
    4ad8:	00011525 	.word	0x00011525
    4adc:	00012eac 	.word	0x00012eac
    4ae0:	00011559 	.word	0x00011559

00004ae4 <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
    4ae4:	b590      	push	{r4, r7, lr}
    4ae6:	b089      	sub	sp, #36	; 0x24
    4ae8:	af00      	add	r7, sp, #0
    4aea:	60f8      	str	r0, [r7, #12]
    4aec:	60b9      	str	r1, [r7, #8]
    4aee:	0019      	movs	r1, r3
    4af0:	1dbb      	adds	r3, r7, #6
    4af2:	801a      	strh	r2, [r3, #0]
    4af4:	1d7b      	adds	r3, r7, #5
    4af6:	1c0a      	adds	r2, r1, #0
    4af8:	701a      	strb	r2, [r3, #0]
	uint32 address, reg;
	uint16 size;
	sint8 ret = M2M_SUCCESS;
    4afa:	231f      	movs	r3, #31
    4afc:	18fb      	adds	r3, r7, r3
    4afe:	2200      	movs	r2, #0
    4b00:	701a      	strb	r2, [r3, #0]

	if(u32Addr == 0 ||pu8Buf == NULL || u16Sz == 0)
    4b02:	68fb      	ldr	r3, [r7, #12]
    4b04:	2b00      	cmp	r3, #0
    4b06:	d006      	beq.n	4b16 <hif_receive+0x32>
    4b08:	68bb      	ldr	r3, [r7, #8]
    4b0a:	2b00      	cmp	r3, #0
    4b0c:	d003      	beq.n	4b16 <hif_receive+0x32>
    4b0e:	1dbb      	adds	r3, r7, #6
    4b10:	881b      	ldrh	r3, [r3, #0]
    4b12:	2b00      	cmp	r3, #0
    4b14:	d11f      	bne.n	4b56 <hif_receive+0x72>
	{
		if(isDone)
    4b16:	1d7b      	adds	r3, r7, #5
    4b18:	781b      	ldrb	r3, [r3, #0]
    4b1a:	2b00      	cmp	r3, #0
    4b1c:	d009      	beq.n	4b32 <hif_receive+0x4e>
		{
			gu8HifSizeDone = 1;
    4b1e:	4b5f      	ldr	r3, [pc, #380]	; (4c9c <hif_receive+0x1b8>)
    4b20:	2201      	movs	r2, #1
    4b22:	701a      	strb	r2, [r3, #0]
			
			/* set RX done */
			ret = hif_set_rx_done();
    4b24:	231f      	movs	r3, #31
    4b26:	18fc      	adds	r4, r7, r3
    4b28:	4b5d      	ldr	r3, [pc, #372]	; (4ca0 <hif_receive+0x1bc>)
    4b2a:	4798      	blx	r3
    4b2c:	0003      	movs	r3, r0
    4b2e:	7023      	strb	r3, [r4, #0]
		else
		{
			ret = M2M_ERR_FAIL;
			M2M_ERR(" hif_receive: Invalid argument\n");
		}
		goto ERR1;
    4b30:	e0ac      	b.n	4c8c <hif_receive+0x1a8>
			/* set RX done */
			ret = hif_set_rx_done();
		}
		else
		{
			ret = M2M_ERR_FAIL;
    4b32:	231f      	movs	r3, #31
    4b34:	18fb      	adds	r3, r7, r3
    4b36:	22f4      	movs	r2, #244	; 0xf4
    4b38:	701a      	strb	r2, [r3, #0]
			M2M_ERR(" hif_receive: Invalid argument\n");
    4b3a:	4a5a      	ldr	r2, [pc, #360]	; (4ca4 <hif_receive+0x1c0>)
    4b3c:	495a      	ldr	r1, [pc, #360]	; (4ca8 <hif_receive+0x1c4>)
    4b3e:	4b5b      	ldr	r3, [pc, #364]	; (4cac <hif_receive+0x1c8>)
    4b40:	0018      	movs	r0, r3
    4b42:	4b5b      	ldr	r3, [pc, #364]	; (4cb0 <hif_receive+0x1cc>)
    4b44:	4798      	blx	r3
    4b46:	4b5b      	ldr	r3, [pc, #364]	; (4cb4 <hif_receive+0x1d0>)
    4b48:	0018      	movs	r0, r3
    4b4a:	4b5b      	ldr	r3, [pc, #364]	; (4cb8 <hif_receive+0x1d4>)
    4b4c:	4798      	blx	r3
    4b4e:	200d      	movs	r0, #13
    4b50:	4b5a      	ldr	r3, [pc, #360]	; (4cbc <hif_receive+0x1d8>)
    4b52:	4798      	blx	r3
		}
		goto ERR1;
    4b54:	e09a      	b.n	4c8c <hif_receive+0x1a8>
	}

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
    4b56:	231f      	movs	r3, #31
    4b58:	18fc      	adds	r4, r7, r3
    4b5a:	2314      	movs	r3, #20
    4b5c:	18fb      	adds	r3, r7, r3
    4b5e:	4a58      	ldr	r2, [pc, #352]	; (4cc0 <hif_receive+0x1dc>)
    4b60:	0019      	movs	r1, r3
    4b62:	0010      	movs	r0, r2
    4b64:	4b57      	ldr	r3, [pc, #348]	; (4cc4 <hif_receive+0x1e0>)
    4b66:	4798      	blx	r3
    4b68:	0003      	movs	r3, r0
    4b6a:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    4b6c:	231f      	movs	r3, #31
    4b6e:	18fb      	adds	r3, r7, r3
    4b70:	781b      	ldrb	r3, [r3, #0]
    4b72:	b25b      	sxtb	r3, r3
    4b74:	2b00      	cmp	r3, #0
    4b76:	d000      	beq.n	4b7a <hif_receive+0x96>
    4b78:	e083      	b.n	4c82 <hif_receive+0x19e>


	size = (uint16)((reg >> 2) & 0xfff);
    4b7a:	697b      	ldr	r3, [r7, #20]
    4b7c:	089b      	lsrs	r3, r3, #2
    4b7e:	b29a      	uxth	r2, r3
    4b80:	231c      	movs	r3, #28
    4b82:	18fb      	adds	r3, r7, r3
    4b84:	0512      	lsls	r2, r2, #20
    4b86:	0d12      	lsrs	r2, r2, #20
    4b88:	801a      	strh	r2, [r3, #0]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
    4b8a:	231f      	movs	r3, #31
    4b8c:	18fc      	adds	r4, r7, r3
    4b8e:	2318      	movs	r3, #24
    4b90:	18fb      	adds	r3, r7, r3
    4b92:	4a4d      	ldr	r2, [pc, #308]	; (4cc8 <hif_receive+0x1e4>)
    4b94:	0019      	movs	r1, r3
    4b96:	0010      	movs	r0, r2
    4b98:	4b4a      	ldr	r3, [pc, #296]	; (4cc4 <hif_receive+0x1e0>)
    4b9a:	4798      	blx	r3
    4b9c:	0003      	movs	r3, r0
    4b9e:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    4ba0:	231f      	movs	r3, #31
    4ba2:	18fb      	adds	r3, r7, r3
    4ba4:	781b      	ldrb	r3, [r3, #0]
    4ba6:	b25b      	sxtb	r3, r3
    4ba8:	2b00      	cmp	r3, #0
    4baa:	d000      	beq.n	4bae <hif_receive+0xca>
    4bac:	e06b      	b.n	4c86 <hif_receive+0x1a2>


	if(u16Sz > size)
    4bae:	1dba      	adds	r2, r7, #6
    4bb0:	231c      	movs	r3, #28
    4bb2:	18fb      	adds	r3, r7, r3
    4bb4:	8812      	ldrh	r2, [r2, #0]
    4bb6:	881b      	ldrh	r3, [r3, #0]
    4bb8:	429a      	cmp	r2, r3
    4bba:	d916      	bls.n	4bea <hif_receive+0x106>
	{
		ret = M2M_ERR_FAIL;
    4bbc:	231f      	movs	r3, #31
    4bbe:	18fb      	adds	r3, r7, r3
    4bc0:	22f4      	movs	r2, #244	; 0xf4
    4bc2:	701a      	strb	r2, [r3, #0]
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
    4bc4:	4a41      	ldr	r2, [pc, #260]	; (4ccc <hif_receive+0x1e8>)
    4bc6:	4938      	ldr	r1, [pc, #224]	; (4ca8 <hif_receive+0x1c4>)
    4bc8:	4b38      	ldr	r3, [pc, #224]	; (4cac <hif_receive+0x1c8>)
    4bca:	0018      	movs	r0, r3
    4bcc:	4b38      	ldr	r3, [pc, #224]	; (4cb0 <hif_receive+0x1cc>)
    4bce:	4798      	blx	r3
    4bd0:	1dbb      	adds	r3, r7, #6
    4bd2:	8819      	ldrh	r1, [r3, #0]
    4bd4:	231c      	movs	r3, #28
    4bd6:	18fb      	adds	r3, r7, r3
    4bd8:	881a      	ldrh	r2, [r3, #0]
    4bda:	4b3d      	ldr	r3, [pc, #244]	; (4cd0 <hif_receive+0x1ec>)
    4bdc:	0018      	movs	r0, r3
    4bde:	4b34      	ldr	r3, [pc, #208]	; (4cb0 <hif_receive+0x1cc>)
    4be0:	4798      	blx	r3
    4be2:	200d      	movs	r0, #13
    4be4:	4b35      	ldr	r3, [pc, #212]	; (4cbc <hif_receive+0x1d8>)
    4be6:	4798      	blx	r3
		goto ERR1;
    4be8:	e050      	b.n	4c8c <hif_receive+0x1a8>
	}
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
    4bea:	69bb      	ldr	r3, [r7, #24]
    4bec:	68fa      	ldr	r2, [r7, #12]
    4bee:	429a      	cmp	r2, r3
    4bf0:	d30a      	bcc.n	4c08 <hif_receive+0x124>
    4bf2:	1dbb      	adds	r3, r7, #6
    4bf4:	881a      	ldrh	r2, [r3, #0]
    4bf6:	68fb      	ldr	r3, [r7, #12]
    4bf8:	18d2      	adds	r2, r2, r3
    4bfa:	231c      	movs	r3, #28
    4bfc:	18fb      	adds	r3, r7, r3
    4bfe:	8819      	ldrh	r1, [r3, #0]
    4c00:	69bb      	ldr	r3, [r7, #24]
    4c02:	18cb      	adds	r3, r1, r3
    4c04:	429a      	cmp	r2, r3
    4c06:	d912      	bls.n	4c2e <hif_receive+0x14a>
	{
		ret = M2M_ERR_FAIL;
    4c08:	231f      	movs	r3, #31
    4c0a:	18fb      	adds	r3, r7, r3
    4c0c:	22f4      	movs	r2, #244	; 0xf4
    4c0e:	701a      	strb	r2, [r3, #0]
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
    4c10:	23a0      	movs	r3, #160	; 0xa0
    4c12:	009a      	lsls	r2, r3, #2
    4c14:	4924      	ldr	r1, [pc, #144]	; (4ca8 <hif_receive+0x1c4>)
    4c16:	4b25      	ldr	r3, [pc, #148]	; (4cac <hif_receive+0x1c8>)
    4c18:	0018      	movs	r0, r3
    4c1a:	4b25      	ldr	r3, [pc, #148]	; (4cb0 <hif_receive+0x1cc>)
    4c1c:	4798      	blx	r3
    4c1e:	4b2d      	ldr	r3, [pc, #180]	; (4cd4 <hif_receive+0x1f0>)
    4c20:	0018      	movs	r0, r3
    4c22:	4b25      	ldr	r3, [pc, #148]	; (4cb8 <hif_receive+0x1d4>)
    4c24:	4798      	blx	r3
    4c26:	200d      	movs	r0, #13
    4c28:	4b24      	ldr	r3, [pc, #144]	; (4cbc <hif_receive+0x1d8>)
    4c2a:	4798      	blx	r3
		goto ERR1;
    4c2c:	e02e      	b.n	4c8c <hif_receive+0x1a8>
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
    4c2e:	1dbb      	adds	r3, r7, #6
    4c30:	881a      	ldrh	r2, [r3, #0]
    4c32:	231f      	movs	r3, #31
    4c34:	18fc      	adds	r4, r7, r3
    4c36:	68b9      	ldr	r1, [r7, #8]
    4c38:	68fb      	ldr	r3, [r7, #12]
    4c3a:	0018      	movs	r0, r3
    4c3c:	4b26      	ldr	r3, [pc, #152]	; (4cd8 <hif_receive+0x1f4>)
    4c3e:	4798      	blx	r3
    4c40:	0003      	movs	r3, r0
    4c42:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS)goto ERR1;
    4c44:	231f      	movs	r3, #31
    4c46:	18fb      	adds	r3, r7, r3
    4c48:	781b      	ldrb	r3, [r3, #0]
    4c4a:	b25b      	sxtb	r3, r3
    4c4c:	2b00      	cmp	r3, #0
    4c4e:	d11c      	bne.n	4c8a <hif_receive+0x1a6>

	/* check if this is the last packet */
	if((((address + size) - (u32Addr + u16Sz)) <= 0) || isDone)
    4c50:	231c      	movs	r3, #28
    4c52:	18fb      	adds	r3, r7, r3
    4c54:	881a      	ldrh	r2, [r3, #0]
    4c56:	69bb      	ldr	r3, [r7, #24]
    4c58:	18d2      	adds	r2, r2, r3
    4c5a:	1dbb      	adds	r3, r7, #6
    4c5c:	8819      	ldrh	r1, [r3, #0]
    4c5e:	68fb      	ldr	r3, [r7, #12]
    4c60:	18cb      	adds	r3, r1, r3
    4c62:	429a      	cmp	r2, r3
    4c64:	d003      	beq.n	4c6e <hif_receive+0x18a>
    4c66:	1d7b      	adds	r3, r7, #5
    4c68:	781b      	ldrb	r3, [r3, #0]
    4c6a:	2b00      	cmp	r3, #0
    4c6c:	d00e      	beq.n	4c8c <hif_receive+0x1a8>
	{
		gu8HifSizeDone = 1;
    4c6e:	4b0b      	ldr	r3, [pc, #44]	; (4c9c <hif_receive+0x1b8>)
    4c70:	2201      	movs	r2, #1
    4c72:	701a      	strb	r2, [r3, #0]

		/* set RX done */
		ret = hif_set_rx_done();
    4c74:	231f      	movs	r3, #31
    4c76:	18fc      	adds	r4, r7, r3
    4c78:	4b09      	ldr	r3, [pc, #36]	; (4ca0 <hif_receive+0x1bc>)
    4c7a:	4798      	blx	r3
    4c7c:	0003      	movs	r3, r0
    4c7e:	7023      	strb	r3, [r4, #0]
    4c80:	e004      	b.n	4c8c <hif_receive+0x1a8>
		}
		goto ERR1;
	}

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
	if(ret != M2M_SUCCESS)goto ERR1;
    4c82:	46c0      	nop			; (mov r8, r8)
    4c84:	e002      	b.n	4c8c <hif_receive+0x1a8>


	size = (uint16)((reg >> 2) & 0xfff);
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
	if(ret != M2M_SUCCESS)goto ERR1;
    4c86:	46c0      	nop			; (mov r8, r8)
    4c88:	e000      	b.n	4c8c <hif_receive+0x1a8>
		goto ERR1;
	}
	
	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
	if(ret != M2M_SUCCESS)goto ERR1;
    4c8a:	46c0      	nop			; (mov r8, r8)
	}



ERR1:
	return ret;
    4c8c:	231f      	movs	r3, #31
    4c8e:	18fb      	adds	r3, r7, r3
    4c90:	781b      	ldrb	r3, [r3, #0]
    4c92:	b25b      	sxtb	r3, r3
}
    4c94:	0018      	movs	r0, r3
    4c96:	46bd      	mov	sp, r7
    4c98:	b009      	add	sp, #36	; 0x24
    4c9a:	bd90      	pop	{r4, r7, pc}
    4c9c:	200000e6 	.word	0x200000e6
    4ca0:	000040b1 	.word	0x000040b1
    4ca4:	00000269 	.word	0x00000269
    4ca8:	00012fd4 	.word	0x00012fd4
    4cac:	00012d50 	.word	0x00012d50
    4cb0:	00011525 	.word	0x00011525
    4cb4:	00012edc 	.word	0x00012edc
    4cb8:	00011645 	.word	0x00011645
    4cbc:	00011559 	.word	0x00011559
    4cc0:	00001070 	.word	0x00001070
    4cc4:	00006245 	.word	0x00006245
    4cc8:	00001084 	.word	0x00001084
    4ccc:	0000027a 	.word	0x0000027a
    4cd0:	00012efc 	.word	0x00012efc
    4cd4:	00012f40 	.word	0x00012f40
    4cd8:	000062b9 	.word	0x000062b9

00004cdc <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
    4cdc:	b580      	push	{r7, lr}
    4cde:	b084      	sub	sp, #16
    4ce0:	af00      	add	r7, sp, #0
    4ce2:	0002      	movs	r2, r0
    4ce4:	6039      	str	r1, [r7, #0]
    4ce6:	1dfb      	adds	r3, r7, #7
    4ce8:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    4cea:	230f      	movs	r3, #15
    4cec:	18fb      	adds	r3, r7, r3
    4cee:	2200      	movs	r2, #0
    4cf0:	701a      	strb	r2, [r3, #0]
	switch(u8Grp)
    4cf2:	1dfb      	adds	r3, r7, #7
    4cf4:	781b      	ldrb	r3, [r3, #0]
    4cf6:	2b07      	cmp	r3, #7
    4cf8:	d81c      	bhi.n	4d34 <hif_register_cb+0x58>
    4cfa:	009a      	lsls	r2, r3, #2
    4cfc:	4b1c      	ldr	r3, [pc, #112]	; (4d70 <hif_register_cb+0x94>)
    4cfe:	18d3      	adds	r3, r2, r3
    4d00:	681b      	ldr	r3, [r3, #0]
    4d02:	469f      	mov	pc, r3
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
    4d04:	4b1b      	ldr	r3, [pc, #108]	; (4d74 <hif_register_cb+0x98>)
    4d06:	683a      	ldr	r2, [r7, #0]
    4d08:	601a      	str	r2, [r3, #0]
			break;
    4d0a:	e028      	b.n	4d5e <hif_register_cb+0x82>
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
    4d0c:	4b1a      	ldr	r3, [pc, #104]	; (4d78 <hif_register_cb+0x9c>)
    4d0e:	683a      	ldr	r2, [r7, #0]
    4d10:	601a      	str	r2, [r3, #0]
			break;
    4d12:	e024      	b.n	4d5e <hif_register_cb+0x82>
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
    4d14:	4b19      	ldr	r3, [pc, #100]	; (4d7c <hif_register_cb+0xa0>)
    4d16:	683a      	ldr	r2, [r7, #0]
    4d18:	601a      	str	r2, [r3, #0]
			break;
    4d1a:	e020      	b.n	4d5e <hif_register_cb+0x82>
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
    4d1c:	4b18      	ldr	r3, [pc, #96]	; (4d80 <hif_register_cb+0xa4>)
    4d1e:	683a      	ldr	r2, [r7, #0]
    4d20:	601a      	str	r2, [r3, #0]
			break;
    4d22:	e01c      	b.n	4d5e <hif_register_cb+0x82>
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
    4d24:	4b17      	ldr	r3, [pc, #92]	; (4d84 <hif_register_cb+0xa8>)
    4d26:	683a      	ldr	r2, [r7, #0]
    4d28:	601a      	str	r2, [r3, #0]
			break;
    4d2a:	e018      	b.n	4d5e <hif_register_cb+0x82>
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
    4d2c:	4b16      	ldr	r3, [pc, #88]	; (4d88 <hif_register_cb+0xac>)
    4d2e:	683a      	ldr	r2, [r7, #0]
    4d30:	601a      	str	r2, [r3, #0]
			break;
    4d32:	e014      	b.n	4d5e <hif_register_cb+0x82>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
    4d34:	4a15      	ldr	r2, [pc, #84]	; (4d8c <hif_register_cb+0xb0>)
    4d36:	4916      	ldr	r1, [pc, #88]	; (4d90 <hif_register_cb+0xb4>)
    4d38:	4b16      	ldr	r3, [pc, #88]	; (4d94 <hif_register_cb+0xb8>)
    4d3a:	0018      	movs	r0, r3
    4d3c:	4b16      	ldr	r3, [pc, #88]	; (4d98 <hif_register_cb+0xbc>)
    4d3e:	4798      	blx	r3
    4d40:	1dfb      	adds	r3, r7, #7
    4d42:	781a      	ldrb	r2, [r3, #0]
    4d44:	4b15      	ldr	r3, [pc, #84]	; (4d9c <hif_register_cb+0xc0>)
    4d46:	0011      	movs	r1, r2
    4d48:	0018      	movs	r0, r3
    4d4a:	4b13      	ldr	r3, [pc, #76]	; (4d98 <hif_register_cb+0xbc>)
    4d4c:	4798      	blx	r3
    4d4e:	200d      	movs	r0, #13
    4d50:	4b13      	ldr	r3, [pc, #76]	; (4da0 <hif_register_cb+0xc4>)
    4d52:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    4d54:	230f      	movs	r3, #15
    4d56:	18fb      	adds	r3, r7, r3
    4d58:	22f4      	movs	r2, #244	; 0xf4
    4d5a:	701a      	strb	r2, [r3, #0]
			break;
    4d5c:	46c0      	nop			; (mov r8, r8)
	}
	return ret;
    4d5e:	230f      	movs	r3, #15
    4d60:	18fb      	adds	r3, r7, r3
    4d62:	781b      	ldrb	r3, [r3, #0]
    4d64:	b25b      	sxtb	r3, r3
}
    4d66:	0018      	movs	r0, r3
    4d68:	46bd      	mov	sp, r7
    4d6a:	b004      	add	sp, #16
    4d6c:	bd80      	pop	{r7, pc}
    4d6e:	46c0      	nop			; (mov r8, r8)
    4d70:	00012f90 	.word	0x00012f90
    4d74:	200000ec 	.word	0x200000ec
    4d78:	200000e8 	.word	0x200000e8
    4d7c:	200000f0 	.word	0x200000f0
    4d80:	200000f8 	.word	0x200000f8
    4d84:	200000fc 	.word	0x200000fc
    4d88:	200000f4 	.word	0x200000f4
    4d8c:	000002b9 	.word	0x000002b9
    4d90:	00012fe0 	.word	0x00012fe0
    4d94:	00012d50 	.word	0x00012d50
    4d98:	00011525 	.word	0x00011525
    4d9c:	00012f84 	.word	0x00012f84
    4da0:	00011559 	.word	0x00011559

00004da4 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
    4da4:	b590      	push	{r4, r7, lr}
    4da6:	b0ad      	sub	sp, #180	; 0xb4
    4da8:	af02      	add	r7, sp, #8
    4daa:	603a      	str	r2, [r7, #0]
    4dac:	1dfb      	adds	r3, r7, #7
    4dae:	1c02      	adds	r2, r0, #0
    4db0:	701a      	strb	r2, [r3, #0]
    4db2:	1d3b      	adds	r3, r7, #4
    4db4:	1c0a      	adds	r2, r1, #0
    4db6:	801a      	strh	r2, [r3, #0]
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
    4db8:	1dfb      	adds	r3, r7, #7
    4dba:	781b      	ldrb	r3, [r3, #0]
    4dbc:	2b2c      	cmp	r3, #44	; 0x2c
    4dbe:	d116      	bne.n	4dee <m2m_wifi_cb+0x4a>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
    4dc0:	239c      	movs	r3, #156	; 0x9c
    4dc2:	18f9      	adds	r1, r7, r3
    4dc4:	6838      	ldr	r0, [r7, #0]
    4dc6:	2300      	movs	r3, #0
    4dc8:	2204      	movs	r2, #4
    4dca:	4ccc      	ldr	r4, [pc, #816]	; (50fc <m2m_wifi_cb+0x358>)
    4dcc:	47a0      	blx	r4
    4dce:	1e03      	subs	r3, r0, #0
    4dd0:	d000      	beq.n	4dd4 <m2m_wifi_cb+0x30>
    4dd2:	e1b6      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    4dd4:	4bca      	ldr	r3, [pc, #808]	; (5100 <m2m_wifi_cb+0x35c>)
    4dd6:	681b      	ldr	r3, [r3, #0]
    4dd8:	2b00      	cmp	r3, #0
    4dda:	d100      	bne.n	4dde <m2m_wifi_cb+0x3a>
    4ddc:	e1b1      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
    4dde:	4bc8      	ldr	r3, [pc, #800]	; (5100 <m2m_wifi_cb+0x35c>)
    4de0:	681b      	ldr	r3, [r3, #0]
    4de2:	229c      	movs	r2, #156	; 0x9c
    4de4:	18ba      	adds	r2, r7, r2
    4de6:	0011      	movs	r1, r2
    4de8:	202c      	movs	r0, #44	; 0x2c
    4dea:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    4dec:	e1a9      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
    4dee:	1dfb      	adds	r3, r7, #7
    4df0:	781b      	ldrb	r3, [r3, #0]
    4df2:	2b1b      	cmp	r3, #27
    4df4:	d116      	bne.n	4e24 <m2m_wifi_cb+0x80>
	{
		tstrSystemTime strSysTime;
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
    4df6:	2394      	movs	r3, #148	; 0x94
    4df8:	18f9      	adds	r1, r7, r3
    4dfa:	6838      	ldr	r0, [r7, #0]
    4dfc:	2300      	movs	r3, #0
    4dfe:	2208      	movs	r2, #8
    4e00:	4cbe      	ldr	r4, [pc, #760]	; (50fc <m2m_wifi_cb+0x358>)
    4e02:	47a0      	blx	r4
    4e04:	1e03      	subs	r3, r0, #0
    4e06:	d000      	beq.n	4e0a <m2m_wifi_cb+0x66>
    4e08:	e19b      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    4e0a:	4bbd      	ldr	r3, [pc, #756]	; (5100 <m2m_wifi_cb+0x35c>)
    4e0c:	681b      	ldr	r3, [r3, #0]
    4e0e:	2b00      	cmp	r3, #0
    4e10:	d100      	bne.n	4e14 <m2m_wifi_cb+0x70>
    4e12:	e196      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
    4e14:	4bba      	ldr	r3, [pc, #744]	; (5100 <m2m_wifi_cb+0x35c>)
    4e16:	681b      	ldr	r3, [r3, #0]
    4e18:	2294      	movs	r2, #148	; 0x94
    4e1a:	18ba      	adds	r2, r7, r2
    4e1c:	0011      	movs	r1, r2
    4e1e:	201b      	movs	r0, #27
    4e20:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    4e22:	e18e      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
    4e24:	1dfb      	adds	r3, r7, #7
    4e26:	781b      	ldrb	r3, [r3, #0]
    4e28:	2b06      	cmp	r3, #6
    4e2a:	d116      	bne.n	4e5a <m2m_wifi_cb+0xb6>
	{
		tstrM2MConnInfo		strConnInfo;
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
    4e2c:	230c      	movs	r3, #12
    4e2e:	18f9      	adds	r1, r7, r3
    4e30:	6838      	ldr	r0, [r7, #0]
    4e32:	2301      	movs	r3, #1
    4e34:	2230      	movs	r2, #48	; 0x30
    4e36:	4cb1      	ldr	r4, [pc, #708]	; (50fc <m2m_wifi_cb+0x358>)
    4e38:	47a0      	blx	r4
    4e3a:	1e03      	subs	r3, r0, #0
    4e3c:	d000      	beq.n	4e40 <m2m_wifi_cb+0x9c>
    4e3e:	e180      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if(gpfAppWifiCb)
    4e40:	4baf      	ldr	r3, [pc, #700]	; (5100 <m2m_wifi_cb+0x35c>)
    4e42:	681b      	ldr	r3, [r3, #0]
    4e44:	2b00      	cmp	r3, #0
    4e46:	d100      	bne.n	4e4a <m2m_wifi_cb+0xa6>
    4e48:	e17b      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
    4e4a:	4bad      	ldr	r3, [pc, #692]	; (5100 <m2m_wifi_cb+0x35c>)
    4e4c:	681b      	ldr	r3, [r3, #0]
    4e4e:	220c      	movs	r2, #12
    4e50:	18ba      	adds	r2, r7, r2
    4e52:	0011      	movs	r1, r2
    4e54:	2006      	movs	r0, #6
    4e56:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    4e58:	e173      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
    4e5a:	1dfb      	adds	r3, r7, #7
    4e5c:	781b      	ldrb	r3, [r3, #0]
    4e5e:	2b0e      	cmp	r3, #14
    4e60:	d100      	bne.n	4e64 <m2m_wifi_cb+0xc0>
    4e62:	e16e      	b.n	5142 <m2m_wifi_cb+0x39e>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
    4e64:	1dfb      	adds	r3, r7, #7
    4e66:	781b      	ldrb	r3, [r3, #0]
    4e68:	2b32      	cmp	r3, #50	; 0x32
    4e6a:	d116      	bne.n	4e9a <m2m_wifi_cb+0xf6>
	{
		tstrM2MIPConfig strIpConfig;
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
    4e6c:	2384      	movs	r3, #132	; 0x84
    4e6e:	18f9      	adds	r1, r7, r3
    4e70:	6838      	ldr	r0, [r7, #0]
    4e72:	2300      	movs	r3, #0
    4e74:	2210      	movs	r2, #16
    4e76:	4ca1      	ldr	r4, [pc, #644]	; (50fc <m2m_wifi_cb+0x358>)
    4e78:	47a0      	blx	r4
    4e7a:	1e03      	subs	r3, r0, #0
    4e7c:	d000      	beq.n	4e80 <m2m_wifi_cb+0xdc>
    4e7e:	e160      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    4e80:	4b9f      	ldr	r3, [pc, #636]	; (5100 <m2m_wifi_cb+0x35c>)
    4e82:	681b      	ldr	r3, [r3, #0]
    4e84:	2b00      	cmp	r3, #0
    4e86:	d100      	bne.n	4e8a <m2m_wifi_cb+0xe6>
    4e88:	e15b      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
    4e8a:	4b9d      	ldr	r3, [pc, #628]	; (5100 <m2m_wifi_cb+0x35c>)
    4e8c:	681b      	ldr	r3, [r3, #0]
    4e8e:	2284      	movs	r2, #132	; 0x84
    4e90:	18ba      	adds	r2, r7, r2
    4e92:	0011      	movs	r1, r2
    4e94:	2032      	movs	r0, #50	; 0x32
    4e96:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    4e98:	e153      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
    4e9a:	1dfb      	adds	r3, r7, #7
    4e9c:	781b      	ldrb	r3, [r3, #0]
    4e9e:	2b2f      	cmp	r3, #47	; 0x2f
    4ea0:	d11d      	bne.n	4ede <m2m_wifi_cb+0x13a>
	{
		tstrM2MWPSInfo strWps;
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
    4ea2:	230c      	movs	r3, #12
    4ea4:	18fb      	adds	r3, r7, r3
    4ea6:	2264      	movs	r2, #100	; 0x64
    4ea8:	2100      	movs	r1, #0
    4eaa:	0018      	movs	r0, r3
    4eac:	4b95      	ldr	r3, [pc, #596]	; (5104 <m2m_wifi_cb+0x360>)
    4eae:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
    4eb0:	230c      	movs	r3, #12
    4eb2:	18f9      	adds	r1, r7, r3
    4eb4:	6838      	ldr	r0, [r7, #0]
    4eb6:	2300      	movs	r3, #0
    4eb8:	2264      	movs	r2, #100	; 0x64
    4eba:	4c90      	ldr	r4, [pc, #576]	; (50fc <m2m_wifi_cb+0x358>)
    4ebc:	47a0      	blx	r4
    4ebe:	1e03      	subs	r3, r0, #0
    4ec0:	d000      	beq.n	4ec4 <m2m_wifi_cb+0x120>
    4ec2:	e13e      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    4ec4:	4b8e      	ldr	r3, [pc, #568]	; (5100 <m2m_wifi_cb+0x35c>)
    4ec6:	681b      	ldr	r3, [r3, #0]
    4ec8:	2b00      	cmp	r3, #0
    4eca:	d100      	bne.n	4ece <m2m_wifi_cb+0x12a>
    4ecc:	e139      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
    4ece:	4b8c      	ldr	r3, [pc, #560]	; (5100 <m2m_wifi_cb+0x35c>)
    4ed0:	681b      	ldr	r3, [r3, #0]
    4ed2:	220c      	movs	r2, #12
    4ed4:	18ba      	adds	r2, r7, r2
    4ed6:	0011      	movs	r1, r2
    4ed8:	202f      	movs	r0, #47	; 0x2f
    4eda:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    4edc:	e131      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
    4ede:	1dfb      	adds	r3, r7, #7
    4ee0:	781b      	ldrb	r3, [r3, #0]
    4ee2:	2b34      	cmp	r3, #52	; 0x34
    4ee4:	d13a      	bne.n	4f5c <m2m_wifi_cb+0x1b8>
	{
		uint32  u32ConflictedIP;
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
    4ee6:	2380      	movs	r3, #128	; 0x80
    4ee8:	18f9      	adds	r1, r7, r3
    4eea:	6838      	ldr	r0, [r7, #0]
    4eec:	2300      	movs	r3, #0
    4eee:	2204      	movs	r2, #4
    4ef0:	4c82      	ldr	r4, [pc, #520]	; (50fc <m2m_wifi_cb+0x358>)
    4ef2:	47a0      	blx	r4
    4ef4:	1e03      	subs	r3, r0, #0
    4ef6:	d000      	beq.n	4efa <m2m_wifi_cb+0x156>
    4ef8:	e123      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
    4efa:	4b83      	ldr	r3, [pc, #524]	; (5108 <m2m_wifi_cb+0x364>)
    4efc:	0018      	movs	r0, r3
    4efe:	4b83      	ldr	r3, [pc, #524]	; (510c <m2m_wifi_cb+0x368>)
    4f00:	4798      	blx	r3
    4f02:	2380      	movs	r3, #128	; 0x80
    4f04:	18fb      	adds	r3, r7, r3
    4f06:	681b      	ldr	r3, [r3, #0]
    4f08:	001a      	movs	r2, r3
    4f0a:	23ff      	movs	r3, #255	; 0xff
    4f0c:	401a      	ands	r2, r3
    4f0e:	0011      	movs	r1, r2
    4f10:	2380      	movs	r3, #128	; 0x80
    4f12:	18fb      	adds	r3, r7, r3
    4f14:	681b      	ldr	r3, [r3, #0]
    4f16:	0a1b      	lsrs	r3, r3, #8
    4f18:	001a      	movs	r2, r3
    4f1a:	23ff      	movs	r3, #255	; 0xff
    4f1c:	401a      	ands	r2, r3
    4f1e:	2380      	movs	r3, #128	; 0x80
    4f20:	18fb      	adds	r3, r7, r3
    4f22:	681b      	ldr	r3, [r3, #0]
    4f24:	0c1b      	lsrs	r3, r3, #16
    4f26:	0018      	movs	r0, r3
    4f28:	23ff      	movs	r3, #255	; 0xff
    4f2a:	4018      	ands	r0, r3
    4f2c:	0004      	movs	r4, r0
    4f2e:	2380      	movs	r3, #128	; 0x80
    4f30:	18fb      	adds	r3, r7, r3
    4f32:	681b      	ldr	r3, [r3, #0]
    4f34:	0e1b      	lsrs	r3, r3, #24
    4f36:	4876      	ldr	r0, [pc, #472]	; (5110 <m2m_wifi_cb+0x36c>)
    4f38:	9300      	str	r3, [sp, #0]
    4f3a:	0023      	movs	r3, r4
    4f3c:	4c73      	ldr	r4, [pc, #460]	; (510c <m2m_wifi_cb+0x368>)
    4f3e:	47a0      	blx	r4
    4f40:	200d      	movs	r0, #13
    4f42:	4b74      	ldr	r3, [pc, #464]	; (5114 <m2m_wifi_cb+0x370>)
    4f44:	4798      	blx	r3
				BYTE_0(u32ConflictedIP),BYTE_1(u32ConflictedIP),BYTE_2(u32ConflictedIP),BYTE_3(u32ConflictedIP));
			if (gpfAppWifiCb)
    4f46:	4b6e      	ldr	r3, [pc, #440]	; (5100 <m2m_wifi_cb+0x35c>)
    4f48:	681b      	ldr	r3, [r3, #0]
    4f4a:	2b00      	cmp	r3, #0
    4f4c:	d100      	bne.n	4f50 <m2m_wifi_cb+0x1ac>
    4f4e:	e0f8      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
    4f50:	4b6b      	ldr	r3, [pc, #428]	; (5100 <m2m_wifi_cb+0x35c>)
    4f52:	681b      	ldr	r3, [r3, #0]
    4f54:	2100      	movs	r1, #0
    4f56:	2034      	movs	r0, #52	; 0x34
    4f58:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    4f5a:	e0f2      	b.n	5142 <m2m_wifi_cb+0x39e>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
    4f5c:	1dfb      	adds	r3, r7, #7
    4f5e:	781b      	ldrb	r3, [r3, #0]
    4f60:	2b11      	cmp	r3, #17
    4f62:	d11e      	bne.n	4fa2 <m2m_wifi_cb+0x1fe>
	{
		tstrM2mScanDone strState;
		gu8scanInProgress = 0;
    4f64:	4b6c      	ldr	r3, [pc, #432]	; (5118 <m2m_wifi_cb+0x374>)
    4f66:	2200      	movs	r2, #0
    4f68:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
    4f6a:	237c      	movs	r3, #124	; 0x7c
    4f6c:	18f9      	adds	r1, r7, r3
    4f6e:	6838      	ldr	r0, [r7, #0]
    4f70:	2300      	movs	r3, #0
    4f72:	2204      	movs	r2, #4
    4f74:	4c61      	ldr	r4, [pc, #388]	; (50fc <m2m_wifi_cb+0x358>)
    4f76:	47a0      	blx	r4
    4f78:	1e03      	subs	r3, r0, #0
    4f7a:	d000      	beq.n	4f7e <m2m_wifi_cb+0x1da>
    4f7c:	e0e1      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			gu8ChNum = strState.u8NumofCh;
    4f7e:	237c      	movs	r3, #124	; 0x7c
    4f80:	18fb      	adds	r3, r7, r3
    4f82:	781a      	ldrb	r2, [r3, #0]
    4f84:	4b65      	ldr	r3, [pc, #404]	; (511c <m2m_wifi_cb+0x378>)
    4f86:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
    4f88:	4b5d      	ldr	r3, [pc, #372]	; (5100 <m2m_wifi_cb+0x35c>)
    4f8a:	681b      	ldr	r3, [r3, #0]
    4f8c:	2b00      	cmp	r3, #0
    4f8e:	d100      	bne.n	4f92 <m2m_wifi_cb+0x1ee>
    4f90:	e0d7      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
    4f92:	4b5b      	ldr	r3, [pc, #364]	; (5100 <m2m_wifi_cb+0x35c>)
    4f94:	681b      	ldr	r3, [r3, #0]
    4f96:	227c      	movs	r2, #124	; 0x7c
    4f98:	18ba      	adds	r2, r7, r2
    4f9a:	0011      	movs	r1, r2
    4f9c:	2011      	movs	r0, #17
    4f9e:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    4fa0:	e0cf      	b.n	5142 <m2m_wifi_cb+0x39e>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
    4fa2:	1dfb      	adds	r3, r7, #7
    4fa4:	781b      	ldrb	r3, [r3, #0]
    4fa6:	2b13      	cmp	r3, #19
    4fa8:	d116      	bne.n	4fd8 <m2m_wifi_cb+0x234>
	{
		tstrM2mWifiscanResult strScanResult;
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
    4faa:	230c      	movs	r3, #12
    4fac:	18f9      	adds	r1, r7, r3
    4fae:	6838      	ldr	r0, [r7, #0]
    4fb0:	2300      	movs	r3, #0
    4fb2:	222c      	movs	r2, #44	; 0x2c
    4fb4:	4c51      	ldr	r4, [pc, #324]	; (50fc <m2m_wifi_cb+0x358>)
    4fb6:	47a0      	blx	r4
    4fb8:	1e03      	subs	r3, r0, #0
    4fba:	d000      	beq.n	4fbe <m2m_wifi_cb+0x21a>
    4fbc:	e0c1      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    4fbe:	4b50      	ldr	r3, [pc, #320]	; (5100 <m2m_wifi_cb+0x35c>)
    4fc0:	681b      	ldr	r3, [r3, #0]
    4fc2:	2b00      	cmp	r3, #0
    4fc4:	d100      	bne.n	4fc8 <m2m_wifi_cb+0x224>
    4fc6:	e0bc      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
    4fc8:	4b4d      	ldr	r3, [pc, #308]	; (5100 <m2m_wifi_cb+0x35c>)
    4fca:	681b      	ldr	r3, [r3, #0]
    4fcc:	220c      	movs	r2, #12
    4fce:	18ba      	adds	r2, r7, r2
    4fd0:	0011      	movs	r1, r2
    4fd2:	2013      	movs	r0, #19
    4fd4:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    4fd6:	e0b4      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
    4fd8:	1dfb      	adds	r3, r7, #7
    4fda:	781b      	ldrb	r3, [r3, #0]
    4fdc:	2b04      	cmp	r3, #4
    4fde:	d116      	bne.n	500e <m2m_wifi_cb+0x26a>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    4fe0:	23a0      	movs	r3, #160	; 0xa0
    4fe2:	18f9      	adds	r1, r7, r3
    4fe4:	6838      	ldr	r0, [r7, #0]
    4fe6:	2300      	movs	r3, #0
    4fe8:	2204      	movs	r2, #4
    4fea:	4c44      	ldr	r4, [pc, #272]	; (50fc <m2m_wifi_cb+0x358>)
    4fec:	47a0      	blx	r4
    4fee:	1e03      	subs	r3, r0, #0
    4ff0:	d000      	beq.n	4ff4 <m2m_wifi_cb+0x250>
    4ff2:	e0a6      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    4ff4:	4b42      	ldr	r3, [pc, #264]	; (5100 <m2m_wifi_cb+0x35c>)
    4ff6:	681b      	ldr	r3, [r3, #0]
    4ff8:	2b00      	cmp	r3, #0
    4ffa:	d100      	bne.n	4ffe <m2m_wifi_cb+0x25a>
    4ffc:	e0a1      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
    4ffe:	4b40      	ldr	r3, [pc, #256]	; (5100 <m2m_wifi_cb+0x35c>)
    5000:	681b      	ldr	r3, [r3, #0]
    5002:	22a0      	movs	r2, #160	; 0xa0
    5004:	18ba      	adds	r2, r7, r2
    5006:	0011      	movs	r1, r2
    5008:	2004      	movs	r0, #4
    500a:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    500c:	e099      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
    500e:	1dfb      	adds	r3, r7, #7
    5010:	781b      	ldrb	r3, [r3, #0]
    5012:	2b65      	cmp	r3, #101	; 0x65
    5014:	d116      	bne.n	5044 <m2m_wifi_cb+0x2a0>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
    5016:	23a0      	movs	r3, #160	; 0xa0
    5018:	18f9      	adds	r1, r7, r3
    501a:	6838      	ldr	r0, [r7, #0]
    501c:	2300      	movs	r3, #0
    501e:	2204      	movs	r2, #4
    5020:	4c36      	ldr	r4, [pc, #216]	; (50fc <m2m_wifi_cb+0x358>)
    5022:	47a0      	blx	r4
    5024:	1e03      	subs	r3, r0, #0
    5026:	d000      	beq.n	502a <m2m_wifi_cb+0x286>
    5028:	e08b      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
    502a:	4b35      	ldr	r3, [pc, #212]	; (5100 <m2m_wifi_cb+0x35c>)
    502c:	681b      	ldr	r3, [r3, #0]
    502e:	2b00      	cmp	r3, #0
    5030:	d100      	bne.n	5034 <m2m_wifi_cb+0x290>
    5032:	e086      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
    5034:	4b32      	ldr	r3, [pc, #200]	; (5100 <m2m_wifi_cb+0x35c>)
    5036:	681b      	ldr	r3, [r3, #0]
    5038:	22a0      	movs	r2, #160	; 0xa0
    503a:	18ba      	adds	r2, r7, r2
    503c:	0011      	movs	r1, r2
    503e:	2065      	movs	r0, #101	; 0x65
    5040:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    5042:	e07e      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
    5044:	1dfb      	adds	r3, r7, #7
    5046:	781b      	ldrb	r3, [r3, #0]
    5048:	2b09      	cmp	r3, #9
    504a:	d116      	bne.n	507a <m2m_wifi_cb+0x2d6>
	{
		tstrM2MProvisionInfo	strProvInfo;
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
    504c:	230c      	movs	r3, #12
    504e:	18f9      	adds	r1, r7, r3
    5050:	6838      	ldr	r0, [r7, #0]
    5052:	2301      	movs	r3, #1
    5054:	2264      	movs	r2, #100	; 0x64
    5056:	4c29      	ldr	r4, [pc, #164]	; (50fc <m2m_wifi_cb+0x358>)
    5058:	47a0      	blx	r4
    505a:	1e03      	subs	r3, r0, #0
    505c:	d000      	beq.n	5060 <m2m_wifi_cb+0x2bc>
    505e:	e070      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if(gpfAppWifiCb)
    5060:	4b27      	ldr	r3, [pc, #156]	; (5100 <m2m_wifi_cb+0x35c>)
    5062:	681b      	ldr	r3, [r3, #0]
    5064:	2b00      	cmp	r3, #0
    5066:	d100      	bne.n	506a <m2m_wifi_cb+0x2c6>
    5068:	e06b      	b.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
    506a:	4b25      	ldr	r3, [pc, #148]	; (5100 <m2m_wifi_cb+0x35c>)
    506c:	681b      	ldr	r3, [r3, #0]
    506e:	220c      	movs	r2, #12
    5070:	18ba      	adds	r2, r7, r2
    5072:	0011      	movs	r1, r2
    5074:	2009      	movs	r0, #9
    5076:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    5078:	e063      	b.n	5142 <m2m_wifi_cb+0x39e>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
    507a:	1dfb      	adds	r3, r7, #7
    507c:	781b      	ldrb	r3, [r3, #0]
    507e:	2b2a      	cmp	r3, #42	; 0x2a
    5080:	d114      	bne.n	50ac <m2m_wifi_cb+0x308>
	{
		tstrM2MDefaultConnResp	strResp;
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
    5082:	2378      	movs	r3, #120	; 0x78
    5084:	18f9      	adds	r1, r7, r3
    5086:	6838      	ldr	r0, [r7, #0]
    5088:	2301      	movs	r3, #1
    508a:	2204      	movs	r2, #4
    508c:	4c1b      	ldr	r4, [pc, #108]	; (50fc <m2m_wifi_cb+0x358>)
    508e:	47a0      	blx	r4
    5090:	1e03      	subs	r3, r0, #0
    5092:	d156      	bne.n	5142 <m2m_wifi_cb+0x39e>
		{
			if(gpfAppWifiCb)
    5094:	4b1a      	ldr	r3, [pc, #104]	; (5100 <m2m_wifi_cb+0x35c>)
    5096:	681b      	ldr	r3, [r3, #0]
    5098:	2b00      	cmp	r3, #0
    509a:	d052      	beq.n	5142 <m2m_wifi_cb+0x39e>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
    509c:	4b18      	ldr	r3, [pc, #96]	; (5100 <m2m_wifi_cb+0x35c>)
    509e:	681b      	ldr	r3, [r3, #0]
    50a0:	2278      	movs	r2, #120	; 0x78
    50a2:	18ba      	adds	r2, r7, r2
    50a4:	0011      	movs	r1, r2
    50a6:	202a      	movs	r0, #42	; 0x2a
    50a8:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    50aa:	e04a      	b.n	5142 <m2m_wifi_cb+0x39e>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
    50ac:	1dfb      	adds	r3, r7, #7
    50ae:	781b      	ldrb	r3, [r3, #0]
    50b0:	2b20      	cmp	r3, #32
    50b2:	d135      	bne.n	5120 <m2m_wifi_cb+0x37c>
	{
		tstrPrng strPrng;
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
    50b4:	2370      	movs	r3, #112	; 0x70
    50b6:	18f9      	adds	r1, r7, r3
    50b8:	6838      	ldr	r0, [r7, #0]
    50ba:	2300      	movs	r3, #0
    50bc:	2208      	movs	r2, #8
    50be:	4c0f      	ldr	r4, [pc, #60]	; (50fc <m2m_wifi_cb+0x358>)
    50c0:	47a0      	blx	r4
    50c2:	1e03      	subs	r3, r0, #0
    50c4:	d13d      	bne.n	5142 <m2m_wifi_cb+0x39e>
		{
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
    50c6:	683b      	ldr	r3, [r7, #0]
    50c8:	3308      	adds	r3, #8
    50ca:	0018      	movs	r0, r3
    50cc:	2370      	movs	r3, #112	; 0x70
    50ce:	18fb      	adds	r3, r7, r3
    50d0:	6819      	ldr	r1, [r3, #0]
    50d2:	2370      	movs	r3, #112	; 0x70
    50d4:	18fb      	adds	r3, r7, r3
    50d6:	889a      	ldrh	r2, [r3, #4]
    50d8:	2301      	movs	r3, #1
    50da:	4c08      	ldr	r4, [pc, #32]	; (50fc <m2m_wifi_cb+0x358>)
    50dc:	47a0      	blx	r4
    50de:	1e03      	subs	r3, r0, #0
    50e0:	d12f      	bne.n	5142 <m2m_wifi_cb+0x39e>
			{
				if(gpfAppWifiCb)
    50e2:	4b07      	ldr	r3, [pc, #28]	; (5100 <m2m_wifi_cb+0x35c>)
    50e4:	681b      	ldr	r3, [r3, #0]
    50e6:	2b00      	cmp	r3, #0
    50e8:	d02b      	beq.n	5142 <m2m_wifi_cb+0x39e>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
    50ea:	4b05      	ldr	r3, [pc, #20]	; (5100 <m2m_wifi_cb+0x35c>)
    50ec:	681b      	ldr	r3, [r3, #0]
    50ee:	2270      	movs	r2, #112	; 0x70
    50f0:	18ba      	adds	r2, r7, r2
    50f2:	0011      	movs	r1, r2
    50f4:	2020      	movs	r0, #32
    50f6:	4798      	blx	r3
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
	}
}
    50f8:	e023      	b.n	5142 <m2m_wifi_cb+0x39e>
    50fa:	46c0      	nop			; (mov r8, r8)
    50fc:	00004ae5 	.word	0x00004ae5
    5100:	20000104 	.word	0x20000104
    5104:	00003f29 	.word	0x00003f29
    5108:	00012ff0 	.word	0x00012ff0
    510c:	00011525 	.word	0x00011525
    5110:	00012ffc 	.word	0x00012ffc
    5114:	00011559 	.word	0x00011559
    5118:	20000101 	.word	0x20000101
    511c:	20000100 	.word	0x20000100
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
    5120:	2395      	movs	r3, #149	; 0x95
    5122:	005a      	lsls	r2, r3, #1
    5124:	4909      	ldr	r1, [pc, #36]	; (514c <m2m_wifi_cb+0x3a8>)
    5126:	4b0a      	ldr	r3, [pc, #40]	; (5150 <m2m_wifi_cb+0x3ac>)
    5128:	0018      	movs	r0, r3
    512a:	4b0a      	ldr	r3, [pc, #40]	; (5154 <m2m_wifi_cb+0x3b0>)
    512c:	4798      	blx	r3
    512e:	1dfb      	adds	r3, r7, #7
    5130:	781a      	ldrb	r2, [r3, #0]
    5132:	4b09      	ldr	r3, [pc, #36]	; (5158 <m2m_wifi_cb+0x3b4>)
    5134:	0011      	movs	r1, r2
    5136:	0018      	movs	r0, r3
    5138:	4b06      	ldr	r3, [pc, #24]	; (5154 <m2m_wifi_cb+0x3b0>)
    513a:	4798      	blx	r3
    513c:	200d      	movs	r0, #13
    513e:	4b07      	ldr	r3, [pc, #28]	; (515c <m2m_wifi_cb+0x3b8>)
    5140:	4798      	blx	r3
	}
}
    5142:	46c0      	nop			; (mov r8, r8)
    5144:	46bd      	mov	sp, r7
    5146:	b02b      	add	sp, #172	; 0xac
    5148:	bd90      	pop	{r4, r7, pc}
    514a:	46c0      	nop			; (mov r8, r8)
    514c:	00013314 	.word	0x00013314
    5150:	0001301c 	.word	0x0001301c
    5154:	00011525 	.word	0x00011525
    5158:	00013030 	.word	0x00013030
    515c:	00011559 	.word	0x00011559

00005160 <m2m_wifi_init>:
	}	
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
    5160:	b590      	push	{r4, r7, lr}
    5162:	b08d      	sub	sp, #52	; 0x34
    5164:	af00      	add	r7, sp, #0
    5166:	6078      	str	r0, [r7, #4]
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
    5168:	232f      	movs	r3, #47	; 0x2f
    516a:	18fb      	adds	r3, r7, r3
    516c:	2200      	movs	r2, #0
    516e:	701a      	strb	r2, [r3, #0]
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
    5170:	230b      	movs	r3, #11
    5172:	18fb      	adds	r3, r7, r3
    5174:	2201      	movs	r2, #1
    5176:	701a      	strb	r2, [r3, #0]
	
	if(param == NULL) {
    5178:	687b      	ldr	r3, [r7, #4]
    517a:	2b00      	cmp	r3, #0
    517c:	d104      	bne.n	5188 <m2m_wifi_init+0x28>
		ret = M2M_ERR_FAIL;
    517e:	232f      	movs	r3, #47	; 0x2f
    5180:	18fb      	adds	r3, r7, r3
    5182:	22f4      	movs	r2, #244	; 0xf4
    5184:	701a      	strb	r2, [r3, #0]
		goto _EXIT0;
    5186:	e085      	b.n	5294 <m2m_wifi_init+0x134>
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
    5188:	687b      	ldr	r3, [r7, #4]
    518a:	681a      	ldr	r2, [r3, #0]
    518c:	4b45      	ldr	r3, [pc, #276]	; (52a4 <m2m_wifi_init+0x144>)
    518e:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
    5190:	4b45      	ldr	r3, [pc, #276]	; (52a8 <m2m_wifi_init+0x148>)
    5192:	2200      	movs	r2, #0
    5194:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
    5196:	232f      	movs	r3, #47	; 0x2f
    5198:	18fc      	adds	r4, r7, r3
    519a:	230b      	movs	r3, #11
    519c:	18fb      	adds	r3, r7, r3
    519e:	0018      	movs	r0, r3
    51a0:	4b42      	ldr	r3, [pc, #264]	; (52ac <m2m_wifi_init+0x14c>)
    51a2:	4798      	blx	r3
    51a4:	0003      	movs	r3, r0
    51a6:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    51a8:	232f      	movs	r3, #47	; 0x2f
    51aa:	18fb      	adds	r3, r7, r3
    51ac:	781b      	ldrb	r3, [r3, #0]
    51ae:	b25b      	sxtb	r3, r3
    51b0:	2b00      	cmp	r3, #0
    51b2:	d16c      	bne.n	528e <m2m_wifi_init+0x12e>
	/* Initialize host interface module */
	ret = hif_init(NULL);
    51b4:	232f      	movs	r3, #47	; 0x2f
    51b6:	18fc      	adds	r4, r7, r3
    51b8:	2000      	movs	r0, #0
    51ba:	4b3d      	ldr	r3, [pc, #244]	; (52b0 <m2m_wifi_init+0x150>)
    51bc:	4798      	blx	r3
    51be:	0003      	movs	r3, r0
    51c0:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    51c2:	232f      	movs	r3, #47	; 0x2f
    51c4:	18fb      	adds	r3, r7, r3
    51c6:	781b      	ldrb	r3, [r3, #0]
    51c8:	b25b      	sxtb	r3, r3
    51ca:	2b00      	cmp	r3, #0
    51cc:	d15a      	bne.n	5284 <m2m_wifi_init+0x124>

	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
    51ce:	4b39      	ldr	r3, [pc, #228]	; (52b4 <m2m_wifi_init+0x154>)
    51d0:	0019      	movs	r1, r3
    51d2:	2001      	movs	r0, #1
    51d4:	4b38      	ldr	r3, [pc, #224]	; (52b8 <m2m_wifi_init+0x158>)
    51d6:	4798      	blx	r3

	ret = nm_get_firmware_info(&strtmp);
    51d8:	232f      	movs	r3, #47	; 0x2f
    51da:	18fc      	adds	r4, r7, r3
    51dc:	230c      	movs	r3, #12
    51de:	18fb      	adds	r3, r7, r3
    51e0:	0018      	movs	r0, r3
    51e2:	4b36      	ldr	r3, [pc, #216]	; (52bc <m2m_wifi_init+0x15c>)
    51e4:	4798      	blx	r3
    51e6:	0003      	movs	r3, r0
    51e8:	7023      	strb	r3, [r4, #0]

	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
    51ea:	4b35      	ldr	r3, [pc, #212]	; (52c0 <m2m_wifi_init+0x160>)
    51ec:	0018      	movs	r0, r3
    51ee:	4b35      	ldr	r3, [pc, #212]	; (52c4 <m2m_wifi_init+0x164>)
    51f0:	4798      	blx	r3
    51f2:	230c      	movs	r3, #12
    51f4:	18fb      	adds	r3, r7, r3
    51f6:	791b      	ldrb	r3, [r3, #4]
    51f8:	0019      	movs	r1, r3
    51fa:	230c      	movs	r3, #12
    51fc:	18fb      	adds	r3, r7, r3
    51fe:	795b      	ldrb	r3, [r3, #5]
    5200:	001a      	movs	r2, r3
    5202:	230c      	movs	r3, #12
    5204:	18fb      	adds	r3, r7, r3
    5206:	799b      	ldrb	r3, [r3, #6]
    5208:	482f      	ldr	r0, [pc, #188]	; (52c8 <m2m_wifi_init+0x168>)
    520a:	4c2e      	ldr	r4, [pc, #184]	; (52c4 <m2m_wifi_init+0x164>)
    520c:	47a0      	blx	r4
    520e:	200d      	movs	r0, #13
    5210:	4b2e      	ldr	r3, [pc, #184]	; (52cc <m2m_wifi_init+0x16c>)
    5212:	4798      	blx	r3
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    5214:	4b2a      	ldr	r3, [pc, #168]	; (52c0 <m2m_wifi_init+0x160>)
    5216:	0018      	movs	r0, r3
    5218:	4b2a      	ldr	r3, [pc, #168]	; (52c4 <m2m_wifi_init+0x164>)
    521a:	4798      	blx	r3
    521c:	230c      	movs	r3, #12
    521e:	18fb      	adds	r3, r7, r3
    5220:	79db      	ldrb	r3, [r3, #7]
    5222:	0019      	movs	r1, r3
    5224:	230c      	movs	r3, #12
    5226:	18fb      	adds	r3, r7, r3
    5228:	7a1b      	ldrb	r3, [r3, #8]
    522a:	001a      	movs	r2, r3
    522c:	230c      	movs	r3, #12
    522e:	18fb      	adds	r3, r7, r3
    5230:	7a5b      	ldrb	r3, [r3, #9]
    5232:	4827      	ldr	r0, [pc, #156]	; (52d0 <m2m_wifi_init+0x170>)
    5234:	4c23      	ldr	r4, [pc, #140]	; (52c4 <m2m_wifi_init+0x164>)
    5236:	47a0      	blx	r4
    5238:	200d      	movs	r0, #13
    523a:	4b24      	ldr	r3, [pc, #144]	; (52cc <m2m_wifi_init+0x16c>)
    523c:	4798      	blx	r3
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
    523e:	4b20      	ldr	r3, [pc, #128]	; (52c0 <m2m_wifi_init+0x160>)
    5240:	0018      	movs	r0, r3
    5242:	4b20      	ldr	r3, [pc, #128]	; (52c4 <m2m_wifi_init+0x164>)
    5244:	4798      	blx	r3
    5246:	4823      	ldr	r0, [pc, #140]	; (52d4 <m2m_wifi_init+0x174>)
    5248:	2300      	movs	r3, #0
    524a:	2203      	movs	r2, #3
    524c:	2113      	movs	r1, #19
    524e:	4c1d      	ldr	r4, [pc, #116]	; (52c4 <m2m_wifi_init+0x164>)
    5250:	47a0      	blx	r4
    5252:	200d      	movs	r0, #13
    5254:	4b1d      	ldr	r3, [pc, #116]	; (52cc <m2m_wifi_init+0x16c>)
    5256:	4798      	blx	r3
	if(M2M_ERR_FW_VER_MISMATCH == ret)
    5258:	232f      	movs	r3, #47	; 0x2f
    525a:	18fb      	adds	r3, r7, r3
    525c:	781b      	ldrb	r3, [r3, #0]
    525e:	b25b      	sxtb	r3, r3
    5260:	330d      	adds	r3, #13
    5262:	d116      	bne.n	5292 <m2m_wifi_init+0x132>
	{
		M2M_ERR("Mismatch Firmawre Version\n");
    5264:	23d6      	movs	r3, #214	; 0xd6
    5266:	33ff      	adds	r3, #255	; 0xff
    5268:	001a      	movs	r2, r3
    526a:	491b      	ldr	r1, [pc, #108]	; (52d8 <m2m_wifi_init+0x178>)
    526c:	4b1b      	ldr	r3, [pc, #108]	; (52dc <m2m_wifi_init+0x17c>)
    526e:	0018      	movs	r0, r3
    5270:	4b14      	ldr	r3, [pc, #80]	; (52c4 <m2m_wifi_init+0x164>)
    5272:	4798      	blx	r3
    5274:	4b1a      	ldr	r3, [pc, #104]	; (52e0 <m2m_wifi_init+0x180>)
    5276:	0018      	movs	r0, r3
    5278:	4b1a      	ldr	r3, [pc, #104]	; (52e4 <m2m_wifi_init+0x184>)
    527a:	4798      	blx	r3
    527c:	200d      	movs	r0, #13
    527e:	4b13      	ldr	r3, [pc, #76]	; (52cc <m2m_wifi_init+0x16c>)
    5280:	4798      	blx	r3
	}

	goto _EXIT0;
    5282:	e006      	b.n	5292 <m2m_wifi_init+0x132>
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
	/* Initialize host interface module */
	ret = hif_init(NULL);
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
    5284:	46c0      	nop			; (mov r8, r8)
	}

	goto _EXIT0;

_EXIT1:
	nm_drv_deinit(NULL);
    5286:	2000      	movs	r0, #0
    5288:	4b17      	ldr	r3, [pc, #92]	; (52e8 <m2m_wifi_init+0x188>)
    528a:	4798      	blx	r3
    528c:	e002      	b.n	5294 <m2m_wifi_init+0x134>
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
    528e:	46c0      	nop			; (mov r8, r8)
    5290:	e000      	b.n	5294 <m2m_wifi_init+0x134>
	if(M2M_ERR_FW_VER_MISMATCH == ret)
	{
		M2M_ERR("Mismatch Firmawre Version\n");
	}

	goto _EXIT0;
    5292:	46c0      	nop			; (mov r8, r8)

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
    5294:	232f      	movs	r3, #47	; 0x2f
    5296:	18fb      	adds	r3, r7, r3
    5298:	781b      	ldrb	r3, [r3, #0]
    529a:	b25b      	sxtb	r3, r3
}
    529c:	0018      	movs	r0, r3
    529e:	46bd      	mov	sp, r7
    52a0:	b00d      	add	sp, #52	; 0x34
    52a2:	bd90      	pop	{r4, r7, pc}
    52a4:	20000104 	.word	0x20000104
    52a8:	20000101 	.word	0x20000101
    52ac:	000065e5 	.word	0x000065e5
    52b0:	0000429d 	.word	0x0000429d
    52b4:	00004da5 	.word	0x00004da5
    52b8:	00004cdd 	.word	0x00004cdd
    52bc:	0000647d 	.word	0x0000647d
    52c0:	00012ff0 	.word	0x00012ff0
    52c4:	00011525 	.word	0x00011525
    52c8:	00013158 	.word	0x00013158
    52cc:	00011559 	.word	0x00011559
    52d0:	00013174 	.word	0x00013174
    52d4:	00013190 	.word	0x00013190
    52d8:	00013320 	.word	0x00013320
    52dc:	0001301c 	.word	0x0001301c
    52e0:	000131ac 	.word	0x000131ac
    52e4:	00011645 	.word	0x00011645
    52e8:	00006775 	.word	0x00006775

000052ec <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    52ec:	b580      	push	{r7, lr}
    52ee:	b082      	sub	sp, #8
    52f0:	af00      	add	r7, sp, #0
    52f2:	6078      	str	r0, [r7, #4]
	return hif_handle_isr();
    52f4:	4b03      	ldr	r3, [pc, #12]	; (5304 <m2m_wifi_handle_events+0x18>)
    52f6:	4798      	blx	r3
    52f8:	0003      	movs	r3, r0
}
    52fa:	0018      	movs	r0, r3
    52fc:	46bd      	mov	sp, r7
    52fe:	b002      	add	sp, #8
    5300:	bd80      	pop	{r7, pc}
    5302:	46c0      	nop			; (mov r8, r8)
    5304:	00004a55 	.word	0x00004a55

00005308 <m2m_wifi_connect>:
{
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DEFAULT_CONNECT, NULL, 0,NULL, 0,0);
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
    5308:	b590      	push	{r4, r7, lr}
    530a:	b087      	sub	sp, #28
    530c:	af02      	add	r7, sp, #8
    530e:	60f8      	str	r0, [r7, #12]
    5310:	0008      	movs	r0, r1
    5312:	0011      	movs	r1, r2
    5314:	607b      	str	r3, [r7, #4]
    5316:	230b      	movs	r3, #11
    5318:	18fb      	adds	r3, r7, r3
    531a:	1c02      	adds	r2, r0, #0
    531c:	701a      	strb	r2, [r3, #0]
    531e:	230a      	movs	r3, #10
    5320:	18fb      	adds	r3, r7, r3
    5322:	1c0a      	adds	r2, r1, #0
    5324:	701a      	strb	r2, [r3, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    5326:	687c      	ldr	r4, [r7, #4]
    5328:	230a      	movs	r3, #10
    532a:	18fb      	adds	r3, r7, r3
    532c:	781a      	ldrb	r2, [r3, #0]
    532e:	230b      	movs	r3, #11
    5330:	18fb      	adds	r3, r7, r3
    5332:	7819      	ldrb	r1, [r3, #0]
    5334:	68f8      	ldr	r0, [r7, #12]
    5336:	2300      	movs	r3, #0
    5338:	9301      	str	r3, [sp, #4]
    533a:	2320      	movs	r3, #32
    533c:	18fb      	adds	r3, r7, r3
    533e:	881b      	ldrh	r3, [r3, #0]
    5340:	9300      	str	r3, [sp, #0]
    5342:	0023      	movs	r3, r4
    5344:	4c03      	ldr	r4, [pc, #12]	; (5354 <m2m_wifi_connect+0x4c>)
    5346:	47a0      	blx	r4
    5348:	0003      	movs	r3, r0
}
    534a:	0018      	movs	r0, r3
    534c:	46bd      	mov	sp, r7
    534e:	b005      	add	sp, #20
    5350:	bd90      	pop	{r4, r7, pc}
    5352:	46c0      	nop			; (mov r8, r8)
    5354:	00005359 	.word	0x00005359

00005358 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    5358:	b5b0      	push	{r4, r5, r7, lr}
    535a:	b0aa      	sub	sp, #168	; 0xa8
    535c:	af04      	add	r7, sp, #16
    535e:	60f8      	str	r0, [r7, #12]
    5360:	0008      	movs	r0, r1
    5362:	0011      	movs	r1, r2
    5364:	607b      	str	r3, [r7, #4]
    5366:	230b      	movs	r3, #11
    5368:	18fb      	adds	r3, r7, r3
    536a:	1c02      	adds	r2, r0, #0
    536c:	701a      	strb	r2, [r3, #0]
    536e:	230a      	movs	r3, #10
    5370:	18fb      	adds	r3, r7, r3
    5372:	1c0a      	adds	r2, r1, #0
    5374:	701a      	strb	r2, [r3, #0]
	sint8				ret = M2M_SUCCESS;
    5376:	2397      	movs	r3, #151	; 0x97
    5378:	18fb      	adds	r3, r7, r3
    537a:	2200      	movs	r2, #0
    537c:	701a      	strb	r2, [r3, #0]
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
    537e:	230a      	movs	r3, #10
    5380:	18fb      	adds	r3, r7, r3
    5382:	781b      	ldrb	r3, [r3, #0]
    5384:	2b01      	cmp	r3, #1
    5386:	d100      	bne.n	538a <m2m_wifi_connect_sc+0x32>
    5388:	e083      	b.n	5492 <m2m_wifi_connect_sc+0x13a>
	{
		if(pvAuthInfo == NULL)
    538a:	687b      	ldr	r3, [r7, #4]
    538c:	2b00      	cmp	r3, #0
    538e:	d111      	bne.n	53b4 <m2m_wifi_connect_sc+0x5c>
		{
			M2M_ERR("Key is not valid\n");
    5390:	4ad8      	ldr	r2, [pc, #864]	; (56f4 <m2m_wifi_connect_sc+0x39c>)
    5392:	49d9      	ldr	r1, [pc, #868]	; (56f8 <m2m_wifi_connect_sc+0x3a0>)
    5394:	4bd9      	ldr	r3, [pc, #868]	; (56fc <m2m_wifi_connect_sc+0x3a4>)
    5396:	0018      	movs	r0, r3
    5398:	4bd9      	ldr	r3, [pc, #868]	; (5700 <m2m_wifi_connect_sc+0x3a8>)
    539a:	4798      	blx	r3
    539c:	4bd9      	ldr	r3, [pc, #868]	; (5704 <m2m_wifi_connect_sc+0x3ac>)
    539e:	0018      	movs	r0, r3
    53a0:	4bd9      	ldr	r3, [pc, #868]	; (5708 <m2m_wifi_connect_sc+0x3b0>)
    53a2:	4798      	blx	r3
    53a4:	200d      	movs	r0, #13
    53a6:	4bd9      	ldr	r3, [pc, #868]	; (570c <m2m_wifi_connect_sc+0x3b4>)
    53a8:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    53aa:	2397      	movs	r3, #151	; 0x97
    53ac:	18fb      	adds	r3, r7, r3
    53ae:	22f4      	movs	r2, #244	; 0xf4
    53b0:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    53b2:	e1ef      	b.n	5794 <m2m_wifi_connect_sc+0x43c>
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
    53b4:	230a      	movs	r3, #10
    53b6:	18fb      	adds	r3, r7, r3
    53b8:	781b      	ldrb	r3, [r3, #0]
    53ba:	2b02      	cmp	r3, #2
    53bc:	d169      	bne.n	5492 <m2m_wifi_connect_sc+0x13a>
    53be:	687b      	ldr	r3, [r7, #4]
    53c0:	0018      	movs	r0, r3
    53c2:	4bd3      	ldr	r3, [pc, #844]	; (5710 <m2m_wifi_connect_sc+0x3b8>)
    53c4:	4798      	blx	r3
    53c6:	1e03      	subs	r3, r0, #0
    53c8:	2b40      	cmp	r3, #64	; 0x40
    53ca:	d162      	bne.n	5492 <m2m_wifi_connect_sc+0x13a>
		{
			uint8 i = 0;
    53cc:	2396      	movs	r3, #150	; 0x96
    53ce:	18fb      	adds	r3, r7, r3
    53d0:	2200      	movs	r2, #0
    53d2:	701a      	strb	r2, [r3, #0]
			uint8* pu8Psk = (uint8*)pvAuthInfo;
    53d4:	687b      	ldr	r3, [r7, #4]
    53d6:	2290      	movs	r2, #144	; 0x90
    53d8:	18ba      	adds	r2, r7, r2
    53da:	6013      	str	r3, [r2, #0]
			while(i < (M2M_MAX_PSK_LEN-1))
    53dc:	e054      	b.n	5488 <m2m_wifi_connect_sc+0x130>
			{
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
    53de:	2396      	movs	r3, #150	; 0x96
    53e0:	18fb      	adds	r3, r7, r3
    53e2:	781b      	ldrb	r3, [r3, #0]
    53e4:	2290      	movs	r2, #144	; 0x90
    53e6:	18ba      	adds	r2, r7, r2
    53e8:	6812      	ldr	r2, [r2, #0]
    53ea:	18d3      	adds	r3, r2, r3
    53ec:	781b      	ldrb	r3, [r3, #0]
    53ee:	2b2f      	cmp	r3, #47	; 0x2f
    53f0:	d931      	bls.n	5456 <m2m_wifi_connect_sc+0xfe>
    53f2:	2396      	movs	r3, #150	; 0x96
    53f4:	18fb      	adds	r3, r7, r3
    53f6:	781b      	ldrb	r3, [r3, #0]
    53f8:	2290      	movs	r2, #144	; 0x90
    53fa:	18ba      	adds	r2, r7, r2
    53fc:	6812      	ldr	r2, [r2, #0]
    53fe:	18d3      	adds	r3, r2, r3
    5400:	781b      	ldrb	r3, [r3, #0]
    5402:	2b39      	cmp	r3, #57	; 0x39
    5404:	d909      	bls.n	541a <m2m_wifi_connect_sc+0xc2>
    5406:	2396      	movs	r3, #150	; 0x96
    5408:	18fb      	adds	r3, r7, r3
    540a:	781b      	ldrb	r3, [r3, #0]
    540c:	2290      	movs	r2, #144	; 0x90
    540e:	18ba      	adds	r2, r7, r2
    5410:	6812      	ldr	r2, [r2, #0]
    5412:	18d3      	adds	r3, r2, r3
    5414:	781b      	ldrb	r3, [r3, #0]
    5416:	2b40      	cmp	r3, #64	; 0x40
    5418:	d91d      	bls.n	5456 <m2m_wifi_connect_sc+0xfe>
    541a:	2396      	movs	r3, #150	; 0x96
    541c:	18fb      	adds	r3, r7, r3
    541e:	781b      	ldrb	r3, [r3, #0]
    5420:	2290      	movs	r2, #144	; 0x90
    5422:	18ba      	adds	r2, r7, r2
    5424:	6812      	ldr	r2, [r2, #0]
    5426:	18d3      	adds	r3, r2, r3
    5428:	781b      	ldrb	r3, [r3, #0]
    542a:	2b46      	cmp	r3, #70	; 0x46
    542c:	d909      	bls.n	5442 <m2m_wifi_connect_sc+0xea>
    542e:	2396      	movs	r3, #150	; 0x96
    5430:	18fb      	adds	r3, r7, r3
    5432:	781b      	ldrb	r3, [r3, #0]
    5434:	2290      	movs	r2, #144	; 0x90
    5436:	18ba      	adds	r2, r7, r2
    5438:	6812      	ldr	r2, [r2, #0]
    543a:	18d3      	adds	r3, r2, r3
    543c:	781b      	ldrb	r3, [r3, #0]
    543e:	2b60      	cmp	r3, #96	; 0x60
    5440:	d909      	bls.n	5456 <m2m_wifi_connect_sc+0xfe>
    5442:	2396      	movs	r3, #150	; 0x96
    5444:	18fb      	adds	r3, r7, r3
    5446:	781b      	ldrb	r3, [r3, #0]
    5448:	2290      	movs	r2, #144	; 0x90
    544a:	18ba      	adds	r2, r7, r2
    544c:	6812      	ldr	r2, [r2, #0]
    544e:	18d3      	adds	r3, r2, r3
    5450:	781b      	ldrb	r3, [r3, #0]
    5452:	2b66      	cmp	r3, #102	; 0x66
    5454:	d911      	bls.n	547a <m2m_wifi_connect_sc+0x122>
				{
					M2M_ERR("Invalid Key\n");
    5456:	4aaf      	ldr	r2, [pc, #700]	; (5714 <m2m_wifi_connect_sc+0x3bc>)
    5458:	49a7      	ldr	r1, [pc, #668]	; (56f8 <m2m_wifi_connect_sc+0x3a0>)
    545a:	4ba8      	ldr	r3, [pc, #672]	; (56fc <m2m_wifi_connect_sc+0x3a4>)
    545c:	0018      	movs	r0, r3
    545e:	4ba8      	ldr	r3, [pc, #672]	; (5700 <m2m_wifi_connect_sc+0x3a8>)
    5460:	4798      	blx	r3
    5462:	4bad      	ldr	r3, [pc, #692]	; (5718 <m2m_wifi_connect_sc+0x3c0>)
    5464:	0018      	movs	r0, r3
    5466:	4ba8      	ldr	r3, [pc, #672]	; (5708 <m2m_wifi_connect_sc+0x3b0>)
    5468:	4798      	blx	r3
    546a:	200d      	movs	r0, #13
    546c:	4ba7      	ldr	r3, [pc, #668]	; (570c <m2m_wifi_connect_sc+0x3b4>)
    546e:	4798      	blx	r3
					ret = M2M_ERR_FAIL;
    5470:	2397      	movs	r3, #151	; 0x97
    5472:	18fb      	adds	r3, r7, r3
    5474:	22f4      	movs	r2, #244	; 0xf4
    5476:	701a      	strb	r2, [r3, #0]
					goto ERR1;
    5478:	e18c      	b.n	5794 <m2m_wifi_connect_sc+0x43c>
				}
				i++;
    547a:	2396      	movs	r3, #150	; 0x96
    547c:	18fb      	adds	r3, r7, r3
    547e:	781a      	ldrb	r2, [r3, #0]
    5480:	2396      	movs	r3, #150	; 0x96
    5482:	18fb      	adds	r3, r7, r3
    5484:	3201      	adds	r2, #1
    5486:	701a      	strb	r2, [r3, #0]
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
		{
			uint8 i = 0;
			uint8* pu8Psk = (uint8*)pvAuthInfo;
			while(i < (M2M_MAX_PSK_LEN-1))
    5488:	2396      	movs	r3, #150	; 0x96
    548a:	18fb      	adds	r3, r7, r3
    548c:	781b      	ldrb	r3, [r3, #0]
    548e:	2b3f      	cmp	r3, #63	; 0x3f
    5490:	d9a5      	bls.n	53de <m2m_wifi_connect_sc+0x86>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    5492:	230b      	movs	r3, #11
    5494:	18fb      	adds	r3, r7, r3
    5496:	781b      	ldrb	r3, [r3, #0]
    5498:	2b00      	cmp	r3, #0
    549a:	d004      	beq.n	54a6 <m2m_wifi_connect_sc+0x14e>
    549c:	230b      	movs	r3, #11
    549e:	18fb      	adds	r3, r7, r3
    54a0:	781b      	ldrb	r3, [r3, #0]
    54a2:	2b20      	cmp	r3, #32
    54a4:	d911      	bls.n	54ca <m2m_wifi_connect_sc+0x172>
	{
		M2M_ERR("SSID LEN INVALID\n");
    54a6:	4a9d      	ldr	r2, [pc, #628]	; (571c <m2m_wifi_connect_sc+0x3c4>)
    54a8:	4993      	ldr	r1, [pc, #588]	; (56f8 <m2m_wifi_connect_sc+0x3a0>)
    54aa:	4b94      	ldr	r3, [pc, #592]	; (56fc <m2m_wifi_connect_sc+0x3a4>)
    54ac:	0018      	movs	r0, r3
    54ae:	4b94      	ldr	r3, [pc, #592]	; (5700 <m2m_wifi_connect_sc+0x3a8>)
    54b0:	4798      	blx	r3
    54b2:	4b9b      	ldr	r3, [pc, #620]	; (5720 <m2m_wifi_connect_sc+0x3c8>)
    54b4:	0018      	movs	r0, r3
    54b6:	4b94      	ldr	r3, [pc, #592]	; (5708 <m2m_wifi_connect_sc+0x3b0>)
    54b8:	4798      	blx	r3
    54ba:	200d      	movs	r0, #13
    54bc:	4b93      	ldr	r3, [pc, #588]	; (570c <m2m_wifi_connect_sc+0x3b4>)
    54be:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    54c0:	2397      	movs	r3, #151	; 0x97
    54c2:	18fb      	adds	r3, r7, r3
    54c4:	22f4      	movs	r2, #244	; 0xf4
    54c6:	701a      	strb	r2, [r3, #0]
		goto ERR1;
    54c8:	e164      	b.n	5794 <m2m_wifi_connect_sc+0x43c>
	}

	if(u16Ch>M2M_WIFI_CH_14)
    54ca:	23a8      	movs	r3, #168	; 0xa8
    54cc:	18fb      	adds	r3, r7, r3
    54ce:	881b      	ldrh	r3, [r3, #0]
    54d0:	2b0d      	cmp	r3, #13
    54d2:	d916      	bls.n	5502 <m2m_wifi_connect_sc+0x1aa>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    54d4:	23a8      	movs	r3, #168	; 0xa8
    54d6:	18fb      	adds	r3, r7, r3
    54d8:	881b      	ldrh	r3, [r3, #0]
    54da:	2bff      	cmp	r3, #255	; 0xff
    54dc:	d011      	beq.n	5502 <m2m_wifi_connect_sc+0x1aa>
		{
			M2M_ERR("CH INVALID\n");
    54de:	4a91      	ldr	r2, [pc, #580]	; (5724 <m2m_wifi_connect_sc+0x3cc>)
    54e0:	4985      	ldr	r1, [pc, #532]	; (56f8 <m2m_wifi_connect_sc+0x3a0>)
    54e2:	4b86      	ldr	r3, [pc, #536]	; (56fc <m2m_wifi_connect_sc+0x3a4>)
    54e4:	0018      	movs	r0, r3
    54e6:	4b86      	ldr	r3, [pc, #536]	; (5700 <m2m_wifi_connect_sc+0x3a8>)
    54e8:	4798      	blx	r3
    54ea:	4b8f      	ldr	r3, [pc, #572]	; (5728 <m2m_wifi_connect_sc+0x3d0>)
    54ec:	0018      	movs	r0, r3
    54ee:	4b86      	ldr	r3, [pc, #536]	; (5708 <m2m_wifi_connect_sc+0x3b0>)
    54f0:	4798      	blx	r3
    54f2:	200d      	movs	r0, #13
    54f4:	4b85      	ldr	r3, [pc, #532]	; (570c <m2m_wifi_connect_sc+0x3b4>)
    54f6:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    54f8:	2397      	movs	r3, #151	; 0x97
    54fa:	18fb      	adds	r3, r7, r3
    54fc:	22f4      	movs	r2, #244	; 0xf4
    54fe:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    5500:	e148      	b.n	5794 <m2m_wifi_connect_sc+0x43c>
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    5502:	230b      	movs	r3, #11
    5504:	18fb      	adds	r3, r7, r3
    5506:	781a      	ldrb	r2, [r3, #0]
    5508:	68f9      	ldr	r1, [r7, #12]
    550a:	2314      	movs	r3, #20
    550c:	18fb      	adds	r3, r7, r3
    550e:	3346      	adds	r3, #70	; 0x46
    5510:	0018      	movs	r0, r3
    5512:	4b86      	ldr	r3, [pc, #536]	; (572c <m2m_wifi_connect_sc+0x3d4>)
    5514:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    5516:	230b      	movs	r3, #11
    5518:	18fb      	adds	r3, r7, r3
    551a:	781b      	ldrb	r3, [r3, #0]
    551c:	2214      	movs	r2, #20
    551e:	18ba      	adds	r2, r7, r2
    5520:	2146      	movs	r1, #70	; 0x46
    5522:	18d3      	adds	r3, r2, r3
    5524:	185b      	adds	r3, r3, r1
    5526:	2200      	movs	r2, #0
    5528:	701a      	strb	r2, [r3, #0]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    552a:	2314      	movs	r3, #20
    552c:	18fb      	adds	r3, r7, r3
    552e:	22a8      	movs	r2, #168	; 0xa8
    5530:	18ba      	adds	r2, r7, r2
    5532:	2144      	movs	r1, #68	; 0x44
    5534:	8812      	ldrh	r2, [r2, #0]
    5536:	525a      	strh	r2, [r3, r1]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    5538:	23ac      	movs	r3, #172	; 0xac
    553a:	18fb      	adds	r3, r7, r3
    553c:	781b      	ldrb	r3, [r3, #0]
    553e:	1e5a      	subs	r2, r3, #1
    5540:	4193      	sbcs	r3, r2
    5542:	b2db      	uxtb	r3, r3
    5544:	0019      	movs	r1, r3
    5546:	2314      	movs	r3, #20
    5548:	18fb      	adds	r3, r7, r3
    554a:	2267      	movs	r2, #103	; 0x67
    554c:	5499      	strb	r1, [r3, r2]
	pstrAuthInfo = &strConnect.strSec;
    554e:	2314      	movs	r3, #20
    5550:	18fb      	adds	r3, r7, r3
    5552:	228c      	movs	r2, #140	; 0x8c
    5554:	18ba      	adds	r2, r7, r2
    5556:	6013      	str	r3, [r2, #0]
	pstrAuthInfo->u8SecType		= u8SecType;
    5558:	238c      	movs	r3, #140	; 0x8c
    555a:	18fb      	adds	r3, r7, r3
    555c:	681b      	ldr	r3, [r3, #0]
    555e:	220a      	movs	r2, #10
    5560:	18ba      	adds	r2, r7, r2
    5562:	2141      	movs	r1, #65	; 0x41
    5564:	7812      	ldrb	r2, [r2, #0]
    5566:	545a      	strb	r2, [r3, r1]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    5568:	230a      	movs	r3, #10
    556a:	18fb      	adds	r3, r7, r3
    556c:	781b      	ldrb	r3, [r3, #0]
    556e:	2b03      	cmp	r3, #3
    5570:	d000      	beq.n	5574 <m2m_wifi_connect_sc+0x21c>
    5572:	e07b      	b.n	566c <m2m_wifi_connect_sc+0x314>
	{
		tstrM2mWifiWepParams	* pstrWepParams = (tstrM2mWifiWepParams*)pvAuthInfo;
    5574:	687b      	ldr	r3, [r7, #4]
    5576:	2288      	movs	r2, #136	; 0x88
    5578:	18ba      	adds	r2, r7, r2
    557a:	6013      	str	r3, [r2, #0]
		tstrM2mWifiWepParams	*pstrWep = &pstrAuthInfo->uniAuth.strWepInfo;
    557c:	238c      	movs	r3, #140	; 0x8c
    557e:	18fb      	adds	r3, r7, r3
    5580:	681b      	ldr	r3, [r3, #0]
    5582:	2284      	movs	r2, #132	; 0x84
    5584:	18ba      	adds	r2, r7, r2
    5586:	6013      	str	r3, [r2, #0]
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    5588:	2388      	movs	r3, #136	; 0x88
    558a:	18fb      	adds	r3, r7, r3
    558c:	681b      	ldr	r3, [r3, #0]
    558e:	781b      	ldrb	r3, [r3, #0]
    5590:	3b01      	subs	r3, #1
    5592:	b2da      	uxtb	r2, r3
    5594:	2384      	movs	r3, #132	; 0x84
    5596:	18fb      	adds	r3, r7, r3
    5598:	681b      	ldr	r3, [r3, #0]
    559a:	701a      	strb	r2, [r3, #0]

		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    559c:	2384      	movs	r3, #132	; 0x84
    559e:	18fb      	adds	r3, r7, r3
    55a0:	681b      	ldr	r3, [r3, #0]
    55a2:	781b      	ldrb	r3, [r3, #0]
    55a4:	2b03      	cmp	r3, #3
    55a6:	d917      	bls.n	55d8 <m2m_wifi_connect_sc+0x280>
		{
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    55a8:	4a61      	ldr	r2, [pc, #388]	; (5730 <m2m_wifi_connect_sc+0x3d8>)
    55aa:	4953      	ldr	r1, [pc, #332]	; (56f8 <m2m_wifi_connect_sc+0x3a0>)
    55ac:	4b53      	ldr	r3, [pc, #332]	; (56fc <m2m_wifi_connect_sc+0x3a4>)
    55ae:	0018      	movs	r0, r3
    55b0:	4b53      	ldr	r3, [pc, #332]	; (5700 <m2m_wifi_connect_sc+0x3a8>)
    55b2:	4798      	blx	r3
    55b4:	2384      	movs	r3, #132	; 0x84
    55b6:	18fb      	adds	r3, r7, r3
    55b8:	681b      	ldr	r3, [r3, #0]
    55ba:	781b      	ldrb	r3, [r3, #0]
    55bc:	001a      	movs	r2, r3
    55be:	4b5d      	ldr	r3, [pc, #372]	; (5734 <m2m_wifi_connect_sc+0x3dc>)
    55c0:	0011      	movs	r1, r2
    55c2:	0018      	movs	r0, r3
    55c4:	4b4e      	ldr	r3, [pc, #312]	; (5700 <m2m_wifi_connect_sc+0x3a8>)
    55c6:	4798      	blx	r3
    55c8:	200d      	movs	r0, #13
    55ca:	4b50      	ldr	r3, [pc, #320]	; (570c <m2m_wifi_connect_sc+0x3b4>)
    55cc:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    55ce:	2397      	movs	r3, #151	; 0x97
    55d0:	18fb      	adds	r3, r7, r3
    55d2:	22f4      	movs	r2, #244	; 0xf4
    55d4:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    55d6:	e0dd      	b.n	5794 <m2m_wifi_connect_sc+0x43c>
		}
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    55d8:	2388      	movs	r3, #136	; 0x88
    55da:	18fb      	adds	r3, r7, r3
    55dc:	681b      	ldr	r3, [r3, #0]
    55de:	785b      	ldrb	r3, [r3, #1]
    55e0:	3b01      	subs	r3, #1
    55e2:	b2da      	uxtb	r2, r3
    55e4:	2384      	movs	r3, #132	; 0x84
    55e6:	18fb      	adds	r3, r7, r3
    55e8:	681b      	ldr	r3, [r3, #0]
    55ea:	705a      	strb	r2, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    55ec:	2384      	movs	r3, #132	; 0x84
    55ee:	18fb      	adds	r3, r7, r3
    55f0:	681b      	ldr	r3, [r3, #0]
    55f2:	785b      	ldrb	r3, [r3, #1]
    55f4:	2b0a      	cmp	r3, #10
    55f6:	d01e      	beq.n	5636 <m2m_wifi_connect_sc+0x2de>
    55f8:	2384      	movs	r3, #132	; 0x84
    55fa:	18fb      	adds	r3, r7, r3
    55fc:	681b      	ldr	r3, [r3, #0]
    55fe:	785b      	ldrb	r3, [r3, #1]
    5600:	2b1a      	cmp	r3, #26
    5602:	d018      	beq.n	5636 <m2m_wifi_connect_sc+0x2de>
		{
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    5604:	2390      	movs	r3, #144	; 0x90
    5606:	009a      	lsls	r2, r3, #2
    5608:	493b      	ldr	r1, [pc, #236]	; (56f8 <m2m_wifi_connect_sc+0x3a0>)
    560a:	4b3c      	ldr	r3, [pc, #240]	; (56fc <m2m_wifi_connect_sc+0x3a4>)
    560c:	0018      	movs	r0, r3
    560e:	4b3c      	ldr	r3, [pc, #240]	; (5700 <m2m_wifi_connect_sc+0x3a8>)
    5610:	4798      	blx	r3
    5612:	2384      	movs	r3, #132	; 0x84
    5614:	18fb      	adds	r3, r7, r3
    5616:	681b      	ldr	r3, [r3, #0]
    5618:	785b      	ldrb	r3, [r3, #1]
    561a:	001a      	movs	r2, r3
    561c:	4b46      	ldr	r3, [pc, #280]	; (5738 <m2m_wifi_connect_sc+0x3e0>)
    561e:	0011      	movs	r1, r2
    5620:	0018      	movs	r0, r3
    5622:	4b37      	ldr	r3, [pc, #220]	; (5700 <m2m_wifi_connect_sc+0x3a8>)
    5624:	4798      	blx	r3
    5626:	200d      	movs	r0, #13
    5628:	4b38      	ldr	r3, [pc, #224]	; (570c <m2m_wifi_connect_sc+0x3b4>)
    562a:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    562c:	2397      	movs	r3, #151	; 0x97
    562e:	18fb      	adds	r3, r7, r3
    5630:	22f4      	movs	r2, #244	; 0xf4
    5632:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    5634:	e0ae      	b.n	5794 <m2m_wifi_connect_sc+0x43c>
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    5636:	2384      	movs	r3, #132	; 0x84
    5638:	18fb      	adds	r3, r7, r3
    563a:	681b      	ldr	r3, [r3, #0]
    563c:	1c98      	adds	r0, r3, #2
    563e:	2388      	movs	r3, #136	; 0x88
    5640:	18fb      	adds	r3, r7, r3
    5642:	681b      	ldr	r3, [r3, #0]
    5644:	1c99      	adds	r1, r3, #2
    5646:	2388      	movs	r3, #136	; 0x88
    5648:	18fb      	adds	r3, r7, r3
    564a:	681b      	ldr	r3, [r3, #0]
    564c:	785b      	ldrb	r3, [r3, #1]
    564e:	001a      	movs	r2, r3
    5650:	4b36      	ldr	r3, [pc, #216]	; (572c <m2m_wifi_connect_sc+0x3d4>)
    5652:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    5654:	2388      	movs	r3, #136	; 0x88
    5656:	18fb      	adds	r3, r7, r3
    5658:	681b      	ldr	r3, [r3, #0]
    565a:	785b      	ldrb	r3, [r3, #1]
    565c:	001a      	movs	r2, r3
    565e:	2384      	movs	r3, #132	; 0x84
    5660:	18fb      	adds	r3, r7, r3
    5662:	681b      	ldr	r3, [r3, #0]
    5664:	189b      	adds	r3, r3, r2
    5666:	2200      	movs	r2, #0
    5668:	709a      	strb	r2, [r3, #2]
    566a:	e082      	b.n	5772 <m2m_wifi_connect_sc+0x41a>

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    566c:	230a      	movs	r3, #10
    566e:	18fb      	adds	r3, r7, r3
    5670:	781b      	ldrb	r3, [r3, #0]
    5672:	2b02      	cmp	r3, #2
    5674:	d130      	bne.n	56d8 <m2m_wifi_connect_sc+0x380>
	{
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
    5676:	2382      	movs	r3, #130	; 0x82
    5678:	18fc      	adds	r4, r7, r3
    567a:	687b      	ldr	r3, [r7, #4]
    567c:	0018      	movs	r0, r3
    567e:	4b24      	ldr	r3, [pc, #144]	; (5710 <m2m_wifi_connect_sc+0x3b8>)
    5680:	4798      	blx	r3
    5682:	0003      	movs	r3, r0
    5684:	8023      	strh	r3, [r4, #0]
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
    5686:	2382      	movs	r3, #130	; 0x82
    5688:	18fb      	adds	r3, r7, r3
    568a:	881b      	ldrh	r3, [r3, #0]
    568c:	2b00      	cmp	r3, #0
    568e:	d004      	beq.n	569a <m2m_wifi_connect_sc+0x342>
    5690:	2382      	movs	r3, #130	; 0x82
    5692:	18fb      	adds	r3, r7, r3
    5694:	881b      	ldrh	r3, [r3, #0]
    5696:	2b40      	cmp	r3, #64	; 0x40
    5698:	d911      	bls.n	56be <m2m_wifi_connect_sc+0x366>
		{
			M2M_ERR("Incorrect PSK key length\n");
    569a:	4a28      	ldr	r2, [pc, #160]	; (573c <m2m_wifi_connect_sc+0x3e4>)
    569c:	4916      	ldr	r1, [pc, #88]	; (56f8 <m2m_wifi_connect_sc+0x3a0>)
    569e:	4b17      	ldr	r3, [pc, #92]	; (56fc <m2m_wifi_connect_sc+0x3a4>)
    56a0:	0018      	movs	r0, r3
    56a2:	4b17      	ldr	r3, [pc, #92]	; (5700 <m2m_wifi_connect_sc+0x3a8>)
    56a4:	4798      	blx	r3
    56a6:	4b26      	ldr	r3, [pc, #152]	; (5740 <m2m_wifi_connect_sc+0x3e8>)
    56a8:	0018      	movs	r0, r3
    56aa:	4b17      	ldr	r3, [pc, #92]	; (5708 <m2m_wifi_connect_sc+0x3b0>)
    56ac:	4798      	blx	r3
    56ae:	200d      	movs	r0, #13
    56b0:	4b16      	ldr	r3, [pc, #88]	; (570c <m2m_wifi_connect_sc+0x3b4>)
    56b2:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    56b4:	2397      	movs	r3, #151	; 0x97
    56b6:	18fb      	adds	r3, r7, r3
    56b8:	22f4      	movs	r2, #244	; 0xf4
    56ba:	701a      	strb	r2, [r3, #0]
			goto ERR1;
    56bc:	e06a      	b.n	5794 <m2m_wifi_connect_sc+0x43c>
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
    56be:	238c      	movs	r3, #140	; 0x8c
    56c0:	18fb      	adds	r3, r7, r3
    56c2:	6818      	ldr	r0, [r3, #0]
    56c4:	2382      	movs	r3, #130	; 0x82
    56c6:	18fb      	adds	r3, r7, r3
    56c8:	881b      	ldrh	r3, [r3, #0]
    56ca:	3301      	adds	r3, #1
    56cc:	001a      	movs	r2, r3
    56ce:	687b      	ldr	r3, [r7, #4]
    56d0:	0019      	movs	r1, r3
    56d2:	4b16      	ldr	r3, [pc, #88]	; (572c <m2m_wifi_connect_sc+0x3d4>)
    56d4:	4798      	blx	r3
    56d6:	e04c      	b.n	5772 <m2m_wifi_connect_sc+0x41a>
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    56d8:	230a      	movs	r3, #10
    56da:	18fb      	adds	r3, r7, r3
    56dc:	781b      	ldrb	r3, [r3, #0]
    56de:	2b04      	cmp	r3, #4
    56e0:	d130      	bne.n	5744 <m2m_wifi_connect_sc+0x3ec>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    56e2:	238c      	movs	r3, #140	; 0x8c
    56e4:	18fb      	adds	r3, r7, r3
    56e6:	681b      	ldr	r3, [r3, #0]
    56e8:	6879      	ldr	r1, [r7, #4]
    56ea:	223e      	movs	r2, #62	; 0x3e
    56ec:	0018      	movs	r0, r3
    56ee:	4b0f      	ldr	r3, [pc, #60]	; (572c <m2m_wifi_connect_sc+0x3d4>)
    56f0:	4798      	blx	r3
    56f2:	e03e      	b.n	5772 <m2m_wifi_connect_sc+0x41a>
    56f4:	00000203 	.word	0x00000203
    56f8:	00013330 	.word	0x00013330
    56fc:	0001301c 	.word	0x0001301c
    5700:	00011525 	.word	0x00011525
    5704:	000131c8 	.word	0x000131c8
    5708:	00011645 	.word	0x00011645
    570c:	00011559 	.word	0x00011559
    5710:	00003f69 	.word	0x00003f69
    5714:	0000020f 	.word	0x0000020f
    5718:	000131dc 	.word	0x000131dc
    571c:	00000219 	.word	0x00000219
    5720:	000131e8 	.word	0x000131e8
    5724:	00000222 	.word	0x00000222
    5728:	000131fc 	.word	0x000131fc
    572c:	00003eed 	.word	0x00003eed
    5730:	00000239 	.word	0x00000239
    5734:	00013208 	.word	0x00013208
    5738:	00013224 	.word	0x00013224
    573c:	0000024f 	.word	0x0000024f
    5740:	00013240 	.word	0x00013240
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    5744:	230a      	movs	r3, #10
    5746:	18fb      	adds	r3, r7, r3
    5748:	781b      	ldrb	r3, [r3, #0]
    574a:	2b01      	cmp	r3, #1
    574c:	d011      	beq.n	5772 <m2m_wifi_connect_sc+0x41a>
	{

	}
	else
	{
		M2M_ERR("undefined sec type\n");
    574e:	4a15      	ldr	r2, [pc, #84]	; (57a4 <m2m_wifi_connect_sc+0x44c>)
    5750:	4915      	ldr	r1, [pc, #84]	; (57a8 <m2m_wifi_connect_sc+0x450>)
    5752:	4b16      	ldr	r3, [pc, #88]	; (57ac <m2m_wifi_connect_sc+0x454>)
    5754:	0018      	movs	r0, r3
    5756:	4b16      	ldr	r3, [pc, #88]	; (57b0 <m2m_wifi_connect_sc+0x458>)
    5758:	4798      	blx	r3
    575a:	4b16      	ldr	r3, [pc, #88]	; (57b4 <m2m_wifi_connect_sc+0x45c>)
    575c:	0018      	movs	r0, r3
    575e:	4b16      	ldr	r3, [pc, #88]	; (57b8 <m2m_wifi_connect_sc+0x460>)
    5760:	4798      	blx	r3
    5762:	200d      	movs	r0, #13
    5764:	4b15      	ldr	r3, [pc, #84]	; (57bc <m2m_wifi_connect_sc+0x464>)
    5766:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    5768:	2397      	movs	r3, #151	; 0x97
    576a:	18fb      	adds	r3, r7, r3
    576c:	22f4      	movs	r2, #244	; 0xf4
    576e:	701a      	strb	r2, [r3, #0]
		goto ERR1;
    5770:	e010      	b.n	5794 <m2m_wifi_connect_sc+0x43c>
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    5772:	2397      	movs	r3, #151	; 0x97
    5774:	18fc      	adds	r4, r7, r3
    5776:	2314      	movs	r3, #20
    5778:	18fa      	adds	r2, r7, r3
    577a:	2300      	movs	r3, #0
    577c:	9302      	str	r3, [sp, #8]
    577e:	2300      	movs	r3, #0
    5780:	9301      	str	r3, [sp, #4]
    5782:	2300      	movs	r3, #0
    5784:	9300      	str	r3, [sp, #0]
    5786:	236c      	movs	r3, #108	; 0x6c
    5788:	2128      	movs	r1, #40	; 0x28
    578a:	2001      	movs	r0, #1
    578c:	4d0c      	ldr	r5, [pc, #48]	; (57c0 <m2m_wifi_connect_sc+0x468>)
    578e:	47a8      	blx	r5
    5790:	0003      	movs	r3, r0
    5792:	7023      	strb	r3, [r4, #0]

ERR1:
	return ret;
    5794:	2397      	movs	r3, #151	; 0x97
    5796:	18fb      	adds	r3, r7, r3
    5798:	781b      	ldrb	r3, [r3, #0]
    579a:	b25b      	sxtb	r3, r3
}
    579c:	0018      	movs	r0, r3
    579e:	46bd      	mov	sp, r7
    57a0:	b026      	add	sp, #152	; 0x98
    57a2:	bdb0      	pop	{r4, r5, r7, pc}
    57a4:	0000025f 	.word	0x0000025f
    57a8:	00013330 	.word	0x00013330
    57ac:	0001301c 	.word	0x0001301c
    57b0:	00011525 	.word	0x00011525
    57b4:	0001325c 	.word	0x0001325c
    57b8:	00011645 	.word	0x00011645
    57bc:	00011559 	.word	0x00011559
    57c0:	00004305 	.word	0x00004305

000057c4 <m2m_wifi_get_otp_mac_address>:
@return      The function shall return M2M_SUCCESS for success and a negative value otherwise.
@sa          m2m_wifi_get_mac_address             
@pre         m2m_wifi_init required to call any WIFI/socket function
*/
sint8 m2m_wifi_get_otp_mac_address(uint8 *pu8MacAddr, uint8* pu8IsValid)
{
    57c4:	b590      	push	{r4, r7, lr}
    57c6:	b085      	sub	sp, #20
    57c8:	af00      	add	r7, sp, #0
    57ca:	6078      	str	r0, [r7, #4]
    57cc:	6039      	str	r1, [r7, #0]
	sint8 ret = M2M_SUCCESS;
    57ce:	230f      	movs	r3, #15
    57d0:	18fb      	adds	r3, r7, r3
    57d2:	2200      	movs	r2, #0
    57d4:	701a      	strb	r2, [r3, #0]
	ret = hif_chip_wake();
    57d6:	230f      	movs	r3, #15
    57d8:	18fc      	adds	r4, r7, r3
    57da:	4b14      	ldr	r3, [pc, #80]	; (582c <m2m_wifi_get_otp_mac_address+0x68>)
    57dc:	4798      	blx	r3
    57de:	0003      	movs	r3, r0
    57e0:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
    57e2:	230f      	movs	r3, #15
    57e4:	18fb      	adds	r3, r7, r3
    57e6:	781b      	ldrb	r3, [r3, #0]
    57e8:	b25b      	sxtb	r3, r3
    57ea:	2b00      	cmp	r3, #0
    57ec:	d115      	bne.n	581a <m2m_wifi_get_otp_mac_address+0x56>
	{
		ret = nmi_get_otp_mac_address(pu8MacAddr, pu8IsValid);
    57ee:	230f      	movs	r3, #15
    57f0:	18fc      	adds	r4, r7, r3
    57f2:	683a      	ldr	r2, [r7, #0]
    57f4:	687b      	ldr	r3, [r7, #4]
    57f6:	0011      	movs	r1, r2
    57f8:	0018      	movs	r0, r3
    57fa:	4b0d      	ldr	r3, [pc, #52]	; (5830 <m2m_wifi_get_otp_mac_address+0x6c>)
    57fc:	4798      	blx	r3
    57fe:	0003      	movs	r3, r0
    5800:	7023      	strb	r3, [r4, #0]
		if(ret == M2M_SUCCESS)
    5802:	230f      	movs	r3, #15
    5804:	18fb      	adds	r3, r7, r3
    5806:	781b      	ldrb	r3, [r3, #0]
    5808:	b25b      	sxtb	r3, r3
    580a:	2b00      	cmp	r3, #0
    580c:	d105      	bne.n	581a <m2m_wifi_get_otp_mac_address+0x56>
		{
			ret = hif_chip_sleep();
    580e:	230f      	movs	r3, #15
    5810:	18fc      	adds	r4, r7, r3
    5812:	4b08      	ldr	r3, [pc, #32]	; (5834 <m2m_wifi_get_otp_mac_address+0x70>)
    5814:	4798      	blx	r3
    5816:	0003      	movs	r3, r0
    5818:	7023      	strb	r3, [r4, #0]
		}
	}
	return ret;
    581a:	230f      	movs	r3, #15
    581c:	18fb      	adds	r3, r7, r3
    581e:	781b      	ldrb	r3, [r3, #0]
    5820:	b25b      	sxtb	r3, r3
}
    5822:	0018      	movs	r0, r3
    5824:	46bd      	mov	sp, r7
    5826:	b005      	add	sp, #20
    5828:	bd90      	pop	{r4, r7, pc}
    582a:	46c0      	nop			; (mov r8, r8)
    582c:	00004139 	.word	0x00004139
    5830:	00005ff5 	.word	0x00005ff5
    5834:	000041d1 	.word	0x000041d1

00005838 <m2m_wifi_get_mac_address>:
@return      The function shall return M2M_SUCCESS for success and a negative value otherwise.
@sa          m2m_wifi_get_otp_mac_address             
@pre         m2m_wifi_init required to call any WIFI/socket function
*/
sint8 m2m_wifi_get_mac_address(uint8 *pu8MacAddr)
{
    5838:	b590      	push	{r4, r7, lr}
    583a:	b085      	sub	sp, #20
    583c:	af00      	add	r7, sp, #0
    583e:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    5840:	230f      	movs	r3, #15
    5842:	18fb      	adds	r3, r7, r3
    5844:	2200      	movs	r2, #0
    5846:	701a      	strb	r2, [r3, #0]
	ret = hif_chip_wake();
    5848:	230f      	movs	r3, #15
    584a:	18fc      	adds	r4, r7, r3
    584c:	4b12      	ldr	r3, [pc, #72]	; (5898 <m2m_wifi_get_mac_address+0x60>)
    584e:	4798      	blx	r3
    5850:	0003      	movs	r3, r0
    5852:	7023      	strb	r3, [r4, #0]
	if(ret == M2M_SUCCESS)
    5854:	230f      	movs	r3, #15
    5856:	18fb      	adds	r3, r7, r3
    5858:	781b      	ldrb	r3, [r3, #0]
    585a:	b25b      	sxtb	r3, r3
    585c:	2b00      	cmp	r3, #0
    585e:	d113      	bne.n	5888 <m2m_wifi_get_mac_address+0x50>
	{
		ret = nmi_get_mac_address(pu8MacAddr);
    5860:	230f      	movs	r3, #15
    5862:	18fc      	adds	r4, r7, r3
    5864:	687b      	ldr	r3, [r7, #4]
    5866:	0018      	movs	r0, r3
    5868:	4b0c      	ldr	r3, [pc, #48]	; (589c <m2m_wifi_get_mac_address+0x64>)
    586a:	4798      	blx	r3
    586c:	0003      	movs	r3, r0
    586e:	7023      	strb	r3, [r4, #0]
		if(ret == M2M_SUCCESS)
    5870:	230f      	movs	r3, #15
    5872:	18fb      	adds	r3, r7, r3
    5874:	781b      	ldrb	r3, [r3, #0]
    5876:	b25b      	sxtb	r3, r3
    5878:	2b00      	cmp	r3, #0
    587a:	d105      	bne.n	5888 <m2m_wifi_get_mac_address+0x50>
		{
			ret = hif_chip_sleep();
    587c:	230f      	movs	r3, #15
    587e:	18fc      	adds	r4, r7, r3
    5880:	4b07      	ldr	r3, [pc, #28]	; (58a0 <m2m_wifi_get_mac_address+0x68>)
    5882:	4798      	blx	r3
    5884:	0003      	movs	r3, r0
    5886:	7023      	strb	r3, [r4, #0]
		}
	}

	return ret;
    5888:	230f      	movs	r3, #15
    588a:	18fb      	adds	r3, r7, r3
    588c:	781b      	ldrb	r3, [r3, #0]
    588e:	b25b      	sxtb	r3, r3
}
    5890:	0018      	movs	r0, r3
    5892:	46bd      	mov	sp, r7
    5894:	b005      	add	sp, #20
    5896:	bd90      	pop	{r4, r7, pc}
    5898:	00004139 	.word	0x00004139
    589c:	000060f9 	.word	0x000060f9
    58a0:	000041d1 	.word	0x000041d1

000058a4 <chip_apply_conf>:
#define M2M_DISABLE_PS				(0xd0ul)

static uint32 clk_status_reg_adr = 0xf; /* Assume initially it is B0 chip */

sint8 chip_apply_conf(uint32 u32Conf)
{
    58a4:	b590      	push	{r4, r7, lr}
    58a6:	b087      	sub	sp, #28
    58a8:	af00      	add	r7, sp, #0
    58aa:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    58ac:	2317      	movs	r3, #23
    58ae:	18fb      	adds	r3, r7, r3
    58b0:	2200      	movs	r2, #0
    58b2:	701a      	strb	r2, [r3, #0]
	uint32 val32 = u32Conf;
    58b4:	687b      	ldr	r3, [r7, #4]
    58b6:	613b      	str	r3, [r7, #16]
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    58b8:	693a      	ldr	r2, [r7, #16]
    58ba:	23a5      	movs	r3, #165	; 0xa5
    58bc:	015b      	lsls	r3, r3, #5
    58be:	0011      	movs	r1, r2
    58c0:	0018      	movs	r0, r3
    58c2:	4b13      	ldr	r3, [pc, #76]	; (5910 <chip_apply_conf+0x6c>)
    58c4:	4798      	blx	r3
		if(val32 != 0) {		
    58c6:	693b      	ldr	r3, [r7, #16]
    58c8:	2b00      	cmp	r3, #0
    58ca:	d018      	beq.n	58fe <chip_apply_conf+0x5a>
			uint32 reg = 0;
    58cc:	2300      	movs	r3, #0
    58ce:	60fb      	str	r3, [r7, #12]
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
    58d0:	2317      	movs	r3, #23
    58d2:	18fc      	adds	r4, r7, r3
    58d4:	230c      	movs	r3, #12
    58d6:	18fa      	adds	r2, r7, r3
    58d8:	23a5      	movs	r3, #165	; 0xa5
    58da:	015b      	lsls	r3, r3, #5
    58dc:	0011      	movs	r1, r2
    58de:	0018      	movs	r0, r3
    58e0:	4b0c      	ldr	r3, [pc, #48]	; (5914 <chip_apply_conf+0x70>)
    58e2:	4798      	blx	r3
    58e4:	0003      	movs	r3, r0
    58e6:	7023      	strb	r3, [r4, #0]
			if(ret == M2M_SUCCESS) {
    58e8:	2317      	movs	r3, #23
    58ea:	18fb      	adds	r3, r7, r3
    58ec:	781b      	ldrb	r3, [r3, #0]
    58ee:	b25b      	sxtb	r3, r3
    58f0:	2b00      	cmp	r3, #0
    58f2:	d1e1      	bne.n	58b8 <chip_apply_conf+0x14>
				if(reg == val32)
    58f4:	68fa      	ldr	r2, [r7, #12]
    58f6:	693b      	ldr	r3, [r7, #16]
    58f8:	429a      	cmp	r2, r3
    58fa:	d002      	beq.n	5902 <chip_apply_conf+0x5e>
					break;
			}
		} else {
			break;
		}
	} while(1);
    58fc:	e7dc      	b.n	58b8 <chip_apply_conf+0x14>
			if(ret == M2M_SUCCESS) {
				if(reg == val32)
					break;
			}
		} else {
			break;
    58fe:	46c0      	nop			; (mov r8, r8)
    5900:	e000      	b.n	5904 <chip_apply_conf+0x60>
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
			if(ret == M2M_SUCCESS) {
				if(reg == val32)
					break;
    5902:	46c0      	nop			; (mov r8, r8)
		} else {
			break;
		}
	} while(1);

	return M2M_SUCCESS;
    5904:	2300      	movs	r3, #0
}
    5906:	0018      	movs	r0, r3
    5908:	46bd      	mov	sp, r7
    590a:	b007      	add	sp, #28
    590c:	bd90      	pop	{r4, r7, pc}
    590e:	46c0      	nop			; (mov r8, r8)
    5910:	00006269 	.word	0x00006269
    5914:	00006245 	.word	0x00006245

00005918 <nm_clkless_wake>:
*	@author	Samer Sarhan
*	@date	06 June 2014
*	@version	1.0
*/
sint8 nm_clkless_wake(void)
{
    5918:	b590      	push	{r4, r7, lr}
    591a:	b085      	sub	sp, #20
    591c:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    591e:	230f      	movs	r3, #15
    5920:	18fb      	adds	r3, r7, r3
    5922:	2200      	movs	r2, #0
    5924:	701a      	strb	r2, [r3, #0]
	uint32 reg, clk_status_reg,trials = 0;
    5926:	2300      	movs	r3, #0
    5928:	60bb      	str	r3, [r7, #8]
	/* wait 1ms, spi data read */
	nm_bsp_sleep(1);
    592a:	2001      	movs	r0, #1
    592c:	4b64      	ldr	r3, [pc, #400]	; (5ac0 <nm_clkless_wake+0x1a8>)
    592e:	4798      	blx	r3
	ret = nm_read_reg_with_ret(0x1, &reg);
    5930:	230f      	movs	r3, #15
    5932:	18fc      	adds	r4, r7, r3
    5934:	1d3b      	adds	r3, r7, #4
    5936:	0019      	movs	r1, r3
    5938:	2001      	movs	r0, #1
    593a:	4b62      	ldr	r3, [pc, #392]	; (5ac4 <nm_clkless_wake+0x1ac>)
    593c:	4798      	blx	r3
    593e:	0003      	movs	r3, r0
    5940:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) {
    5942:	230f      	movs	r3, #15
    5944:	18fb      	adds	r3, r7, r3
    5946:	781b      	ldrb	r3, [r3, #0]
    5948:	b25b      	sxtb	r3, r3
    594a:	2b00      	cmp	r3, #0
    594c:	d00d      	beq.n	596a <nm_clkless_wake+0x52>
		M2M_ERR("Bus error (1). Wake up failed\n");
    594e:	495e      	ldr	r1, [pc, #376]	; (5ac8 <nm_clkless_wake+0x1b0>)
    5950:	4b5e      	ldr	r3, [pc, #376]	; (5acc <nm_clkless_wake+0x1b4>)
    5952:	2272      	movs	r2, #114	; 0x72
    5954:	0018      	movs	r0, r3
    5956:	4b5e      	ldr	r3, [pc, #376]	; (5ad0 <nm_clkless_wake+0x1b8>)
    5958:	4798      	blx	r3
    595a:	4b5e      	ldr	r3, [pc, #376]	; (5ad4 <nm_clkless_wake+0x1bc>)
    595c:	0018      	movs	r0, r3
    595e:	4b5e      	ldr	r3, [pc, #376]	; (5ad8 <nm_clkless_wake+0x1c0>)
    5960:	4798      	blx	r3
    5962:	200d      	movs	r0, #13
    5964:	4b5d      	ldr	r3, [pc, #372]	; (5adc <nm_clkless_wake+0x1c4>)
    5966:	4798      	blx	r3
		goto _WAKE_EXIT;
    5968:	e0a1      	b.n	5aae <nm_clkless_wake+0x196>
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
    596a:	687b      	ldr	r3, [r7, #4]
    596c:	2202      	movs	r2, #2
    596e:	4313      	orrs	r3, r2
    5970:	0019      	movs	r1, r3
    5972:	2001      	movs	r0, #1
    5974:	4b5a      	ldr	r3, [pc, #360]	; (5ae0 <nm_clkless_wake+0x1c8>)
    5976:	4798      	blx	r3
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
    5978:	2001      	movs	r0, #1
    597a:	4b51      	ldr	r3, [pc, #324]	; (5ac0 <nm_clkless_wake+0x1a8>)
    597c:	4798      	blx	r3
		// Check the clock status
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    597e:	4b59      	ldr	r3, [pc, #356]	; (5ae4 <nm_clkless_wake+0x1cc>)
    5980:	681b      	ldr	r3, [r3, #0]
    5982:	220f      	movs	r2, #15
    5984:	18bc      	adds	r4, r7, r2
    5986:	003a      	movs	r2, r7
    5988:	0011      	movs	r1, r2
    598a:	0018      	movs	r0, r3
    598c:	4b4d      	ldr	r3, [pc, #308]	; (5ac4 <nm_clkless_wake+0x1ac>)
    598e:	4798      	blx	r3
    5990:	0003      	movs	r3, r0
    5992:	7023      	strb	r3, [r4, #0]
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
    5994:	230f      	movs	r3, #15
    5996:	18fb      	adds	r3, r7, r3
    5998:	781b      	ldrb	r3, [r3, #0]
    599a:	b25b      	sxtb	r3, r3
    599c:	2b00      	cmp	r3, #0
    599e:	d108      	bne.n	59b2 <nm_clkless_wake+0x9a>
    59a0:	230f      	movs	r3, #15
    59a2:	18fb      	adds	r3, r7, r3
    59a4:	781b      	ldrb	r3, [r3, #0]
    59a6:	b25b      	sxtb	r3, r3
    59a8:	2b00      	cmp	r3, #0
    59aa:	d162      	bne.n	5a72 <nm_clkless_wake+0x15a>
    59ac:	683b      	ldr	r3, [r7, #0]
    59ae:	2b00      	cmp	r3, #0
    59b0:	d15f      	bne.n	5a72 <nm_clkless_wake+0x15a>
			/* Register 0xf did not exist in A0.
			 * If register 0xf fails to read or if it reads 0,
			 * then the chip is A0.
			 */
			clk_status_reg_adr = 0xe;
    59b2:	4b4c      	ldr	r3, [pc, #304]	; (5ae4 <nm_clkless_wake+0x1cc>)
    59b4:	220e      	movs	r2, #14
    59b6:	601a      	str	r2, [r3, #0]
			/* wait 1ms, spi data read */
			nm_bsp_sleep(1);
    59b8:	2001      	movs	r0, #1
    59ba:	4b41      	ldr	r3, [pc, #260]	; (5ac0 <nm_clkless_wake+0x1a8>)
    59bc:	4798      	blx	r3
			ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    59be:	4b49      	ldr	r3, [pc, #292]	; (5ae4 <nm_clkless_wake+0x1cc>)
    59c0:	681b      	ldr	r3, [r3, #0]
    59c2:	220f      	movs	r2, #15
    59c4:	18bc      	adds	r4, r7, r2
    59c6:	003a      	movs	r2, r7
    59c8:	0011      	movs	r1, r2
    59ca:	0018      	movs	r0, r3
    59cc:	4b3d      	ldr	r3, [pc, #244]	; (5ac4 <nm_clkless_wake+0x1ac>)
    59ce:	4798      	blx	r3
    59d0:	0003      	movs	r3, r0
    59d2:	7023      	strb	r3, [r4, #0]
			
			/* Aelmeleh 24-08-2015*/
			/* Check for C3000 rev. D0 value */
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
    59d4:	230f      	movs	r3, #15
    59d6:	18fb      	adds	r3, r7, r3
    59d8:	781b      	ldrb	r3, [r3, #0]
    59da:	b25b      	sxtb	r3, r3
    59dc:	2b00      	cmp	r3, #0
    59de:	d108      	bne.n	59f2 <nm_clkless_wake+0xda>
    59e0:	230f      	movs	r3, #15
    59e2:	18fb      	adds	r3, r7, r3
    59e4:	781b      	ldrb	r3, [r3, #0]
    59e6:	b25b      	sxtb	r3, r3
    59e8:	2b00      	cmp	r3, #0
    59ea:	d142      	bne.n	5a72 <nm_clkless_wake+0x15a>
    59ec:	683b      	ldr	r3, [r7, #0]
    59ee:	2b00      	cmp	r3, #0
    59f0:	d13f      	bne.n	5a72 <nm_clkless_wake+0x15a>
				 
				clk_status_reg_adr = 0x13;
    59f2:	4b3c      	ldr	r3, [pc, #240]	; (5ae4 <nm_clkless_wake+0x1cc>)
    59f4:	2213      	movs	r2, #19
    59f6:	601a      	str	r2, [r3, #0]
				/* wait 1ms, spi data read */
				nm_bsp_sleep(1);
    59f8:	2001      	movs	r0, #1
    59fa:	4b31      	ldr	r3, [pc, #196]	; (5ac0 <nm_clkless_wake+0x1a8>)
    59fc:	4798      	blx	r3
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    59fe:	4b39      	ldr	r3, [pc, #228]	; (5ae4 <nm_clkless_wake+0x1cc>)
    5a00:	681b      	ldr	r3, [r3, #0]
    5a02:	220f      	movs	r2, #15
    5a04:	18bc      	adds	r4, r7, r2
    5a06:	003a      	movs	r2, r7
    5a08:	0011      	movs	r1, r2
    5a0a:	0018      	movs	r0, r3
    5a0c:	4b2d      	ldr	r3, [pc, #180]	; (5ac4 <nm_clkless_wake+0x1ac>)
    5a0e:	4798      	blx	r3
    5a10:	0003      	movs	r3, r0
    5a12:	7023      	strb	r3, [r4, #0]
			
				if(ret != M2M_SUCCESS) {
    5a14:	230f      	movs	r3, #15
    5a16:	18fb      	adds	r3, r7, r3
    5a18:	781b      	ldrb	r3, [r3, #0]
    5a1a:	b25b      	sxtb	r3, r3
    5a1c:	2b00      	cmp	r3, #0
    5a1e:	d028      	beq.n	5a72 <nm_clkless_wake+0x15a>
					M2M_ERR("Bus error (2). Wake up failed\n");
    5a20:	4929      	ldr	r1, [pc, #164]	; (5ac8 <nm_clkless_wake+0x1b0>)
    5a22:	4b2a      	ldr	r3, [pc, #168]	; (5acc <nm_clkless_wake+0x1b4>)
    5a24:	2296      	movs	r2, #150	; 0x96
    5a26:	0018      	movs	r0, r3
    5a28:	4b29      	ldr	r3, [pc, #164]	; (5ad0 <nm_clkless_wake+0x1b8>)
    5a2a:	4798      	blx	r3
    5a2c:	4b2e      	ldr	r3, [pc, #184]	; (5ae8 <nm_clkless_wake+0x1d0>)
    5a2e:	0018      	movs	r0, r3
    5a30:	4b29      	ldr	r3, [pc, #164]	; (5ad8 <nm_clkless_wake+0x1c0>)
    5a32:	4798      	blx	r3
    5a34:	200d      	movs	r0, #13
    5a36:	4b29      	ldr	r3, [pc, #164]	; (5adc <nm_clkless_wake+0x1c4>)
    5a38:	4798      	blx	r3
					goto _WAKE_EXIT;
    5a3a:	e038      	b.n	5aae <nm_clkless_wake+0x196>
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
		{
			/* Wait for the chip to stabilize*/
			nm_bsp_sleep(2);
    5a3c:	2002      	movs	r0, #2
    5a3e:	4b20      	ldr	r3, [pc, #128]	; (5ac0 <nm_clkless_wake+0x1a8>)
    5a40:	4798      	blx	r3

			// Make sure chip is awake. This is an extra step that can be removed
			// later to avoid the bus access overhead
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    5a42:	4b28      	ldr	r3, [pc, #160]	; (5ae4 <nm_clkless_wake+0x1cc>)
    5a44:	681b      	ldr	r3, [r3, #0]
    5a46:	003a      	movs	r2, r7
    5a48:	0011      	movs	r1, r2
    5a4a:	0018      	movs	r0, r3
    5a4c:	4b1d      	ldr	r3, [pc, #116]	; (5ac4 <nm_clkless_wake+0x1ac>)
    5a4e:	4798      	blx	r3

			if((clk_status_reg & 0x4) == 0)
    5a50:	683b      	ldr	r3, [r7, #0]
    5a52:	2204      	movs	r2, #4
    5a54:	4013      	ands	r3, r2
    5a56:	d10c      	bne.n	5a72 <nm_clkless_wake+0x15a>
			{
				M2M_ERR("clocks still OFF. Wake up failed\n");
    5a58:	491b      	ldr	r1, [pc, #108]	; (5ac8 <nm_clkless_wake+0x1b0>)
    5a5a:	4b1c      	ldr	r3, [pc, #112]	; (5acc <nm_clkless_wake+0x1b4>)
    5a5c:	22aa      	movs	r2, #170	; 0xaa
    5a5e:	0018      	movs	r0, r3
    5a60:	4b1b      	ldr	r3, [pc, #108]	; (5ad0 <nm_clkless_wake+0x1b8>)
    5a62:	4798      	blx	r3
    5a64:	4b21      	ldr	r3, [pc, #132]	; (5aec <nm_clkless_wake+0x1d4>)
    5a66:	0018      	movs	r0, r3
    5a68:	4b1b      	ldr	r3, [pc, #108]	; (5ad8 <nm_clkless_wake+0x1c0>)
    5a6a:	4798      	blx	r3
    5a6c:	200d      	movs	r0, #13
    5a6e:	4b1b      	ldr	r3, [pc, #108]	; (5adc <nm_clkless_wake+0x1c4>)
    5a70:	4798      	blx	r3
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
    5a72:	683b      	ldr	r3, [r7, #0]
    5a74:	2204      	movs	r2, #4
    5a76:	4013      	ands	r3, r2
    5a78:	d109      	bne.n	5a8e <nm_clkless_wake+0x176>
    5a7a:	68bb      	ldr	r3, [r7, #8]
    5a7c:	3301      	adds	r3, #1
    5a7e:	60bb      	str	r3, [r7, #8]
    5a80:	68ba      	ldr	r2, [r7, #8]
    5a82:	4b1b      	ldr	r3, [pc, #108]	; (5af0 <nm_clkless_wake+0x1d8>)
    5a84:	2103      	movs	r1, #3
    5a86:	0010      	movs	r0, r2
    5a88:	4798      	blx	r3
    5a8a:	1e0b      	subs	r3, r1, #0
    5a8c:	d0d6      	beq.n	5a3c <nm_clkless_wake+0x124>
			{
				M2M_ERR("clocks still OFF. Wake up failed\n");
			}
		}
		// in case of failure, Reset the wakeup bit to introduce a new edge on the next loop
		if((clk_status_reg & 0x4) == 0)
    5a8e:	683b      	ldr	r3, [r7, #0]
    5a90:	2204      	movs	r2, #4
    5a92:	4013      	ands	r3, r2
    5a94:	d106      	bne.n	5aa4 <nm_clkless_wake+0x18c>
		{
			// Reset bit 0
			nm_write_reg(0x1, reg | (1 << 1));
    5a96:	687b      	ldr	r3, [r7, #4]
    5a98:	2202      	movs	r2, #2
    5a9a:	4313      	orrs	r3, r2
    5a9c:	0019      	movs	r1, r3
    5a9e:	2001      	movs	r0, #1
    5aa0:	4b0f      	ldr	r3, [pc, #60]	; (5ae0 <nm_clkless_wake+0x1c8>)
    5aa2:	4798      	blx	r3
		}
	} while((clk_status_reg & 0x4) == 0);
    5aa4:	683b      	ldr	r3, [r7, #0]
    5aa6:	2204      	movs	r2, #4
    5aa8:	4013      	ands	r3, r2
    5aaa:	d100      	bne.n	5aae <nm_clkless_wake+0x196>
    5aac:	e75d      	b.n	596a <nm_clkless_wake+0x52>

_WAKE_EXIT:
	return ret;
    5aae:	230f      	movs	r3, #15
    5ab0:	18fb      	adds	r3, r7, r3
    5ab2:	781b      	ldrb	r3, [r3, #0]
    5ab4:	b25b      	sxtb	r3, r3
}
    5ab6:	0018      	movs	r0, r3
    5ab8:	46bd      	mov	sp, r7
    5aba:	b005      	add	sp, #20
    5abc:	bd90      	pop	{r4, r7, pc}
    5abe:	46c0      	nop			; (mov r8, r8)
    5ac0:	00003645 	.word	0x00003645
    5ac4:	00006245 	.word	0x00006245
    5ac8:	0001346c 	.word	0x0001346c
    5acc:	00013344 	.word	0x00013344
    5ad0:	00011525 	.word	0x00011525
    5ad4:	00013358 	.word	0x00013358
    5ad8:	00011645 	.word	0x00011645
    5adc:	00011559 	.word	0x00011559
    5ae0:	00006269 	.word	0x00006269
    5ae4:	20000028 	.word	0x20000028
    5ae8:	00013378 	.word	0x00013378
    5aec:	00013398 	.word	0x00013398
    5af0:	000108f5 	.word	0x000108f5

00005af4 <enable_interrupts>:
	nm_write_reg(0x6, 0x0);
	nm_write_reg(0x7, 0x0);
}

sint8 enable_interrupts(void)
{
    5af4:	b590      	push	{r4, r7, lr}
    5af6:	b083      	sub	sp, #12
    5af8:	af00      	add	r7, sp, #0
	uint32 reg;
	sint8 ret;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    5afa:	1dfc      	adds	r4, r7, #7
    5afc:	003b      	movs	r3, r7
    5afe:	4a29      	ldr	r2, [pc, #164]	; (5ba4 <enable_interrupts+0xb0>)
    5b00:	0019      	movs	r1, r3
    5b02:	0010      	movs	r0, r2
    5b04:	4b28      	ldr	r3, [pc, #160]	; (5ba8 <enable_interrupts+0xb4>)
    5b06:	4798      	blx	r3
    5b08:	0003      	movs	r3, r0
    5b0a:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    5b0c:	1dfb      	adds	r3, r7, #7
    5b0e:	781b      	ldrb	r3, [r3, #0]
    5b10:	b25b      	sxtb	r3, r3
    5b12:	2b00      	cmp	r3, #0
    5b14:	d002      	beq.n	5b1c <enable_interrupts+0x28>
		return M2M_ERR_BUS_FAIL;
    5b16:	2306      	movs	r3, #6
    5b18:	425b      	negs	r3, r3
    5b1a:	e03f      	b.n	5b9c <enable_interrupts+0xa8>
	}
	reg |= ((uint32) 1 << 8);
    5b1c:	683b      	ldr	r3, [r7, #0]
    5b1e:	2280      	movs	r2, #128	; 0x80
    5b20:	0052      	lsls	r2, r2, #1
    5b22:	4313      	orrs	r3, r2
    5b24:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    5b26:	683b      	ldr	r3, [r7, #0]
    5b28:	1dfc      	adds	r4, r7, #7
    5b2a:	4a1e      	ldr	r2, [pc, #120]	; (5ba4 <enable_interrupts+0xb0>)
    5b2c:	0019      	movs	r1, r3
    5b2e:	0010      	movs	r0, r2
    5b30:	4b1e      	ldr	r3, [pc, #120]	; (5bac <enable_interrupts+0xb8>)
    5b32:	4798      	blx	r3
    5b34:	0003      	movs	r3, r0
    5b36:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    5b38:	1dfb      	adds	r3, r7, #7
    5b3a:	781b      	ldrb	r3, [r3, #0]
    5b3c:	b25b      	sxtb	r3, r3
    5b3e:	2b00      	cmp	r3, #0
    5b40:	d002      	beq.n	5b48 <enable_interrupts+0x54>
		return M2M_ERR_BUS_FAIL;
    5b42:	2306      	movs	r3, #6
    5b44:	425b      	negs	r3, r3
    5b46:	e029      	b.n	5b9c <enable_interrupts+0xa8>
	}
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    5b48:	1dfc      	adds	r4, r7, #7
    5b4a:	003a      	movs	r2, r7
    5b4c:	23d0      	movs	r3, #208	; 0xd0
    5b4e:	015b      	lsls	r3, r3, #5
    5b50:	0011      	movs	r1, r2
    5b52:	0018      	movs	r0, r3
    5b54:	4b14      	ldr	r3, [pc, #80]	; (5ba8 <enable_interrupts+0xb4>)
    5b56:	4798      	blx	r3
    5b58:	0003      	movs	r3, r0
    5b5a:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    5b5c:	1dfb      	adds	r3, r7, #7
    5b5e:	781b      	ldrb	r3, [r3, #0]
    5b60:	b25b      	sxtb	r3, r3
    5b62:	2b00      	cmp	r3, #0
    5b64:	d002      	beq.n	5b6c <enable_interrupts+0x78>
		return M2M_ERR_BUS_FAIL;
    5b66:	2306      	movs	r3, #6
    5b68:	425b      	negs	r3, r3
    5b6a:	e017      	b.n	5b9c <enable_interrupts+0xa8>
	}
	reg |= ((uint32) 1 << 16);
    5b6c:	683b      	ldr	r3, [r7, #0]
    5b6e:	2280      	movs	r2, #128	; 0x80
    5b70:	0252      	lsls	r2, r2, #9
    5b72:	4313      	orrs	r3, r2
    5b74:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    5b76:	683a      	ldr	r2, [r7, #0]
    5b78:	1dfc      	adds	r4, r7, #7
    5b7a:	23d0      	movs	r3, #208	; 0xd0
    5b7c:	015b      	lsls	r3, r3, #5
    5b7e:	0011      	movs	r1, r2
    5b80:	0018      	movs	r0, r3
    5b82:	4b0a      	ldr	r3, [pc, #40]	; (5bac <enable_interrupts+0xb8>)
    5b84:	4798      	blx	r3
    5b86:	0003      	movs	r3, r0
    5b88:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    5b8a:	1dfb      	adds	r3, r7, #7
    5b8c:	781b      	ldrb	r3, [r3, #0]
    5b8e:	b25b      	sxtb	r3, r3
    5b90:	2b00      	cmp	r3, #0
    5b92:	d002      	beq.n	5b9a <enable_interrupts+0xa6>
		return M2M_ERR_BUS_FAIL;
    5b94:	2306      	movs	r3, #6
    5b96:	425b      	negs	r3, r3
    5b98:	e000      	b.n	5b9c <enable_interrupts+0xa8>
	}
	return M2M_SUCCESS;
    5b9a:	2300      	movs	r3, #0
}
    5b9c:	0018      	movs	r0, r3
    5b9e:	46bd      	mov	sp, r7
    5ba0:	b003      	add	sp, #12
    5ba2:	bd90      	pop	{r4, r7, pc}
    5ba4:	00001408 	.word	0x00001408
    5ba8:	00006245 	.word	0x00006245
    5bac:	00006269 	.word	0x00006269

00005bb0 <nmi_get_chipid>:
	nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	return ret;
}

uint32 nmi_get_chipid(void)
{
    5bb0:	b580      	push	{r7, lr}
    5bb2:	b082      	sub	sp, #8
    5bb4:	af00      	add	r7, sp, #0
	static uint32 chipid = 0;

	if (chipid == 0) {
    5bb6:	4b32      	ldr	r3, [pc, #200]	; (5c80 <nmi_get_chipid+0xd0>)
    5bb8:	681b      	ldr	r3, [r3, #0]
    5bba:	2b00      	cmp	r3, #0
    5bbc:	d159      	bne.n	5c72 <nmi_get_chipid+0xc2>
		uint32 rfrevid;

		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    5bbe:	4a30      	ldr	r2, [pc, #192]	; (5c80 <nmi_get_chipid+0xd0>)
    5bc0:	2380      	movs	r3, #128	; 0x80
    5bc2:	015b      	lsls	r3, r3, #5
    5bc4:	0011      	movs	r1, r2
    5bc6:	0018      	movs	r0, r3
    5bc8:	4b2e      	ldr	r3, [pc, #184]	; (5c84 <nmi_get_chipid+0xd4>)
    5bca:	4798      	blx	r3
    5bcc:	1e03      	subs	r3, r0, #0
    5bce:	d004      	beq.n	5bda <nmi_get_chipid+0x2a>
			chipid = 0;
    5bd0:	4b2b      	ldr	r3, [pc, #172]	; (5c80 <nmi_get_chipid+0xd0>)
    5bd2:	2200      	movs	r2, #0
    5bd4:	601a      	str	r2, [r3, #0]
			return 0;
    5bd6:	2300      	movs	r3, #0
    5bd8:	e04d      	b.n	5c76 <nmi_get_chipid+0xc6>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    5bda:	1d3b      	adds	r3, r7, #4
    5bdc:	4a2a      	ldr	r2, [pc, #168]	; (5c88 <nmi_get_chipid+0xd8>)
    5bde:	0019      	movs	r1, r3
    5be0:	0010      	movs	r0, r2
    5be2:	4b28      	ldr	r3, [pc, #160]	; (5c84 <nmi_get_chipid+0xd4>)
    5be4:	4798      	blx	r3
    5be6:	1e03      	subs	r3, r0, #0
    5be8:	d004      	beq.n	5bf4 <nmi_get_chipid+0x44>
			chipid = 0;
    5bea:	4b25      	ldr	r3, [pc, #148]	; (5c80 <nmi_get_chipid+0xd0>)
    5bec:	2200      	movs	r2, #0
    5bee:	601a      	str	r2, [r3, #0]
			return 0;
    5bf0:	2300      	movs	r3, #0
    5bf2:	e040      	b.n	5c76 <nmi_get_chipid+0xc6>
		}

		if (chipid == 0x1002a0)  {
    5bf4:	4b22      	ldr	r3, [pc, #136]	; (5c80 <nmi_get_chipid+0xd0>)
    5bf6:	681b      	ldr	r3, [r3, #0]
    5bf8:	4a24      	ldr	r2, [pc, #144]	; (5c8c <nmi_get_chipid+0xdc>)
    5bfa:	4293      	cmp	r3, r2
    5bfc:	d106      	bne.n	5c0c <nmi_get_chipid+0x5c>
			if (rfrevid == 0x1) { /* 1002A0 */
    5bfe:	687b      	ldr	r3, [r7, #4]
    5c00:	2b01      	cmp	r3, #1
    5c02:	d029      	beq.n	5c58 <nmi_get_chipid+0xa8>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
    5c04:	4b1e      	ldr	r3, [pc, #120]	; (5c80 <nmi_get_chipid+0xd0>)
    5c06:	4a22      	ldr	r2, [pc, #136]	; (5c90 <nmi_get_chipid+0xe0>)
    5c08:	601a      	str	r2, [r3, #0]
    5c0a:	e025      	b.n	5c58 <nmi_get_chipid+0xa8>
			}
		} else if(chipid == 0x1002b0) {
    5c0c:	4b1c      	ldr	r3, [pc, #112]	; (5c80 <nmi_get_chipid+0xd0>)
    5c0e:	681b      	ldr	r3, [r3, #0]
    5c10:	4a20      	ldr	r2, [pc, #128]	; (5c94 <nmi_get_chipid+0xe4>)
    5c12:	4293      	cmp	r3, r2
    5c14:	d10d      	bne.n	5c32 <nmi_get_chipid+0x82>
			if(rfrevid == 3) { /* 1002B0 */
    5c16:	687b      	ldr	r3, [r7, #4]
    5c18:	2b03      	cmp	r3, #3
    5c1a:	d01d      	beq.n	5c58 <nmi_get_chipid+0xa8>
			} else if(rfrevid == 4) { /* 1002B1 */
    5c1c:	687b      	ldr	r3, [r7, #4]
    5c1e:	2b04      	cmp	r3, #4
    5c20:	d103      	bne.n	5c2a <nmi_get_chipid+0x7a>
				chipid = 0x1002b1;
    5c22:	4b17      	ldr	r3, [pc, #92]	; (5c80 <nmi_get_chipid+0xd0>)
    5c24:	4a1c      	ldr	r2, [pc, #112]	; (5c98 <nmi_get_chipid+0xe8>)
    5c26:	601a      	str	r2, [r3, #0]
    5c28:	e016      	b.n	5c58 <nmi_get_chipid+0xa8>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
    5c2a:	4b15      	ldr	r3, [pc, #84]	; (5c80 <nmi_get_chipid+0xd0>)
    5c2c:	4a1b      	ldr	r2, [pc, #108]	; (5c9c <nmi_get_chipid+0xec>)
    5c2e:	601a      	str	r2, [r3, #0]
    5c30:	e012      	b.n	5c58 <nmi_get_chipid+0xa8>
			}
		} else if(chipid == 0x1000F0) { 
    5c32:	4b13      	ldr	r3, [pc, #76]	; (5c80 <nmi_get_chipid+0xd0>)
    5c34:	681b      	ldr	r3, [r3, #0]
    5c36:	4a1a      	ldr	r2, [pc, #104]	; (5ca0 <nmi_get_chipid+0xf0>)
    5c38:	4293      	cmp	r3, r2
    5c3a:	d10d      	bne.n	5c58 <nmi_get_chipid+0xa8>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
    5c3c:	4a10      	ldr	r2, [pc, #64]	; (5c80 <nmi_get_chipid+0xd0>)
    5c3e:	23ec      	movs	r3, #236	; 0xec
    5c40:	039b      	lsls	r3, r3, #14
    5c42:	0011      	movs	r1, r2
    5c44:	0018      	movs	r0, r3
    5c46:	4b0f      	ldr	r3, [pc, #60]	; (5c84 <nmi_get_chipid+0xd4>)
    5c48:	4798      	blx	r3
    5c4a:	1e03      	subs	r3, r0, #0
    5c4c:	d004      	beq.n	5c58 <nmi_get_chipid+0xa8>
			chipid = 0;
    5c4e:	4b0c      	ldr	r3, [pc, #48]	; (5c80 <nmi_get_chipid+0xd0>)
    5c50:	2200      	movs	r2, #0
    5c52:	601a      	str	r2, [r3, #0]
			return 0;
    5c54:	2300      	movs	r3, #0
    5c56:	e00e      	b.n	5c76 <nmi_get_chipid+0xc6>
				chipid |= 0x050000;
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
    5c58:	4b09      	ldr	r3, [pc, #36]	; (5c80 <nmi_get_chipid+0xd0>)
    5c5a:	681b      	ldr	r3, [r3, #0]
    5c5c:	4a11      	ldr	r2, [pc, #68]	; (5ca4 <nmi_get_chipid+0xf4>)
    5c5e:	401a      	ands	r2, r3
    5c60:	4b07      	ldr	r3, [pc, #28]	; (5c80 <nmi_get_chipid+0xd0>)
    5c62:	601a      	str	r2, [r3, #0]
		chipid |= 0x050000;
    5c64:	4b06      	ldr	r3, [pc, #24]	; (5c80 <nmi_get_chipid+0xd0>)
    5c66:	681b      	ldr	r3, [r3, #0]
    5c68:	22a0      	movs	r2, #160	; 0xa0
    5c6a:	02d2      	lsls	r2, r2, #11
    5c6c:	431a      	orrs	r2, r3
    5c6e:	4b04      	ldr	r3, [pc, #16]	; (5c80 <nmi_get_chipid+0xd0>)
    5c70:	601a      	str	r2, [r3, #0]
#endif /* PROBE_FLASH */
	}
	return chipid;
    5c72:	4b03      	ldr	r3, [pc, #12]	; (5c80 <nmi_get_chipid+0xd0>)
    5c74:	681b      	ldr	r3, [r3, #0]
}
    5c76:	0018      	movs	r0, r3
    5c78:	46bd      	mov	sp, r7
    5c7a:	b002      	add	sp, #8
    5c7c:	bd80      	pop	{r7, pc}
    5c7e:	46c0      	nop			; (mov r8, r8)
    5c80:	20000108 	.word	0x20000108
    5c84:	00006245 	.word	0x00006245
    5c88:	000013f4 	.word	0x000013f4
    5c8c:	001002a0 	.word	0x001002a0
    5c90:	001002a1 	.word	0x001002a1
    5c94:	001002b0 	.word	0x001002b0
    5c98:	001002b1 	.word	0x001002b1
    5c9c:	001002b2 	.word	0x001002b2
    5ca0:	001000f0 	.word	0x001000f0
    5ca4:	fff0ffff 	.word	0xfff0ffff

00005ca8 <wait_for_bootrom>:
#endif
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
    5ca8:	b580      	push	{r7, lr}
    5caa:	b086      	sub	sp, #24
    5cac:	af00      	add	r7, sp, #0
    5cae:	0002      	movs	r2, r0
    5cb0:	1dfb      	adds	r3, r7, #7
    5cb2:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    5cb4:	230b      	movs	r3, #11
    5cb6:	18fb      	adds	r3, r7, r3
    5cb8:	2200      	movs	r2, #0
    5cba:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, cnt = 0;
    5cbc:	2300      	movs	r3, #0
    5cbe:	617b      	str	r3, [r7, #20]
    5cc0:	2300      	movs	r3, #0
    5cc2:	613b      	str	r3, [r7, #16]
	uint32 u32GpReg1 = 0;
    5cc4:	2300      	movs	r3, #0
    5cc6:	60fb      	str	r3, [r7, #12]

	reg = 0;
    5cc8:	2300      	movs	r3, #0
    5cca:	617b      	str	r3, [r7, #20]
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    5ccc:	4b3b      	ldr	r3, [pc, #236]	; (5dbc <wait_for_bootrom+0x114>)
    5cce:	0018      	movs	r0, r3
    5cd0:	4b3b      	ldr	r3, [pc, #236]	; (5dc0 <wait_for_bootrom+0x118>)
    5cd2:	4798      	blx	r3
    5cd4:	0003      	movs	r3, r0
    5cd6:	617b      	str	r3, [r7, #20]
		if (reg & 0x80000000) {
    5cd8:	697b      	ldr	r3, [r7, #20]
    5cda:	2b00      	cmp	r3, #0
    5cdc:	db03      	blt.n	5ce6 <wait_for_bootrom+0x3e>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    5cde:	2001      	movs	r0, #1
    5ce0:	4b38      	ldr	r3, [pc, #224]	; (5dc4 <wait_for_bootrom+0x11c>)
    5ce2:	4798      	blx	r3
	}
    5ce4:	e7f2      	b.n	5ccc <wait_for_bootrom+0x24>

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
		if (reg & 0x80000000) {
			break;
    5ce6:	46c0      	nop			; (mov r8, r8)
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    5ce8:	4b37      	ldr	r3, [pc, #220]	; (5dc8 <wait_for_bootrom+0x120>)
    5cea:	0018      	movs	r0, r3
    5cec:	4b34      	ldr	r3, [pc, #208]	; (5dc0 <wait_for_bootrom+0x118>)
    5cee:	4798      	blx	r3
    5cf0:	0003      	movs	r3, r0
    5cf2:	617b      	str	r3, [r7, #20]
	reg &= 0x1;
    5cf4:	697b      	ldr	r3, [r7, #20]
    5cf6:	2201      	movs	r2, #1
    5cf8:	4013      	ands	r3, r2
    5cfa:	617b      	str	r3, [r7, #20]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    5cfc:	697b      	ldr	r3, [r7, #20]
    5cfe:	2b00      	cmp	r3, #0
    5d00:	d112      	bne.n	5d28 <wait_for_bootrom+0x80>
	{
		reg = 0;
    5d02:	2300      	movs	r3, #0
    5d04:	617b      	str	r3, [r7, #20]
		while(reg != M2M_FINISH_BOOT_ROM)
    5d06:	e00b      	b.n	5d20 <wait_for_bootrom+0x78>
		{
			nm_bsp_sleep(1);
    5d08:	2001      	movs	r0, #1
    5d0a:	4b2e      	ldr	r3, [pc, #184]	; (5dc4 <wait_for_bootrom+0x11c>)
    5d0c:	4798      	blx	r3
			reg = nm_read_reg(BOOTROM_REG);
    5d0e:	4b2f      	ldr	r3, [pc, #188]	; (5dcc <wait_for_bootrom+0x124>)
    5d10:	0018      	movs	r0, r3
    5d12:	4b2b      	ldr	r3, [pc, #172]	; (5dc0 <wait_for_bootrom+0x118>)
    5d14:	4798      	blx	r3
    5d16:	0003      	movs	r3, r0
    5d18:	617b      	str	r3, [r7, #20]

			if(++cnt > TIMEOUT)
    5d1a:	693b      	ldr	r3, [r7, #16]
    5d1c:	3301      	adds	r3, #1
    5d1e:	613b      	str	r3, [r7, #16]

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
    5d20:	697b      	ldr	r3, [r7, #20]
    5d22:	4a2b      	ldr	r2, [pc, #172]	; (5dd0 <wait_for_bootrom+0x128>)
    5d24:	4293      	cmp	r3, r2
    5d26:	d1ef      	bne.n	5d08 <wait_for_bootrom+0x60>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
    5d28:	1dfb      	adds	r3, r7, #7
    5d2a:	781b      	ldrb	r3, [r3, #0]
    5d2c:	2b02      	cmp	r3, #2
    5d2e:	d10d      	bne.n	5d4c <wait_for_bootrom+0xa4>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    5d30:	4a28      	ldr	r2, [pc, #160]	; (5dd4 <wait_for_bootrom+0x12c>)
    5d32:	4b29      	ldr	r3, [pc, #164]	; (5dd8 <wait_for_bootrom+0x130>)
    5d34:	0011      	movs	r1, r2
    5d36:	0018      	movs	r0, r3
    5d38:	4b28      	ldr	r3, [pc, #160]	; (5ddc <wait_for_bootrom+0x134>)
    5d3a:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, NBIT20);
    5d3c:	2380      	movs	r3, #128	; 0x80
    5d3e:	035b      	lsls	r3, r3, #13
    5d40:	4a27      	ldr	r2, [pc, #156]	; (5de0 <wait_for_bootrom+0x138>)
    5d42:	0019      	movs	r1, r3
    5d44:	0010      	movs	r0, r2
    5d46:	4b25      	ldr	r3, [pc, #148]	; (5ddc <wait_for_bootrom+0x134>)
    5d48:	4798      	blx	r3
    5d4a:	e015      	b.n	5d78 <wait_for_bootrom+0xd0>
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
    5d4c:	1dfb      	adds	r3, r7, #7
    5d4e:	781b      	ldrb	r3, [r3, #0]
    5d50:	2b03      	cmp	r3, #3
    5d52:	d10b      	bne.n	5d6c <wait_for_bootrom+0xc4>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    5d54:	4a1f      	ldr	r2, [pc, #124]	; (5dd4 <wait_for_bootrom+0x12c>)
    5d56:	4b20      	ldr	r3, [pc, #128]	; (5dd8 <wait_for_bootrom+0x130>)
    5d58:	0011      	movs	r1, r2
    5d5a:	0018      	movs	r0, r3
    5d5c:	4b1f      	ldr	r3, [pc, #124]	; (5ddc <wait_for_bootrom+0x134>)
    5d5e:	4798      	blx	r3
		nm_write_reg(NMI_STATE_REG, 0);
    5d60:	4b1f      	ldr	r3, [pc, #124]	; (5de0 <wait_for_bootrom+0x138>)
    5d62:	2100      	movs	r1, #0
    5d64:	0018      	movs	r0, r3
    5d66:	4b1d      	ldr	r3, [pc, #116]	; (5ddc <wait_for_bootrom+0x134>)
    5d68:	4798      	blx	r3
    5d6a:	e005      	b.n	5d78 <wait_for_bootrom+0xd0>
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
    5d6c:	1dfb      	adds	r3, r7, #7
    5d6e:	781b      	ldrb	r3, [r3, #0]
    5d70:	2b04      	cmp	r3, #4
    5d72:	d101      	bne.n	5d78 <wait_for_bootrom+0xd0>
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
    5d74:	2380      	movs	r3, #128	; 0x80
    5d76:	60fb      	str	r3, [r7, #12]
	} else {
		/*bypass this step*/
	}

	if(REV(nmi_get_chipid()) == REV_3A0)
    5d78:	4b1a      	ldr	r3, [pc, #104]	; (5de4 <wait_for_bootrom+0x13c>)
    5d7a:	4798      	blx	r3
    5d7c:	0003      	movs	r3, r0
    5d7e:	051b      	lsls	r3, r3, #20
    5d80:	0d1a      	lsrs	r2, r3, #20
    5d82:	23e8      	movs	r3, #232	; 0xe8
    5d84:	009b      	lsls	r3, r3, #2
    5d86:	429a      	cmp	r2, r3
    5d88:	d106      	bne.n	5d98 <wait_for_bootrom+0xf0>
	{
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
    5d8a:	68fb      	ldr	r3, [r7, #12]
    5d8c:	2202      	movs	r2, #2
    5d8e:	4313      	orrs	r3, r2
    5d90:	0018      	movs	r0, r3
    5d92:	4b15      	ldr	r3, [pc, #84]	; (5de8 <wait_for_bootrom+0x140>)
    5d94:	4798      	blx	r3
    5d96:	e003      	b.n	5da0 <wait_for_bootrom+0xf8>
	}
	else
	{
		chip_apply_conf(u32GpReg1);
    5d98:	68fb      	ldr	r3, [r7, #12]
    5d9a:	0018      	movs	r0, r3
    5d9c:	4b12      	ldr	r3, [pc, #72]	; (5de8 <wait_for_bootrom+0x140>)
    5d9e:	4798      	blx	r3
	}
	
	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    5da0:	4a12      	ldr	r2, [pc, #72]	; (5dec <wait_for_bootrom+0x144>)
    5da2:	4b0a      	ldr	r3, [pc, #40]	; (5dcc <wait_for_bootrom+0x124>)
    5da4:	0011      	movs	r1, r2
    5da6:	0018      	movs	r0, r3
    5da8:	4b0c      	ldr	r3, [pc, #48]	; (5ddc <wait_for_bootrom+0x134>)
    5daa:	4798      	blx	r3
#ifdef __ROM_TEST__
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
    5dac:	230b      	movs	r3, #11
    5dae:	18fb      	adds	r3, r7, r3
    5db0:	781b      	ldrb	r3, [r3, #0]
    5db2:	b25b      	sxtb	r3, r3
}
    5db4:	0018      	movs	r0, r3
    5db6:	46bd      	mov	sp, r7
    5db8:	b006      	add	sp, #24
    5dba:	bd80      	pop	{r7, pc}
    5dbc:	00001014 	.word	0x00001014
    5dc0:	00006225 	.word	0x00006225
    5dc4:	00003645 	.word	0x00003645
    5dc8:	000207bc 	.word	0x000207bc
    5dcc:	000c000c 	.word	0x000c000c
    5dd0:	10add09e 	.word	0x10add09e
    5dd4:	3c1cd57d 	.word	0x3c1cd57d
    5dd8:	000207ac 	.word	0x000207ac
    5ddc:	00006269 	.word	0x00006269
    5de0:	0000108c 	.word	0x0000108c
    5de4:	00005bb1 	.word	0x00005bb1
    5de8:	000058a5 	.word	0x000058a5
    5dec:	ef522f61 	.word	0xef522f61

00005df0 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    5df0:	b580      	push	{r7, lr}
    5df2:	b088      	sub	sp, #32
    5df4:	af00      	add	r7, sp, #0
    5df6:	0002      	movs	r2, r0
    5df8:	1dfb      	adds	r3, r7, #7
    5dfa:	701a      	strb	r2, [r3, #0]
	sint8 ret = M2M_SUCCESS;
    5dfc:	231f      	movs	r3, #31
    5dfe:	18fb      	adds	r3, r7, r3
    5e00:	2200      	movs	r2, #0
    5e02:	701a      	strb	r2, [r3, #0]
	uint32 reg = 0, cnt = 0;
    5e04:	2300      	movs	r3, #0
    5e06:	61bb      	str	r3, [r7, #24]
    5e08:	2300      	movs	r3, #0
    5e0a:	617b      	str	r3, [r7, #20]
	uint32 u32Timeout = TIMEOUT;
    5e0c:	2301      	movs	r3, #1
    5e0e:	425b      	negs	r3, r3
    5e10:	613b      	str	r3, [r7, #16]
	volatile uint32 regAddress = NMI_STATE_REG;
    5e12:	4b1d      	ldr	r3, [pc, #116]	; (5e88 <wait_for_firmware_start+0x98>)
    5e14:	60fb      	str	r3, [r7, #12]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    5e16:	4b1d      	ldr	r3, [pc, #116]	; (5e8c <wait_for_firmware_start+0x9c>)
    5e18:	60bb      	str	r3, [r7, #8]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
    5e1a:	1dfb      	adds	r3, r7, #7
    5e1c:	781b      	ldrb	r3, [r3, #0]
    5e1e:	2b02      	cmp	r3, #2
    5e20:	d003      	beq.n	5e2a <wait_for_firmware_start+0x3a>
    5e22:	1dfb      	adds	r3, r7, #7
    5e24:	781b      	ldrb	r3, [r3, #0]
    5e26:	2b03      	cmp	r3, #3
    5e28:	d119      	bne.n	5e5e <wait_for_firmware_start+0x6e>
		regAddress = NMI_REV_REG;
    5e2a:	4b19      	ldr	r3, [pc, #100]	; (5e90 <wait_for_firmware_start+0xa0>)
    5e2c:	60fb      	str	r3, [r7, #12]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    5e2e:	4b19      	ldr	r3, [pc, #100]	; (5e94 <wait_for_firmware_start+0xa4>)
    5e30:	60bb      	str	r3, [r7, #8]
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
    5e32:	e014      	b.n	5e5e <wait_for_firmware_start+0x6e>
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    5e34:	2002      	movs	r0, #2
    5e36:	4b18      	ldr	r3, [pc, #96]	; (5e98 <wait_for_firmware_start+0xa8>)
    5e38:	4798      	blx	r3
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    5e3a:	68fb      	ldr	r3, [r7, #12]
    5e3c:	0018      	movs	r0, r3
    5e3e:	4b17      	ldr	r3, [pc, #92]	; (5e9c <wait_for_firmware_start+0xac>)
    5e40:	4798      	blx	r3
    5e42:	0003      	movs	r3, r0
    5e44:	61bb      	str	r3, [r7, #24]
		if(++cnt >= u32Timeout)
    5e46:	697b      	ldr	r3, [r7, #20]
    5e48:	3301      	adds	r3, #1
    5e4a:	617b      	str	r3, [r7, #20]
    5e4c:	697a      	ldr	r2, [r7, #20]
    5e4e:	693b      	ldr	r3, [r7, #16]
    5e50:	429a      	cmp	r2, r3
    5e52:	d304      	bcc.n	5e5e <wait_for_firmware_start+0x6e>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    5e54:	231f      	movs	r3, #31
    5e56:	18fb      	adds	r3, r7, r3
    5e58:	22fb      	movs	r2, #251	; 0xfb
    5e5a:	701a      	strb	r2, [r3, #0]
			goto ERR;
    5e5c:	e00c      	b.n	5e78 <wait_for_firmware_start+0x88>
	} else {
		/*bypass this step*/
	}
	
	
	while (checkValue != reg)
    5e5e:	68ba      	ldr	r2, [r7, #8]
    5e60:	69bb      	ldr	r3, [r7, #24]
    5e62:	429a      	cmp	r2, r3
    5e64:	d1e6      	bne.n	5e34 <wait_for_firmware_start+0x44>
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    5e66:	68bb      	ldr	r3, [r7, #8]
    5e68:	4a08      	ldr	r2, [pc, #32]	; (5e8c <wait_for_firmware_start+0x9c>)
    5e6a:	4293      	cmp	r3, r2
    5e6c:	d104      	bne.n	5e78 <wait_for_firmware_start+0x88>
	{
		nm_write_reg(NMI_STATE_REG, 0);
    5e6e:	4b06      	ldr	r3, [pc, #24]	; (5e88 <wait_for_firmware_start+0x98>)
    5e70:	2100      	movs	r1, #0
    5e72:	0018      	movs	r0, r3
    5e74:	4b0a      	ldr	r3, [pc, #40]	; (5ea0 <wait_for_firmware_start+0xb0>)
    5e76:	4798      	blx	r3
	}
ERR:
	return ret;
    5e78:	231f      	movs	r3, #31
    5e7a:	18fb      	adds	r3, r7, r3
    5e7c:	781b      	ldrb	r3, [r3, #0]
    5e7e:	b25b      	sxtb	r3, r3
}
    5e80:	0018      	movs	r0, r3
    5e82:	46bd      	mov	sp, r7
    5e84:	b008      	add	sp, #32
    5e86:	bd80      	pop	{r7, pc}
    5e88:	0000108c 	.word	0x0000108c
    5e8c:	02532636 	.word	0x02532636
    5e90:	000207ac 	.word	0x000207ac
    5e94:	d75dc1c3 	.word	0xd75dc1c3
    5e98:	00003645 	.word	0x00003645
    5e9c:	00006225 	.word	0x00006225
    5ea0:	00006269 	.word	0x00006269

00005ea4 <chip_deinit>:

sint8 chip_deinit(void)
{
    5ea4:	b590      	push	{r4, r7, lr}
    5ea6:	b083      	sub	sp, #12
    5ea8:	af00      	add	r7, sp, #0
	uint32 reg = 0;
    5eaa:	2300      	movs	r3, #0
    5eac:	603b      	str	r3, [r7, #0]
	sint8 ret;
	uint8 timeout = 10;
    5eae:	1dbb      	adds	r3, r7, #6
    5eb0:	220a      	movs	r2, #10
    5eb2:	701a      	strb	r2, [r3, #0]

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    5eb4:	1dfc      	adds	r4, r7, #7
    5eb6:	003a      	movs	r2, r7
    5eb8:	23a0      	movs	r3, #160	; 0xa0
    5eba:	015b      	lsls	r3, r3, #5
    5ebc:	0011      	movs	r1, r2
    5ebe:	0018      	movs	r0, r3
    5ec0:	4b3f      	ldr	r3, [pc, #252]	; (5fc0 <chip_deinit+0x11c>)
    5ec2:	4798      	blx	r3
    5ec4:	0003      	movs	r3, r0
    5ec6:	7023      	strb	r3, [r4, #0]
	if (ret != M2M_SUCCESS) {
    5ec8:	1dfb      	adds	r3, r7, #7
    5eca:	781b      	ldrb	r3, [r3, #0]
    5ecc:	b25b      	sxtb	r3, r3
    5ece:	2b00      	cmp	r3, #0
    5ed0:	d00c      	beq.n	5eec <chip_deinit+0x48>
		M2M_ERR("failed to de-initialize\n");
    5ed2:	4a3c      	ldr	r2, [pc, #240]	; (5fc4 <chip_deinit+0x120>)
    5ed4:	493c      	ldr	r1, [pc, #240]	; (5fc8 <chip_deinit+0x124>)
    5ed6:	4b3d      	ldr	r3, [pc, #244]	; (5fcc <chip_deinit+0x128>)
    5ed8:	0018      	movs	r0, r3
    5eda:	4b3d      	ldr	r3, [pc, #244]	; (5fd0 <chip_deinit+0x12c>)
    5edc:	4798      	blx	r3
    5ede:	4b3d      	ldr	r3, [pc, #244]	; (5fd4 <chip_deinit+0x130>)
    5ee0:	0018      	movs	r0, r3
    5ee2:	4b3d      	ldr	r3, [pc, #244]	; (5fd8 <chip_deinit+0x134>)
    5ee4:	4798      	blx	r3
    5ee6:	200d      	movs	r0, #13
    5ee8:	4b3c      	ldr	r3, [pc, #240]	; (5fdc <chip_deinit+0x138>)
    5eea:	4798      	blx	r3
	}
	reg &= ~(1 << 10);
    5eec:	683b      	ldr	r3, [r7, #0]
    5eee:	4a3c      	ldr	r2, [pc, #240]	; (5fe0 <chip_deinit+0x13c>)
    5ef0:	4013      	ands	r3, r2
    5ef2:	603b      	str	r3, [r7, #0]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    5ef4:	683a      	ldr	r2, [r7, #0]
    5ef6:	1dfc      	adds	r4, r7, #7
    5ef8:	23a0      	movs	r3, #160	; 0xa0
    5efa:	015b      	lsls	r3, r3, #5
    5efc:	0011      	movs	r1, r2
    5efe:	0018      	movs	r0, r3
    5f00:	4b38      	ldr	r3, [pc, #224]	; (5fe4 <chip_deinit+0x140>)
    5f02:	4798      	blx	r3
    5f04:	0003      	movs	r3, r0
    5f06:	7023      	strb	r3, [r4, #0]

	if (ret != M2M_SUCCESS) {
    5f08:	1dfb      	adds	r3, r7, #7
    5f0a:	781b      	ldrb	r3, [r3, #0]
    5f0c:	b25b      	sxtb	r3, r3
    5f0e:	2b00      	cmp	r3, #0
    5f10:	d010      	beq.n	5f34 <chip_deinit+0x90>
		M2M_ERR("Error while writing reg\n");
    5f12:	4a35      	ldr	r2, [pc, #212]	; (5fe8 <chip_deinit+0x144>)
    5f14:	492c      	ldr	r1, [pc, #176]	; (5fc8 <chip_deinit+0x124>)
    5f16:	4b2d      	ldr	r3, [pc, #180]	; (5fcc <chip_deinit+0x128>)
    5f18:	0018      	movs	r0, r3
    5f1a:	4b2d      	ldr	r3, [pc, #180]	; (5fd0 <chip_deinit+0x12c>)
    5f1c:	4798      	blx	r3
    5f1e:	4b33      	ldr	r3, [pc, #204]	; (5fec <chip_deinit+0x148>)
    5f20:	0018      	movs	r0, r3
    5f22:	4b2d      	ldr	r3, [pc, #180]	; (5fd8 <chip_deinit+0x134>)
    5f24:	4798      	blx	r3
    5f26:	200d      	movs	r0, #13
    5f28:	4b2c      	ldr	r3, [pc, #176]	; (5fdc <chip_deinit+0x138>)
    5f2a:	4798      	blx	r3
		return ret;
    5f2c:	1dfb      	adds	r3, r7, #7
    5f2e:	781b      	ldrb	r3, [r3, #0]
    5f30:	b25b      	sxtb	r3, r3
    5f32:	e041      	b.n	5fb8 <chip_deinit+0x114>
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    5f34:	1dfc      	adds	r4, r7, #7
    5f36:	003a      	movs	r2, r7
    5f38:	23a0      	movs	r3, #160	; 0xa0
    5f3a:	015b      	lsls	r3, r3, #5
    5f3c:	0011      	movs	r1, r2
    5f3e:	0018      	movs	r0, r3
    5f40:	4b1f      	ldr	r3, [pc, #124]	; (5fc0 <chip_deinit+0x11c>)
    5f42:	4798      	blx	r3
    5f44:	0003      	movs	r3, r0
    5f46:	7023      	strb	r3, [r4, #0]
		if (ret != M2M_SUCCESS) {
    5f48:	1dfb      	adds	r3, r7, #7
    5f4a:	781b      	ldrb	r3, [r3, #0]
    5f4c:	b25b      	sxtb	r3, r3
    5f4e:	2b00      	cmp	r3, #0
    5f50:	d011      	beq.n	5f76 <chip_deinit+0xd2>
			M2M_ERR("Error while reading reg\n");
    5f52:	238f      	movs	r3, #143	; 0x8f
    5f54:	009a      	lsls	r2, r3, #2
    5f56:	491c      	ldr	r1, [pc, #112]	; (5fc8 <chip_deinit+0x124>)
    5f58:	4b1c      	ldr	r3, [pc, #112]	; (5fcc <chip_deinit+0x128>)
    5f5a:	0018      	movs	r0, r3
    5f5c:	4b1c      	ldr	r3, [pc, #112]	; (5fd0 <chip_deinit+0x12c>)
    5f5e:	4798      	blx	r3
    5f60:	4b23      	ldr	r3, [pc, #140]	; (5ff0 <chip_deinit+0x14c>)
    5f62:	0018      	movs	r0, r3
    5f64:	4b1c      	ldr	r3, [pc, #112]	; (5fd8 <chip_deinit+0x134>)
    5f66:	4798      	blx	r3
    5f68:	200d      	movs	r0, #13
    5f6a:	4b1c      	ldr	r3, [pc, #112]	; (5fdc <chip_deinit+0x138>)
    5f6c:	4798      	blx	r3
			return ret;
    5f6e:	1dfb      	adds	r3, r7, #7
    5f70:	781b      	ldrb	r3, [r3, #0]
    5f72:	b25b      	sxtb	r3, r3
    5f74:	e020      	b.n	5fb8 <chip_deinit+0x114>
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
    5f76:	683a      	ldr	r2, [r7, #0]
    5f78:	2380      	movs	r3, #128	; 0x80
    5f7a:	00db      	lsls	r3, r3, #3
    5f7c:	4013      	ands	r3, r2
    5f7e:	d017      	beq.n	5fb0 <chip_deinit+0x10c>
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
    5f80:	683b      	ldr	r3, [r7, #0]
    5f82:	4a17      	ldr	r2, [pc, #92]	; (5fe0 <chip_deinit+0x13c>)
    5f84:	4013      	ands	r3, r2
    5f86:	603b      	str	r3, [r7, #0]
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    5f88:	683a      	ldr	r2, [r7, #0]
    5f8a:	1dfc      	adds	r4, r7, #7
    5f8c:	23a0      	movs	r3, #160	; 0xa0
    5f8e:	015b      	lsls	r3, r3, #5
    5f90:	0011      	movs	r1, r2
    5f92:	0018      	movs	r0, r3
    5f94:	4b13      	ldr	r3, [pc, #76]	; (5fe4 <chip_deinit+0x140>)
    5f96:	4798      	blx	r3
    5f98:	0003      	movs	r3, r0
    5f9a:	7023      	strb	r3, [r4, #0]
			timeout--;
    5f9c:	1dbb      	adds	r3, r7, #6
    5f9e:	781a      	ldrb	r2, [r3, #0]
    5fa0:	1dbb      	adds	r3, r7, #6
    5fa2:	3a01      	subs	r2, #1
    5fa4:	701a      	strb	r2, [r3, #0]
		} else {
			break;
		}

	} while (timeout);
    5fa6:	1dbb      	adds	r3, r7, #6
    5fa8:	781b      	ldrb	r3, [r3, #0]
    5faa:	2b00      	cmp	r3, #0
    5fac:	d1c2      	bne.n	5f34 <chip_deinit+0x90>
    5fae:	e000      	b.n	5fb2 <chip_deinit+0x10e>
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
			timeout--;
		} else {
			break;
    5fb0:	46c0      	nop			; (mov r8, r8)
		}

	} while (timeout);

	return ret;
    5fb2:	1dfb      	adds	r3, r7, #7
    5fb4:	781b      	ldrb	r3, [r3, #0]
    5fb6:	b25b      	sxtb	r3, r3
}
    5fb8:	0018      	movs	r0, r3
    5fba:	46bd      	mov	sp, r7
    5fbc:	b003      	add	sp, #12
    5fbe:	bd90      	pop	{r4, r7, pc}
    5fc0:	00006245 	.word	0x00006245
    5fc4:	0000022f 	.word	0x0000022f
    5fc8:	0001347c 	.word	0x0001347c
    5fcc:	00013344 	.word	0x00013344
    5fd0:	00011525 	.word	0x00011525
    5fd4:	000133e4 	.word	0x000133e4
    5fd8:	00011645 	.word	0x00011645
    5fdc:	00011559 	.word	0x00011559
    5fe0:	fffffbff 	.word	0xfffffbff
    5fe4:	00006269 	.word	0x00006269
    5fe8:	00000235 	.word	0x00000235
    5fec:	000133fc 	.word	0x000133fc
    5ff0:	00013414 	.word	0x00013414

00005ff4 <nmi_get_otp_mac_address>:
_EXIT:
	return s8Ret;
}

sint8 nmi_get_otp_mac_address(uint8 *pu8MacAddr,  uint8 * pu8IsValid)
{
    5ff4:	b590      	push	{r4, r7, lr}
    5ff6:	b089      	sub	sp, #36	; 0x24
    5ff8:	af00      	add	r7, sp, #0
    5ffa:	6078      	str	r0, [r7, #4]
    5ffc:	6039      	str	r1, [r7, #0]
	sint8 ret;
	uint32	u32RegValue;
	uint8	mac[6];
	tstrGpRegs strgp = {0};
    5ffe:	2308      	movs	r3, #8
    6000:	18fb      	adds	r3, r7, r3
    6002:	0018      	movs	r0, r3
    6004:	2308      	movs	r3, #8
    6006:	001a      	movs	r2, r3
    6008:	2100      	movs	r1, #0
    600a:	4b35      	ldr	r3, [pc, #212]	; (60e0 <nmi_get_otp_mac_address+0xec>)
    600c:	4798      	blx	r3

	ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &u32RegValue);
    600e:	231f      	movs	r3, #31
    6010:	18fc      	adds	r4, r7, r3
    6012:	2318      	movs	r3, #24
    6014:	18fb      	adds	r3, r7, r3
    6016:	4a33      	ldr	r2, [pc, #204]	; (60e4 <nmi_get_otp_mac_address+0xf0>)
    6018:	0019      	movs	r1, r3
    601a:	0010      	movs	r0, r2
    601c:	4b32      	ldr	r3, [pc, #200]	; (60e8 <nmi_get_otp_mac_address+0xf4>)
    601e:	4798      	blx	r3
    6020:	0003      	movs	r3, r0
    6022:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    6024:	231f      	movs	r3, #31
    6026:	18fb      	adds	r3, r7, r3
    6028:	781b      	ldrb	r3, [r3, #0]
    602a:	b25b      	sxtb	r3, r3
    602c:	2b00      	cmp	r3, #0
    602e:	d145      	bne.n	60bc <nmi_get_otp_mac_address+0xc8>

	ret = nm_read_block(u32RegValue|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    6030:	69bb      	ldr	r3, [r7, #24]
    6032:	22c0      	movs	r2, #192	; 0xc0
    6034:	0292      	lsls	r2, r2, #10
    6036:	4313      	orrs	r3, r2
    6038:	221f      	movs	r2, #31
    603a:	18bc      	adds	r4, r7, r2
    603c:	2208      	movs	r2, #8
    603e:	18b9      	adds	r1, r7, r2
    6040:	2208      	movs	r2, #8
    6042:	0018      	movs	r0, r3
    6044:	4b29      	ldr	r3, [pc, #164]	; (60ec <nmi_get_otp_mac_address+0xf8>)
    6046:	4798      	blx	r3
    6048:	0003      	movs	r3, r0
    604a:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    604c:	231f      	movs	r3, #31
    604e:	18fb      	adds	r3, r7, r3
    6050:	781b      	ldrb	r3, [r3, #0]
    6052:	b25b      	sxtb	r3, r3
    6054:	2b00      	cmp	r3, #0
    6056:	d133      	bne.n	60c0 <nmi_get_otp_mac_address+0xcc>
	u32RegValue = strgp.u32Mac_efuse_mib;
    6058:	2308      	movs	r3, #8
    605a:	18fb      	adds	r3, r7, r3
    605c:	681b      	ldr	r3, [r3, #0]
    605e:	61bb      	str	r3, [r7, #24]

	if(!EFUSED_MAC(u32RegValue)) {
    6060:	69bb      	ldr	r3, [r7, #24]
    6062:	0c1b      	lsrs	r3, r3, #16
    6064:	041b      	lsls	r3, r3, #16
    6066:	d106      	bne.n	6076 <nmi_get_otp_mac_address+0x82>
		M2M_DBG("Default MAC\n");
		m2m_memset(pu8MacAddr, 0, 6);
    6068:	687b      	ldr	r3, [r7, #4]
    606a:	2206      	movs	r2, #6
    606c:	2100      	movs	r1, #0
    606e:	0018      	movs	r0, r3
    6070:	4b1f      	ldr	r3, [pc, #124]	; (60f0 <nmi_get_otp_mac_address+0xfc>)
    6072:	4798      	blx	r3
		goto _EXIT_ERR;
    6074:	e025      	b.n	60c2 <nmi_get_otp_mac_address+0xce>
	}

	M2M_DBG("OTP MAC\n");
	u32RegValue >>=16;
    6076:	69bb      	ldr	r3, [r7, #24]
    6078:	0c1b      	lsrs	r3, r3, #16
    607a:	61bb      	str	r3, [r7, #24]
	ret = nm_read_block(u32RegValue|0x30000, mac, 6);
    607c:	69bb      	ldr	r3, [r7, #24]
    607e:	22c0      	movs	r2, #192	; 0xc0
    6080:	0292      	lsls	r2, r2, #10
    6082:	4313      	orrs	r3, r2
    6084:	221f      	movs	r2, #31
    6086:	18bc      	adds	r4, r7, r2
    6088:	2210      	movs	r2, #16
    608a:	18b9      	adds	r1, r7, r2
    608c:	2206      	movs	r2, #6
    608e:	0018      	movs	r0, r3
    6090:	4b16      	ldr	r3, [pc, #88]	; (60ec <nmi_get_otp_mac_address+0xf8>)
    6092:	4798      	blx	r3
    6094:	0003      	movs	r3, r0
    6096:	7023      	strb	r3, [r4, #0]
	m2m_memcpy(pu8MacAddr,mac,6);
    6098:	2310      	movs	r3, #16
    609a:	18f9      	adds	r1, r7, r3
    609c:	687b      	ldr	r3, [r7, #4]
    609e:	2206      	movs	r2, #6
    60a0:	0018      	movs	r0, r3
    60a2:	4b14      	ldr	r3, [pc, #80]	; (60f4 <nmi_get_otp_mac_address+0x100>)
    60a4:	4798      	blx	r3
	if(pu8IsValid) *pu8IsValid = 1;
    60a6:	683b      	ldr	r3, [r7, #0]
    60a8:	2b00      	cmp	r3, #0
    60aa:	d002      	beq.n	60b2 <nmi_get_otp_mac_address+0xbe>
    60ac:	683b      	ldr	r3, [r7, #0]
    60ae:	2201      	movs	r2, #1
    60b0:	701a      	strb	r2, [r3, #0]
	return ret;
    60b2:	231f      	movs	r3, #31
    60b4:	18fb      	adds	r3, r7, r3
    60b6:	781b      	ldrb	r3, [r3, #0]
    60b8:	b25b      	sxtb	r3, r3
    60ba:	e00c      	b.n	60d6 <nmi_get_otp_mac_address+0xe2>
	uint32	u32RegValue;
	uint8	mac[6];
	tstrGpRegs strgp = {0};

	ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &u32RegValue);
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    60bc:	46c0      	nop			; (mov r8, r8)
    60be:	e000      	b.n	60c2 <nmi_get_otp_mac_address+0xce>

	ret = nm_read_block(u32RegValue|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    60c0:	46c0      	nop			; (mov r8, r8)
	m2m_memcpy(pu8MacAddr,mac,6);
	if(pu8IsValid) *pu8IsValid = 1;
	return ret;

_EXIT_ERR:
	if(pu8IsValid) *pu8IsValid = 0;
    60c2:	683b      	ldr	r3, [r7, #0]
    60c4:	2b00      	cmp	r3, #0
    60c6:	d002      	beq.n	60ce <nmi_get_otp_mac_address+0xda>
    60c8:	683b      	ldr	r3, [r7, #0]
    60ca:	2200      	movs	r2, #0
    60cc:	701a      	strb	r2, [r3, #0]
	return ret;
    60ce:	231f      	movs	r3, #31
    60d0:	18fb      	adds	r3, r7, r3
    60d2:	781b      	ldrb	r3, [r3, #0]
    60d4:	b25b      	sxtb	r3, r3
}
    60d6:	0018      	movs	r0, r3
    60d8:	46bd      	mov	sp, r7
    60da:	b009      	add	sp, #36	; 0x24
    60dc:	bd90      	pop	{r4, r7, pc}
    60de:	46c0      	nop			; (mov r8, r8)
    60e0:	00010e33 	.word	0x00010e33
    60e4:	000c0008 	.word	0x000c0008
    60e8:	00006245 	.word	0x00006245
    60ec:	000062b9 	.word	0x000062b9
    60f0:	00003f29 	.word	0x00003f29
    60f4:	00003eed 	.word	0x00003eed

000060f8 <nmi_get_mac_address>:

sint8 nmi_get_mac_address(uint8 *pu8MacAddr)
{
    60f8:	b590      	push	{r4, r7, lr}
    60fa:	b089      	sub	sp, #36	; 0x24
    60fc:	af00      	add	r7, sp, #0
    60fe:	6078      	str	r0, [r7, #4]
	sint8 ret;
	uint32	u32RegValue;
	uint8	mac[6];
	tstrGpRegs strgp = {0};
    6100:	2308      	movs	r3, #8
    6102:	18fb      	adds	r3, r7, r3
    6104:	0018      	movs	r0, r3
    6106:	2308      	movs	r3, #8
    6108:	001a      	movs	r2, r3
    610a:	2100      	movs	r1, #0
    610c:	4b29      	ldr	r3, [pc, #164]	; (61b4 <nmi_get_mac_address+0xbc>)
    610e:	4798      	blx	r3

	ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &u32RegValue);
    6110:	231f      	movs	r3, #31
    6112:	18fc      	adds	r4, r7, r3
    6114:	2318      	movs	r3, #24
    6116:	18fb      	adds	r3, r7, r3
    6118:	4a27      	ldr	r2, [pc, #156]	; (61b8 <nmi_get_mac_address+0xc0>)
    611a:	0019      	movs	r1, r3
    611c:	0010      	movs	r0, r2
    611e:	4b27      	ldr	r3, [pc, #156]	; (61bc <nmi_get_mac_address+0xc4>)
    6120:	4798      	blx	r3
    6122:	0003      	movs	r3, r0
    6124:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    6126:	231f      	movs	r3, #31
    6128:	18fb      	adds	r3, r7, r3
    612a:	781b      	ldrb	r3, [r3, #0]
    612c:	b25b      	sxtb	r3, r3
    612e:	2b00      	cmp	r3, #0
    6130:	d135      	bne.n	619e <nmi_get_mac_address+0xa6>

	ret = nm_read_block(u32RegValue|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
    6132:	69bb      	ldr	r3, [r7, #24]
    6134:	22c0      	movs	r2, #192	; 0xc0
    6136:	0292      	lsls	r2, r2, #10
    6138:	4313      	orrs	r3, r2
    613a:	221f      	movs	r2, #31
    613c:	18bc      	adds	r4, r7, r2
    613e:	2208      	movs	r2, #8
    6140:	18b9      	adds	r1, r7, r2
    6142:	2208      	movs	r2, #8
    6144:	0018      	movs	r0, r3
    6146:	4b1e      	ldr	r3, [pc, #120]	; (61c0 <nmi_get_mac_address+0xc8>)
    6148:	4798      	blx	r3
    614a:	0003      	movs	r3, r0
    614c:	7023      	strb	r3, [r4, #0]
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    614e:	231f      	movs	r3, #31
    6150:	18fb      	adds	r3, r7, r3
    6152:	781b      	ldrb	r3, [r3, #0]
    6154:	b25b      	sxtb	r3, r3
    6156:	2b00      	cmp	r3, #0
    6158:	d123      	bne.n	61a2 <nmi_get_mac_address+0xaa>
	u32RegValue = strgp.u32Mac_efuse_mib;
    615a:	2308      	movs	r3, #8
    615c:	18fb      	adds	r3, r7, r3
    615e:	681b      	ldr	r3, [r3, #0]
    6160:	61bb      	str	r3, [r7, #24]

	u32RegValue &=0x0000ffff;
    6162:	69bb      	ldr	r3, [r7, #24]
    6164:	041b      	lsls	r3, r3, #16
    6166:	0c1b      	lsrs	r3, r3, #16
    6168:	61bb      	str	r3, [r7, #24]
	ret = nm_read_block(u32RegValue|0x30000, mac, 6);
    616a:	69bb      	ldr	r3, [r7, #24]
    616c:	22c0      	movs	r2, #192	; 0xc0
    616e:	0292      	lsls	r2, r2, #10
    6170:	4313      	orrs	r3, r2
    6172:	221f      	movs	r2, #31
    6174:	18bc      	adds	r4, r7, r2
    6176:	2210      	movs	r2, #16
    6178:	18b9      	adds	r1, r7, r2
    617a:	2206      	movs	r2, #6
    617c:	0018      	movs	r0, r3
    617e:	4b10      	ldr	r3, [pc, #64]	; (61c0 <nmi_get_mac_address+0xc8>)
    6180:	4798      	blx	r3
    6182:	0003      	movs	r3, r0
    6184:	7023      	strb	r3, [r4, #0]
	m2m_memcpy(pu8MacAddr, mac, 6);
    6186:	2310      	movs	r3, #16
    6188:	18f9      	adds	r1, r7, r3
    618a:	687b      	ldr	r3, [r7, #4]
    618c:	2206      	movs	r2, #6
    618e:	0018      	movs	r0, r3
    6190:	4b0c      	ldr	r3, [pc, #48]	; (61c4 <nmi_get_mac_address+0xcc>)
    6192:	4798      	blx	r3

	return ret;
    6194:	231f      	movs	r3, #31
    6196:	18fb      	adds	r3, r7, r3
    6198:	781b      	ldrb	r3, [r3, #0]
    619a:	b25b      	sxtb	r3, r3
    619c:	e006      	b.n	61ac <nmi_get_mac_address+0xb4>
	uint32	u32RegValue;
	uint8	mac[6];
	tstrGpRegs strgp = {0};

	ret = nm_read_reg_with_ret(rNMI_GP_REG_2, &u32RegValue);
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    619e:	46c0      	nop			; (mov r8, r8)
    61a0:	e000      	b.n	61a4 <nmi_get_mac_address+0xac>

	ret = nm_read_block(u32RegValue|0x30000,(uint8*)&strgp,sizeof(tstrGpRegs));
	if(ret != M2M_SUCCESS) goto _EXIT_ERR;
    61a2:	46c0      	nop			; (mov r8, r8)
	m2m_memcpy(pu8MacAddr, mac, 6);

	return ret;

_EXIT_ERR:
	return ret;
    61a4:	231f      	movs	r3, #31
    61a6:	18fb      	adds	r3, r7, r3
    61a8:	781b      	ldrb	r3, [r3, #0]
    61aa:	b25b      	sxtb	r3, r3
    61ac:	0018      	movs	r0, r3
    61ae:	46bd      	mov	sp, r7
    61b0:	b009      	add	sp, #36	; 0x24
    61b2:	bd90      	pop	{r4, r7, pc}
    61b4:	00010e33 	.word	0x00010e33
    61b8:	000c0008 	.word	0x000c0008
    61bc:	00006245 	.word	0x00006245
    61c0:	000062b9 	.word	0x000062b9
    61c4:	00003eed 	.word	0x00003eed

000061c8 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    61c8:	b590      	push	{r4, r7, lr}
    61ca:	b085      	sub	sp, #20
    61cc:	af00      	add	r7, sp, #0
    61ce:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    61d0:	230f      	movs	r3, #15
    61d2:	18fb      	adds	r3, r7, r3
    61d4:	2200      	movs	r2, #0
    61d6:	701a      	strb	r2, [r3, #0]
	ret = nm_bus_init(pvInitVal);
    61d8:	230f      	movs	r3, #15
    61da:	18fc      	adds	r4, r7, r3
    61dc:	687b      	ldr	r3, [r7, #4]
    61de:	0018      	movs	r0, r3
    61e0:	4b05      	ldr	r3, [pc, #20]	; (61f8 <nm_bus_iface_init+0x30>)
    61e2:	4798      	blx	r3
    61e4:	0003      	movs	r3, r0
    61e6:	7023      	strb	r3, [r4, #0]

	return ret;
    61e8:	230f      	movs	r3, #15
    61ea:	18fb      	adds	r3, r7, r3
    61ec:	781b      	ldrb	r3, [r3, #0]
    61ee:	b25b      	sxtb	r3, r3
}
    61f0:	0018      	movs	r0, r3
    61f2:	46bd      	mov	sp, r7
    61f4:	b005      	add	sp, #20
    61f6:	bd90      	pop	{r4, r7, pc}
    61f8:	00003d31 	.word	0x00003d31

000061fc <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    61fc:	b590      	push	{r4, r7, lr}
    61fe:	b083      	sub	sp, #12
    6200:	af00      	add	r7, sp, #0
	sint8 ret = M2M_SUCCESS;
    6202:	1dfb      	adds	r3, r7, #7
    6204:	2200      	movs	r2, #0
    6206:	701a      	strb	r2, [r3, #0]
	ret = nm_bus_deinit();
    6208:	1dfc      	adds	r4, r7, #7
    620a:	4b05      	ldr	r3, [pc, #20]	; (6220 <nm_bus_iface_deinit+0x24>)
    620c:	4798      	blx	r3
    620e:	0003      	movs	r3, r0
    6210:	7023      	strb	r3, [r4, #0]

	return ret;
    6212:	1dfb      	adds	r3, r7, #7
    6214:	781b      	ldrb	r3, [r3, #0]
    6216:	b25b      	sxtb	r3, r3
}
    6218:	0018      	movs	r0, r3
    621a:	46bd      	mov	sp, r7
    621c:	b003      	add	sp, #12
    621e:	bd90      	pop	{r4, r7, pc}
    6220:	00003ea9 	.word	0x00003ea9

00006224 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    6224:	b580      	push	{r7, lr}
    6226:	b082      	sub	sp, #8
    6228:	af00      	add	r7, sp, #0
    622a:	6078      	str	r0, [r7, #4]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    622c:	687b      	ldr	r3, [r7, #4]
    622e:	0018      	movs	r0, r3
    6230:	4b03      	ldr	r3, [pc, #12]	; (6240 <nm_read_reg+0x1c>)
    6232:	4798      	blx	r3
    6234:	0003      	movs	r3, r0
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    6236:	0018      	movs	r0, r3
    6238:	46bd      	mov	sp, r7
    623a:	b002      	add	sp, #8
    623c:	bd80      	pop	{r7, pc}
    623e:	46c0      	nop			; (mov r8, r8)
    6240:	000078bd 	.word	0x000078bd

00006244 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    6244:	b580      	push	{r7, lr}
    6246:	b082      	sub	sp, #8
    6248:	af00      	add	r7, sp, #0
    624a:	6078      	str	r0, [r7, #4]
    624c:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    624e:	683a      	ldr	r2, [r7, #0]
    6250:	687b      	ldr	r3, [r7, #4]
    6252:	0011      	movs	r1, r2
    6254:	0018      	movs	r0, r3
    6256:	4b03      	ldr	r3, [pc, #12]	; (6264 <nm_read_reg_with_ret+0x20>)
    6258:	4798      	blx	r3
    625a:	0003      	movs	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    625c:	0018      	movs	r0, r3
    625e:	46bd      	mov	sp, r7
    6260:	b002      	add	sp, #8
    6262:	bd80      	pop	{r7, pc}
    6264:	000078e1 	.word	0x000078e1

00006268 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    6268:	b580      	push	{r7, lr}
    626a:	b082      	sub	sp, #8
    626c:	af00      	add	r7, sp, #0
    626e:	6078      	str	r0, [r7, #4]
    6270:	6039      	str	r1, [r7, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    6272:	683a      	ldr	r2, [r7, #0]
    6274:	687b      	ldr	r3, [r7, #4]
    6276:	0011      	movs	r1, r2
    6278:	0018      	movs	r0, r3
    627a:	4b03      	ldr	r3, [pc, #12]	; (6288 <nm_write_reg+0x20>)
    627c:	4798      	blx	r3
    627e:	0003      	movs	r3, r0
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    6280:	0018      	movs	r0, r3
    6282:	46bd      	mov	sp, r7
    6284:	b002      	add	sp, #8
    6286:	bd80      	pop	{r7, pc}
    6288:	00007931 	.word	0x00007931

0000628c <p_nm_read_block>:

static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    628c:	b580      	push	{r7, lr}
    628e:	b084      	sub	sp, #16
    6290:	af00      	add	r7, sp, #0
    6292:	60f8      	str	r0, [r7, #12]
    6294:	60b9      	str	r1, [r7, #8]
    6296:	1dbb      	adds	r3, r7, #6
    6298:	801a      	strh	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    629a:	1dbb      	adds	r3, r7, #6
    629c:	881a      	ldrh	r2, [r3, #0]
    629e:	68b9      	ldr	r1, [r7, #8]
    62a0:	68fb      	ldr	r3, [r7, #12]
    62a2:	0018      	movs	r0, r3
    62a4:	4b03      	ldr	r3, [pc, #12]	; (62b4 <p_nm_read_block+0x28>)
    62a6:	4798      	blx	r3
    62a8:	0003      	movs	r3, r0
	return nm_i2c_read_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
    62aa:	0018      	movs	r0, r3
    62ac:	46bd      	mov	sp, r7
    62ae:	b004      	add	sp, #16
    62b0:	bd80      	pop	{r7, pc}
    62b2:	46c0      	nop			; (mov r8, r8)
    62b4:	00007981 	.word	0x00007981

000062b8 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    62b8:	b580      	push	{r7, lr}
    62ba:	b086      	sub	sp, #24
    62bc:	af00      	add	r7, sp, #0
    62be:	60f8      	str	r0, [r7, #12]
    62c0:	60b9      	str	r1, [r7, #8]
    62c2:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    62c4:	4b2d      	ldr	r3, [pc, #180]	; (637c <nm_read_block+0xc4>)
    62c6:	881a      	ldrh	r2, [r3, #0]
    62c8:	2310      	movs	r3, #16
    62ca:	18fb      	adds	r3, r7, r3
    62cc:	3a08      	subs	r2, #8
    62ce:	801a      	strh	r2, [r3, #0]
	uint32 off = 0;
    62d0:	2300      	movs	r3, #0
    62d2:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
    62d4:	2313      	movs	r3, #19
    62d6:	18fb      	adds	r3, r7, r3
    62d8:	2200      	movs	r2, #0
    62da:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    62dc:	2310      	movs	r3, #16
    62de:	18fb      	adds	r3, r7, r3
    62e0:	881a      	ldrh	r2, [r3, #0]
    62e2:	687b      	ldr	r3, [r7, #4]
    62e4:	429a      	cmp	r2, r3
    62e6:	d313      	bcc.n	6310 <nm_read_block+0x58>
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);
    62e8:	68ba      	ldr	r2, [r7, #8]
    62ea:	697b      	ldr	r3, [r7, #20]
    62ec:	18d1      	adds	r1, r2, r3
    62ee:	687b      	ldr	r3, [r7, #4]
    62f0:	b29a      	uxth	r2, r3
    62f2:	68fb      	ldr	r3, [r7, #12]
    62f4:	0018      	movs	r0, r3
    62f6:	4b22      	ldr	r3, [pc, #136]	; (6380 <nm_read_block+0xc8>)
    62f8:	4798      	blx	r3
    62fa:	0003      	movs	r3, r0
    62fc:	b2da      	uxtb	r2, r3
    62fe:	2313      	movs	r3, #19
    6300:	18fb      	adds	r3, r7, r3
    6302:	781b      	ldrb	r3, [r3, #0]
    6304:	18d3      	adds	r3, r2, r3
    6306:	b2da      	uxtb	r2, r3
    6308:	2313      	movs	r3, #19
    630a:	18fb      	adds	r3, r7, r3
    630c:	701a      	strb	r2, [r3, #0]
			break;
    630e:	e02d      	b.n	636c <nm_read_block+0xb4>
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
    6310:	68ba      	ldr	r2, [r7, #8]
    6312:	697b      	ldr	r3, [r7, #20]
    6314:	18d1      	adds	r1, r2, r3
    6316:	2310      	movs	r3, #16
    6318:	18fb      	adds	r3, r7, r3
    631a:	881a      	ldrh	r2, [r3, #0]
    631c:	68fb      	ldr	r3, [r7, #12]
    631e:	0018      	movs	r0, r3
    6320:	4b17      	ldr	r3, [pc, #92]	; (6380 <nm_read_block+0xc8>)
    6322:	4798      	blx	r3
    6324:	0003      	movs	r3, r0
    6326:	b2da      	uxtb	r2, r3
    6328:	2313      	movs	r3, #19
    632a:	18fb      	adds	r3, r7, r3
    632c:	781b      	ldrb	r3, [r3, #0]
    632e:	18d3      	adds	r3, r2, r3
    6330:	b2da      	uxtb	r2, r3
    6332:	2313      	movs	r3, #19
    6334:	18fb      	adds	r3, r7, r3
    6336:	701a      	strb	r2, [r3, #0]
			if(M2M_SUCCESS != s8Ret) break;
    6338:	2313      	movs	r3, #19
    633a:	18fb      	adds	r3, r7, r3
    633c:	781b      	ldrb	r3, [r3, #0]
    633e:	b25b      	sxtb	r3, r3
    6340:	2b00      	cmp	r3, #0
    6342:	d112      	bne.n	636a <nm_read_block+0xb2>
			u32Sz -= u16MaxTrxSz;
    6344:	2310      	movs	r3, #16
    6346:	18fb      	adds	r3, r7, r3
    6348:	881b      	ldrh	r3, [r3, #0]
    634a:	687a      	ldr	r2, [r7, #4]
    634c:	1ad3      	subs	r3, r2, r3
    634e:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
    6350:	2310      	movs	r3, #16
    6352:	18fb      	adds	r3, r7, r3
    6354:	881b      	ldrh	r3, [r3, #0]
    6356:	697a      	ldr	r2, [r7, #20]
    6358:	18d3      	adds	r3, r2, r3
    635a:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
    635c:	2310      	movs	r3, #16
    635e:	18fb      	adds	r3, r7, r3
    6360:	881b      	ldrh	r3, [r3, #0]
    6362:	68fa      	ldr	r2, [r7, #12]
    6364:	18d3      	adds	r3, r2, r3
    6366:	60fb      	str	r3, [r7, #12]
		}
	}
    6368:	e7b8      	b.n	62dc <nm_read_block+0x24>
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    636a:	46c0      	nop			; (mov r8, r8)
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
    636c:	2313      	movs	r3, #19
    636e:	18fb      	adds	r3, r7, r3
    6370:	781b      	ldrb	r3, [r3, #0]
    6372:	b25b      	sxtb	r3, r3
}
    6374:	0018      	movs	r0, r3
    6376:	46bd      	mov	sp, r7
    6378:	b006      	add	sp, #24
    637a:	bd80      	pop	{r7, pc}
    637c:	20000024 	.word	0x20000024
    6380:	0000628d 	.word	0x0000628d

00006384 <p_nm_write_block>:

static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    6384:	b580      	push	{r7, lr}
    6386:	b084      	sub	sp, #16
    6388:	af00      	add	r7, sp, #0
    638a:	60f8      	str	r0, [r7, #12]
    638c:	60b9      	str	r1, [r7, #8]
    638e:	1dbb      	adds	r3, r7, #6
    6390:	801a      	strh	r2, [r3, #0]
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    6392:	1dbb      	adds	r3, r7, #6
    6394:	881a      	ldrh	r2, [r3, #0]
    6396:	68b9      	ldr	r1, [r7, #8]
    6398:	68fb      	ldr	r3, [r7, #12]
    639a:	0018      	movs	r0, r3
    639c:	4b03      	ldr	r3, [pc, #12]	; (63ac <p_nm_write_block+0x28>)
    639e:	4798      	blx	r3
    63a0:	0003      	movs	r3, r0
	return nm_i2c_write_block(u32Addr,puBuf,u16Sz);
#else
#error "Plesae define bus usage"
#endif

}
    63a2:	0018      	movs	r0, r3
    63a4:	46bd      	mov	sp, r7
    63a6:	b004      	add	sp, #16
    63a8:	bd80      	pop	{r7, pc}
    63aa:	46c0      	nop			; (mov r8, r8)
    63ac:	000079d9 	.word	0x000079d9

000063b0 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    63b0:	b580      	push	{r7, lr}
    63b2:	b086      	sub	sp, #24
    63b4:	af00      	add	r7, sp, #0
    63b6:	60f8      	str	r0, [r7, #12]
    63b8:	60b9      	str	r1, [r7, #8]
    63ba:	607a      	str	r2, [r7, #4]
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    63bc:	4b2d      	ldr	r3, [pc, #180]	; (6474 <nm_write_block+0xc4>)
    63be:	881a      	ldrh	r2, [r3, #0]
    63c0:	2310      	movs	r3, #16
    63c2:	18fb      	adds	r3, r7, r3
    63c4:	3a08      	subs	r2, #8
    63c6:	801a      	strh	r2, [r3, #0]
	uint32 off = 0;
    63c8:	2300      	movs	r3, #0
    63ca:	617b      	str	r3, [r7, #20]
	sint8 s8Ret = M2M_SUCCESS;
    63cc:	2313      	movs	r3, #19
    63ce:	18fb      	adds	r3, r7, r3
    63d0:	2200      	movs	r2, #0
    63d2:	701a      	strb	r2, [r3, #0]

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    63d4:	2310      	movs	r3, #16
    63d6:	18fb      	adds	r3, r7, r3
    63d8:	881a      	ldrh	r2, [r3, #0]
    63da:	687b      	ldr	r3, [r7, #4]
    63dc:	429a      	cmp	r2, r3
    63de:	d313      	bcc.n	6408 <nm_write_block+0x58>
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);
    63e0:	68ba      	ldr	r2, [r7, #8]
    63e2:	697b      	ldr	r3, [r7, #20]
    63e4:	18d1      	adds	r1, r2, r3
    63e6:	687b      	ldr	r3, [r7, #4]
    63e8:	b29a      	uxth	r2, r3
    63ea:	68fb      	ldr	r3, [r7, #12]
    63ec:	0018      	movs	r0, r3
    63ee:	4b22      	ldr	r3, [pc, #136]	; (6478 <nm_write_block+0xc8>)
    63f0:	4798      	blx	r3
    63f2:	0003      	movs	r3, r0
    63f4:	b2da      	uxtb	r2, r3
    63f6:	2313      	movs	r3, #19
    63f8:	18fb      	adds	r3, r7, r3
    63fa:	781b      	ldrb	r3, [r3, #0]
    63fc:	18d3      	adds	r3, r2, r3
    63fe:	b2da      	uxtb	r2, r3
    6400:	2313      	movs	r3, #19
    6402:	18fb      	adds	r3, r7, r3
    6404:	701a      	strb	r2, [r3, #0]
			break;
    6406:	e02d      	b.n	6464 <nm_write_block+0xb4>
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
    6408:	68ba      	ldr	r2, [r7, #8]
    640a:	697b      	ldr	r3, [r7, #20]
    640c:	18d1      	adds	r1, r2, r3
    640e:	2310      	movs	r3, #16
    6410:	18fb      	adds	r3, r7, r3
    6412:	881a      	ldrh	r2, [r3, #0]
    6414:	68fb      	ldr	r3, [r7, #12]
    6416:	0018      	movs	r0, r3
    6418:	4b17      	ldr	r3, [pc, #92]	; (6478 <nm_write_block+0xc8>)
    641a:	4798      	blx	r3
    641c:	0003      	movs	r3, r0
    641e:	b2da      	uxtb	r2, r3
    6420:	2313      	movs	r3, #19
    6422:	18fb      	adds	r3, r7, r3
    6424:	781b      	ldrb	r3, [r3, #0]
    6426:	18d3      	adds	r3, r2, r3
    6428:	b2da      	uxtb	r2, r3
    642a:	2313      	movs	r3, #19
    642c:	18fb      	adds	r3, r7, r3
    642e:	701a      	strb	r2, [r3, #0]
			if(M2M_SUCCESS != s8Ret) break;
    6430:	2313      	movs	r3, #19
    6432:	18fb      	adds	r3, r7, r3
    6434:	781b      	ldrb	r3, [r3, #0]
    6436:	b25b      	sxtb	r3, r3
    6438:	2b00      	cmp	r3, #0
    643a:	d112      	bne.n	6462 <nm_write_block+0xb2>
			u32Sz -= u16MaxTrxSz;
    643c:	2310      	movs	r3, #16
    643e:	18fb      	adds	r3, r7, r3
    6440:	881b      	ldrh	r3, [r3, #0]
    6442:	687a      	ldr	r2, [r7, #4]
    6444:	1ad3      	subs	r3, r2, r3
    6446:	607b      	str	r3, [r7, #4]
			off += u16MaxTrxSz;
    6448:	2310      	movs	r3, #16
    644a:	18fb      	adds	r3, r7, r3
    644c:	881b      	ldrh	r3, [r3, #0]
    644e:	697a      	ldr	r2, [r7, #20]
    6450:	18d3      	adds	r3, r2, r3
    6452:	617b      	str	r3, [r7, #20]
			u32Addr += u16MaxTrxSz;
    6454:	2310      	movs	r3, #16
    6456:	18fb      	adds	r3, r7, r3
    6458:	881b      	ldrh	r3, [r3, #0]
    645a:	68fa      	ldr	r2, [r7, #12]
    645c:	18d3      	adds	r3, r2, r3
    645e:	60fb      	str	r3, [r7, #12]
		}
	}
    6460:	e7b8      	b.n	63d4 <nm_write_block+0x24>
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    6462:	46c0      	nop			; (mov r8, r8)
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
    6464:	2313      	movs	r3, #19
    6466:	18fb      	adds	r3, r7, r3
    6468:	781b      	ldrb	r3, [r3, #0]
    646a:	b25b      	sxtb	r3, r3
}
    646c:	0018      	movs	r0, r3
    646e:	46bd      	mov	sp, r7
    6470:	b006      	add	sp, #24
    6472:	bd80      	pop	{r7, pc}
    6474:	20000024 	.word	0x20000024
    6478:	00006385 	.word	0x00006385

0000647c <nm_get_firmware_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_info(tstrM2mRev* M2mRev)
{
    647c:	b590      	push	{r4, r7, lr}
    647e:	b087      	sub	sp, #28
    6480:	af00      	add	r7, sp, #0
    6482:	6078      	str	r0, [r7, #4]
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    6484:	2300      	movs	r3, #0
    6486:	60fb      	str	r3, [r7, #12]
	sint8	ret = M2M_SUCCESS;
    6488:	2317      	movs	r3, #23
    648a:	18fb      	adds	r3, r7, r3
    648c:	2200      	movs	r2, #0
    648e:	701a      	strb	r2, [r3, #0]

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);
    6490:	2317      	movs	r3, #23
    6492:	18fc      	adds	r4, r7, r3
    6494:	230c      	movs	r3, #12
    6496:	18fb      	adds	r3, r7, r3
    6498:	4a4c      	ldr	r2, [pc, #304]	; (65cc <nm_get_firmware_info+0x150>)
    649a:	0019      	movs	r1, r3
    649c:	0010      	movs	r0, r2
    649e:	4b4c      	ldr	r3, [pc, #304]	; (65d0 <nm_get_firmware_info+0x154>)
    64a0:	4798      	blx	r3
    64a2:	0003      	movs	r3, r0
    64a4:	7023      	strb	r3, [r4, #0]
	//In case the Firmware running is ATE fw
	if(M2M_ATE_FW_IS_UP_VALUE == reg)
    64a6:	68fb      	ldr	r3, [r7, #12]
    64a8:	4a4a      	ldr	r2, [pc, #296]	; (65d4 <nm_get_firmware_info+0x158>)
    64aa:	4293      	cmp	r3, r2
    64ac:	d10a      	bne.n	64c4 <nm_get_firmware_info+0x48>
	{
		//Read FW info again from the register specified for ATE
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
    64ae:	2317      	movs	r3, #23
    64b0:	18fc      	adds	r4, r7, r3
    64b2:	230c      	movs	r3, #12
    64b4:	18fb      	adds	r3, r7, r3
    64b6:	4a48      	ldr	r2, [pc, #288]	; (65d8 <nm_get_firmware_info+0x15c>)
    64b8:	0019      	movs	r1, r3
    64ba:	0010      	movs	r0, r2
    64bc:	4b44      	ldr	r3, [pc, #272]	; (65d0 <nm_get_firmware_info+0x154>)
    64be:	4798      	blx	r3
    64c0:	0003      	movs	r3, r0
    64c2:	7023      	strb	r3, [r4, #0]
	}
	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
    64c4:	68fb      	ldr	r3, [r7, #12]
    64c6:	0c1b      	lsrs	r3, r3, #16
    64c8:	121b      	asrs	r3, r3, #8
    64ca:	b2da      	uxtb	r2, r3
    64cc:	687b      	ldr	r3, [r7, #4]
    64ce:	71da      	strb	r2, [r3, #7]
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
    64d0:	68fb      	ldr	r3, [r7, #12]
    64d2:	0c1b      	lsrs	r3, r3, #16
    64d4:	111b      	asrs	r3, r3, #4
    64d6:	b2db      	uxtb	r3, r3
    64d8:	220f      	movs	r2, #15
    64da:	4013      	ands	r3, r2
    64dc:	b2da      	uxtb	r2, r3
    64de:	687b      	ldr	r3, [r7, #4]
    64e0:	721a      	strb	r2, [r3, #8]
	M2mRev->u8DriverPatch	= M2M_GET_DRV_PATCH(reg);
    64e2:	68fb      	ldr	r3, [r7, #12]
    64e4:	0c1b      	lsrs	r3, r3, #16
    64e6:	b2db      	uxtb	r3, r3
    64e8:	220f      	movs	r2, #15
    64ea:	4013      	ands	r3, r2
    64ec:	b2da      	uxtb	r2, r3
    64ee:	687b      	ldr	r3, [r7, #4]
    64f0:	725a      	strb	r2, [r3, #9]
	M2mRev->u8FirmwareMajor	= M2M_GET_FW_MAJOR(reg);
    64f2:	68fb      	ldr	r3, [r7, #12]
    64f4:	121b      	asrs	r3, r3, #8
    64f6:	b2da      	uxtb	r2, r3
    64f8:	687b      	ldr	r3, [r7, #4]
    64fa:	711a      	strb	r2, [r3, #4]
	M2mRev->u8FirmwareMinor = M2M_GET_FW_MINOR(reg);
    64fc:	68fb      	ldr	r3, [r7, #12]
    64fe:	111b      	asrs	r3, r3, #4
    6500:	b2db      	uxtb	r3, r3
    6502:	220f      	movs	r2, #15
    6504:	4013      	ands	r3, r2
    6506:	b2da      	uxtb	r2, r3
    6508:	687b      	ldr	r3, [r7, #4]
    650a:	715a      	strb	r2, [r3, #5]
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
    650c:	68fb      	ldr	r3, [r7, #12]
    650e:	b2db      	uxtb	r3, r3
    6510:	220f      	movs	r2, #15
    6512:	4013      	ands	r3, r2
    6514:	b2da      	uxtb	r2, r3
    6516:	687b      	ldr	r3, [r7, #4]
    6518:	719a      	strb	r2, [r3, #6]
	M2mRev->u32Chipid	= nmi_get_chipid();
    651a:	4b30      	ldr	r3, [pc, #192]	; (65dc <nm_get_firmware_info+0x160>)
    651c:	4798      	blx	r3
    651e:	0002      	movs	r2, r0
    6520:	687b      	ldr	r3, [r7, #4]
    6522:	601a      	str	r2, [r3, #0]
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
    6524:	687b      	ldr	r3, [r7, #4]
    6526:	791b      	ldrb	r3, [r3, #4]
    6528:	021b      	lsls	r3, r3, #8
    652a:	b21a      	sxth	r2, r3
    652c:	687b      	ldr	r3, [r7, #4]
    652e:	795b      	ldrb	r3, [r3, #5]
    6530:	011b      	lsls	r3, r3, #4
    6532:	b21b      	sxth	r3, r3
    6534:	21ff      	movs	r1, #255	; 0xff
    6536:	400b      	ands	r3, r1
    6538:	b21b      	sxth	r3, r3
    653a:	4313      	orrs	r3, r2
    653c:	b21a      	sxth	r2, r3
    653e:	687b      	ldr	r3, [r7, #4]
    6540:	799b      	ldrb	r3, [r3, #6]
    6542:	b21b      	sxth	r3, r3
    6544:	210f      	movs	r1, #15
    6546:	400b      	ands	r3, r1
    6548:	b21b      	sxth	r3, r3
    654a:	4313      	orrs	r3, r2
    654c:	b21a      	sxth	r2, r3
    654e:	2314      	movs	r3, #20
    6550:	18fb      	adds	r3, r7, r3
    6552:	801a      	strh	r2, [r3, #0]
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
    6554:	2312      	movs	r3, #18
    6556:	18fb      	adds	r3, r7, r3
    6558:	4a21      	ldr	r2, [pc, #132]	; (65e0 <nm_get_firmware_info+0x164>)
    655a:	801a      	strh	r2, [r3, #0]
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
    655c:	687b      	ldr	r3, [r7, #4]
    655e:	79db      	ldrb	r3, [r3, #7]
    6560:	021b      	lsls	r3, r3, #8
    6562:	b21a      	sxth	r2, r3
    6564:	687b      	ldr	r3, [r7, #4]
    6566:	7a1b      	ldrb	r3, [r3, #8]
    6568:	011b      	lsls	r3, r3, #4
    656a:	b21b      	sxth	r3, r3
    656c:	21ff      	movs	r1, #255	; 0xff
    656e:	400b      	ands	r3, r1
    6570:	b21b      	sxth	r3, r3
    6572:	4313      	orrs	r3, r2
    6574:	b21a      	sxth	r2, r3
    6576:	687b      	ldr	r3, [r7, #4]
    6578:	7a5b      	ldrb	r3, [r3, #9]
    657a:	b21b      	sxth	r3, r3
    657c:	210f      	movs	r1, #15
    657e:	400b      	ands	r3, r1
    6580:	b21b      	sxth	r3, r3
    6582:	4313      	orrs	r3, r2
    6584:	b21a      	sxth	r2, r3
    6586:	2310      	movs	r3, #16
    6588:	18fb      	adds	r3, r7, r3
    658a:	801a      	strh	r2, [r3, #0]
	if(curr_drv_ver <  min_req_drv_ver) {
    658c:	2312      	movs	r3, #18
    658e:	18fa      	adds	r2, r7, r3
    6590:	2310      	movs	r3, #16
    6592:	18fb      	adds	r3, r7, r3
    6594:	8812      	ldrh	r2, [r2, #0]
    6596:	881b      	ldrh	r3, [r3, #0]
    6598:	429a      	cmp	r2, r3
    659a:	d203      	bcs.n	65a4 <nm_get_firmware_info+0x128>
		/*The current driver version should be larger or equal 
		than the min driver that the current firmware support  */
		ret = M2M_ERR_FW_VER_MISMATCH;
    659c:	2317      	movs	r3, #23
    659e:	18fb      	adds	r3, r7, r3
    65a0:	22f3      	movs	r2, #243	; 0xf3
    65a2:	701a      	strb	r2, [r3, #0]
	}
	if(curr_drv_ver >  curr_firm_ver) {
    65a4:	2312      	movs	r3, #18
    65a6:	18fa      	adds	r2, r7, r3
    65a8:	2314      	movs	r3, #20
    65aa:	18fb      	adds	r3, r7, r3
    65ac:	8812      	ldrh	r2, [r2, #0]
    65ae:	881b      	ldrh	r3, [r3, #0]
    65b0:	429a      	cmp	r2, r3
    65b2:	d903      	bls.n	65bc <nm_get_firmware_info+0x140>
		/*The current driver should be equal or less than the firmware version*/
		ret = M2M_ERR_FW_VER_MISMATCH;
    65b4:	2317      	movs	r3, #23
    65b6:	18fb      	adds	r3, r7, r3
    65b8:	22f3      	movs	r2, #243	; 0xf3
    65ba:	701a      	strb	r2, [r3, #0]
	}
	return ret;
    65bc:	2317      	movs	r3, #23
    65be:	18fb      	adds	r3, r7, r3
    65c0:	781b      	ldrb	r3, [r3, #0]
    65c2:	b25b      	sxtb	r3, r3
}
    65c4:	0018      	movs	r0, r3
    65c6:	46bd      	mov	sp, r7
    65c8:	b007      	add	sp, #28
    65ca:	bd90      	pop	{r4, r7, pc}
    65cc:	000207ac 	.word	0x000207ac
    65d0:	00006245 	.word	0x00006245
    65d4:	d75dc1c3 	.word	0xd75dc1c3
    65d8:	00001048 	.word	0x00001048
    65dc:	00005bb1 	.word	0x00005bb1
    65e0:	00001330 	.word	0x00001330

000065e4 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    65e4:	b590      	push	{r4, r7, lr}
    65e6:	b085      	sub	sp, #20
    65e8:	af00      	add	r7, sp, #0
    65ea:	6078      	str	r0, [r7, #4]
	sint8 ret = M2M_SUCCESS;
    65ec:	230f      	movs	r3, #15
    65ee:	18fb      	adds	r3, r7, r3
    65f0:	2200      	movs	r2, #0
    65f2:	701a      	strb	r2, [r3, #0]
	uint8 u8Mode;
	
	if(NULL != arg) {
    65f4:	687b      	ldr	r3, [r7, #4]
    65f6:	2b00      	cmp	r3, #0
    65f8:	d013      	beq.n	6622 <nm_drv_init+0x3e>
		u8Mode = *((uint8 *)arg);
    65fa:	230e      	movs	r3, #14
    65fc:	18fb      	adds	r3, r7, r3
    65fe:	687a      	ldr	r2, [r7, #4]
    6600:	7812      	ldrb	r2, [r2, #0]
    6602:	701a      	strb	r2, [r3, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
    6604:	230e      	movs	r3, #14
    6606:	18fb      	adds	r3, r7, r3
    6608:	781b      	ldrb	r3, [r3, #0]
    660a:	2b00      	cmp	r3, #0
    660c:	d004      	beq.n	6618 <nm_drv_init+0x34>
    660e:	230e      	movs	r3, #14
    6610:	18fb      	adds	r3, r7, r3
    6612:	781b      	ldrb	r3, [r3, #0]
    6614:	2b04      	cmp	r3, #4
    6616:	d908      	bls.n	662a <nm_drv_init+0x46>
			u8Mode = M2M_WIFI_MODE_NORMAL;
    6618:	230e      	movs	r3, #14
    661a:	18fb      	adds	r3, r7, r3
    661c:	2201      	movs	r2, #1
    661e:	701a      	strb	r2, [r3, #0]
    6620:	e003      	b.n	662a <nm_drv_init+0x46>
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
    6622:	230e      	movs	r3, #14
    6624:	18fb      	adds	r3, r7, r3
    6626:	2201      	movs	r2, #1
    6628:	701a      	strb	r2, [r3, #0]
	}
	
	ret = nm_bus_iface_init(NULL);
    662a:	230f      	movs	r3, #15
    662c:	18fc      	adds	r4, r7, r3
    662e:	2000      	movs	r0, #0
    6630:	4b40      	ldr	r3, [pc, #256]	; (6734 <nm_drv_init+0x150>)
    6632:	4798      	blx	r3
    6634:	0003      	movs	r3, r0
    6636:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    6638:	230f      	movs	r3, #15
    663a:	18fb      	adds	r3, r7, r3
    663c:	781b      	ldrb	r3, [r3, #0]
    663e:	b25b      	sxtb	r3, r3
    6640:	2b00      	cmp	r3, #0
    6642:	d00e      	beq.n	6662 <nm_drv_init+0x7e>
		M2M_ERR("[nmi start]: fail init bus\n");
    6644:	2392      	movs	r3, #146	; 0x92
    6646:	005a      	lsls	r2, r3, #1
    6648:	493b      	ldr	r1, [pc, #236]	; (6738 <nm_drv_init+0x154>)
    664a:	4b3c      	ldr	r3, [pc, #240]	; (673c <nm_drv_init+0x158>)
    664c:	0018      	movs	r0, r3
    664e:	4b3c      	ldr	r3, [pc, #240]	; (6740 <nm_drv_init+0x15c>)
    6650:	4798      	blx	r3
    6652:	4b3c      	ldr	r3, [pc, #240]	; (6744 <nm_drv_init+0x160>)
    6654:	0018      	movs	r0, r3
    6656:	4b3c      	ldr	r3, [pc, #240]	; (6748 <nm_drv_init+0x164>)
    6658:	4798      	blx	r3
    665a:	200d      	movs	r0, #13
    665c:	4b3b      	ldr	r3, [pc, #236]	; (674c <nm_drv_init+0x168>)
    665e:	4798      	blx	r3
		goto ERR1;
    6660:	e05f      	b.n	6722 <nm_drv_init+0x13e>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    6662:	4b3b      	ldr	r3, [pc, #236]	; (6750 <nm_drv_init+0x16c>)
    6664:	0018      	movs	r0, r3
    6666:	4b36      	ldr	r3, [pc, #216]	; (6740 <nm_drv_init+0x15c>)
    6668:	4798      	blx	r3
    666a:	4b3a      	ldr	r3, [pc, #232]	; (6754 <nm_drv_init+0x170>)
    666c:	4798      	blx	r3
    666e:	0002      	movs	r2, r0
    6670:	4b39      	ldr	r3, [pc, #228]	; (6758 <nm_drv_init+0x174>)
    6672:	0011      	movs	r1, r2
    6674:	0018      	movs	r0, r3
    6676:	4b32      	ldr	r3, [pc, #200]	; (6740 <nm_drv_init+0x15c>)
    6678:	4798      	blx	r3
    667a:	200d      	movs	r0, #13
    667c:	4b33      	ldr	r3, [pc, #204]	; (674c <nm_drv_init+0x168>)
    667e:	4798      	blx	r3
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    6680:	4b36      	ldr	r3, [pc, #216]	; (675c <nm_drv_init+0x178>)
    6682:	4798      	blx	r3
	ret = cpu_start();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
    6684:	230f      	movs	r3, #15
    6686:	18fc      	adds	r4, r7, r3
    6688:	230e      	movs	r3, #14
    668a:	18fb      	adds	r3, r7, r3
    668c:	781b      	ldrb	r3, [r3, #0]
    668e:	0018      	movs	r0, r3
    6690:	4b33      	ldr	r3, [pc, #204]	; (6760 <nm_drv_init+0x17c>)
    6692:	4798      	blx	r3
    6694:	0003      	movs	r3, r0
    6696:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    6698:	230f      	movs	r3, #15
    669a:	18fb      	adds	r3, r7, r3
    669c:	781b      	ldrb	r3, [r3, #0]
    669e:	b25b      	sxtb	r3, r3
    66a0:	2b00      	cmp	r3, #0
    66a2:	d139      	bne.n	6718 <nm_drv_init+0x134>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
    66a4:	230f      	movs	r3, #15
    66a6:	18fc      	adds	r4, r7, r3
    66a8:	230e      	movs	r3, #14
    66aa:	18fb      	adds	r3, r7, r3
    66ac:	781b      	ldrb	r3, [r3, #0]
    66ae:	0018      	movs	r0, r3
    66b0:	4b2c      	ldr	r3, [pc, #176]	; (6764 <nm_drv_init+0x180>)
    66b2:	4798      	blx	r3
    66b4:	0003      	movs	r3, r0
    66b6:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    66b8:	230f      	movs	r3, #15
    66ba:	18fb      	adds	r3, r7, r3
    66bc:	781b      	ldrb	r3, [r3, #0]
    66be:	b25b      	sxtb	r3, r3
    66c0:	2b00      	cmp	r3, #0
    66c2:	d12b      	bne.n	671c <nm_drv_init+0x138>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
    66c4:	230e      	movs	r3, #14
    66c6:	18fb      	adds	r3, r7, r3
    66c8:	781b      	ldrb	r3, [r3, #0]
    66ca:	2b02      	cmp	r3, #2
    66cc:	d029      	beq.n	6722 <nm_drv_init+0x13e>
    66ce:	230e      	movs	r3, #14
    66d0:	18fb      	adds	r3, r7, r3
    66d2:	781b      	ldrb	r3, [r3, #0]
    66d4:	2b03      	cmp	r3, #3
    66d6:	d024      	beq.n	6722 <nm_drv_init+0x13e>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
    66d8:	230f      	movs	r3, #15
    66da:	18fc      	adds	r4, r7, r3
    66dc:	4b22      	ldr	r3, [pc, #136]	; (6768 <nm_drv_init+0x184>)
    66de:	4798      	blx	r3
    66e0:	0003      	movs	r3, r0
    66e2:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    66e4:	230f      	movs	r3, #15
    66e6:	18fb      	adds	r3, r7, r3
    66e8:	781b      	ldrb	r3, [r3, #0]
    66ea:	b25b      	sxtb	r3, r3
    66ec:	2b00      	cmp	r3, #0
    66ee:	d00e      	beq.n	670e <nm_drv_init+0x12a>
		M2M_ERR("failed to enable interrupts..\n");
    66f0:	23ae      	movs	r3, #174	; 0xae
    66f2:	005a      	lsls	r2, r3, #1
    66f4:	4910      	ldr	r1, [pc, #64]	; (6738 <nm_drv_init+0x154>)
    66f6:	4b11      	ldr	r3, [pc, #68]	; (673c <nm_drv_init+0x158>)
    66f8:	0018      	movs	r0, r3
    66fa:	4b11      	ldr	r3, [pc, #68]	; (6740 <nm_drv_init+0x15c>)
    66fc:	4798      	blx	r3
    66fe:	4b1b      	ldr	r3, [pc, #108]	; (676c <nm_drv_init+0x188>)
    6700:	0018      	movs	r0, r3
    6702:	4b11      	ldr	r3, [pc, #68]	; (6748 <nm_drv_init+0x164>)
    6704:	4798      	blx	r3
    6706:	200d      	movs	r0, #13
    6708:	4b10      	ldr	r3, [pc, #64]	; (674c <nm_drv_init+0x168>)
    670a:	4798      	blx	r3
		goto ERR2;
    670c:	e007      	b.n	671e <nm_drv_init+0x13a>
	}
	
	return ret;
    670e:	230f      	movs	r3, #15
    6710:	18fb      	adds	r3, r7, r3
    6712:	781b      	ldrb	r3, [r3, #0]
    6714:	b25b      	sxtb	r3, r3
    6716:	e008      	b.n	672a <nm_drv_init+0x146>
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
	if (M2M_SUCCESS != ret) {
		goto ERR2;
    6718:	46c0      	nop			; (mov r8, r8)
    671a:	e000      	b.n	671e <nm_drv_init+0x13a>
	}
		
	ret = wait_for_firmware_start(u8Mode);
	if (M2M_SUCCESS != ret) {
		goto ERR2;
    671c:	46c0      	nop			; (mov r8, r8)
		goto ERR2;
	}
	
	return ret;
ERR2:
	nm_bus_iface_deinit();
    671e:	4b14      	ldr	r3, [pc, #80]	; (6770 <nm_drv_init+0x18c>)
    6720:	4798      	blx	r3
ERR1:
	return ret;
    6722:	230f      	movs	r3, #15
    6724:	18fb      	adds	r3, r7, r3
    6726:	781b      	ldrb	r3, [r3, #0]
    6728:	b25b      	sxtb	r3, r3
}
    672a:	0018      	movs	r0, r3
    672c:	46bd      	mov	sp, r7
    672e:	b005      	add	sp, #20
    6730:	bd90      	pop	{r4, r7, pc}
    6732:	46c0      	nop			; (mov r8, r8)
    6734:	000061c9 	.word	0x000061c9
    6738:	00013554 	.word	0x00013554
    673c:	00013488 	.word	0x00013488
    6740:	00011525 	.word	0x00011525
    6744:	0001349c 	.word	0x0001349c
    6748:	00011645 	.word	0x00011645
    674c:	00011559 	.word	0x00011559
    6750:	000134b8 	.word	0x000134b8
    6754:	00005bb1 	.word	0x00005bb1
    6758:	000134c4 	.word	0x000134c4
    675c:	0000775d 	.word	0x0000775d
    6760:	00005ca9 	.word	0x00005ca9
    6764:	00005df1 	.word	0x00005df1
    6768:	00005af5 	.word	0x00005af5
    676c:	000134d4 	.word	0x000134d4
    6770:	000061fd 	.word	0x000061fd

00006774 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    6774:	b590      	push	{r4, r7, lr}
    6776:	b085      	sub	sp, #20
    6778:	af00      	add	r7, sp, #0
    677a:	6078      	str	r0, [r7, #4]
	sint8 ret;

	ret = chip_deinit();
    677c:	230f      	movs	r3, #15
    677e:	18fc      	adds	r4, r7, r3
    6780:	4b2d      	ldr	r3, [pc, #180]	; (6838 <nm_drv_deinit+0xc4>)
    6782:	4798      	blx	r3
    6784:	0003      	movs	r3, r0
    6786:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    6788:	230f      	movs	r3, #15
    678a:	18fb      	adds	r3, r7, r3
    678c:	781b      	ldrb	r3, [r3, #0]
    678e:	b25b      	sxtb	r3, r3
    6790:	2b00      	cmp	r3, #0
    6792:	d00e      	beq.n	67b2 <nm_drv_deinit+0x3e>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    6794:	23ba      	movs	r3, #186	; 0xba
    6796:	005a      	lsls	r2, r3, #1
    6798:	4928      	ldr	r1, [pc, #160]	; (683c <nm_drv_deinit+0xc8>)
    679a:	4b29      	ldr	r3, [pc, #164]	; (6840 <nm_drv_deinit+0xcc>)
    679c:	0018      	movs	r0, r3
    679e:	4b29      	ldr	r3, [pc, #164]	; (6844 <nm_drv_deinit+0xd0>)
    67a0:	4798      	blx	r3
    67a2:	4b29      	ldr	r3, [pc, #164]	; (6848 <nm_drv_deinit+0xd4>)
    67a4:	0018      	movs	r0, r3
    67a6:	4b29      	ldr	r3, [pc, #164]	; (684c <nm_drv_deinit+0xd8>)
    67a8:	4798      	blx	r3
    67aa:	200d      	movs	r0, #13
    67ac:	4b28      	ldr	r3, [pc, #160]	; (6850 <nm_drv_deinit+0xdc>)
    67ae:	4798      	blx	r3
		goto ERR1;
    67b0:	e03a      	b.n	6828 <nm_drv_deinit+0xb4>
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
    67b2:	230f      	movs	r3, #15
    67b4:	18fc      	adds	r4, r7, r3
    67b6:	2000      	movs	r0, #0
    67b8:	4b26      	ldr	r3, [pc, #152]	; (6854 <nm_drv_deinit+0xe0>)
    67ba:	4798      	blx	r3
    67bc:	0003      	movs	r3, r0
    67be:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    67c0:	230f      	movs	r3, #15
    67c2:	18fb      	adds	r3, r7, r3
    67c4:	781b      	ldrb	r3, [r3, #0]
    67c6:	b25b      	sxtb	r3, r3
    67c8:	2b00      	cmp	r3, #0
    67ca:	d00f      	beq.n	67ec <nm_drv_deinit+0x78>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
    67cc:	237c      	movs	r3, #124	; 0x7c
    67ce:	33ff      	adds	r3, #255	; 0xff
    67d0:	001a      	movs	r2, r3
    67d2:	491a      	ldr	r1, [pc, #104]	; (683c <nm_drv_deinit+0xc8>)
    67d4:	4b1a      	ldr	r3, [pc, #104]	; (6840 <nm_drv_deinit+0xcc>)
    67d6:	0018      	movs	r0, r3
    67d8:	4b1a      	ldr	r3, [pc, #104]	; (6844 <nm_drv_deinit+0xd0>)
    67da:	4798      	blx	r3
    67dc:	4b1e      	ldr	r3, [pc, #120]	; (6858 <nm_drv_deinit+0xe4>)
    67de:	0018      	movs	r0, r3
    67e0:	4b1a      	ldr	r3, [pc, #104]	; (684c <nm_drv_deinit+0xd8>)
    67e2:	4798      	blx	r3
    67e4:	200d      	movs	r0, #13
    67e6:	4b1a      	ldr	r3, [pc, #104]	; (6850 <nm_drv_deinit+0xdc>)
    67e8:	4798      	blx	r3
		goto ERR1;
    67ea:	e01d      	b.n	6828 <nm_drv_deinit+0xb4>
	}

	ret = nm_bus_iface_deinit();
    67ec:	230f      	movs	r3, #15
    67ee:	18fc      	adds	r4, r7, r3
    67f0:	4b1a      	ldr	r3, [pc, #104]	; (685c <nm_drv_deinit+0xe8>)
    67f2:	4798      	blx	r3
    67f4:	0003      	movs	r3, r0
    67f6:	7023      	strb	r3, [r4, #0]
	if (M2M_SUCCESS != ret) {
    67f8:	230f      	movs	r3, #15
    67fa:	18fb      	adds	r3, r7, r3
    67fc:	781b      	ldrb	r3, [r3, #0]
    67fe:	b25b      	sxtb	r3, r3
    6800:	2b00      	cmp	r3, #0
    6802:	d00f      	beq.n	6824 <nm_drv_deinit+0xb0>
		M2M_ERR("[nmi stop]: fail init bus\n");
    6804:	2382      	movs	r3, #130	; 0x82
    6806:	33ff      	adds	r3, #255	; 0xff
    6808:	001a      	movs	r2, r3
    680a:	490c      	ldr	r1, [pc, #48]	; (683c <nm_drv_deinit+0xc8>)
    680c:	4b0c      	ldr	r3, [pc, #48]	; (6840 <nm_drv_deinit+0xcc>)
    680e:	0018      	movs	r0, r3
    6810:	4b0c      	ldr	r3, [pc, #48]	; (6844 <nm_drv_deinit+0xd0>)
    6812:	4798      	blx	r3
    6814:	4b12      	ldr	r3, [pc, #72]	; (6860 <nm_drv_deinit+0xec>)
    6816:	0018      	movs	r0, r3
    6818:	4b0c      	ldr	r3, [pc, #48]	; (684c <nm_drv_deinit+0xd8>)
    681a:	4798      	blx	r3
    681c:	200d      	movs	r0, #13
    681e:	4b0c      	ldr	r3, [pc, #48]	; (6850 <nm_drv_deinit+0xdc>)
    6820:	4798      	blx	r3
		goto ERR1;
    6822:	e001      	b.n	6828 <nm_drv_deinit+0xb4>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    6824:	4b0f      	ldr	r3, [pc, #60]	; (6864 <nm_drv_deinit+0xf0>)
    6826:	4798      	blx	r3
#endif

ERR1:
	return ret;
    6828:	230f      	movs	r3, #15
    682a:	18fb      	adds	r3, r7, r3
    682c:	781b      	ldrb	r3, [r3, #0]
    682e:	b25b      	sxtb	r3, r3
}
    6830:	0018      	movs	r0, r3
    6832:	46bd      	mov	sp, r7
    6834:	b005      	add	sp, #20
    6836:	bd90      	pop	{r4, r7, pc}
    6838:	00005ea5 	.word	0x00005ea5
    683c:	00013560 	.word	0x00013560
    6840:	00013488 	.word	0x00013488
    6844:	00011525 	.word	0x00011525
    6848:	000134f4 	.word	0x000134f4
    684c:	00011645 	.word	0x00011645
    6850:	00011559 	.word	0x00011559
    6854:	00008971 	.word	0x00008971
    6858:	00013514 	.word	0x00013514
    685c:	000061fd 	.word	0x000061fd
    6860:	00013538 	.word	0x00013538
    6864:	000078a5 	.word	0x000078a5

00006868 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
    6868:	b580      	push	{r7, lr}
    686a:	b086      	sub	sp, #24
    686c:	af00      	add	r7, sp, #0
    686e:	6078      	str	r0, [r7, #4]
    6870:	000a      	movs	r2, r1
    6872:	1cbb      	adds	r3, r7, #2
    6874:	801a      	strh	r2, [r3, #0]
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
    6876:	230c      	movs	r3, #12
    6878:	18fb      	adds	r3, r7, r3
    687a:	2200      	movs	r2, #0
    687c:	601a      	str	r2, [r3, #0]
	spi.pu8OutBuf = b;
    687e:	230c      	movs	r3, #12
    6880:	18fb      	adds	r3, r7, r3
    6882:	687a      	ldr	r2, [r7, #4]
    6884:	605a      	str	r2, [r3, #4]
	spi.u16Sz = sz;
    6886:	230c      	movs	r3, #12
    6888:	18fb      	adds	r3, r7, r3
    688a:	1cba      	adds	r2, r7, #2
    688c:	8812      	ldrh	r2, [r2, #0]
    688e:	811a      	strh	r2, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    6890:	230c      	movs	r3, #12
    6892:	18fb      	adds	r3, r7, r3
    6894:	0019      	movs	r1, r3
    6896:	2003      	movs	r0, #3
    6898:	4b03      	ldr	r3, [pc, #12]	; (68a8 <nmi_spi_read+0x40>)
    689a:	4798      	blx	r3
    689c:	0003      	movs	r3, r0
}
    689e:	0018      	movs	r0, r3
    68a0:	46bd      	mov	sp, r7
    68a2:	b006      	add	sp, #24
    68a4:	bd80      	pop	{r7, pc}
    68a6:	46c0      	nop			; (mov r8, r8)
    68a8:	00003e19 	.word	0x00003e19

000068ac <nmi_spi_write>:

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    68ac:	b580      	push	{r7, lr}
    68ae:	b086      	sub	sp, #24
    68b0:	af00      	add	r7, sp, #0
    68b2:	6078      	str	r0, [r7, #4]
    68b4:	000a      	movs	r2, r1
    68b6:	1cbb      	adds	r3, r7, #2
    68b8:	801a      	strh	r2, [r3, #0]
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    68ba:	230c      	movs	r3, #12
    68bc:	18fb      	adds	r3, r7, r3
    68be:	687a      	ldr	r2, [r7, #4]
    68c0:	601a      	str	r2, [r3, #0]
	spi.pu8OutBuf = NULL;
    68c2:	230c      	movs	r3, #12
    68c4:	18fb      	adds	r3, r7, r3
    68c6:	2200      	movs	r2, #0
    68c8:	605a      	str	r2, [r3, #4]
	spi.u16Sz = sz;
    68ca:	230c      	movs	r3, #12
    68cc:	18fb      	adds	r3, r7, r3
    68ce:	1cba      	adds	r2, r7, #2
    68d0:	8812      	ldrh	r2, [r2, #0]
    68d2:	811a      	strh	r2, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    68d4:	230c      	movs	r3, #12
    68d6:	18fb      	adds	r3, r7, r3
    68d8:	0019      	movs	r1, r3
    68da:	2003      	movs	r0, #3
    68dc:	4b03      	ldr	r3, [pc, #12]	; (68ec <nmi_spi_write+0x40>)
    68de:	4798      	blx	r3
    68e0:	0003      	movs	r3, r0
}
    68e2:	0018      	movs	r0, r3
    68e4:	46bd      	mov	sp, r7
    68e6:	b006      	add	sp, #24
    68e8:	bd80      	pop	{r7, pc}
    68ea:	46c0      	nop			; (mov r8, r8)
    68ec:	00003e19 	.word	0x00003e19

000068f0 <crc7_byte>:
	0x46, 0x4f, 0x54, 0x5d, 0x62, 0x6b, 0x70, 0x79
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
    68f0:	b580      	push	{r7, lr}
    68f2:	b082      	sub	sp, #8
    68f4:	af00      	add	r7, sp, #0
    68f6:	0002      	movs	r2, r0
    68f8:	1dfb      	adds	r3, r7, #7
    68fa:	701a      	strb	r2, [r3, #0]
    68fc:	1dbb      	adds	r3, r7, #6
    68fe:	1c0a      	adds	r2, r1, #0
    6900:	701a      	strb	r2, [r3, #0]
	return crc7_syndrome_table[(crc << 1) ^ data];
    6902:	1dfb      	adds	r3, r7, #7
    6904:	781b      	ldrb	r3, [r3, #0]
    6906:	005a      	lsls	r2, r3, #1
    6908:	1dbb      	adds	r3, r7, #6
    690a:	781b      	ldrb	r3, [r3, #0]
    690c:	4053      	eors	r3, r2
    690e:	4a03      	ldr	r2, [pc, #12]	; (691c <crc7_byte+0x2c>)
    6910:	5cd3      	ldrb	r3, [r2, r3]
}
    6912:	0018      	movs	r0, r3
    6914:	46bd      	mov	sp, r7
    6916:	b002      	add	sp, #8
    6918:	bd80      	pop	{r7, pc}
    691a:	46c0      	nop			; (mov r8, r8)
    691c:	00013570 	.word	0x00013570

00006920 <crc7>:

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
    6920:	b590      	push	{r4, r7, lr}
    6922:	b085      	sub	sp, #20
    6924:	af00      	add	r7, sp, #0
    6926:	60b9      	str	r1, [r7, #8]
    6928:	607a      	str	r2, [r7, #4]
    692a:	230f      	movs	r3, #15
    692c:	18fb      	adds	r3, r7, r3
    692e:	1c02      	adds	r2, r0, #0
    6930:	701a      	strb	r2, [r3, #0]
	while (len--)
    6932:	e00e      	b.n	6952 <crc7+0x32>
		crc = crc7_byte(crc, *buffer++);
    6934:	68bb      	ldr	r3, [r7, #8]
    6936:	1c5a      	adds	r2, r3, #1
    6938:	60ba      	str	r2, [r7, #8]
    693a:	781a      	ldrb	r2, [r3, #0]
    693c:	230f      	movs	r3, #15
    693e:	18fc      	adds	r4, r7, r3
    6940:	230f      	movs	r3, #15
    6942:	18fb      	adds	r3, r7, r3
    6944:	781b      	ldrb	r3, [r3, #0]
    6946:	0011      	movs	r1, r2
    6948:	0018      	movs	r0, r3
    694a:	4b08      	ldr	r3, [pc, #32]	; (696c <crc7+0x4c>)
    694c:	4798      	blx	r3
    694e:	0003      	movs	r3, r0
    6950:	7023      	strb	r3, [r4, #0]
	return crc7_syndrome_table[(crc << 1) ^ data];
}

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
	while (len--)
    6952:	687b      	ldr	r3, [r7, #4]
    6954:	1e5a      	subs	r2, r3, #1
    6956:	607a      	str	r2, [r7, #4]
    6958:	2b00      	cmp	r3, #0
    695a:	d1eb      	bne.n	6934 <crc7+0x14>
		crc = crc7_byte(crc, *buffer++);
	return crc;
    695c:	230f      	movs	r3, #15
    695e:	18fb      	adds	r3, r7, r3
    6960:	781b      	ldrb	r3, [r3, #0]
}
    6962:	0018      	movs	r0, r3
    6964:	46bd      	mov	sp, r7
    6966:	b005      	add	sp, #20
    6968:	bd90      	pop	{r4, r7, pc}
    696a:	46c0      	nop			; (mov r8, r8)
    696c:	000068f1 	.word	0x000068f1

00006970 <spi_cmd>:
	Spi protocol Function

********************************************/

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    6970:	b590      	push	{r4, r7, lr}
    6972:	b089      	sub	sp, #36	; 0x24
    6974:	af00      	add	r7, sp, #0
    6976:	60b9      	str	r1, [r7, #8]
    6978:	607a      	str	r2, [r7, #4]
    697a:	603b      	str	r3, [r7, #0]
    697c:	230f      	movs	r3, #15
    697e:	18fb      	adds	r3, r7, r3
    6980:	1c02      	adds	r2, r0, #0
    6982:	701a      	strb	r2, [r3, #0]
	uint8 bc[9];
	uint8 len = 5;
    6984:	231f      	movs	r3, #31
    6986:	18fb      	adds	r3, r7, r3
    6988:	2205      	movs	r2, #5
    698a:	701a      	strb	r2, [r3, #0]
	sint8 result = N_OK;
    698c:	231e      	movs	r3, #30
    698e:	18fb      	adds	r3, r7, r3
    6990:	2201      	movs	r2, #1
    6992:	701a      	strb	r2, [r3, #0]

	bc[0] = cmd;
    6994:	2314      	movs	r3, #20
    6996:	18fb      	adds	r3, r7, r3
    6998:	220f      	movs	r2, #15
    699a:	18ba      	adds	r2, r7, r2
    699c:	7812      	ldrb	r2, [r2, #0]
    699e:	701a      	strb	r2, [r3, #0]
	switch (cmd) {
    69a0:	230f      	movs	r3, #15
    69a2:	18fb      	adds	r3, r7, r3
    69a4:	781b      	ldrb	r3, [r3, #0]
    69a6:	3bc1      	subs	r3, #193	; 0xc1
    69a8:	2b0e      	cmp	r3, #14
    69aa:	d900      	bls.n	69ae <spi_cmd+0x3e>
    69ac:	e11b      	b.n	6be6 <spi_cmd+0x276>
    69ae:	009a      	lsls	r2, r3, #2
    69b0:	4bb6      	ldr	r3, [pc, #728]	; (6c8c <spi_cmd+0x31c>)
    69b2:	18d3      	adds	r3, r2, r3
    69b4:	681b      	ldr	r3, [r3, #0]
    69b6:	469f      	mov	pc, r3
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    69b8:	68bb      	ldr	r3, [r7, #8]
    69ba:	0c1b      	lsrs	r3, r3, #16
    69bc:	b2da      	uxtb	r2, r3
    69be:	2314      	movs	r3, #20
    69c0:	18fb      	adds	r3, r7, r3
    69c2:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    69c4:	68bb      	ldr	r3, [r7, #8]
    69c6:	0a1b      	lsrs	r3, r3, #8
    69c8:	b2da      	uxtb	r2, r3
    69ca:	2314      	movs	r3, #20
    69cc:	18fb      	adds	r3, r7, r3
    69ce:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    69d0:	68bb      	ldr	r3, [r7, #8]
    69d2:	b2da      	uxtb	r2, r3
    69d4:	2314      	movs	r3, #20
    69d6:	18fb      	adds	r3, r7, r3
    69d8:	70da      	strb	r2, [r3, #3]
		len = 5;
    69da:	231f      	movs	r3, #31
    69dc:	18fb      	adds	r3, r7, r3
    69de:	2205      	movs	r2, #5
    69e0:	701a      	strb	r2, [r3, #0]
		break;
    69e2:	e105      	b.n	6bf0 <spi_cmd+0x280>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
    69e4:	68bb      	ldr	r3, [r7, #8]
    69e6:	0a1b      	lsrs	r3, r3, #8
    69e8:	b2da      	uxtb	r2, r3
    69ea:	2314      	movs	r3, #20
    69ec:	18fb      	adds	r3, r7, r3
    69ee:	705a      	strb	r2, [r3, #1]
		if(clockless)  bc[1] |= (1 << 7);
    69f0:	2330      	movs	r3, #48	; 0x30
    69f2:	18fb      	adds	r3, r7, r3
    69f4:	781b      	ldrb	r3, [r3, #0]
    69f6:	2b00      	cmp	r3, #0
    69f8:	d009      	beq.n	6a0e <spi_cmd+0x9e>
    69fa:	2314      	movs	r3, #20
    69fc:	18fb      	adds	r3, r7, r3
    69fe:	785b      	ldrb	r3, [r3, #1]
    6a00:	2280      	movs	r2, #128	; 0x80
    6a02:	4252      	negs	r2, r2
    6a04:	4313      	orrs	r3, r2
    6a06:	b2da      	uxtb	r2, r3
    6a08:	2314      	movs	r3, #20
    6a0a:	18fb      	adds	r3, r7, r3
    6a0c:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)adr;
    6a0e:	68bb      	ldr	r3, [r7, #8]
    6a10:	b2da      	uxtb	r2, r3
    6a12:	2314      	movs	r3, #20
    6a14:	18fb      	adds	r3, r7, r3
    6a16:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    6a18:	2314      	movs	r3, #20
    6a1a:	18fb      	adds	r3, r7, r3
    6a1c:	2200      	movs	r2, #0
    6a1e:	70da      	strb	r2, [r3, #3]
		len = 5;
    6a20:	231f      	movs	r3, #31
    6a22:	18fb      	adds	r3, r7, r3
    6a24:	2205      	movs	r2, #5
    6a26:	701a      	strb	r2, [r3, #0]
		break;
    6a28:	e0e2      	b.n	6bf0 <spi_cmd+0x280>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
    6a2a:	2314      	movs	r3, #20
    6a2c:	18fb      	adds	r3, r7, r3
    6a2e:	2200      	movs	r2, #0
    6a30:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    6a32:	2314      	movs	r3, #20
    6a34:	18fb      	adds	r3, r7, r3
    6a36:	2200      	movs	r2, #0
    6a38:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    6a3a:	2314      	movs	r3, #20
    6a3c:	18fb      	adds	r3, r7, r3
    6a3e:	2200      	movs	r2, #0
    6a40:	70da      	strb	r2, [r3, #3]
		len = 5;
    6a42:	231f      	movs	r3, #31
    6a44:	18fb      	adds	r3, r7, r3
    6a46:	2205      	movs	r2, #5
    6a48:	701a      	strb	r2, [r3, #0]
		break;
    6a4a:	e0d1      	b.n	6bf0 <spi_cmd+0x280>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
    6a4c:	2314      	movs	r3, #20
    6a4e:	18fb      	adds	r3, r7, r3
    6a50:	2200      	movs	r2, #0
    6a52:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    6a54:	2314      	movs	r3, #20
    6a56:	18fb      	adds	r3, r7, r3
    6a58:	2200      	movs	r2, #0
    6a5a:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    6a5c:	2314      	movs	r3, #20
    6a5e:	18fb      	adds	r3, r7, r3
    6a60:	2200      	movs	r2, #0
    6a62:	70da      	strb	r2, [r3, #3]
		len = 5;
    6a64:	231f      	movs	r3, #31
    6a66:	18fb      	adds	r3, r7, r3
    6a68:	2205      	movs	r2, #5
    6a6a:	701a      	strb	r2, [r3, #0]
		break;
    6a6c:	e0c0      	b.n	6bf0 <spi_cmd+0x280>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
    6a6e:	2314      	movs	r3, #20
    6a70:	18fb      	adds	r3, r7, r3
    6a72:	22ff      	movs	r2, #255	; 0xff
    6a74:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    6a76:	2314      	movs	r3, #20
    6a78:	18fb      	adds	r3, r7, r3
    6a7a:	22ff      	movs	r2, #255	; 0xff
    6a7c:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    6a7e:	2314      	movs	r3, #20
    6a80:	18fb      	adds	r3, r7, r3
    6a82:	22ff      	movs	r2, #255	; 0xff
    6a84:	70da      	strb	r2, [r3, #3]
		len = 5;
    6a86:	231f      	movs	r3, #31
    6a88:	18fb      	adds	r3, r7, r3
    6a8a:	2205      	movs	r2, #5
    6a8c:	701a      	strb	r2, [r3, #0]
		break;
    6a8e:	e0af      	b.n	6bf0 <spi_cmd+0x280>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
    6a90:	68bb      	ldr	r3, [r7, #8]
    6a92:	0c1b      	lsrs	r3, r3, #16
    6a94:	b2da      	uxtb	r2, r3
    6a96:	2314      	movs	r3, #20
    6a98:	18fb      	adds	r3, r7, r3
    6a9a:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    6a9c:	68bb      	ldr	r3, [r7, #8]
    6a9e:	0a1b      	lsrs	r3, r3, #8
    6aa0:	b2da      	uxtb	r2, r3
    6aa2:	2314      	movs	r3, #20
    6aa4:	18fb      	adds	r3, r7, r3
    6aa6:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    6aa8:	68bb      	ldr	r3, [r7, #8]
    6aaa:	b2da      	uxtb	r2, r3
    6aac:	2314      	movs	r3, #20
    6aae:	18fb      	adds	r3, r7, r3
    6ab0:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(sz >> 8);
    6ab2:	683b      	ldr	r3, [r7, #0]
    6ab4:	0a1b      	lsrs	r3, r3, #8
    6ab6:	b2da      	uxtb	r2, r3
    6ab8:	2314      	movs	r3, #20
    6aba:	18fb      	adds	r3, r7, r3
    6abc:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(sz);
    6abe:	683b      	ldr	r3, [r7, #0]
    6ac0:	b2da      	uxtb	r2, r3
    6ac2:	2314      	movs	r3, #20
    6ac4:	18fb      	adds	r3, r7, r3
    6ac6:	715a      	strb	r2, [r3, #5]
		len = 7;
    6ac8:	231f      	movs	r3, #31
    6aca:	18fb      	adds	r3, r7, r3
    6acc:	2207      	movs	r2, #7
    6ace:	701a      	strb	r2, [r3, #0]
		break;
    6ad0:	e08e      	b.n	6bf0 <spi_cmd+0x280>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
    6ad2:	68bb      	ldr	r3, [r7, #8]
    6ad4:	0c1b      	lsrs	r3, r3, #16
    6ad6:	b2da      	uxtb	r2, r3
    6ad8:	2314      	movs	r3, #20
    6ada:	18fb      	adds	r3, r7, r3
    6adc:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    6ade:	68bb      	ldr	r3, [r7, #8]
    6ae0:	0a1b      	lsrs	r3, r3, #8
    6ae2:	b2da      	uxtb	r2, r3
    6ae4:	2314      	movs	r3, #20
    6ae6:	18fb      	adds	r3, r7, r3
    6ae8:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    6aea:	68bb      	ldr	r3, [r7, #8]
    6aec:	b2da      	uxtb	r2, r3
    6aee:	2314      	movs	r3, #20
    6af0:	18fb      	adds	r3, r7, r3
    6af2:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(sz >> 16);
    6af4:	683b      	ldr	r3, [r7, #0]
    6af6:	0c1b      	lsrs	r3, r3, #16
    6af8:	b2da      	uxtb	r2, r3
    6afa:	2314      	movs	r3, #20
    6afc:	18fb      	adds	r3, r7, r3
    6afe:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(sz >> 8);
    6b00:	683b      	ldr	r3, [r7, #0]
    6b02:	0a1b      	lsrs	r3, r3, #8
    6b04:	b2da      	uxtb	r2, r3
    6b06:	2314      	movs	r3, #20
    6b08:	18fb      	adds	r3, r7, r3
    6b0a:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(sz);
    6b0c:	683b      	ldr	r3, [r7, #0]
    6b0e:	b2da      	uxtb	r2, r3
    6b10:	2314      	movs	r3, #20
    6b12:	18fb      	adds	r3, r7, r3
    6b14:	719a      	strb	r2, [r3, #6]
		len = 8;
    6b16:	231f      	movs	r3, #31
    6b18:	18fb      	adds	r3, r7, r3
    6b1a:	2208      	movs	r2, #8
    6b1c:	701a      	strb	r2, [r3, #0]
		break;
    6b1e:	e067      	b.n	6bf0 <spi_cmd+0x280>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
    6b20:	68bb      	ldr	r3, [r7, #8]
    6b22:	0a1b      	lsrs	r3, r3, #8
    6b24:	b2da      	uxtb	r2, r3
    6b26:	2314      	movs	r3, #20
    6b28:	18fb      	adds	r3, r7, r3
    6b2a:	705a      	strb	r2, [r3, #1]
		if(clockless)  bc[1] |= (1 << 7);
    6b2c:	2330      	movs	r3, #48	; 0x30
    6b2e:	18fb      	adds	r3, r7, r3
    6b30:	781b      	ldrb	r3, [r3, #0]
    6b32:	2b00      	cmp	r3, #0
    6b34:	d009      	beq.n	6b4a <spi_cmd+0x1da>
    6b36:	2314      	movs	r3, #20
    6b38:	18fb      	adds	r3, r7, r3
    6b3a:	785b      	ldrb	r3, [r3, #1]
    6b3c:	2280      	movs	r2, #128	; 0x80
    6b3e:	4252      	negs	r2, r2
    6b40:	4313      	orrs	r3, r2
    6b42:	b2da      	uxtb	r2, r3
    6b44:	2314      	movs	r3, #20
    6b46:	18fb      	adds	r3, r7, r3
    6b48:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr);
    6b4a:	68bb      	ldr	r3, [r7, #8]
    6b4c:	b2da      	uxtb	r2, r3
    6b4e:	2314      	movs	r3, #20
    6b50:	18fb      	adds	r3, r7, r3
    6b52:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    6b54:	687b      	ldr	r3, [r7, #4]
    6b56:	0e1b      	lsrs	r3, r3, #24
    6b58:	b2da      	uxtb	r2, r3
    6b5a:	2314      	movs	r3, #20
    6b5c:	18fb      	adds	r3, r7, r3
    6b5e:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    6b60:	687b      	ldr	r3, [r7, #4]
    6b62:	0c1b      	lsrs	r3, r3, #16
    6b64:	b2da      	uxtb	r2, r3
    6b66:	2314      	movs	r3, #20
    6b68:	18fb      	adds	r3, r7, r3
    6b6a:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    6b6c:	687b      	ldr	r3, [r7, #4]
    6b6e:	0a1b      	lsrs	r3, r3, #8
    6b70:	b2da      	uxtb	r2, r3
    6b72:	2314      	movs	r3, #20
    6b74:	18fb      	adds	r3, r7, r3
    6b76:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(u32data);
    6b78:	687b      	ldr	r3, [r7, #4]
    6b7a:	b2da      	uxtb	r2, r3
    6b7c:	2314      	movs	r3, #20
    6b7e:	18fb      	adds	r3, r7, r3
    6b80:	719a      	strb	r2, [r3, #6]
		len = 8;
    6b82:	231f      	movs	r3, #31
    6b84:	18fb      	adds	r3, r7, r3
    6b86:	2208      	movs	r2, #8
    6b88:	701a      	strb	r2, [r3, #0]
		break;
    6b8a:	e031      	b.n	6bf0 <spi_cmd+0x280>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
    6b8c:	68bb      	ldr	r3, [r7, #8]
    6b8e:	0c1b      	lsrs	r3, r3, #16
    6b90:	b2da      	uxtb	r2, r3
    6b92:	2314      	movs	r3, #20
    6b94:	18fb      	adds	r3, r7, r3
    6b96:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    6b98:	68bb      	ldr	r3, [r7, #8]
    6b9a:	0a1b      	lsrs	r3, r3, #8
    6b9c:	b2da      	uxtb	r2, r3
    6b9e:	2314      	movs	r3, #20
    6ba0:	18fb      	adds	r3, r7, r3
    6ba2:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)(adr);
    6ba4:	68bb      	ldr	r3, [r7, #8]
    6ba6:	b2da      	uxtb	r2, r3
    6ba8:	2314      	movs	r3, #20
    6baa:	18fb      	adds	r3, r7, r3
    6bac:	70da      	strb	r2, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    6bae:	687b      	ldr	r3, [r7, #4]
    6bb0:	0e1b      	lsrs	r3, r3, #24
    6bb2:	b2da      	uxtb	r2, r3
    6bb4:	2314      	movs	r3, #20
    6bb6:	18fb      	adds	r3, r7, r3
    6bb8:	711a      	strb	r2, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    6bba:	687b      	ldr	r3, [r7, #4]
    6bbc:	0c1b      	lsrs	r3, r3, #16
    6bbe:	b2da      	uxtb	r2, r3
    6bc0:	2314      	movs	r3, #20
    6bc2:	18fb      	adds	r3, r7, r3
    6bc4:	715a      	strb	r2, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    6bc6:	687b      	ldr	r3, [r7, #4]
    6bc8:	0a1b      	lsrs	r3, r3, #8
    6bca:	b2da      	uxtb	r2, r3
    6bcc:	2314      	movs	r3, #20
    6bce:	18fb      	adds	r3, r7, r3
    6bd0:	719a      	strb	r2, [r3, #6]
		bc[7] = (uint8)(u32data);
    6bd2:	687b      	ldr	r3, [r7, #4]
    6bd4:	b2da      	uxtb	r2, r3
    6bd6:	2314      	movs	r3, #20
    6bd8:	18fb      	adds	r3, r7, r3
    6bda:	71da      	strb	r2, [r3, #7]
		len = 9;
    6bdc:	231f      	movs	r3, #31
    6bde:	18fb      	adds	r3, r7, r3
    6be0:	2209      	movs	r2, #9
    6be2:	701a      	strb	r2, [r3, #0]
		break;
    6be4:	e004      	b.n	6bf0 <spi_cmd+0x280>
	default:
		result = N_FAIL;
    6be6:	231e      	movs	r3, #30
    6be8:	18fb      	adds	r3, r7, r3
    6bea:	2200      	movs	r2, #0
    6bec:	701a      	strb	r2, [r3, #0]
		break;
    6bee:	46c0      	nop			; (mov r8, r8)
	}

	if (result) {
    6bf0:	231e      	movs	r3, #30
    6bf2:	18fb      	adds	r3, r7, r3
    6bf4:	781b      	ldrb	r3, [r3, #0]
    6bf6:	b25b      	sxtb	r3, r3
    6bf8:	2b00      	cmp	r3, #0
    6bfa:	d03e      	beq.n	6c7a <spi_cmd+0x30a>
		if (!gu8Crc_off)
    6bfc:	4b24      	ldr	r3, [pc, #144]	; (6c90 <spi_cmd+0x320>)
    6bfe:	781b      	ldrb	r3, [r3, #0]
    6c00:	2b00      	cmp	r3, #0
    6c02:	d115      	bne.n	6c30 <spi_cmd+0x2c0>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    6c04:	231f      	movs	r3, #31
    6c06:	18fb      	adds	r3, r7, r3
    6c08:	781b      	ldrb	r3, [r3, #0]
    6c0a:	1e5c      	subs	r4, r3, #1
    6c0c:	231f      	movs	r3, #31
    6c0e:	18fb      	adds	r3, r7, r3
    6c10:	781b      	ldrb	r3, [r3, #0]
    6c12:	3b01      	subs	r3, #1
    6c14:	001a      	movs	r2, r3
    6c16:	2314      	movs	r3, #20
    6c18:	18fb      	adds	r3, r7, r3
    6c1a:	0019      	movs	r1, r3
    6c1c:	207f      	movs	r0, #127	; 0x7f
    6c1e:	4b1d      	ldr	r3, [pc, #116]	; (6c94 <spi_cmd+0x324>)
    6c20:	4798      	blx	r3
    6c22:	0003      	movs	r3, r0
    6c24:	18db      	adds	r3, r3, r3
    6c26:	b2da      	uxtb	r2, r3
    6c28:	2314      	movs	r3, #20
    6c2a:	18fb      	adds	r3, r7, r3
    6c2c:	551a      	strb	r2, [r3, r4]
    6c2e:	e006      	b.n	6c3e <spi_cmd+0x2ce>
		else
			len-=1;
    6c30:	231f      	movs	r3, #31
    6c32:	18fb      	adds	r3, r7, r3
    6c34:	221f      	movs	r2, #31
    6c36:	18ba      	adds	r2, r7, r2
    6c38:	7812      	ldrb	r2, [r2, #0]
    6c3a:	3a01      	subs	r2, #1
    6c3c:	701a      	strb	r2, [r3, #0]

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    6c3e:	231f      	movs	r3, #31
    6c40:	18fb      	adds	r3, r7, r3
    6c42:	781b      	ldrb	r3, [r3, #0]
    6c44:	b29a      	uxth	r2, r3
    6c46:	2314      	movs	r3, #20
    6c48:	18fb      	adds	r3, r7, r3
    6c4a:	0011      	movs	r1, r2
    6c4c:	0018      	movs	r0, r3
    6c4e:	4b12      	ldr	r3, [pc, #72]	; (6c98 <spi_cmd+0x328>)
    6c50:	4798      	blx	r3
    6c52:	1e03      	subs	r3, r0, #0
    6c54:	d011      	beq.n	6c7a <spi_cmd+0x30a>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    6c56:	2384      	movs	r3, #132	; 0x84
    6c58:	005a      	lsls	r2, r3, #1
    6c5a:	4910      	ldr	r1, [pc, #64]	; (6c9c <spi_cmd+0x32c>)
    6c5c:	4b10      	ldr	r3, [pc, #64]	; (6ca0 <spi_cmd+0x330>)
    6c5e:	0018      	movs	r0, r3
    6c60:	4b10      	ldr	r3, [pc, #64]	; (6ca4 <spi_cmd+0x334>)
    6c62:	4798      	blx	r3
    6c64:	4b10      	ldr	r3, [pc, #64]	; (6ca8 <spi_cmd+0x338>)
    6c66:	0018      	movs	r0, r3
    6c68:	4b10      	ldr	r3, [pc, #64]	; (6cac <spi_cmd+0x33c>)
    6c6a:	4798      	blx	r3
    6c6c:	200d      	movs	r0, #13
    6c6e:	4b10      	ldr	r3, [pc, #64]	; (6cb0 <spi_cmd+0x340>)
    6c70:	4798      	blx	r3
			result = N_FAIL;
    6c72:	231e      	movs	r3, #30
    6c74:	18fb      	adds	r3, r7, r3
    6c76:	2200      	movs	r2, #0
    6c78:	701a      	strb	r2, [r3, #0]
		}
	}

	return result;
    6c7a:	231e      	movs	r3, #30
    6c7c:	18fb      	adds	r3, r7, r3
    6c7e:	781b      	ldrb	r3, [r3, #0]
    6c80:	b25b      	sxtb	r3, r3
}
    6c82:	0018      	movs	r0, r3
    6c84:	46bd      	mov	sp, r7
    6c86:	b009      	add	sp, #36	; 0x24
    6c88:	bd90      	pop	{r4, r7, pc}
    6c8a:	46c0      	nop			; (mov r8, r8)
    6c8c:	00013b28 	.word	0x00013b28
    6c90:	2000010c 	.word	0x2000010c
    6c94:	00006921 	.word	0x00006921
    6c98:	000068ad 	.word	0x000068ad
    6c9c:	00013b64 	.word	0x00013b64
    6ca0:	00013670 	.word	0x00013670
    6ca4:	00011525 	.word	0x00011525
    6ca8:	00013684 	.word	0x00013684
    6cac:	00011645 	.word	0x00011645
    6cb0:	00011559 	.word	0x00011559

00006cb4 <spi_cmd_rsp>:

static sint8 spi_cmd_rsp(uint8 cmd)
{
    6cb4:	b580      	push	{r7, lr}
    6cb6:	b084      	sub	sp, #16
    6cb8:	af00      	add	r7, sp, #0
    6cba:	0002      	movs	r2, r0
    6cbc:	1dfb      	adds	r3, r7, #7
    6cbe:	701a      	strb	r2, [r3, #0]
	uint8 rsp;
	sint8 result = N_OK;
    6cc0:	230f      	movs	r3, #15
    6cc2:	18fb      	adds	r3, r7, r3
    6cc4:	2201      	movs	r2, #1
    6cc6:	701a      	strb	r2, [r3, #0]
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    6cc8:	1dfb      	adds	r3, r7, #7
    6cca:	781b      	ldrb	r3, [r3, #0]
    6ccc:	2bcf      	cmp	r3, #207	; 0xcf
    6cce:	d007      	beq.n	6ce0 <spi_cmd_rsp+0x2c>
    6cd0:	1dfb      	adds	r3, r7, #7
    6cd2:	781b      	ldrb	r3, [r3, #0]
    6cd4:	2bc5      	cmp	r3, #197	; 0xc5
    6cd6:	d003      	beq.n	6ce0 <spi_cmd_rsp+0x2c>
		 (cmd == CMD_TERMINATE) ||
    6cd8:	1dfb      	adds	r3, r7, #7
    6cda:	781b      	ldrb	r3, [r3, #0]
    6cdc:	2bc6      	cmp	r3, #198	; 0xc6
    6cde:	d10c      	bne.n	6cfa <spi_cmd_rsp+0x46>
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    6ce0:	230d      	movs	r3, #13
    6ce2:	18fb      	adds	r3, r7, r3
    6ce4:	2101      	movs	r1, #1
    6ce6:	0018      	movs	r0, r3
    6ce8:	4b3a      	ldr	r3, [pc, #232]	; (6dd4 <spi_cmd_rsp+0x120>)
    6cea:	4798      	blx	r3
    6cec:	1e03      	subs	r3, r0, #0
    6cee:	d004      	beq.n	6cfa <spi_cmd_rsp+0x46>
			result = N_FAIL;
    6cf0:	230f      	movs	r3, #15
    6cf2:	18fb      	adds	r3, r7, r3
    6cf4:	2200      	movs	r2, #0
    6cf6:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    6cf8:	e063      	b.n	6dc2 <spi_cmd_rsp+0x10e>
		}
	}

	/* wait for response */
	s8RetryCnt = 10;
    6cfa:	230e      	movs	r3, #14
    6cfc:	18fb      	adds	r3, r7, r3
    6cfe:	220a      	movs	r2, #10
    6d00:	701a      	strb	r2, [r3, #0]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    6d02:	230d      	movs	r3, #13
    6d04:	18fb      	adds	r3, r7, r3
    6d06:	2101      	movs	r1, #1
    6d08:	0018      	movs	r0, r3
    6d0a:	4b32      	ldr	r3, [pc, #200]	; (6dd4 <spi_cmd_rsp+0x120>)
    6d0c:	4798      	blx	r3
    6d0e:	1e03      	subs	r3, r0, #0
    6d10:	d013      	beq.n	6d3a <spi_cmd_rsp+0x86>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    6d12:	2328      	movs	r3, #40	; 0x28
    6d14:	33ff      	adds	r3, #255	; 0xff
    6d16:	001a      	movs	r2, r3
    6d18:	492f      	ldr	r1, [pc, #188]	; (6dd8 <spi_cmd_rsp+0x124>)
    6d1a:	4b30      	ldr	r3, [pc, #192]	; (6ddc <spi_cmd_rsp+0x128>)
    6d1c:	0018      	movs	r0, r3
    6d1e:	4b30      	ldr	r3, [pc, #192]	; (6de0 <spi_cmd_rsp+0x12c>)
    6d20:	4798      	blx	r3
    6d22:	4b30      	ldr	r3, [pc, #192]	; (6de4 <spi_cmd_rsp+0x130>)
    6d24:	0018      	movs	r0, r3
    6d26:	4b30      	ldr	r3, [pc, #192]	; (6de8 <spi_cmd_rsp+0x134>)
    6d28:	4798      	blx	r3
    6d2a:	200d      	movs	r0, #13
    6d2c:	4b2f      	ldr	r3, [pc, #188]	; (6dec <spi_cmd_rsp+0x138>)
    6d2e:	4798      	blx	r3
			result = N_FAIL;
    6d30:	230f      	movs	r3, #15
    6d32:	18fb      	adds	r3, r7, r3
    6d34:	2200      	movs	r2, #0
    6d36:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    6d38:	e043      	b.n	6dc2 <spi_cmd_rsp+0x10e>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    6d3a:	230d      	movs	r3, #13
    6d3c:	18fb      	adds	r3, r7, r3
    6d3e:	781b      	ldrb	r3, [r3, #0]
    6d40:	1dfa      	adds	r2, r7, #7
    6d42:	7812      	ldrb	r2, [r2, #0]
    6d44:	429a      	cmp	r2, r3
    6d46:	d00b      	beq.n	6d60 <spi_cmd_rsp+0xac>
    6d48:	230e      	movs	r3, #14
    6d4a:	18fb      	adds	r3, r7, r3
    6d4c:	781b      	ldrb	r3, [r3, #0]
    6d4e:	b25b      	sxtb	r3, r3
    6d50:	b2da      	uxtb	r2, r3
    6d52:	3a01      	subs	r2, #1
    6d54:	b2d1      	uxtb	r1, r2
    6d56:	220e      	movs	r2, #14
    6d58:	18ba      	adds	r2, r7, r2
    6d5a:	7011      	strb	r1, [r2, #0]
    6d5c:	2b00      	cmp	r3, #0
    6d5e:	dcd0      	bgt.n	6d02 <spi_cmd_rsp+0x4e>

	/**
		State response
	**/
	/* wait for response */
	s8RetryCnt = 10;
    6d60:	230e      	movs	r3, #14
    6d62:	18fb      	adds	r3, r7, r3
    6d64:	220a      	movs	r2, #10
    6d66:	701a      	strb	r2, [r3, #0]
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    6d68:	230d      	movs	r3, #13
    6d6a:	18fb      	adds	r3, r7, r3
    6d6c:	2101      	movs	r1, #1
    6d6e:	0018      	movs	r0, r3
    6d70:	4b18      	ldr	r3, [pc, #96]	; (6dd4 <spi_cmd_rsp+0x120>)
    6d72:	4798      	blx	r3
    6d74:	1e03      	subs	r3, r0, #0
    6d76:	d013      	beq.n	6da0 <spi_cmd_rsp+0xec>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    6d78:	2336      	movs	r3, #54	; 0x36
    6d7a:	33ff      	adds	r3, #255	; 0xff
    6d7c:	001a      	movs	r2, r3
    6d7e:	4916      	ldr	r1, [pc, #88]	; (6dd8 <spi_cmd_rsp+0x124>)
    6d80:	4b16      	ldr	r3, [pc, #88]	; (6ddc <spi_cmd_rsp+0x128>)
    6d82:	0018      	movs	r0, r3
    6d84:	4b16      	ldr	r3, [pc, #88]	; (6de0 <spi_cmd_rsp+0x12c>)
    6d86:	4798      	blx	r3
    6d88:	4b16      	ldr	r3, [pc, #88]	; (6de4 <spi_cmd_rsp+0x130>)
    6d8a:	0018      	movs	r0, r3
    6d8c:	4b16      	ldr	r3, [pc, #88]	; (6de8 <spi_cmd_rsp+0x134>)
    6d8e:	4798      	blx	r3
    6d90:	200d      	movs	r0, #13
    6d92:	4b16      	ldr	r3, [pc, #88]	; (6dec <spi_cmd_rsp+0x138>)
    6d94:	4798      	blx	r3
			result = N_FAIL;
    6d96:	230f      	movs	r3, #15
    6d98:	18fb      	adds	r3, r7, r3
    6d9a:	2200      	movs	r2, #0
    6d9c:	701a      	strb	r2, [r3, #0]
			goto _fail_;
    6d9e:	e010      	b.n	6dc2 <spi_cmd_rsp+0x10e>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    6da0:	230d      	movs	r3, #13
    6da2:	18fb      	adds	r3, r7, r3
    6da4:	781b      	ldrb	r3, [r3, #0]
    6da6:	2b00      	cmp	r3, #0
    6da8:	d00b      	beq.n	6dc2 <spi_cmd_rsp+0x10e>
    6daa:	230e      	movs	r3, #14
    6dac:	18fb      	adds	r3, r7, r3
    6dae:	781b      	ldrb	r3, [r3, #0]
    6db0:	b25b      	sxtb	r3, r3
    6db2:	b2da      	uxtb	r2, r3
    6db4:	3a01      	subs	r2, #1
    6db6:	b2d1      	uxtb	r1, r2
    6db8:	220e      	movs	r2, #14
    6dba:	18ba      	adds	r2, r7, r2
    6dbc:	7011      	strb	r1, [r2, #0]
    6dbe:	2b00      	cmp	r3, #0
    6dc0:	dcd2      	bgt.n	6d68 <spi_cmd_rsp+0xb4>

_fail_:

	return result;
    6dc2:	230f      	movs	r3, #15
    6dc4:	18fb      	adds	r3, r7, r3
    6dc6:	781b      	ldrb	r3, [r3, #0]
    6dc8:	b25b      	sxtb	r3, r3
}
    6dca:	0018      	movs	r0, r3
    6dcc:	46bd      	mov	sp, r7
    6dce:	b004      	add	sp, #16
    6dd0:	bd80      	pop	{r7, pc}
    6dd2:	46c0      	nop			; (mov r8, r8)
    6dd4:	00006869 	.word	0x00006869
    6dd8:	00013b6c 	.word	0x00013b6c
    6ddc:	00013670 	.word	0x00013670
    6de0:	00011525 	.word	0x00011525
    6de4:	000136b0 	.word	0x000136b0
    6de8:	00011645 	.word	0x00011645
    6dec:	00011559 	.word	0x00011559

00006df0 <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    6df0:	b580      	push	{r7, lr}
    6df2:	b086      	sub	sp, #24
    6df4:	af00      	add	r7, sp, #0
    6df6:	6078      	str	r0, [r7, #4]
    6df8:	0008      	movs	r0, r1
    6dfa:	0011      	movs	r1, r2
    6dfc:	1cbb      	adds	r3, r7, #2
    6dfe:	1c02      	adds	r2, r0, #0
    6e00:	801a      	strh	r2, [r3, #0]
    6e02:	1c7b      	adds	r3, r7, #1
    6e04:	1c0a      	adds	r2, r1, #0
    6e06:	701a      	strb	r2, [r3, #0]
	sint16 retry, ix, nbytes;
	sint8 result = N_OK;
    6e08:	2311      	movs	r3, #17
    6e0a:	18fb      	adds	r3, r7, r3
    6e0c:	2201      	movs	r2, #1
    6e0e:	701a      	strb	r2, [r3, #0]
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    6e10:	2314      	movs	r3, #20
    6e12:	18fb      	adds	r3, r7, r3
    6e14:	2200      	movs	r2, #0
    6e16:	801a      	strh	r2, [r3, #0]
	do {
		if (sz <= DATA_PKT_SZ)
    6e18:	1cbb      	adds	r3, r7, #2
    6e1a:	881a      	ldrh	r2, [r3, #0]
    6e1c:	2380      	movs	r3, #128	; 0x80
    6e1e:	019b      	lsls	r3, r3, #6
    6e20:	429a      	cmp	r2, r3
    6e22:	d805      	bhi.n	6e30 <spi_data_read+0x40>
			nbytes = sz;
    6e24:	2312      	movs	r3, #18
    6e26:	18fb      	adds	r3, r7, r3
    6e28:	1cba      	adds	r2, r7, #2
    6e2a:	8812      	ldrh	r2, [r2, #0]
    6e2c:	801a      	strh	r2, [r3, #0]
    6e2e:	e004      	b.n	6e3a <spi_data_read+0x4a>
		else
			nbytes = DATA_PKT_SZ;
    6e30:	2312      	movs	r3, #18
    6e32:	18fb      	adds	r3, r7, r3
    6e34:	2280      	movs	r2, #128	; 0x80
    6e36:	0192      	lsls	r2, r2, #6
    6e38:	801a      	strh	r2, [r3, #0]

		/**
			Data Respnose header
		**/
		retry = 10;
    6e3a:	2316      	movs	r3, #22
    6e3c:	18fb      	adds	r3, r7, r3
    6e3e:	220a      	movs	r2, #10
    6e40:	801a      	strh	r2, [r3, #0]
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    6e42:	230b      	movs	r3, #11
    6e44:	18fb      	adds	r3, r7, r3
    6e46:	2101      	movs	r1, #1
    6e48:	0018      	movs	r0, r3
    6e4a:	4b5f      	ldr	r3, [pc, #380]	; (6fc8 <spi_data_read+0x1d8>)
    6e4c:	4798      	blx	r3
    6e4e:	1e03      	subs	r3, r0, #0
    6e50:	d013      	beq.n	6e7a <spi_data_read+0x8a>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    6e52:	2358      	movs	r3, #88	; 0x58
    6e54:	33ff      	adds	r3, #255	; 0xff
    6e56:	001a      	movs	r2, r3
    6e58:	495c      	ldr	r1, [pc, #368]	; (6fcc <spi_data_read+0x1dc>)
    6e5a:	4b5d      	ldr	r3, [pc, #372]	; (6fd0 <spi_data_read+0x1e0>)
    6e5c:	0018      	movs	r0, r3
    6e5e:	4b5d      	ldr	r3, [pc, #372]	; (6fd4 <spi_data_read+0x1e4>)
    6e60:	4798      	blx	r3
    6e62:	4b5d      	ldr	r3, [pc, #372]	; (6fd8 <spi_data_read+0x1e8>)
    6e64:	0018      	movs	r0, r3
    6e66:	4b5d      	ldr	r3, [pc, #372]	; (6fdc <spi_data_read+0x1ec>)
    6e68:	4798      	blx	r3
    6e6a:	200d      	movs	r0, #13
    6e6c:	4b5c      	ldr	r3, [pc, #368]	; (6fe0 <spi_data_read+0x1f0>)
    6e6e:	4798      	blx	r3
				result = N_FAIL;
    6e70:	2311      	movs	r3, #17
    6e72:	18fb      	adds	r3, r7, r3
    6e74:	2200      	movs	r2, #0
    6e76:	701a      	strb	r2, [r3, #0]
				break;
    6e78:	e017      	b.n	6eaa <spi_data_read+0xba>
			}
			if (((rsp >> 4) & 0xf) == 0xf)
    6e7a:	230b      	movs	r3, #11
    6e7c:	18fb      	adds	r3, r7, r3
    6e7e:	781b      	ldrb	r3, [r3, #0]
    6e80:	091b      	lsrs	r3, r3, #4
    6e82:	b2db      	uxtb	r3, r3
    6e84:	001a      	movs	r2, r3
    6e86:	230f      	movs	r3, #15
    6e88:	4013      	ands	r3, r2
    6e8a:	2b0f      	cmp	r3, #15
    6e8c:	d00c      	beq.n	6ea8 <spi_data_read+0xb8>
				break;
		} while (retry--);
    6e8e:	2316      	movs	r3, #22
    6e90:	18fb      	adds	r3, r7, r3
    6e92:	2200      	movs	r2, #0
    6e94:	5e9b      	ldrsh	r3, [r3, r2]
    6e96:	b29a      	uxth	r2, r3
    6e98:	3a01      	subs	r2, #1
    6e9a:	b291      	uxth	r1, r2
    6e9c:	2216      	movs	r2, #22
    6e9e:	18ba      	adds	r2, r7, r2
    6ea0:	8011      	strh	r1, [r2, #0]
    6ea2:	2b00      	cmp	r3, #0
    6ea4:	d1cd      	bne.n	6e42 <spi_data_read+0x52>
    6ea6:	e000      	b.n	6eaa <spi_data_read+0xba>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
				result = N_FAIL;
				break;
			}
			if (((rsp >> 4) & 0xf) == 0xf)
				break;
    6ea8:	46c0      	nop			; (mov r8, r8)
		} while (retry--);

		if (result == N_FAIL)
    6eaa:	2311      	movs	r3, #17
    6eac:	18fb      	adds	r3, r7, r3
    6eae:	781b      	ldrb	r3, [r3, #0]
    6eb0:	b25b      	sxtb	r3, r3
    6eb2:	2b00      	cmp	r3, #0
    6eb4:	d100      	bne.n	6eb8 <spi_data_read+0xc8>
    6eb6:	e07d      	b.n	6fb4 <spi_data_read+0x1c4>
			break;

		if (retry <= 0) {
    6eb8:	2316      	movs	r3, #22
    6eba:	18fb      	adds	r3, r7, r3
    6ebc:	2200      	movs	r2, #0
    6ebe:	5e9b      	ldrsh	r3, [r3, r2]
    6ec0:	2b00      	cmp	r3, #0
    6ec2:	dc18      	bgt.n	6ef6 <spi_data_read+0x106>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    6ec4:	2364      	movs	r3, #100	; 0x64
    6ec6:	33ff      	adds	r3, #255	; 0xff
    6ec8:	001a      	movs	r2, r3
    6eca:	4940      	ldr	r1, [pc, #256]	; (6fcc <spi_data_read+0x1dc>)
    6ecc:	4b40      	ldr	r3, [pc, #256]	; (6fd0 <spi_data_read+0x1e0>)
    6ece:	0018      	movs	r0, r3
    6ed0:	4b40      	ldr	r3, [pc, #256]	; (6fd4 <spi_data_read+0x1e4>)
    6ed2:	4798      	blx	r3
    6ed4:	230b      	movs	r3, #11
    6ed6:	18fb      	adds	r3, r7, r3
    6ed8:	781b      	ldrb	r3, [r3, #0]
    6eda:	001a      	movs	r2, r3
    6edc:	4b41      	ldr	r3, [pc, #260]	; (6fe4 <spi_data_read+0x1f4>)
    6ede:	0011      	movs	r1, r2
    6ee0:	0018      	movs	r0, r3
    6ee2:	4b3c      	ldr	r3, [pc, #240]	; (6fd4 <spi_data_read+0x1e4>)
    6ee4:	4798      	blx	r3
    6ee6:	200d      	movs	r0, #13
    6ee8:	4b3d      	ldr	r3, [pc, #244]	; (6fe0 <spi_data_read+0x1f0>)
    6eea:	4798      	blx	r3
			result = N_FAIL;
    6eec:	2311      	movs	r3, #17
    6eee:	18fb      	adds	r3, r7, r3
    6ef0:	2200      	movs	r2, #0
    6ef2:	701a      	strb	r2, [r3, #0]
			break;
    6ef4:	e05f      	b.n	6fb6 <spi_data_read+0x1c6>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    6ef6:	2314      	movs	r3, #20
    6ef8:	18fb      	adds	r3, r7, r3
    6efa:	2200      	movs	r2, #0
    6efc:	5e9b      	ldrsh	r3, [r3, r2]
    6efe:	687a      	ldr	r2, [r7, #4]
    6f00:	18d2      	adds	r2, r2, r3
    6f02:	2312      	movs	r3, #18
    6f04:	18fb      	adds	r3, r7, r3
    6f06:	881b      	ldrh	r3, [r3, #0]
    6f08:	0019      	movs	r1, r3
    6f0a:	0010      	movs	r0, r2
    6f0c:	4b2e      	ldr	r3, [pc, #184]	; (6fc8 <spi_data_read+0x1d8>)
    6f0e:	4798      	blx	r3
    6f10:	1e03      	subs	r3, r0, #0
    6f12:	d012      	beq.n	6f3a <spi_data_read+0x14a>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    6f14:	23b6      	movs	r3, #182	; 0xb6
    6f16:	005a      	lsls	r2, r3, #1
    6f18:	492c      	ldr	r1, [pc, #176]	; (6fcc <spi_data_read+0x1dc>)
    6f1a:	4b2d      	ldr	r3, [pc, #180]	; (6fd0 <spi_data_read+0x1e0>)
    6f1c:	0018      	movs	r0, r3
    6f1e:	4b2d      	ldr	r3, [pc, #180]	; (6fd4 <spi_data_read+0x1e4>)
    6f20:	4798      	blx	r3
    6f22:	4b31      	ldr	r3, [pc, #196]	; (6fe8 <spi_data_read+0x1f8>)
    6f24:	0018      	movs	r0, r3
    6f26:	4b2d      	ldr	r3, [pc, #180]	; (6fdc <spi_data_read+0x1ec>)
    6f28:	4798      	blx	r3
    6f2a:	200d      	movs	r0, #13
    6f2c:	4b2c      	ldr	r3, [pc, #176]	; (6fe0 <spi_data_read+0x1f0>)
    6f2e:	4798      	blx	r3
			result = N_FAIL;
    6f30:	2311      	movs	r3, #17
    6f32:	18fb      	adds	r3, r7, r3
    6f34:	2200      	movs	r2, #0
    6f36:	701a      	strb	r2, [r3, #0]
			break;
    6f38:	e03d      	b.n	6fb6 <spi_data_read+0x1c6>
		}
		if(!clockless)
    6f3a:	1c7b      	adds	r3, r7, #1
    6f3c:	781b      	ldrb	r3, [r3, #0]
    6f3e:	2b00      	cmp	r3, #0
    6f40:	d11f      	bne.n	6f82 <spi_data_read+0x192>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
    6f42:	4b2a      	ldr	r3, [pc, #168]	; (6fec <spi_data_read+0x1fc>)
    6f44:	781b      	ldrb	r3, [r3, #0]
    6f46:	2b00      	cmp	r3, #0
    6f48:	d11b      	bne.n	6f82 <spi_data_read+0x192>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    6f4a:	230c      	movs	r3, #12
    6f4c:	18fb      	adds	r3, r7, r3
    6f4e:	2102      	movs	r1, #2
    6f50:	0018      	movs	r0, r3
    6f52:	4b1d      	ldr	r3, [pc, #116]	; (6fc8 <spi_data_read+0x1d8>)
    6f54:	4798      	blx	r3
    6f56:	1e03      	subs	r3, r0, #0
    6f58:	d013      	beq.n	6f82 <spi_data_read+0x192>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    6f5a:	2378      	movs	r3, #120	; 0x78
    6f5c:	33ff      	adds	r3, #255	; 0xff
    6f5e:	001a      	movs	r2, r3
    6f60:	491a      	ldr	r1, [pc, #104]	; (6fcc <spi_data_read+0x1dc>)
    6f62:	4b1b      	ldr	r3, [pc, #108]	; (6fd0 <spi_data_read+0x1e0>)
    6f64:	0018      	movs	r0, r3
    6f66:	4b1b      	ldr	r3, [pc, #108]	; (6fd4 <spi_data_read+0x1e4>)
    6f68:	4798      	blx	r3
    6f6a:	4b21      	ldr	r3, [pc, #132]	; (6ff0 <spi_data_read+0x200>)
    6f6c:	0018      	movs	r0, r3
    6f6e:	4b1b      	ldr	r3, [pc, #108]	; (6fdc <spi_data_read+0x1ec>)
    6f70:	4798      	blx	r3
    6f72:	200d      	movs	r0, #13
    6f74:	4b1a      	ldr	r3, [pc, #104]	; (6fe0 <spi_data_read+0x1f0>)
    6f76:	4798      	blx	r3
					result = N_FAIL;
    6f78:	2311      	movs	r3, #17
    6f7a:	18fb      	adds	r3, r7, r3
    6f7c:	2200      	movs	r2, #0
    6f7e:	701a      	strb	r2, [r3, #0]
					break;
    6f80:	e019      	b.n	6fb6 <spi_data_read+0x1c6>
				}
			}
		}
		ix += nbytes;
    6f82:	2314      	movs	r3, #20
    6f84:	18fb      	adds	r3, r7, r3
    6f86:	881a      	ldrh	r2, [r3, #0]
    6f88:	2312      	movs	r3, #18
    6f8a:	18fb      	adds	r3, r7, r3
    6f8c:	881b      	ldrh	r3, [r3, #0]
    6f8e:	18d3      	adds	r3, r2, r3
    6f90:	b29a      	uxth	r2, r3
    6f92:	2314      	movs	r3, #20
    6f94:	18fb      	adds	r3, r7, r3
    6f96:	801a      	strh	r2, [r3, #0]
		sz -= nbytes;
    6f98:	2312      	movs	r3, #18
    6f9a:	18fb      	adds	r3, r7, r3
    6f9c:	881a      	ldrh	r2, [r3, #0]
    6f9e:	1cbb      	adds	r3, r7, #2
    6fa0:	1cb9      	adds	r1, r7, #2
    6fa2:	8809      	ldrh	r1, [r1, #0]
    6fa4:	1a8a      	subs	r2, r1, r2
    6fa6:	801a      	strh	r2, [r3, #0]

	} while (sz);
    6fa8:	1cbb      	adds	r3, r7, #2
    6faa:	881b      	ldrh	r3, [r3, #0]
    6fac:	2b00      	cmp	r3, #0
    6fae:	d000      	beq.n	6fb2 <spi_data_read+0x1c2>
    6fb0:	e732      	b.n	6e18 <spi_data_read+0x28>
    6fb2:	e000      	b.n	6fb6 <spi_data_read+0x1c6>
			if (((rsp >> 4) & 0xf) == 0xf)
				break;
		} while (retry--);

		if (result == N_FAIL)
			break;
    6fb4:	46c0      	nop			; (mov r8, r8)
		ix += nbytes;
		sz -= nbytes;

	} while (sz);

	return result;
    6fb6:	2311      	movs	r3, #17
    6fb8:	18fb      	adds	r3, r7, r3
    6fba:	781b      	ldrb	r3, [r3, #0]
    6fbc:	b25b      	sxtb	r3, r3
}
    6fbe:	0018      	movs	r0, r3
    6fc0:	46bd      	mov	sp, r7
    6fc2:	b006      	add	sp, #24
    6fc4:	bd80      	pop	{r7, pc}
    6fc6:	46c0      	nop			; (mov r8, r8)
    6fc8:	00006869 	.word	0x00006869
    6fcc:	00013b78 	.word	0x00013b78
    6fd0:	00013670 	.word	0x00013670
    6fd4:	00011525 	.word	0x00011525
    6fd8:	000136e4 	.word	0x000136e4
    6fdc:	00011645 	.word	0x00011645
    6fe0:	00011559 	.word	0x00011559
    6fe4:	00013718 	.word	0x00013718
    6fe8:	00013748 	.word	0x00013748
    6fec:	2000010c 	.word	0x2000010c
    6ff0:	00013778 	.word	0x00013778

00006ff4 <spi_data_write>:

static sint8 spi_data_write(uint8 *b, uint16 sz)
{
    6ff4:	b580      	push	{r7, lr}
    6ff6:	b086      	sub	sp, #24
    6ff8:	af00      	add	r7, sp, #0
    6ffa:	6078      	str	r0, [r7, #4]
    6ffc:	000a      	movs	r2, r1
    6ffe:	1cbb      	adds	r3, r7, #2
    7000:	801a      	strh	r2, [r3, #0]
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
    7002:	2313      	movs	r3, #19
    7004:	18fb      	adds	r3, r7, r3
    7006:	2201      	movs	r2, #1
    7008:	701a      	strb	r2, [r3, #0]
	uint8 cmd, order, crc[2] = {0};
    700a:	230c      	movs	r3, #12
    700c:	18fb      	adds	r3, r7, r3
    700e:	2200      	movs	r2, #0
    7010:	801a      	strh	r2, [r3, #0]
	//uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    7012:	2316      	movs	r3, #22
    7014:	18fb      	adds	r3, r7, r3
    7016:	2200      	movs	r2, #0
    7018:	801a      	strh	r2, [r3, #0]
	do {
		if (sz <= DATA_PKT_SZ)
    701a:	1cbb      	adds	r3, r7, #2
    701c:	881a      	ldrh	r2, [r3, #0]
    701e:	2380      	movs	r3, #128	; 0x80
    7020:	019b      	lsls	r3, r3, #6
    7022:	429a      	cmp	r2, r3
    7024:	d805      	bhi.n	7032 <spi_data_write+0x3e>
			nbytes = sz;
    7026:	2314      	movs	r3, #20
    7028:	18fb      	adds	r3, r7, r3
    702a:	1cba      	adds	r2, r7, #2
    702c:	8812      	ldrh	r2, [r2, #0]
    702e:	801a      	strh	r2, [r3, #0]
    7030:	e004      	b.n	703c <spi_data_write+0x48>
		else
			nbytes = DATA_PKT_SZ;
    7032:	2314      	movs	r3, #20
    7034:	18fb      	adds	r3, r7, r3
    7036:	2280      	movs	r2, #128	; 0x80
    7038:	0192      	lsls	r2, r2, #6
    703a:	801a      	strh	r2, [r3, #0]

		/**
			Write command
		**/
		cmd = 0xf0;
    703c:	2311      	movs	r3, #17
    703e:	18fb      	adds	r3, r7, r3
    7040:	22f0      	movs	r2, #240	; 0xf0
    7042:	701a      	strb	r2, [r3, #0]
		if (ix == 0)  {
    7044:	2316      	movs	r3, #22
    7046:	18fb      	adds	r3, r7, r3
    7048:	2200      	movs	r2, #0
    704a:	5e9b      	ldrsh	r3, [r3, r2]
    704c:	2b00      	cmp	r3, #0
    704e:	d10f      	bne.n	7070 <spi_data_write+0x7c>
			if (sz <= DATA_PKT_SZ)
    7050:	1cbb      	adds	r3, r7, #2
    7052:	881a      	ldrh	r2, [r3, #0]
    7054:	2380      	movs	r3, #128	; 0x80
    7056:	019b      	lsls	r3, r3, #6
    7058:	429a      	cmp	r2, r3
    705a:	d804      	bhi.n	7066 <spi_data_write+0x72>
				order = 0x3;
    705c:	2312      	movs	r3, #18
    705e:	18fb      	adds	r3, r7, r3
    7060:	2203      	movs	r2, #3
    7062:	701a      	strb	r2, [r3, #0]
    7064:	e013      	b.n	708e <spi_data_write+0x9a>
			else
				order = 0x1;
    7066:	2312      	movs	r3, #18
    7068:	18fb      	adds	r3, r7, r3
    706a:	2201      	movs	r2, #1
    706c:	701a      	strb	r2, [r3, #0]
    706e:	e00e      	b.n	708e <spi_data_write+0x9a>
		} else {
			if (sz <= DATA_PKT_SZ)
    7070:	1cbb      	adds	r3, r7, #2
    7072:	881a      	ldrh	r2, [r3, #0]
    7074:	2380      	movs	r3, #128	; 0x80
    7076:	019b      	lsls	r3, r3, #6
    7078:	429a      	cmp	r2, r3
    707a:	d804      	bhi.n	7086 <spi_data_write+0x92>
				order = 0x3;
    707c:	2312      	movs	r3, #18
    707e:	18fb      	adds	r3, r7, r3
    7080:	2203      	movs	r2, #3
    7082:	701a      	strb	r2, [r3, #0]
    7084:	e003      	b.n	708e <spi_data_write+0x9a>
			else
				order = 0x2;
    7086:	2312      	movs	r3, #18
    7088:	18fb      	adds	r3, r7, r3
    708a:	2202      	movs	r2, #2
    708c:	701a      	strb	r2, [r3, #0]
		}
		cmd |= order;
    708e:	2311      	movs	r3, #17
    7090:	18fb      	adds	r3, r7, r3
    7092:	781a      	ldrb	r2, [r3, #0]
    7094:	2312      	movs	r3, #18
    7096:	18fb      	adds	r3, r7, r3
    7098:	781b      	ldrb	r3, [r3, #0]
    709a:	4313      	orrs	r3, r2
    709c:	b2da      	uxtb	r2, r3
    709e:	2311      	movs	r3, #17
    70a0:	18fb      	adds	r3, r7, r3
    70a2:	701a      	strb	r2, [r3, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    70a4:	2311      	movs	r3, #17
    70a6:	18fb      	adds	r3, r7, r3
    70a8:	2101      	movs	r1, #1
    70aa:	0018      	movs	r0, r3
    70ac:	4b3c      	ldr	r3, [pc, #240]	; (71a0 <spi_data_write+0x1ac>)
    70ae:	4798      	blx	r3
    70b0:	1e03      	subs	r3, r0, #0
    70b2:	d012      	beq.n	70da <spi_data_write+0xe6>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    70b4:	23d4      	movs	r3, #212	; 0xd4
    70b6:	005a      	lsls	r2, r3, #1
    70b8:	493a      	ldr	r1, [pc, #232]	; (71a4 <spi_data_write+0x1b0>)
    70ba:	4b3b      	ldr	r3, [pc, #236]	; (71a8 <spi_data_write+0x1b4>)
    70bc:	0018      	movs	r0, r3
    70be:	4b3b      	ldr	r3, [pc, #236]	; (71ac <spi_data_write+0x1b8>)
    70c0:	4798      	blx	r3
    70c2:	4b3b      	ldr	r3, [pc, #236]	; (71b0 <spi_data_write+0x1bc>)
    70c4:	0018      	movs	r0, r3
    70c6:	4b3b      	ldr	r3, [pc, #236]	; (71b4 <spi_data_write+0x1c0>)
    70c8:	4798      	blx	r3
    70ca:	200d      	movs	r0, #13
    70cc:	4b3a      	ldr	r3, [pc, #232]	; (71b8 <spi_data_write+0x1c4>)
    70ce:	4798      	blx	r3
			result = N_FAIL;
    70d0:	2313      	movs	r3, #19
    70d2:	18fb      	adds	r3, r7, r3
    70d4:	2200      	movs	r2, #0
    70d6:	701a      	strb	r2, [r3, #0]
			break;
    70d8:	e05a      	b.n	7190 <spi_data_write+0x19c>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    70da:	2316      	movs	r3, #22
    70dc:	18fb      	adds	r3, r7, r3
    70de:	2200      	movs	r2, #0
    70e0:	5e9b      	ldrsh	r3, [r3, r2]
    70e2:	687a      	ldr	r2, [r7, #4]
    70e4:	18d2      	adds	r2, r2, r3
    70e6:	2314      	movs	r3, #20
    70e8:	18fb      	adds	r3, r7, r3
    70ea:	881b      	ldrh	r3, [r3, #0]
    70ec:	0019      	movs	r1, r3
    70ee:	0010      	movs	r0, r2
    70f0:	4b2b      	ldr	r3, [pc, #172]	; (71a0 <spi_data_write+0x1ac>)
    70f2:	4798      	blx	r3
    70f4:	1e03      	subs	r3, r0, #0
    70f6:	d013      	beq.n	7120 <spi_data_write+0x12c>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    70f8:	23b2      	movs	r3, #178	; 0xb2
    70fa:	33ff      	adds	r3, #255	; 0xff
    70fc:	001a      	movs	r2, r3
    70fe:	4929      	ldr	r1, [pc, #164]	; (71a4 <spi_data_write+0x1b0>)
    7100:	4b29      	ldr	r3, [pc, #164]	; (71a8 <spi_data_write+0x1b4>)
    7102:	0018      	movs	r0, r3
    7104:	4b29      	ldr	r3, [pc, #164]	; (71ac <spi_data_write+0x1b8>)
    7106:	4798      	blx	r3
    7108:	4b2c      	ldr	r3, [pc, #176]	; (71bc <spi_data_write+0x1c8>)
    710a:	0018      	movs	r0, r3
    710c:	4b29      	ldr	r3, [pc, #164]	; (71b4 <spi_data_write+0x1c0>)
    710e:	4798      	blx	r3
    7110:	200d      	movs	r0, #13
    7112:	4b29      	ldr	r3, [pc, #164]	; (71b8 <spi_data_write+0x1c4>)
    7114:	4798      	blx	r3
			result = N_FAIL;
    7116:	2313      	movs	r3, #19
    7118:	18fb      	adds	r3, r7, r3
    711a:	2200      	movs	r2, #0
    711c:	701a      	strb	r2, [r3, #0]
			break;
    711e:	e037      	b.n	7190 <spi_data_write+0x19c>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
    7120:	4b27      	ldr	r3, [pc, #156]	; (71c0 <spi_data_write+0x1cc>)
    7122:	781b      	ldrb	r3, [r3, #0]
    7124:	2b00      	cmp	r3, #0
    7126:	d11b      	bne.n	7160 <spi_data_write+0x16c>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    7128:	230c      	movs	r3, #12
    712a:	18fb      	adds	r3, r7, r3
    712c:	2102      	movs	r1, #2
    712e:	0018      	movs	r0, r3
    7130:	4b1b      	ldr	r3, [pc, #108]	; (71a0 <spi_data_write+0x1ac>)
    7132:	4798      	blx	r3
    7134:	1e03      	subs	r3, r0, #0
    7136:	d013      	beq.n	7160 <spi_data_write+0x16c>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    7138:	23bc      	movs	r3, #188	; 0xbc
    713a:	33ff      	adds	r3, #255	; 0xff
    713c:	001a      	movs	r2, r3
    713e:	4919      	ldr	r1, [pc, #100]	; (71a4 <spi_data_write+0x1b0>)
    7140:	4b19      	ldr	r3, [pc, #100]	; (71a8 <spi_data_write+0x1b4>)
    7142:	0018      	movs	r0, r3
    7144:	4b19      	ldr	r3, [pc, #100]	; (71ac <spi_data_write+0x1b8>)
    7146:	4798      	blx	r3
    7148:	4b1e      	ldr	r3, [pc, #120]	; (71c4 <spi_data_write+0x1d0>)
    714a:	0018      	movs	r0, r3
    714c:	4b19      	ldr	r3, [pc, #100]	; (71b4 <spi_data_write+0x1c0>)
    714e:	4798      	blx	r3
    7150:	200d      	movs	r0, #13
    7152:	4b19      	ldr	r3, [pc, #100]	; (71b8 <spi_data_write+0x1c4>)
    7154:	4798      	blx	r3
				result = N_FAIL;
    7156:	2313      	movs	r3, #19
    7158:	18fb      	adds	r3, r7, r3
    715a:	2200      	movs	r2, #0
    715c:	701a      	strb	r2, [r3, #0]
				break;
    715e:	e017      	b.n	7190 <spi_data_write+0x19c>
			}
		}

		ix += nbytes;
    7160:	2316      	movs	r3, #22
    7162:	18fb      	adds	r3, r7, r3
    7164:	881a      	ldrh	r2, [r3, #0]
    7166:	2314      	movs	r3, #20
    7168:	18fb      	adds	r3, r7, r3
    716a:	881b      	ldrh	r3, [r3, #0]
    716c:	18d3      	adds	r3, r2, r3
    716e:	b29a      	uxth	r2, r3
    7170:	2316      	movs	r3, #22
    7172:	18fb      	adds	r3, r7, r3
    7174:	801a      	strh	r2, [r3, #0]
		sz -= nbytes;
    7176:	1cbb      	adds	r3, r7, #2
    7178:	1cb9      	adds	r1, r7, #2
    717a:	2214      	movs	r2, #20
    717c:	18ba      	adds	r2, r7, r2
    717e:	8809      	ldrh	r1, [r1, #0]
    7180:	8812      	ldrh	r2, [r2, #0]
    7182:	1a8a      	subs	r2, r1, r2
    7184:	801a      	strh	r2, [r3, #0]
	} while (sz);
    7186:	1cbb      	adds	r3, r7, #2
    7188:	881b      	ldrh	r3, [r3, #0]
    718a:	2b00      	cmp	r3, #0
    718c:	d000      	beq.n	7190 <spi_data_write+0x19c>
    718e:	e744      	b.n	701a <spi_data_write+0x26>


	return result;
    7190:	2313      	movs	r3, #19
    7192:	18fb      	adds	r3, r7, r3
    7194:	781b      	ldrb	r3, [r3, #0]
    7196:	b25b      	sxtb	r3, r3
}
    7198:	0018      	movs	r0, r3
    719a:	46bd      	mov	sp, r7
    719c:	b006      	add	sp, #24
    719e:	bd80      	pop	{r7, pc}
    71a0:	000068ad 	.word	0x000068ad
    71a4:	00013b88 	.word	0x00013b88
    71a8:	00013670 	.word	0x00013670
    71ac:	00011525 	.word	0x00011525
    71b0:	000137ac 	.word	0x000137ac
    71b4:	00011645 	.word	0x00011645
    71b8:	00011559 	.word	0x00011559
    71bc:	000137e4 	.word	0x000137e4
    71c0:	2000010c 	.word	0x2000010c
    71c4:	00013818 	.word	0x00013818

000071c8 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    71c8:	b5b0      	push	{r4, r5, r7, lr}
    71ca:	b086      	sub	sp, #24
    71cc:	af02      	add	r7, sp, #8
    71ce:	6078      	str	r0, [r7, #4]
    71d0:	6039      	str	r1, [r7, #0]
	sint8 result = N_OK;
    71d2:	230d      	movs	r3, #13
    71d4:	18fb      	adds	r3, r7, r3
    71d6:	2201      	movs	r2, #1
    71d8:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_SINGLE_WRITE;
    71da:	230f      	movs	r3, #15
    71dc:	18fb      	adds	r3, r7, r3
    71de:	22c9      	movs	r2, #201	; 0xc9
    71e0:	701a      	strb	r2, [r3, #0]
	uint8 clockless = 0;
    71e2:	230e      	movs	r3, #14
    71e4:	18fb      	adds	r3, r7, r3
    71e6:	2200      	movs	r2, #0
    71e8:	701a      	strb	r2, [r3, #0]
	if (addr <= 0x30)
    71ea:	687b      	ldr	r3, [r7, #4]
    71ec:	2b30      	cmp	r3, #48	; 0x30
    71ee:	d808      	bhi.n	7202 <spi_write_reg+0x3a>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
    71f0:	230f      	movs	r3, #15
    71f2:	18fb      	adds	r3, r7, r3
    71f4:	22c3      	movs	r2, #195	; 0xc3
    71f6:	701a      	strb	r2, [r3, #0]
		clockless = 1;
    71f8:	230e      	movs	r3, #14
    71fa:	18fb      	adds	r3, r7, r3
    71fc:	2201      	movs	r2, #1
    71fe:	701a      	strb	r2, [r3, #0]
    7200:	e007      	b.n	7212 <spi_write_reg+0x4a>
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
    7202:	230f      	movs	r3, #15
    7204:	18fb      	adds	r3, r7, r3
    7206:	22c9      	movs	r2, #201	; 0xc9
    7208:	701a      	strb	r2, [r3, #0]
		clockless = 0;
    720a:	230e      	movs	r3, #14
    720c:	18fb      	adds	r3, r7, r3
    720e:	2200      	movs	r2, #0
    7210:	701a      	strb	r2, [r3, #0]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    7212:	230d      	movs	r3, #13
    7214:	18fc      	adds	r4, r7, r3
    7216:	683a      	ldr	r2, [r7, #0]
    7218:	6879      	ldr	r1, [r7, #4]
    721a:	230f      	movs	r3, #15
    721c:	18fb      	adds	r3, r7, r3
    721e:	7818      	ldrb	r0, [r3, #0]
    7220:	230e      	movs	r3, #14
    7222:	18fb      	adds	r3, r7, r3
    7224:	781b      	ldrb	r3, [r3, #0]
    7226:	9300      	str	r3, [sp, #0]
    7228:	2304      	movs	r3, #4
    722a:	4d26      	ldr	r5, [pc, #152]	; (72c4 <spi_write_reg+0xfc>)
    722c:	47a8      	blx	r5
    722e:	0003      	movs	r3, r0
    7230:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    7232:	230d      	movs	r3, #13
    7234:	18fb      	adds	r3, r7, r3
    7236:	781b      	ldrb	r3, [r3, #0]
    7238:	b25b      	sxtb	r3, r3
    723a:	2b01      	cmp	r3, #1
    723c:	d012      	beq.n	7264 <spi_write_reg+0x9c>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    723e:	23ec      	movs	r3, #236	; 0xec
    7240:	33ff      	adds	r3, #255	; 0xff
    7242:	001a      	movs	r2, r3
    7244:	4920      	ldr	r1, [pc, #128]	; (72c8 <spi_write_reg+0x100>)
    7246:	4b21      	ldr	r3, [pc, #132]	; (72cc <spi_write_reg+0x104>)
    7248:	0018      	movs	r0, r3
    724a:	4b21      	ldr	r3, [pc, #132]	; (72d0 <spi_write_reg+0x108>)
    724c:	4798      	blx	r3
    724e:	687a      	ldr	r2, [r7, #4]
    7250:	4b20      	ldr	r3, [pc, #128]	; (72d4 <spi_write_reg+0x10c>)
    7252:	0011      	movs	r1, r2
    7254:	0018      	movs	r0, r3
    7256:	4b1e      	ldr	r3, [pc, #120]	; (72d0 <spi_write_reg+0x108>)
    7258:	4798      	blx	r3
    725a:	200d      	movs	r0, #13
    725c:	4b1e      	ldr	r3, [pc, #120]	; (72d8 <spi_write_reg+0x110>)
    725e:	4798      	blx	r3
		return N_FAIL;
    7260:	2300      	movs	r3, #0
    7262:	e02b      	b.n	72bc <spi_write_reg+0xf4>
	}

	result = spi_cmd_rsp(cmd);
    7264:	230d      	movs	r3, #13
    7266:	18fc      	adds	r4, r7, r3
    7268:	230f      	movs	r3, #15
    726a:	18fb      	adds	r3, r7, r3
    726c:	781b      	ldrb	r3, [r3, #0]
    726e:	0018      	movs	r0, r3
    7270:	4b1a      	ldr	r3, [pc, #104]	; (72dc <spi_write_reg+0x114>)
    7272:	4798      	blx	r3
    7274:	0003      	movs	r3, r0
    7276:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    7278:	230d      	movs	r3, #13
    727a:	18fb      	adds	r3, r7, r3
    727c:	781b      	ldrb	r3, [r3, #0]
    727e:	b25b      	sxtb	r3, r3
    7280:	2b01      	cmp	r3, #1
    7282:	d01a      	beq.n	72ba <spi_write_reg+0xf2>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    7284:	23f2      	movs	r3, #242	; 0xf2
    7286:	33ff      	adds	r3, #255	; 0xff
    7288:	001a      	movs	r2, r3
    728a:	490f      	ldr	r1, [pc, #60]	; (72c8 <spi_write_reg+0x100>)
    728c:	4b0f      	ldr	r3, [pc, #60]	; (72cc <spi_write_reg+0x104>)
    728e:	0018      	movs	r0, r3
    7290:	4b0f      	ldr	r3, [pc, #60]	; (72d0 <spi_write_reg+0x108>)
    7292:	4798      	blx	r3
    7294:	687a      	ldr	r2, [r7, #4]
    7296:	4b12      	ldr	r3, [pc, #72]	; (72e0 <spi_write_reg+0x118>)
    7298:	0011      	movs	r1, r2
    729a:	0018      	movs	r0, r3
    729c:	4b0c      	ldr	r3, [pc, #48]	; (72d0 <spi_write_reg+0x108>)
    729e:	4798      	blx	r3
    72a0:	200d      	movs	r0, #13
    72a2:	4b0d      	ldr	r3, [pc, #52]	; (72d8 <spi_write_reg+0x110>)
    72a4:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    72a6:	2300      	movs	r3, #0
    72a8:	9300      	str	r3, [sp, #0]
    72aa:	2300      	movs	r3, #0
    72ac:	2200      	movs	r2, #0
    72ae:	2100      	movs	r1, #0
    72b0:	20cf      	movs	r0, #207	; 0xcf
    72b2:	4c04      	ldr	r4, [pc, #16]	; (72c4 <spi_write_reg+0xfc>)
    72b4:	47a0      	blx	r4
		return N_FAIL;
    72b6:	2300      	movs	r3, #0
    72b8:	e000      	b.n	72bc <spi_write_reg+0xf4>
	}

	return N_OK;
    72ba:	2301      	movs	r3, #1
	}

	return result;

#endif
}
    72bc:	0018      	movs	r0, r3
    72be:	46bd      	mov	sp, r7
    72c0:	b004      	add	sp, #16
    72c2:	bdb0      	pop	{r4, r5, r7, pc}
    72c4:	00006971 	.word	0x00006971
    72c8:	00013b98 	.word	0x00013b98
    72cc:	00013670 	.word	0x00013670
    72d0:	00011525 	.word	0x00011525
    72d4:	00013850 	.word	0x00013850
    72d8:	00011559 	.word	0x00011559
    72dc:	00006cb5 	.word	0x00006cb5
    72e0:	0001387c 	.word	0x0001387c

000072e4 <nm_spi_write>:

static sint8 nm_spi_write(uint32 addr, uint8 *buf, uint16 size)
{
    72e4:	b5b0      	push	{r4, r5, r7, lr}
    72e6:	b088      	sub	sp, #32
    72e8:	af02      	add	r7, sp, #8
    72ea:	60f8      	str	r0, [r7, #12]
    72ec:	60b9      	str	r1, [r7, #8]
    72ee:	1dbb      	adds	r3, r7, #6
    72f0:	801a      	strh	r2, [r3, #0]
	sint8 result;
	uint8 cmd = CMD_DMA_EXT_WRITE;
    72f2:	2317      	movs	r3, #23
    72f4:	18fb      	adds	r3, r7, r3
    72f6:	22c7      	movs	r2, #199	; 0xc7
    72f8:	701a      	strb	r2, [r3, #0]

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
    72fa:	1dbb      	adds	r3, r7, #6
    72fc:	881a      	ldrh	r2, [r3, #0]
    72fe:	2316      	movs	r3, #22
    7300:	18fc      	adds	r4, r7, r3
    7302:	68f9      	ldr	r1, [r7, #12]
    7304:	2317      	movs	r3, #23
    7306:	18fb      	adds	r3, r7, r3
    7308:	7818      	ldrb	r0, [r3, #0]
    730a:	2300      	movs	r3, #0
    730c:	9300      	str	r3, [sp, #0]
    730e:	0013      	movs	r3, r2
    7310:	2200      	movs	r2, #0
    7312:	4d37      	ldr	r5, [pc, #220]	; (73f0 <nm_spi_write+0x10c>)
    7314:	47a8      	blx	r5
    7316:	0003      	movs	r3, r0
    7318:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    731a:	2316      	movs	r3, #22
    731c:	18fb      	adds	r3, r7, r3
    731e:	781b      	ldrb	r3, [r3, #0]
    7320:	b25b      	sxtb	r3, r3
    7322:	2b01      	cmp	r3, #1
    7324:	d010      	beq.n	7348 <nm_spi_write+0x64>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    7326:	4a33      	ldr	r2, [pc, #204]	; (73f4 <nm_spi_write+0x110>)
    7328:	4933      	ldr	r1, [pc, #204]	; (73f8 <nm_spi_write+0x114>)
    732a:	4b34      	ldr	r3, [pc, #208]	; (73fc <nm_spi_write+0x118>)
    732c:	0018      	movs	r0, r3
    732e:	4b34      	ldr	r3, [pc, #208]	; (7400 <nm_spi_write+0x11c>)
    7330:	4798      	blx	r3
    7332:	68fa      	ldr	r2, [r7, #12]
    7334:	4b33      	ldr	r3, [pc, #204]	; (7404 <nm_spi_write+0x120>)
    7336:	0011      	movs	r1, r2
    7338:	0018      	movs	r0, r3
    733a:	4b31      	ldr	r3, [pc, #196]	; (7400 <nm_spi_write+0x11c>)
    733c:	4798      	blx	r3
    733e:	200d      	movs	r0, #13
    7340:	4b31      	ldr	r3, [pc, #196]	; (7408 <nm_spi_write+0x124>)
    7342:	4798      	blx	r3
		return N_FAIL;
    7344:	2300      	movs	r3, #0
    7346:	e04f      	b.n	73e8 <nm_spi_write+0x104>
	}

	result = spi_cmd_rsp(cmd);
    7348:	2316      	movs	r3, #22
    734a:	18fc      	adds	r4, r7, r3
    734c:	2317      	movs	r3, #23
    734e:	18fb      	adds	r3, r7, r3
    7350:	781b      	ldrb	r3, [r3, #0]
    7352:	0018      	movs	r0, r3
    7354:	4b2d      	ldr	r3, [pc, #180]	; (740c <nm_spi_write+0x128>)
    7356:	4798      	blx	r3
    7358:	0003      	movs	r3, r0
    735a:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    735c:	2316      	movs	r3, #22
    735e:	18fb      	adds	r3, r7, r3
    7360:	781b      	ldrb	r3, [r3, #0]
    7362:	b25b      	sxtb	r3, r3
    7364:	2b01      	cmp	r3, #1
    7366:	d018      	beq.n	739a <nm_spi_write+0xb6>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    7368:	4a29      	ldr	r2, [pc, #164]	; (7410 <nm_spi_write+0x12c>)
    736a:	4923      	ldr	r1, [pc, #140]	; (73f8 <nm_spi_write+0x114>)
    736c:	4b23      	ldr	r3, [pc, #140]	; (73fc <nm_spi_write+0x118>)
    736e:	0018      	movs	r0, r3
    7370:	4b23      	ldr	r3, [pc, #140]	; (7400 <nm_spi_write+0x11c>)
    7372:	4798      	blx	r3
    7374:	68fa      	ldr	r2, [r7, #12]
    7376:	4b27      	ldr	r3, [pc, #156]	; (7414 <nm_spi_write+0x130>)
    7378:	0011      	movs	r1, r2
    737a:	0018      	movs	r0, r3
    737c:	4b20      	ldr	r3, [pc, #128]	; (7400 <nm_spi_write+0x11c>)
    737e:	4798      	blx	r3
    7380:	200d      	movs	r0, #13
    7382:	4b21      	ldr	r3, [pc, #132]	; (7408 <nm_spi_write+0x124>)
    7384:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    7386:	2300      	movs	r3, #0
    7388:	9300      	str	r3, [sp, #0]
    738a:	2300      	movs	r3, #0
    738c:	2200      	movs	r2, #0
    738e:	2100      	movs	r1, #0
    7390:	20cf      	movs	r0, #207	; 0xcf
    7392:	4c17      	ldr	r4, [pc, #92]	; (73f0 <nm_spi_write+0x10c>)
    7394:	47a0      	blx	r4
		return N_FAIL;
    7396:	2300      	movs	r3, #0
    7398:	e026      	b.n	73e8 <nm_spi_write+0x104>
#endif

	/**
		Data
	**/
	result = spi_data_write(buf, size);
    739a:	2316      	movs	r3, #22
    739c:	18fc      	adds	r4, r7, r3
    739e:	1dbb      	adds	r3, r7, #6
    73a0:	881a      	ldrh	r2, [r3, #0]
    73a2:	68bb      	ldr	r3, [r7, #8]
    73a4:	0011      	movs	r1, r2
    73a6:	0018      	movs	r0, r3
    73a8:	4b1b      	ldr	r3, [pc, #108]	; (7418 <nm_spi_write+0x134>)
    73aa:	4798      	blx	r3
    73ac:	0003      	movs	r3, r0
    73ae:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    73b0:	2316      	movs	r3, #22
    73b2:	18fb      	adds	r3, r7, r3
    73b4:	781b      	ldrb	r3, [r3, #0]
    73b6:	b25b      	sxtb	r3, r3
    73b8:	2b01      	cmp	r3, #1
    73ba:	d014      	beq.n	73e6 <nm_spi_write+0x102>
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    73bc:	4a17      	ldr	r2, [pc, #92]	; (741c <nm_spi_write+0x138>)
    73be:	490e      	ldr	r1, [pc, #56]	; (73f8 <nm_spi_write+0x114>)
    73c0:	4b0e      	ldr	r3, [pc, #56]	; (73fc <nm_spi_write+0x118>)
    73c2:	0018      	movs	r0, r3
    73c4:	4b0e      	ldr	r3, [pc, #56]	; (7400 <nm_spi_write+0x11c>)
    73c6:	4798      	blx	r3
    73c8:	4b15      	ldr	r3, [pc, #84]	; (7420 <nm_spi_write+0x13c>)
    73ca:	0018      	movs	r0, r3
    73cc:	4b15      	ldr	r3, [pc, #84]	; (7424 <nm_spi_write+0x140>)
    73ce:	4798      	blx	r3
    73d0:	200d      	movs	r0, #13
    73d2:	4b0d      	ldr	r3, [pc, #52]	; (7408 <nm_spi_write+0x124>)
    73d4:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    73d6:	2300      	movs	r3, #0
    73d8:	9300      	str	r3, [sp, #0]
    73da:	2300      	movs	r3, #0
    73dc:	2200      	movs	r2, #0
    73de:	2100      	movs	r1, #0
    73e0:	20cf      	movs	r0, #207	; 0xcf
    73e2:	4c03      	ldr	r4, [pc, #12]	; (73f0 <nm_spi_write+0x10c>)
    73e4:	47a0      	blx	r4
	}

	return N_OK;
    73e6:	2301      	movs	r3, #1
}
    73e8:	0018      	movs	r0, r3
    73ea:	46bd      	mov	sp, r7
    73ec:	b006      	add	sp, #24
    73ee:	bdb0      	pop	{r4, r5, r7, pc}
    73f0:	00006971 	.word	0x00006971
    73f4:	0000020f 	.word	0x0000020f
    73f8:	00013ba8 	.word	0x00013ba8
    73fc:	00013670 	.word	0x00013670
    7400:	00011525 	.word	0x00011525
    7404:	000138b4 	.word	0x000138b4
    7408:	00011559 	.word	0x00011559
    740c:	00006cb5 	.word	0x00006cb5
    7410:	00000215 	.word	0x00000215
    7414:	000138e4 	.word	0x000138e4
    7418:	00006ff5 	.word	0x00006ff5
    741c:	00000226 	.word	0x00000226
    7420:	0001391c 	.word	0x0001391c
    7424:	00011645 	.word	0x00011645

00007428 <spi_read_reg>:

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    7428:	b5b0      	push	{r4, r5, r7, lr}
    742a:	b086      	sub	sp, #24
    742c:	af02      	add	r7, sp, #8
    742e:	6078      	str	r0, [r7, #4]
    7430:	6039      	str	r1, [r7, #0]
	sint8 result = N_OK;
    7432:	230d      	movs	r3, #13
    7434:	18fb      	adds	r3, r7, r3
    7436:	2201      	movs	r2, #1
    7438:	701a      	strb	r2, [r3, #0]
	uint8 cmd = CMD_SINGLE_READ;
    743a:	230f      	movs	r3, #15
    743c:	18fb      	adds	r3, r7, r3
    743e:	22ca      	movs	r2, #202	; 0xca
    7440:	701a      	strb	r2, [r3, #0]
	uint8 tmp[4];
	uint8 clockless = 0;
    7442:	230e      	movs	r3, #14
    7444:	18fb      	adds	r3, r7, r3
    7446:	2200      	movs	r2, #0
    7448:	701a      	strb	r2, [r3, #0]

	if (addr <= 0xff)
    744a:	687b      	ldr	r3, [r7, #4]
    744c:	2bff      	cmp	r3, #255	; 0xff
    744e:	d808      	bhi.n	7462 <spi_read_reg+0x3a>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
    7450:	230f      	movs	r3, #15
    7452:	18fb      	adds	r3, r7, r3
    7454:	22c4      	movs	r2, #196	; 0xc4
    7456:	701a      	strb	r2, [r3, #0]
		clockless = 1;
    7458:	230e      	movs	r3, #14
    745a:	18fb      	adds	r3, r7, r3
    745c:	2201      	movs	r2, #1
    745e:	701a      	strb	r2, [r3, #0]
    7460:	e007      	b.n	7472 <spi_read_reg+0x4a>
	}
	else
	{
		cmd = CMD_SINGLE_READ;
    7462:	230f      	movs	r3, #15
    7464:	18fb      	adds	r3, r7, r3
    7466:	22ca      	movs	r2, #202	; 0xca
    7468:	701a      	strb	r2, [r3, #0]
		clockless = 0;
    746a:	230e      	movs	r3, #14
    746c:	18fb      	adds	r3, r7, r3
    746e:	2200      	movs	r2, #0
    7470:	701a      	strb	r2, [r3, #0]
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    7472:	230d      	movs	r3, #13
    7474:	18fc      	adds	r4, r7, r3
    7476:	6879      	ldr	r1, [r7, #4]
    7478:	230f      	movs	r3, #15
    747a:	18fb      	adds	r3, r7, r3
    747c:	7818      	ldrb	r0, [r3, #0]
    747e:	230e      	movs	r3, #14
    7480:	18fb      	adds	r3, r7, r3
    7482:	781b      	ldrb	r3, [r3, #0]
    7484:	9300      	str	r3, [sp, #0]
    7486:	2304      	movs	r3, #4
    7488:	2200      	movs	r2, #0
    748a:	4d44      	ldr	r5, [pc, #272]	; (759c <spi_read_reg+0x174>)
    748c:	47a8      	blx	r5
    748e:	0003      	movs	r3, r0
    7490:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    7492:	230d      	movs	r3, #13
    7494:	18fb      	adds	r3, r7, r3
    7496:	781b      	ldrb	r3, [r3, #0]
    7498:	b25b      	sxtb	r3, r3
    749a:	2b01      	cmp	r3, #1
    749c:	d010      	beq.n	74c0 <spi_read_reg+0x98>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    749e:	4a40      	ldr	r2, [pc, #256]	; (75a0 <spi_read_reg+0x178>)
    74a0:	4940      	ldr	r1, [pc, #256]	; (75a4 <spi_read_reg+0x17c>)
    74a2:	4b41      	ldr	r3, [pc, #260]	; (75a8 <spi_read_reg+0x180>)
    74a4:	0018      	movs	r0, r3
    74a6:	4b41      	ldr	r3, [pc, #260]	; (75ac <spi_read_reg+0x184>)
    74a8:	4798      	blx	r3
    74aa:	687a      	ldr	r2, [r7, #4]
    74ac:	4b40      	ldr	r3, [pc, #256]	; (75b0 <spi_read_reg+0x188>)
    74ae:	0011      	movs	r1, r2
    74b0:	0018      	movs	r0, r3
    74b2:	4b3e      	ldr	r3, [pc, #248]	; (75ac <spi_read_reg+0x184>)
    74b4:	4798      	blx	r3
    74b6:	200d      	movs	r0, #13
    74b8:	4b3e      	ldr	r3, [pc, #248]	; (75b4 <spi_read_reg+0x18c>)
    74ba:	4798      	blx	r3
		return N_FAIL;
    74bc:	2300      	movs	r3, #0
    74be:	e068      	b.n	7592 <spi_read_reg+0x16a>
	}

	result = spi_cmd_rsp(cmd);
    74c0:	230d      	movs	r3, #13
    74c2:	18fc      	adds	r4, r7, r3
    74c4:	230f      	movs	r3, #15
    74c6:	18fb      	adds	r3, r7, r3
    74c8:	781b      	ldrb	r3, [r3, #0]
    74ca:	0018      	movs	r0, r3
    74cc:	4b3a      	ldr	r3, [pc, #232]	; (75b8 <spi_read_reg+0x190>)
    74ce:	4798      	blx	r3
    74d0:	0003      	movs	r3, r0
    74d2:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    74d4:	230d      	movs	r3, #13
    74d6:	18fb      	adds	r3, r7, r3
    74d8:	781b      	ldrb	r3, [r3, #0]
    74da:	b25b      	sxtb	r3, r3
    74dc:	2b01      	cmp	r3, #1
    74de:	d018      	beq.n	7512 <spi_read_reg+0xea>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    74e0:	4a36      	ldr	r2, [pc, #216]	; (75bc <spi_read_reg+0x194>)
    74e2:	4930      	ldr	r1, [pc, #192]	; (75a4 <spi_read_reg+0x17c>)
    74e4:	4b30      	ldr	r3, [pc, #192]	; (75a8 <spi_read_reg+0x180>)
    74e6:	0018      	movs	r0, r3
    74e8:	4b30      	ldr	r3, [pc, #192]	; (75ac <spi_read_reg+0x184>)
    74ea:	4798      	blx	r3
    74ec:	687a      	ldr	r2, [r7, #4]
    74ee:	4b34      	ldr	r3, [pc, #208]	; (75c0 <spi_read_reg+0x198>)
    74f0:	0011      	movs	r1, r2
    74f2:	0018      	movs	r0, r3
    74f4:	4b2d      	ldr	r3, [pc, #180]	; (75ac <spi_read_reg+0x184>)
    74f6:	4798      	blx	r3
    74f8:	200d      	movs	r0, #13
    74fa:	4b2e      	ldr	r3, [pc, #184]	; (75b4 <spi_read_reg+0x18c>)
    74fc:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    74fe:	2300      	movs	r3, #0
    7500:	9300      	str	r3, [sp, #0]
    7502:	2300      	movs	r3, #0
    7504:	2200      	movs	r2, #0
    7506:	2100      	movs	r1, #0
    7508:	20cf      	movs	r0, #207	; 0xcf
    750a:	4c24      	ldr	r4, [pc, #144]	; (759c <spi_read_reg+0x174>)
    750c:	47a0      	blx	r4
		return N_FAIL;
    750e:	2300      	movs	r3, #0
    7510:	e03f      	b.n	7592 <spi_read_reg+0x16a>
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    7512:	230d      	movs	r3, #13
    7514:	18fc      	adds	r4, r7, r3
    7516:	230e      	movs	r3, #14
    7518:	18fb      	adds	r3, r7, r3
    751a:	781a      	ldrb	r2, [r3, #0]
    751c:	2308      	movs	r3, #8
    751e:	18fb      	adds	r3, r7, r3
    7520:	2104      	movs	r1, #4
    7522:	0018      	movs	r0, r3
    7524:	4b27      	ldr	r3, [pc, #156]	; (75c4 <spi_read_reg+0x19c>)
    7526:	4798      	blx	r3
    7528:	0003      	movs	r3, r0
    752a:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    752c:	230d      	movs	r3, #13
    752e:	18fb      	adds	r3, r7, r3
    7530:	781b      	ldrb	r3, [r3, #0]
    7532:	b25b      	sxtb	r3, r3
    7534:	2b01      	cmp	r3, #1
    7536:	d016      	beq.n	7566 <spi_read_reg+0x13e>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    7538:	4a23      	ldr	r2, [pc, #140]	; (75c8 <spi_read_reg+0x1a0>)
    753a:	491a      	ldr	r1, [pc, #104]	; (75a4 <spi_read_reg+0x17c>)
    753c:	4b1a      	ldr	r3, [pc, #104]	; (75a8 <spi_read_reg+0x180>)
    753e:	0018      	movs	r0, r3
    7540:	4b1a      	ldr	r3, [pc, #104]	; (75ac <spi_read_reg+0x184>)
    7542:	4798      	blx	r3
    7544:	4b21      	ldr	r3, [pc, #132]	; (75cc <spi_read_reg+0x1a4>)
    7546:	0018      	movs	r0, r3
    7548:	4b21      	ldr	r3, [pc, #132]	; (75d0 <spi_read_reg+0x1a8>)
    754a:	4798      	blx	r3
    754c:	200d      	movs	r0, #13
    754e:	4b19      	ldr	r3, [pc, #100]	; (75b4 <spi_read_reg+0x18c>)
    7550:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    7552:	2300      	movs	r3, #0
    7554:	9300      	str	r3, [sp, #0]
    7556:	2300      	movs	r3, #0
    7558:	2200      	movs	r2, #0
    755a:	2100      	movs	r1, #0
    755c:	20cf      	movs	r0, #207	; 0xcf
    755e:	4c0f      	ldr	r4, [pc, #60]	; (759c <spi_read_reg+0x174>)
    7560:	47a0      	blx	r4
		return N_FAIL;
    7562:	2300      	movs	r3, #0
    7564:	e015      	b.n	7592 <spi_read_reg+0x16a>
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
    7566:	2308      	movs	r3, #8
    7568:	18fb      	adds	r3, r7, r3
    756a:	781b      	ldrb	r3, [r3, #0]
    756c:	001a      	movs	r2, r3
		((uint32)tmp[1] << 8) |
    756e:	2308      	movs	r3, #8
    7570:	18fb      	adds	r3, r7, r3
    7572:	785b      	ldrb	r3, [r3, #1]
    7574:	021b      	lsls	r3, r3, #8
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
    7576:	431a      	orrs	r2, r3
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
    7578:	2308      	movs	r3, #8
    757a:	18fb      	adds	r3, r7, r3
    757c:	789b      	ldrb	r3, [r3, #2]
    757e:	041b      	lsls	r3, r3, #16
	}

#endif

	*u32data = tmp[0] |
		((uint32)tmp[1] << 8) |
    7580:	431a      	orrs	r2, r3
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);
    7582:	2308      	movs	r3, #8
    7584:	18fb      	adds	r3, r7, r3
    7586:	78db      	ldrb	r3, [r3, #3]
    7588:	061b      	lsls	r3, r3, #24

#endif

	*u32data = tmp[0] |
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
    758a:	431a      	orrs	r2, r3
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
    758c:	683b      	ldr	r3, [r7, #0]
    758e:	601a      	str	r2, [r3, #0]
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);

	return N_OK;
    7590:	2301      	movs	r3, #1
}
    7592:	0018      	movs	r0, r3
    7594:	46bd      	mov	sp, r7
    7596:	b004      	add	sp, #16
    7598:	bdb0      	pop	{r4, r5, r7, pc}
    759a:	46c0      	nop			; (mov r8, r8)
    759c:	00006971 	.word	0x00006971
    75a0:	00000245 	.word	0x00000245
    75a4:	00013bb8 	.word	0x00013bb8
    75a8:	00013670 	.word	0x00013670
    75ac:	00011525 	.word	0x00011525
    75b0:	00013944 	.word	0x00013944
    75b4:	00011559 	.word	0x00011559
    75b8:	00006cb5 	.word	0x00006cb5
    75bc:	0000024b 	.word	0x0000024b
    75c0:	00013970 	.word	0x00013970
    75c4:	00006df1 	.word	0x00006df1
    75c8:	00000253 	.word	0x00000253
    75cc:	000139a4 	.word	0x000139a4
    75d0:	00011645 	.word	0x00011645

000075d4 <nm_spi_read>:

static sint8 nm_spi_read(uint32 addr, uint8 *buf, uint16 size)
{
    75d4:	b5b0      	push	{r4, r5, r7, lr}
    75d6:	b088      	sub	sp, #32
    75d8:	af02      	add	r7, sp, #8
    75da:	60f8      	str	r0, [r7, #12]
    75dc:	60b9      	str	r1, [r7, #8]
    75de:	1dbb      	adds	r3, r7, #6
    75e0:	801a      	strh	r2, [r3, #0]
	uint8 cmd = CMD_DMA_EXT_READ;
    75e2:	2317      	movs	r3, #23
    75e4:	18fb      	adds	r3, r7, r3
    75e6:	22c8      	movs	r2, #200	; 0xc8
    75e8:	701a      	strb	r2, [r3, #0]

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
    75ea:	1dbb      	adds	r3, r7, #6
    75ec:	881a      	ldrh	r2, [r3, #0]
    75ee:	2316      	movs	r3, #22
    75f0:	18fc      	adds	r4, r7, r3
    75f2:	68f9      	ldr	r1, [r7, #12]
    75f4:	2317      	movs	r3, #23
    75f6:	18fb      	adds	r3, r7, r3
    75f8:	7818      	ldrb	r0, [r3, #0]
    75fa:	2300      	movs	r3, #0
    75fc:	9300      	str	r3, [sp, #0]
    75fe:	0013      	movs	r3, r2
    7600:	2200      	movs	r2, #0
    7602:	4d39      	ldr	r5, [pc, #228]	; (76e8 <nm_spi_read+0x114>)
    7604:	47a8      	blx	r5
    7606:	0003      	movs	r3, r0
    7608:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    760a:	2316      	movs	r3, #22
    760c:	18fb      	adds	r3, r7, r3
    760e:	781b      	ldrb	r3, [r3, #0]
    7610:	b25b      	sxtb	r3, r3
    7612:	2b01      	cmp	r3, #1
    7614:	d011      	beq.n	763a <nm_spi_read+0x66>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    7616:	239d      	movs	r3, #157	; 0x9d
    7618:	009a      	lsls	r2, r3, #2
    761a:	4934      	ldr	r1, [pc, #208]	; (76ec <nm_spi_read+0x118>)
    761c:	4b34      	ldr	r3, [pc, #208]	; (76f0 <nm_spi_read+0x11c>)
    761e:	0018      	movs	r0, r3
    7620:	4b34      	ldr	r3, [pc, #208]	; (76f4 <nm_spi_read+0x120>)
    7622:	4798      	blx	r3
    7624:	68fa      	ldr	r2, [r7, #12]
    7626:	4b34      	ldr	r3, [pc, #208]	; (76f8 <nm_spi_read+0x124>)
    7628:	0011      	movs	r1, r2
    762a:	0018      	movs	r0, r3
    762c:	4b31      	ldr	r3, [pc, #196]	; (76f4 <nm_spi_read+0x120>)
    762e:	4798      	blx	r3
    7630:	200d      	movs	r0, #13
    7632:	4b32      	ldr	r3, [pc, #200]	; (76fc <nm_spi_read+0x128>)
    7634:	4798      	blx	r3
		return N_FAIL;
    7636:	2300      	movs	r3, #0
    7638:	e052      	b.n	76e0 <nm_spi_read+0x10c>
	}

	result = spi_cmd_rsp(cmd);
    763a:	2316      	movs	r3, #22
    763c:	18fc      	adds	r4, r7, r3
    763e:	2317      	movs	r3, #23
    7640:	18fb      	adds	r3, r7, r3
    7642:	781b      	ldrb	r3, [r3, #0]
    7644:	0018      	movs	r0, r3
    7646:	4b2e      	ldr	r3, [pc, #184]	; (7700 <nm_spi_read+0x12c>)
    7648:	4798      	blx	r3
    764a:	0003      	movs	r3, r0
    764c:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    764e:	2316      	movs	r3, #22
    7650:	18fb      	adds	r3, r7, r3
    7652:	781b      	ldrb	r3, [r3, #0]
    7654:	b25b      	sxtb	r3, r3
    7656:	2b01      	cmp	r3, #1
    7658:	d018      	beq.n	768c <nm_spi_read+0xb8>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    765a:	4a2a      	ldr	r2, [pc, #168]	; (7704 <nm_spi_read+0x130>)
    765c:	4923      	ldr	r1, [pc, #140]	; (76ec <nm_spi_read+0x118>)
    765e:	4b24      	ldr	r3, [pc, #144]	; (76f0 <nm_spi_read+0x11c>)
    7660:	0018      	movs	r0, r3
    7662:	4b24      	ldr	r3, [pc, #144]	; (76f4 <nm_spi_read+0x120>)
    7664:	4798      	blx	r3
    7666:	68fa      	ldr	r2, [r7, #12]
    7668:	4b27      	ldr	r3, [pc, #156]	; (7708 <nm_spi_read+0x134>)
    766a:	0011      	movs	r1, r2
    766c:	0018      	movs	r0, r3
    766e:	4b21      	ldr	r3, [pc, #132]	; (76f4 <nm_spi_read+0x120>)
    7670:	4798      	blx	r3
    7672:	200d      	movs	r0, #13
    7674:	4b21      	ldr	r3, [pc, #132]	; (76fc <nm_spi_read+0x128>)
    7676:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    7678:	2300      	movs	r3, #0
    767a:	9300      	str	r3, [sp, #0]
    767c:	2300      	movs	r3, #0
    767e:	2200      	movs	r2, #0
    7680:	2100      	movs	r1, #0
    7682:	20cf      	movs	r0, #207	; 0xcf
    7684:	4c18      	ldr	r4, [pc, #96]	; (76e8 <nm_spi_read+0x114>)
    7686:	47a0      	blx	r4
		return N_FAIL;
    7688:	2300      	movs	r3, #0
    768a:	e029      	b.n	76e0 <nm_spi_read+0x10c>
	}

	/**
		Data
	**/
	result = spi_data_read(buf, size,0);
    768c:	2316      	movs	r3, #22
    768e:	18fc      	adds	r4, r7, r3
    7690:	1dbb      	adds	r3, r7, #6
    7692:	8819      	ldrh	r1, [r3, #0]
    7694:	68bb      	ldr	r3, [r7, #8]
    7696:	2200      	movs	r2, #0
    7698:	0018      	movs	r0, r3
    769a:	4b1c      	ldr	r3, [pc, #112]	; (770c <nm_spi_read+0x138>)
    769c:	4798      	blx	r3
    769e:	0003      	movs	r3, r0
    76a0:	7023      	strb	r3, [r4, #0]
	if (result != N_OK) {
    76a2:	2316      	movs	r3, #22
    76a4:	18fb      	adds	r3, r7, r3
    76a6:	781b      	ldrb	r3, [r3, #0]
    76a8:	b25b      	sxtb	r3, r3
    76aa:	2b01      	cmp	r3, #1
    76ac:	d017      	beq.n	76de <nm_spi_read+0x10a>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    76ae:	23a1      	movs	r3, #161	; 0xa1
    76b0:	009a      	lsls	r2, r3, #2
    76b2:	490e      	ldr	r1, [pc, #56]	; (76ec <nm_spi_read+0x118>)
    76b4:	4b0e      	ldr	r3, [pc, #56]	; (76f0 <nm_spi_read+0x11c>)
    76b6:	0018      	movs	r0, r3
    76b8:	4b0e      	ldr	r3, [pc, #56]	; (76f4 <nm_spi_read+0x120>)
    76ba:	4798      	blx	r3
    76bc:	4b14      	ldr	r3, [pc, #80]	; (7710 <nm_spi_read+0x13c>)
    76be:	0018      	movs	r0, r3
    76c0:	4b14      	ldr	r3, [pc, #80]	; (7714 <nm_spi_read+0x140>)
    76c2:	4798      	blx	r3
    76c4:	200d      	movs	r0, #13
    76c6:	4b0d      	ldr	r3, [pc, #52]	; (76fc <nm_spi_read+0x128>)
    76c8:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    76ca:	2300      	movs	r3, #0
    76cc:	9300      	str	r3, [sp, #0]
    76ce:	2300      	movs	r3, #0
    76d0:	2200      	movs	r2, #0
    76d2:	2100      	movs	r1, #0
    76d4:	20cf      	movs	r0, #207	; 0xcf
    76d6:	4c04      	ldr	r4, [pc, #16]	; (76e8 <nm_spi_read+0x114>)
    76d8:	47a0      	blx	r4
		return N_FAIL;
    76da:	2300      	movs	r3, #0
    76dc:	e000      	b.n	76e0 <nm_spi_read+0x10c>
			M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", addr);
			return N_FAIL;
		}
#endif

	return N_OK;
    76de:	2301      	movs	r3, #1
}
    76e0:	0018      	movs	r0, r3
    76e2:	46bd      	mov	sp, r7
    76e4:	b006      	add	sp, #24
    76e6:	bdb0      	pop	{r4, r5, r7, pc}
    76e8:	00006971 	.word	0x00006971
    76ec:	00013bc8 	.word	0x00013bc8
    76f0:	00013670 	.word	0x00013670
    76f4:	00011525 	.word	0x00011525
    76f8:	000139c4 	.word	0x000139c4
    76fc:	00011559 	.word	0x00011559
    7700:	00006cb5 	.word	0x00006cb5
    7704:	0000027a 	.word	0x0000027a
    7708:	000139f4 	.word	0x000139f4
    770c:	00006df1 	.word	0x00006df1
    7710:	00013a2c 	.word	0x00013a2c
    7714:	00011645 	.word	0x00011645

00007718 <spi_init_pkt_sz>:
	Bus interfaces

********************************************/

static void spi_init_pkt_sz(void)
{
    7718:	b580      	push	{r7, lr}
    771a:	b082      	sub	sp, #8
    771c:	af00      	add	r7, sp, #0
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    771e:	4b0c      	ldr	r3, [pc, #48]	; (7750 <spi_init_pkt_sz+0x38>)
    7720:	0018      	movs	r0, r3
    7722:	4b0c      	ldr	r3, [pc, #48]	; (7754 <spi_init_pkt_sz+0x3c>)
    7724:	4798      	blx	r3
    7726:	0003      	movs	r3, r0
    7728:	607b      	str	r3, [r7, #4]
	val32 &= ~(0x7 << 4);
    772a:	687b      	ldr	r3, [r7, #4]
    772c:	2270      	movs	r2, #112	; 0x70
    772e:	4393      	bics	r3, r2
    7730:	607b      	str	r3, [r7, #4]
	case 256:  val32 |= (0 << 4); break;
	case 512:  val32 |= (1 << 4); break;
	case 1024: val32 |= (2 << 4); break;
	case 2048: val32 |= (3 << 4); break;
	case 4096: val32 |= (4 << 4); break;
	case 8192: val32 |= (5 << 4); break;
    7732:	687b      	ldr	r3, [r7, #4]
    7734:	2250      	movs	r2, #80	; 0x50
    7736:	4313      	orrs	r3, r2
    7738:	607b      	str	r3, [r7, #4]
    773a:	46c0      	nop			; (mov r8, r8)

	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    773c:	687b      	ldr	r3, [r7, #4]
    773e:	4a04      	ldr	r2, [pc, #16]	; (7750 <spi_init_pkt_sz+0x38>)
    7740:	0019      	movs	r1, r3
    7742:	0010      	movs	r0, r2
    7744:	4b04      	ldr	r3, [pc, #16]	; (7758 <spi_init_pkt_sz+0x40>)
    7746:	4798      	blx	r3
}
    7748:	46c0      	nop			; (mov r8, r8)
    774a:	46bd      	mov	sp, r7
    774c:	b002      	add	sp, #8
    774e:	bd80      	pop	{r7, pc}
    7750:	0000e824 	.word	0x0000e824
    7754:	000078bd 	.word	0x000078bd
    7758:	00007931 	.word	0x00007931

0000775c <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
    775c:	b580      	push	{r7, lr}
    775e:	b082      	sub	sp, #8
    7760:	af00      	add	r7, sp, #0
	uint32 chipid;
	uint32 reg =0;
    7762:	2300      	movs	r3, #0
    7764:	603b      	str	r3, [r7, #0]

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
    7766:	4b3f      	ldr	r3, [pc, #252]	; (7864 <nm_spi_init+0x108>)
    7768:	2200      	movs	r2, #0
    776a:	701a      	strb	r2, [r3, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    776c:	003b      	movs	r3, r7
    776e:	4a3e      	ldr	r2, [pc, #248]	; (7868 <nm_spi_init+0x10c>)
    7770:	0019      	movs	r1, r3
    7772:	0010      	movs	r0, r2
    7774:	4b3d      	ldr	r3, [pc, #244]	; (786c <nm_spi_init+0x110>)
    7776:	4798      	blx	r3
    7778:	1e03      	subs	r3, r0, #0
    777a:	d127      	bne.n	77cc <nm_spi_init+0x70>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
    777c:	4b39      	ldr	r3, [pc, #228]	; (7864 <nm_spi_init+0x108>)
    777e:	2201      	movs	r2, #1
    7780:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    7782:	4a3b      	ldr	r2, [pc, #236]	; (7870 <nm_spi_init+0x114>)
    7784:	493b      	ldr	r1, [pc, #236]	; (7874 <nm_spi_init+0x118>)
    7786:	4b3c      	ldr	r3, [pc, #240]	; (7878 <nm_spi_init+0x11c>)
    7788:	0018      	movs	r0, r3
    778a:	4b3c      	ldr	r3, [pc, #240]	; (787c <nm_spi_init+0x120>)
    778c:	4798      	blx	r3
    778e:	4b3c      	ldr	r3, [pc, #240]	; (7880 <nm_spi_init+0x124>)
    7790:	0018      	movs	r0, r3
    7792:	4b3c      	ldr	r3, [pc, #240]	; (7884 <nm_spi_init+0x128>)
    7794:	4798      	blx	r3
    7796:	200d      	movs	r0, #13
    7798:	4b3b      	ldr	r3, [pc, #236]	; (7888 <nm_spi_init+0x12c>)
    779a:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    779c:	003b      	movs	r3, r7
    779e:	4a32      	ldr	r2, [pc, #200]	; (7868 <nm_spi_init+0x10c>)
    77a0:	0019      	movs	r1, r3
    77a2:	0010      	movs	r0, r2
    77a4:	4b31      	ldr	r3, [pc, #196]	; (786c <nm_spi_init+0x110>)
    77a6:	4798      	blx	r3
    77a8:	1e03      	subs	r3, r0, #0
    77aa:	d10f      	bne.n	77cc <nm_spi_init+0x70>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    77ac:	23b2      	movs	r3, #178	; 0xb2
    77ae:	009a      	lsls	r2, r3, #2
    77b0:	4930      	ldr	r1, [pc, #192]	; (7874 <nm_spi_init+0x118>)
    77b2:	4b31      	ldr	r3, [pc, #196]	; (7878 <nm_spi_init+0x11c>)
    77b4:	0018      	movs	r0, r3
    77b6:	4b31      	ldr	r3, [pc, #196]	; (787c <nm_spi_init+0x120>)
    77b8:	4798      	blx	r3
    77ba:	4b34      	ldr	r3, [pc, #208]	; (788c <nm_spi_init+0x130>)
    77bc:	0018      	movs	r0, r3
    77be:	4b31      	ldr	r3, [pc, #196]	; (7884 <nm_spi_init+0x128>)
    77c0:	4798      	blx	r3
    77c2:	200d      	movs	r0, #13
    77c4:	4b30      	ldr	r3, [pc, #192]	; (7888 <nm_spi_init+0x12c>)
    77c6:	4798      	blx	r3
			return 0;
    77c8:	2300      	movs	r3, #0
    77ca:	e046      	b.n	785a <nm_spi_init+0xfe>
		}
	}
	if(gu8Crc_off == 0)
    77cc:	4b25      	ldr	r3, [pc, #148]	; (7864 <nm_spi_init+0x108>)
    77ce:	781b      	ldrb	r3, [r3, #0]
    77d0:	2b00      	cmp	r3, #0
    77d2:	d125      	bne.n	7820 <nm_spi_init+0xc4>
	{
		reg &= ~0xc;	/* disable crc checking */
    77d4:	683b      	ldr	r3, [r7, #0]
    77d6:	220c      	movs	r2, #12
    77d8:	4393      	bics	r3, r2
    77da:	603b      	str	r3, [r7, #0]
		reg &= ~0x70;
    77dc:	683b      	ldr	r3, [r7, #0]
    77de:	2270      	movs	r2, #112	; 0x70
    77e0:	4393      	bics	r3, r2
    77e2:	603b      	str	r3, [r7, #0]
		reg |= (0x5 << 4);
    77e4:	683b      	ldr	r3, [r7, #0]
    77e6:	2250      	movs	r2, #80	; 0x50
    77e8:	4313      	orrs	r3, r2
    77ea:	603b      	str	r3, [r7, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    77ec:	683b      	ldr	r3, [r7, #0]
    77ee:	4a1e      	ldr	r2, [pc, #120]	; (7868 <nm_spi_init+0x10c>)
    77f0:	0019      	movs	r1, r3
    77f2:	0010      	movs	r0, r2
    77f4:	4b26      	ldr	r3, [pc, #152]	; (7890 <nm_spi_init+0x134>)
    77f6:	4798      	blx	r3
    77f8:	1e03      	subs	r3, r0, #0
    77fa:	d10e      	bne.n	781a <nm_spi_init+0xbe>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    77fc:	4a25      	ldr	r2, [pc, #148]	; (7894 <nm_spi_init+0x138>)
    77fe:	491d      	ldr	r1, [pc, #116]	; (7874 <nm_spi_init+0x118>)
    7800:	4b1d      	ldr	r3, [pc, #116]	; (7878 <nm_spi_init+0x11c>)
    7802:	0018      	movs	r0, r3
    7804:	4b1d      	ldr	r3, [pc, #116]	; (787c <nm_spi_init+0x120>)
    7806:	4798      	blx	r3
    7808:	4b23      	ldr	r3, [pc, #140]	; (7898 <nm_spi_init+0x13c>)
    780a:	0018      	movs	r0, r3
    780c:	4b1d      	ldr	r3, [pc, #116]	; (7884 <nm_spi_init+0x128>)
    780e:	4798      	blx	r3
    7810:	200d      	movs	r0, #13
    7812:	4b1d      	ldr	r3, [pc, #116]	; (7888 <nm_spi_init+0x12c>)
    7814:	4798      	blx	r3
			return 0;
    7816:	2300      	movs	r3, #0
    7818:	e01f      	b.n	785a <nm_spi_init+0xfe>
		}
		gu8Crc_off = 1;
    781a:	4b12      	ldr	r3, [pc, #72]	; (7864 <nm_spi_init+0x108>)
    781c:	2201      	movs	r2, #1
    781e:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
    7820:	1d3a      	adds	r2, r7, #4
    7822:	2380      	movs	r3, #128	; 0x80
    7824:	015b      	lsls	r3, r3, #5
    7826:	0011      	movs	r1, r2
    7828:	0018      	movs	r0, r3
    782a:	4b10      	ldr	r3, [pc, #64]	; (786c <nm_spi_init+0x110>)
    782c:	4798      	blx	r3
    782e:	1e03      	subs	r3, r0, #0
    7830:	d110      	bne.n	7854 <nm_spi_init+0xf8>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    7832:	23b7      	movs	r3, #183	; 0xb7
    7834:	009a      	lsls	r2, r3, #2
    7836:	490f      	ldr	r1, [pc, #60]	; (7874 <nm_spi_init+0x118>)
    7838:	4b0f      	ldr	r3, [pc, #60]	; (7878 <nm_spi_init+0x11c>)
    783a:	0018      	movs	r0, r3
    783c:	4b0f      	ldr	r3, [pc, #60]	; (787c <nm_spi_init+0x120>)
    783e:	4798      	blx	r3
    7840:	4b16      	ldr	r3, [pc, #88]	; (789c <nm_spi_init+0x140>)
    7842:	0018      	movs	r0, r3
    7844:	4b0f      	ldr	r3, [pc, #60]	; (7884 <nm_spi_init+0x128>)
    7846:	4798      	blx	r3
    7848:	200d      	movs	r0, #13
    784a:	4b0f      	ldr	r3, [pc, #60]	; (7888 <nm_spi_init+0x12c>)
    784c:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    784e:	2306      	movs	r3, #6
    7850:	425b      	negs	r3, r3
    7852:	e002      	b.n	785a <nm_spi_init+0xfe>
	}

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();
    7854:	4b12      	ldr	r3, [pc, #72]	; (78a0 <nm_spi_init+0x144>)
    7856:	4798      	blx	r3


	return M2M_SUCCESS;
    7858:	2300      	movs	r3, #0
}
    785a:	0018      	movs	r0, r3
    785c:	46bd      	mov	sp, r7
    785e:	b002      	add	sp, #8
    7860:	bd80      	pop	{r7, pc}
    7862:	46c0      	nop			; (mov r8, r8)
    7864:	2000010c 	.word	0x2000010c
    7868:	0000e824 	.word	0x0000e824
    786c:	00007429 	.word	0x00007429
    7870:	000002c5 	.word	0x000002c5
    7874:	00013bd4 	.word	0x00013bd4
    7878:	00013670 	.word	0x00013670
    787c:	00011525 	.word	0x00011525
    7880:	00013a54 	.word	0x00013a54
    7884:	00011645 	.word	0x00011645
    7888:	00011559 	.word	0x00011559
    788c:	00013aa4 	.word	0x00013aa4
    7890:	000071c9 	.word	0x000071c9
    7894:	000002d2 	.word	0x000002d2
    7898:	00013ad0 	.word	0x00013ad0
    789c:	00013b04 	.word	0x00013b04
    78a0:	00007719 	.word	0x00007719

000078a4 <nm_spi_deinit>:
*	@author	Samer Sarhan
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
    78a4:	b580      	push	{r7, lr}
    78a6:	af00      	add	r7, sp, #0
	gu8Crc_off = 0;
    78a8:	4b03      	ldr	r3, [pc, #12]	; (78b8 <nm_spi_deinit+0x14>)
    78aa:	2200      	movs	r2, #0
    78ac:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
    78ae:	2300      	movs	r3, #0
}
    78b0:	0018      	movs	r0, r3
    78b2:	46bd      	mov	sp, r7
    78b4:	bd80      	pop	{r7, pc}
    78b6:	46c0      	nop			; (mov r8, r8)
    78b8:	2000010c 	.word	0x2000010c

000078bc <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    78bc:	b580      	push	{r7, lr}
    78be:	b084      	sub	sp, #16
    78c0:	af00      	add	r7, sp, #0
    78c2:	6078      	str	r0, [r7, #4]
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    78c4:	230c      	movs	r3, #12
    78c6:	18fa      	adds	r2, r7, r3
    78c8:	687b      	ldr	r3, [r7, #4]
    78ca:	0011      	movs	r1, r2
    78cc:	0018      	movs	r0, r3
    78ce:	4b03      	ldr	r3, [pc, #12]	; (78dc <nm_spi_read_reg+0x20>)
    78d0:	4798      	blx	r3

	return u32Val;
    78d2:	68fb      	ldr	r3, [r7, #12]
}
    78d4:	0018      	movs	r0, r3
    78d6:	46bd      	mov	sp, r7
    78d8:	b004      	add	sp, #16
    78da:	bd80      	pop	{r7, pc}
    78dc:	00007429 	.word	0x00007429

000078e0 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    78e0:	b590      	push	{r4, r7, lr}
    78e2:	b085      	sub	sp, #20
    78e4:	af00      	add	r7, sp, #0
    78e6:	6078      	str	r0, [r7, #4]
    78e8:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    78ea:	230f      	movs	r3, #15
    78ec:	18fc      	adds	r4, r7, r3
    78ee:	683a      	ldr	r2, [r7, #0]
    78f0:	687b      	ldr	r3, [r7, #4]
    78f2:	0011      	movs	r1, r2
    78f4:	0018      	movs	r0, r3
    78f6:	4b0d      	ldr	r3, [pc, #52]	; (792c <nm_spi_read_reg_with_ret+0x4c>)
    78f8:	4798      	blx	r3
    78fa:	0003      	movs	r3, r0
    78fc:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    78fe:	230f      	movs	r3, #15
    7900:	18fb      	adds	r3, r7, r3
    7902:	781b      	ldrb	r3, [r3, #0]
    7904:	b25b      	sxtb	r3, r3
    7906:	2b01      	cmp	r3, #1
    7908:	d104      	bne.n	7914 <nm_spi_read_reg_with_ret+0x34>
    790a:	230f      	movs	r3, #15
    790c:	18fb      	adds	r3, r7, r3
    790e:	2200      	movs	r2, #0
    7910:	701a      	strb	r2, [r3, #0]
    7912:	e003      	b.n	791c <nm_spi_read_reg_with_ret+0x3c>
	else s8Ret = M2M_ERR_BUS_FAIL;
    7914:	230f      	movs	r3, #15
    7916:	18fb      	adds	r3, r7, r3
    7918:	22fa      	movs	r2, #250	; 0xfa
    791a:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    791c:	230f      	movs	r3, #15
    791e:	18fb      	adds	r3, r7, r3
    7920:	781b      	ldrb	r3, [r3, #0]
    7922:	b25b      	sxtb	r3, r3
}
    7924:	0018      	movs	r0, r3
    7926:	46bd      	mov	sp, r7
    7928:	b005      	add	sp, #20
    792a:	bd90      	pop	{r4, r7, pc}
    792c:	00007429 	.word	0x00007429

00007930 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    7930:	b590      	push	{r4, r7, lr}
    7932:	b085      	sub	sp, #20
    7934:	af00      	add	r7, sp, #0
    7936:	6078      	str	r0, [r7, #4]
    7938:	6039      	str	r1, [r7, #0]
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    793a:	230f      	movs	r3, #15
    793c:	18fc      	adds	r4, r7, r3
    793e:	683a      	ldr	r2, [r7, #0]
    7940:	687b      	ldr	r3, [r7, #4]
    7942:	0011      	movs	r1, r2
    7944:	0018      	movs	r0, r3
    7946:	4b0d      	ldr	r3, [pc, #52]	; (797c <nm_spi_write_reg+0x4c>)
    7948:	4798      	blx	r3
    794a:	0003      	movs	r3, r0
    794c:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    794e:	230f      	movs	r3, #15
    7950:	18fb      	adds	r3, r7, r3
    7952:	781b      	ldrb	r3, [r3, #0]
    7954:	b25b      	sxtb	r3, r3
    7956:	2b01      	cmp	r3, #1
    7958:	d104      	bne.n	7964 <nm_spi_write_reg+0x34>
    795a:	230f      	movs	r3, #15
    795c:	18fb      	adds	r3, r7, r3
    795e:	2200      	movs	r2, #0
    7960:	701a      	strb	r2, [r3, #0]
    7962:	e003      	b.n	796c <nm_spi_write_reg+0x3c>
	else s8Ret = M2M_ERR_BUS_FAIL;
    7964:	230f      	movs	r3, #15
    7966:	18fb      	adds	r3, r7, r3
    7968:	22fa      	movs	r2, #250	; 0xfa
    796a:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    796c:	230f      	movs	r3, #15
    796e:	18fb      	adds	r3, r7, r3
    7970:	781b      	ldrb	r3, [r3, #0]
    7972:	b25b      	sxtb	r3, r3
}
    7974:	0018      	movs	r0, r3
    7976:	46bd      	mov	sp, r7
    7978:	b005      	add	sp, #20
    797a:	bd90      	pop	{r4, r7, pc}
    797c:	000071c9 	.word	0x000071c9

00007980 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    7980:	b590      	push	{r4, r7, lr}
    7982:	b087      	sub	sp, #28
    7984:	af00      	add	r7, sp, #0
    7986:	60f8      	str	r0, [r7, #12]
    7988:	60b9      	str	r1, [r7, #8]
    798a:	1dbb      	adds	r3, r7, #6
    798c:	801a      	strh	r2, [r3, #0]
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);
    798e:	2317      	movs	r3, #23
    7990:	18fc      	adds	r4, r7, r3
    7992:	1dbb      	adds	r3, r7, #6
    7994:	881a      	ldrh	r2, [r3, #0]
    7996:	68b9      	ldr	r1, [r7, #8]
    7998:	68fb      	ldr	r3, [r7, #12]
    799a:	0018      	movs	r0, r3
    799c:	4b0d      	ldr	r3, [pc, #52]	; (79d4 <nm_spi_read_block+0x54>)
    799e:	4798      	blx	r3
    79a0:	0003      	movs	r3, r0
    79a2:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    79a4:	2317      	movs	r3, #23
    79a6:	18fb      	adds	r3, r7, r3
    79a8:	781b      	ldrb	r3, [r3, #0]
    79aa:	b25b      	sxtb	r3, r3
    79ac:	2b01      	cmp	r3, #1
    79ae:	d104      	bne.n	79ba <nm_spi_read_block+0x3a>
    79b0:	2317      	movs	r3, #23
    79b2:	18fb      	adds	r3, r7, r3
    79b4:	2200      	movs	r2, #0
    79b6:	701a      	strb	r2, [r3, #0]
    79b8:	e003      	b.n	79c2 <nm_spi_read_block+0x42>
	else s8Ret = M2M_ERR_BUS_FAIL;
    79ba:	2317      	movs	r3, #23
    79bc:	18fb      	adds	r3, r7, r3
    79be:	22fa      	movs	r2, #250	; 0xfa
    79c0:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    79c2:	2317      	movs	r3, #23
    79c4:	18fb      	adds	r3, r7, r3
    79c6:	781b      	ldrb	r3, [r3, #0]
    79c8:	b25b      	sxtb	r3, r3
}
    79ca:	0018      	movs	r0, r3
    79cc:	46bd      	mov	sp, r7
    79ce:	b007      	add	sp, #28
    79d0:	bd90      	pop	{r4, r7, pc}
    79d2:	46c0      	nop			; (mov r8, r8)
    79d4:	000075d5 	.word	0x000075d5

000079d8 <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    79d8:	b590      	push	{r4, r7, lr}
    79da:	b087      	sub	sp, #28
    79dc:	af00      	add	r7, sp, #0
    79de:	60f8      	str	r0, [r7, #12]
    79e0:	60b9      	str	r1, [r7, #8]
    79e2:	1dbb      	adds	r3, r7, #6
    79e4:	801a      	strh	r2, [r3, #0]
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);
    79e6:	2317      	movs	r3, #23
    79e8:	18fc      	adds	r4, r7, r3
    79ea:	1dbb      	adds	r3, r7, #6
    79ec:	881a      	ldrh	r2, [r3, #0]
    79ee:	68b9      	ldr	r1, [r7, #8]
    79f0:	68fb      	ldr	r3, [r7, #12]
    79f2:	0018      	movs	r0, r3
    79f4:	4b0d      	ldr	r3, [pc, #52]	; (7a2c <nm_spi_write_block+0x54>)
    79f6:	4798      	blx	r3
    79f8:	0003      	movs	r3, r0
    79fa:	7023      	strb	r3, [r4, #0]

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    79fc:	2317      	movs	r3, #23
    79fe:	18fb      	adds	r3, r7, r3
    7a00:	781b      	ldrb	r3, [r3, #0]
    7a02:	b25b      	sxtb	r3, r3
    7a04:	2b01      	cmp	r3, #1
    7a06:	d104      	bne.n	7a12 <nm_spi_write_block+0x3a>
    7a08:	2317      	movs	r3, #23
    7a0a:	18fb      	adds	r3, r7, r3
    7a0c:	2200      	movs	r2, #0
    7a0e:	701a      	strb	r2, [r3, #0]
    7a10:	e003      	b.n	7a1a <nm_spi_write_block+0x42>
	else s8Ret = M2M_ERR_BUS_FAIL;
    7a12:	2317      	movs	r3, #23
    7a14:	18fb      	adds	r3, r7, r3
    7a16:	22fa      	movs	r2, #250	; 0xfa
    7a18:	701a      	strb	r2, [r3, #0]

	return s8Ret;
    7a1a:	2317      	movs	r3, #23
    7a1c:	18fb      	adds	r3, r7, r3
    7a1e:	781b      	ldrb	r3, [r3, #0]
    7a20:	b25b      	sxtb	r3, r3
}
    7a22:	0018      	movs	r0, r3
    7a24:	46bd      	mov	sp, r7
    7a26:	b007      	add	sp, #28
    7a28:	bd90      	pop	{r4, r7, pc}
    7a2a:	46c0      	nop			; (mov r8, r8)
    7a2c:	000072e5 	.word	0x000072e5

00007a30 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    7a30:	b590      	push	{r4, r7, lr}
    7a32:	b089      	sub	sp, #36	; 0x24
    7a34:	af00      	add	r7, sp, #0
    7a36:	60b9      	str	r1, [r7, #8]
    7a38:	0011      	movs	r1, r2
    7a3a:	607b      	str	r3, [r7, #4]
    7a3c:	230f      	movs	r3, #15
    7a3e:	18fb      	adds	r3, r7, r3
    7a40:	1c02      	adds	r2, r0, #0
    7a42:	701a      	strb	r2, [r3, #0]
    7a44:	230e      	movs	r3, #14
    7a46:	18fb      	adds	r3, r7, r3
    7a48:	1c0a      	adds	r2, r1, #0
    7a4a:	701a      	strb	r2, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    7a4c:	2330      	movs	r3, #48	; 0x30
    7a4e:	18fb      	adds	r3, r7, r3
    7a50:	881b      	ldrh	r3, [r3, #0]
    7a52:	2b00      	cmp	r3, #0
    7a54:	d100      	bne.n	7a58 <Socket_ReadSocketData+0x28>
    7a56:	e0bf      	b.n	7bd8 <Socket_ReadSocketData+0x1a8>
    7a58:	230f      	movs	r3, #15
    7a5a:	18fb      	adds	r3, r7, r3
    7a5c:	2200      	movs	r2, #0
    7a5e:	569a      	ldrsb	r2, [r3, r2]
    7a60:	4b5f      	ldr	r3, [pc, #380]	; (7be0 <Socket_ReadSocketData+0x1b0>)
    7a62:	0112      	lsls	r2, r2, #4
    7a64:	58d3      	ldr	r3, [r2, r3]
    7a66:	2b00      	cmp	r3, #0
    7a68:	d100      	bne.n	7a6c <Socket_ReadSocketData+0x3c>
    7a6a:	e0b5      	b.n	7bd8 <Socket_ReadSocketData+0x1a8>
    7a6c:	230f      	movs	r3, #15
    7a6e:	18fb      	adds	r3, r7, r3
    7a70:	781b      	ldrb	r3, [r3, #0]
    7a72:	b25b      	sxtb	r3, r3
    7a74:	4a5a      	ldr	r2, [pc, #360]	; (7be0 <Socket_ReadSocketData+0x1b0>)
    7a76:	011b      	lsls	r3, r3, #4
    7a78:	18d3      	adds	r3, r2, r3
    7a7a:	3304      	adds	r3, #4
    7a7c:	881b      	ldrh	r3, [r3, #0]
    7a7e:	b29b      	uxth	r3, r3
    7a80:	2b00      	cmp	r3, #0
    7a82:	d100      	bne.n	7a86 <Socket_ReadSocketData+0x56>
    7a84:	e0a8      	b.n	7bd8 <Socket_ReadSocketData+0x1a8>
    7a86:	230f      	movs	r3, #15
    7a88:	18fb      	adds	r3, r7, r3
    7a8a:	781b      	ldrb	r3, [r3, #0]
    7a8c:	b25b      	sxtb	r3, r3
    7a8e:	4a54      	ldr	r2, [pc, #336]	; (7be0 <Socket_ReadSocketData+0x1b0>)
    7a90:	011b      	lsls	r3, r3, #4
    7a92:	18d3      	adds	r3, r2, r3
    7a94:	330a      	adds	r3, #10
    7a96:	781b      	ldrb	r3, [r3, #0]
    7a98:	b2db      	uxtb	r3, r3
    7a9a:	2b01      	cmp	r3, #1
    7a9c:	d000      	beq.n	7aa0 <Socket_ReadSocketData+0x70>
    7a9e:	e09b      	b.n	7bd8 <Socket_ReadSocketData+0x1a8>
	{
		uint32	u32Address = u32StartAddress;
    7aa0:	687b      	ldr	r3, [r7, #4]
    7aa2:	61fb      	str	r3, [r7, #28]
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    7aa4:	68bb      	ldr	r3, [r7, #8]
    7aa6:	2230      	movs	r2, #48	; 0x30
    7aa8:	18ba      	adds	r2, r7, r2
    7aaa:	8812      	ldrh	r2, [r2, #0]
    7aac:	80da      	strh	r2, [r3, #6]
		do
		{
			u8SetRxDone = 1;
    7aae:	2319      	movs	r3, #25
    7ab0:	18fb      	adds	r3, r7, r3
    7ab2:	2201      	movs	r2, #1
    7ab4:	701a      	strb	r2, [r3, #0]
			u16Read = u16ReadCount;
    7ab6:	231a      	movs	r3, #26
    7ab8:	18fb      	adds	r3, r7, r3
    7aba:	2230      	movs	r2, #48	; 0x30
    7abc:	18ba      	adds	r2, r7, r2
    7abe:	8812      	ldrh	r2, [r2, #0]
    7ac0:	801a      	strh	r2, [r3, #0]
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    7ac2:	230f      	movs	r3, #15
    7ac4:	18fb      	adds	r3, r7, r3
    7ac6:	781b      	ldrb	r3, [r3, #0]
    7ac8:	b25b      	sxtb	r3, r3
    7aca:	4a45      	ldr	r2, [pc, #276]	; (7be0 <Socket_ReadSocketData+0x1b0>)
    7acc:	011b      	lsls	r3, r3, #4
    7ace:	18d3      	adds	r3, r2, r3
    7ad0:	3304      	adds	r3, #4
    7ad2:	881b      	ldrh	r3, [r3, #0]
    7ad4:	b29b      	uxth	r3, r3
    7ad6:	221a      	movs	r2, #26
    7ad8:	18ba      	adds	r2, r7, r2
    7ada:	8812      	ldrh	r2, [r2, #0]
    7adc:	1ad3      	subs	r3, r2, r3
    7ade:	b29a      	uxth	r2, r3
    7ae0:	2316      	movs	r3, #22
    7ae2:	18fb      	adds	r3, r7, r3
    7ae4:	801a      	strh	r2, [r3, #0]
			if(s16Diff > 0)
    7ae6:	2316      	movs	r3, #22
    7ae8:	18fb      	adds	r3, r7, r3
    7aea:	2200      	movs	r2, #0
    7aec:	5e9b      	ldrsh	r3, [r3, r2]
    7aee:	2b00      	cmp	r3, #0
    7af0:	dd0f      	ble.n	7b12 <Socket_ReadSocketData+0xe2>
			{
				u8SetRxDone = 0;
    7af2:	2319      	movs	r3, #25
    7af4:	18fb      	adds	r3, r7, r3
    7af6:	2200      	movs	r2, #0
    7af8:	701a      	strb	r2, [r3, #0]
				u16Read		= gastrSockets[sock].u16UserBufferSize;
    7afa:	230f      	movs	r3, #15
    7afc:	18fb      	adds	r3, r7, r3
    7afe:	2200      	movs	r2, #0
    7b00:	569a      	ldrsb	r2, [r3, r2]
    7b02:	231a      	movs	r3, #26
    7b04:	18fb      	adds	r3, r7, r3
    7b06:	4936      	ldr	r1, [pc, #216]	; (7be0 <Socket_ReadSocketData+0x1b0>)
    7b08:	0112      	lsls	r2, r2, #4
    7b0a:	188a      	adds	r2, r1, r2
    7b0c:	3204      	adds	r2, #4
    7b0e:	8812      	ldrh	r2, [r2, #0]
    7b10:	801a      	strh	r2, [r3, #0]
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    7b12:	230f      	movs	r3, #15
    7b14:	18fb      	adds	r3, r7, r3
    7b16:	2200      	movs	r2, #0
    7b18:	569a      	ldrsb	r2, [r3, r2]
    7b1a:	4b31      	ldr	r3, [pc, #196]	; (7be0 <Socket_ReadSocketData+0x1b0>)
    7b1c:	0112      	lsls	r2, r2, #4
    7b1e:	58d1      	ldr	r1, [r2, r3]
    7b20:	2319      	movs	r3, #25
    7b22:	18fb      	adds	r3, r7, r3
    7b24:	781c      	ldrb	r4, [r3, #0]
    7b26:	231a      	movs	r3, #26
    7b28:	18fb      	adds	r3, r7, r3
    7b2a:	881a      	ldrh	r2, [r3, #0]
    7b2c:	69f8      	ldr	r0, [r7, #28]
    7b2e:	0023      	movs	r3, r4
    7b30:	4c2c      	ldr	r4, [pc, #176]	; (7be4 <Socket_ReadSocketData+0x1b4>)
    7b32:	47a0      	blx	r4
    7b34:	1e03      	subs	r3, r0, #0
    7b36:	d138      	bne.n	7baa <Socket_ReadSocketData+0x17a>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    7b38:	230f      	movs	r3, #15
    7b3a:	18fb      	adds	r3, r7, r3
    7b3c:	2200      	movs	r2, #0
    7b3e:	569a      	ldrsb	r2, [r3, r2]
    7b40:	4b27      	ldr	r3, [pc, #156]	; (7be0 <Socket_ReadSocketData+0x1b0>)
    7b42:	0112      	lsls	r2, r2, #4
    7b44:	58d2      	ldr	r2, [r2, r3]
    7b46:	68bb      	ldr	r3, [r7, #8]
    7b48:	601a      	str	r2, [r3, #0]
				pstrRecv->s16BufferSize		= u16Read;
    7b4a:	231a      	movs	r3, #26
    7b4c:	18fb      	adds	r3, r7, r3
    7b4e:	2200      	movs	r2, #0
    7b50:	5e9a      	ldrsh	r2, [r3, r2]
    7b52:	68bb      	ldr	r3, [r7, #8]
    7b54:	809a      	strh	r2, [r3, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    7b56:	68bb      	ldr	r3, [r7, #8]
    7b58:	88da      	ldrh	r2, [r3, #6]
    7b5a:	231a      	movs	r3, #26
    7b5c:	18fb      	adds	r3, r7, r3
    7b5e:	881b      	ldrh	r3, [r3, #0]
    7b60:	1ad3      	subs	r3, r2, r3
    7b62:	b29a      	uxth	r2, r3
    7b64:	68bb      	ldr	r3, [r7, #8]
    7b66:	80da      	strh	r2, [r3, #6]

				if (gpfAppSocketCb)
    7b68:	4b1f      	ldr	r3, [pc, #124]	; (7be8 <Socket_ReadSocketData+0x1b8>)
    7b6a:	681b      	ldr	r3, [r3, #0]
    7b6c:	2b00      	cmp	r3, #0
    7b6e:	d00b      	beq.n	7b88 <Socket_ReadSocketData+0x158>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    7b70:	4b1d      	ldr	r3, [pc, #116]	; (7be8 <Socket_ReadSocketData+0x1b8>)
    7b72:	681b      	ldr	r3, [r3, #0]
    7b74:	68bc      	ldr	r4, [r7, #8]
    7b76:	220e      	movs	r2, #14
    7b78:	18ba      	adds	r2, r7, r2
    7b7a:	7811      	ldrb	r1, [r2, #0]
    7b7c:	220f      	movs	r2, #15
    7b7e:	18ba      	adds	r2, r7, r2
    7b80:	2000      	movs	r0, #0
    7b82:	5610      	ldrsb	r0, [r2, r0]
    7b84:	0022      	movs	r2, r4
    7b86:	4798      	blx	r3

				u16ReadCount -= u16Read;
    7b88:	2330      	movs	r3, #48	; 0x30
    7b8a:	18f9      	adds	r1, r7, r3
    7b8c:	2330      	movs	r3, #48	; 0x30
    7b8e:	18fa      	adds	r2, r7, r3
    7b90:	231a      	movs	r3, #26
    7b92:	18fb      	adds	r3, r7, r3
    7b94:	8812      	ldrh	r2, [r2, #0]
    7b96:	881b      	ldrh	r3, [r3, #0]
    7b98:	1ad3      	subs	r3, r2, r3
    7b9a:	800b      	strh	r3, [r1, #0]
				u32Address += u16Read;
    7b9c:	231a      	movs	r3, #26
    7b9e:	18fb      	adds	r3, r7, r3
    7ba0:	881b      	ldrh	r3, [r3, #0]
    7ba2:	69fa      	ldr	r2, [r7, #28]
    7ba4:	18d3      	adds	r3, r2, r3
    7ba6:	61fb      	str	r3, [r7, #28]
    7ba8:	e010      	b.n	7bcc <Socket_ReadSocketData+0x19c>
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    7baa:	4b10      	ldr	r3, [pc, #64]	; (7bec <Socket_ReadSocketData+0x1bc>)
    7bac:	0018      	movs	r0, r3
    7bae:	4b10      	ldr	r3, [pc, #64]	; (7bf0 <Socket_ReadSocketData+0x1c0>)
    7bb0:	4798      	blx	r3
    7bb2:	2330      	movs	r3, #48	; 0x30
    7bb4:	18fb      	adds	r3, r7, r3
    7bb6:	881a      	ldrh	r2, [r3, #0]
    7bb8:	4b0e      	ldr	r3, [pc, #56]	; (7bf4 <Socket_ReadSocketData+0x1c4>)
    7bba:	0011      	movs	r1, r2
    7bbc:	0018      	movs	r0, r3
    7bbe:	4b0c      	ldr	r3, [pc, #48]	; (7bf0 <Socket_ReadSocketData+0x1c0>)
    7bc0:	4798      	blx	r3
    7bc2:	200d      	movs	r0, #13
    7bc4:	4b0c      	ldr	r3, [pc, #48]	; (7bf8 <Socket_ReadSocketData+0x1c8>)
    7bc6:	4798      	blx	r3
				break;
    7bc8:	46c0      	nop			; (mov r8, r8)
			}
		}while(u16ReadCount != 0);
	}
}
    7bca:	e005      	b.n	7bd8 <Socket_ReadSocketData+0x1a8>
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
    7bcc:	2330      	movs	r3, #48	; 0x30
    7bce:	18fb      	adds	r3, r7, r3
    7bd0:	881b      	ldrh	r3, [r3, #0]
    7bd2:	2b00      	cmp	r3, #0
    7bd4:	d000      	beq.n	7bd8 <Socket_ReadSocketData+0x1a8>
    7bd6:	e76a      	b.n	7aae <Socket_ReadSocketData+0x7e>
	}
}
    7bd8:	46c0      	nop			; (mov r8, r8)
    7bda:	46bd      	mov	sp, r7
    7bdc:	b009      	add	sp, #36	; 0x24
    7bde:	bd90      	pop	{r4, r7, pc}
    7be0:	2000469c 	.word	0x2000469c
    7be4:	00004ae5 	.word	0x00004ae5
    7be8:	2000474c 	.word	0x2000474c
    7bec:	00013be0 	.word	0x00013be0
    7bf0:	00011525 	.word	0x00011525
    7bf4:	00013bec 	.word	0x00013bec
    7bf8:	00011559 	.word	0x00011559

00007bfc <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{
    7bfc:	b590      	push	{r4, r7, lr}
    7bfe:	b0bb      	sub	sp, #236	; 0xec
    7c00:	af02      	add	r7, sp, #8
    7c02:	603a      	str	r2, [r7, #0]
    7c04:	1dfb      	adds	r3, r7, #7
    7c06:	1c02      	adds	r2, r0, #0
    7c08:	701a      	strb	r2, [r3, #0]
    7c0a:	1d3b      	adds	r3, r7, #4
    7c0c:	1c0a      	adds	r2, r1, #0
    7c0e:	801a      	strh	r2, [r3, #0]
	if(u8OpCode == SOCKET_CMD_BIND)
    7c10:	1dfb      	adds	r3, r7, #7
    7c12:	781b      	ldrb	r3, [r3, #0]
    7c14:	2b41      	cmp	r3, #65	; 0x41
    7c16:	d120      	bne.n	7c5a <m2m_ip_cb+0x5e>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    7c18:	23cc      	movs	r3, #204	; 0xcc
    7c1a:	18f9      	adds	r1, r7, r3
    7c1c:	6838      	ldr	r0, [r7, #0]
    7c1e:	2300      	movs	r3, #0
    7c20:	2204      	movs	r2, #4
    7c22:	4c8d      	ldr	r4, [pc, #564]	; (7e58 <m2m_ip_cb+0x25c>)
    7c24:	47a0      	blx	r4
    7c26:	1e03      	subs	r3, r0, #0
    7c28:	d000      	beq.n	7c2c <m2m_ip_cb+0x30>
    7c2a:	e264      	b.n	80f6 <m2m_ip_cb+0x4fa>
		{
			strBind.status = strBindReply.s8Status;
    7c2c:	23cc      	movs	r3, #204	; 0xcc
    7c2e:	18fb      	adds	r3, r7, r3
    7c30:	2201      	movs	r2, #1
    7c32:	569a      	ldrsb	r2, [r3, r2]
    7c34:	23c8      	movs	r3, #200	; 0xc8
    7c36:	18fb      	adds	r3, r7, r3
    7c38:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    7c3a:	4b88      	ldr	r3, [pc, #544]	; (7e5c <m2m_ip_cb+0x260>)
    7c3c:	681b      	ldr	r3, [r3, #0]
    7c3e:	2b00      	cmp	r3, #0
    7c40:	d100      	bne.n	7c44 <m2m_ip_cb+0x48>
    7c42:	e258      	b.n	80f6 <m2m_ip_cb+0x4fa>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    7c44:	4b85      	ldr	r3, [pc, #532]	; (7e5c <m2m_ip_cb+0x260>)
    7c46:	681b      	ldr	r3, [r3, #0]
    7c48:	22cc      	movs	r2, #204	; 0xcc
    7c4a:	18ba      	adds	r2, r7, r2
    7c4c:	2000      	movs	r0, #0
    7c4e:	5610      	ldrsb	r0, [r2, r0]
    7c50:	22c8      	movs	r2, #200	; 0xc8
    7c52:	18ba      	adds	r2, r7, r2
    7c54:	2101      	movs	r1, #1
    7c56:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    7c58:	e24d      	b.n	80f6 <m2m_ip_cb+0x4fa>
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    7c5a:	1dfb      	adds	r3, r7, #7
    7c5c:	781b      	ldrb	r3, [r3, #0]
    7c5e:	2b42      	cmp	r3, #66	; 0x42
    7c60:	d120      	bne.n	7ca4 <m2m_ip_cb+0xa8>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    7c62:	23c4      	movs	r3, #196	; 0xc4
    7c64:	18f9      	adds	r1, r7, r3
    7c66:	6838      	ldr	r0, [r7, #0]
    7c68:	2300      	movs	r3, #0
    7c6a:	2204      	movs	r2, #4
    7c6c:	4c7a      	ldr	r4, [pc, #488]	; (7e58 <m2m_ip_cb+0x25c>)
    7c6e:	47a0      	blx	r4
    7c70:	1e03      	subs	r3, r0, #0
    7c72:	d000      	beq.n	7c76 <m2m_ip_cb+0x7a>
    7c74:	e23f      	b.n	80f6 <m2m_ip_cb+0x4fa>
		{
			strListen.status = strListenReply.s8Status;
    7c76:	23c4      	movs	r3, #196	; 0xc4
    7c78:	18fb      	adds	r3, r7, r3
    7c7a:	2201      	movs	r2, #1
    7c7c:	569a      	ldrsb	r2, [r3, r2]
    7c7e:	23c0      	movs	r3, #192	; 0xc0
    7c80:	18fb      	adds	r3, r7, r3
    7c82:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    7c84:	4b75      	ldr	r3, [pc, #468]	; (7e5c <m2m_ip_cb+0x260>)
    7c86:	681b      	ldr	r3, [r3, #0]
    7c88:	2b00      	cmp	r3, #0
    7c8a:	d100      	bne.n	7c8e <m2m_ip_cb+0x92>
    7c8c:	e233      	b.n	80f6 <m2m_ip_cb+0x4fa>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    7c8e:	4b73      	ldr	r3, [pc, #460]	; (7e5c <m2m_ip_cb+0x260>)
    7c90:	681b      	ldr	r3, [r3, #0]
    7c92:	22c4      	movs	r2, #196	; 0xc4
    7c94:	18ba      	adds	r2, r7, r2
    7c96:	2000      	movs	r0, #0
    7c98:	5610      	ldrsb	r0, [r2, r0]
    7c9a:	22c0      	movs	r2, #192	; 0xc0
    7c9c:	18ba      	adds	r2, r7, r2
    7c9e:	2102      	movs	r1, #2
    7ca0:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    7ca2:	e228      	b.n	80f6 <m2m_ip_cb+0x4fa>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    7ca4:	1dfb      	adds	r3, r7, #7
    7ca6:	781b      	ldrb	r3, [r3, #0]
    7ca8:	2b43      	cmp	r3, #67	; 0x43
    7caa:	d16b      	bne.n	7d84 <m2m_ip_cb+0x188>
	{
		tstrAcceptReply			strAcceptReply;
		tstrSocketAcceptMsg		strAccept;
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    7cac:	23b4      	movs	r3, #180	; 0xb4
    7cae:	18f9      	adds	r1, r7, r3
    7cb0:	6838      	ldr	r0, [r7, #0]
    7cb2:	2300      	movs	r3, #0
    7cb4:	220c      	movs	r2, #12
    7cb6:	4c68      	ldr	r4, [pc, #416]	; (7e58 <m2m_ip_cb+0x25c>)
    7cb8:	47a0      	blx	r4
    7cba:	1e03      	subs	r3, r0, #0
    7cbc:	d000      	beq.n	7cc0 <m2m_ip_cb+0xc4>
    7cbe:	e21a      	b.n	80f6 <m2m_ip_cb+0x4fa>
		{
			if(strAcceptReply.sConnectedSock >= 0)
    7cc0:	23b4      	movs	r3, #180	; 0xb4
    7cc2:	18fb      	adds	r3, r7, r3
    7cc4:	7a5b      	ldrb	r3, [r3, #9]
    7cc6:	b25b      	sxtb	r3, r3
    7cc8:	2b00      	cmp	r3, #0
    7cca:	db34      	blt.n	7d36 <m2m_ip_cb+0x13a>
			{
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 	= 0;
    7ccc:	23b4      	movs	r3, #180	; 0xb4
    7cce:	18fb      	adds	r3, r7, r3
    7cd0:	7a5b      	ldrb	r3, [r3, #9]
    7cd2:	b25b      	sxtb	r3, r3
    7cd4:	4a62      	ldr	r2, [pc, #392]	; (7e60 <m2m_ip_cb+0x264>)
    7cd6:	011b      	lsls	r3, r3, #4
    7cd8:	18d3      	adds	r3, r2, r3
    7cda:	330b      	adds	r3, #11
    7cdc:	2200      	movs	r2, #0
    7cde:	701a      	strb	r2, [r3, #0]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 	= 1;
    7ce0:	23b4      	movs	r3, #180	; 0xb4
    7ce2:	18fb      	adds	r3, r7, r3
    7ce4:	7a5b      	ldrb	r3, [r3, #9]
    7ce6:	b25b      	sxtb	r3, r3
    7ce8:	4a5d      	ldr	r2, [pc, #372]	; (7e60 <m2m_ip_cb+0x264>)
    7cea:	011b      	lsls	r3, r3, #4
    7cec:	18d3      	adds	r3, r2, r3
    7cee:	330a      	adds	r3, #10
    7cf0:	2201      	movs	r2, #1
    7cf2:	701a      	strb	r2, [r3, #0]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
    7cf4:	4b5b      	ldr	r3, [pc, #364]	; (7e64 <m2m_ip_cb+0x268>)
    7cf6:	881b      	ldrh	r3, [r3, #0]
    7cf8:	b29b      	uxth	r3, r3
    7cfa:	3301      	adds	r3, #1
    7cfc:	b29a      	uxth	r2, r3
    7cfe:	4b59      	ldr	r3, [pc, #356]	; (7e64 <m2m_ip_cb+0x268>)
    7d00:	801a      	strh	r2, [r3, #0]
				if(gu16SessionID == 0)
    7d02:	4b58      	ldr	r3, [pc, #352]	; (7e64 <m2m_ip_cb+0x268>)
    7d04:	881b      	ldrh	r3, [r3, #0]
    7d06:	b29b      	uxth	r3, r3
    7d08:	2b00      	cmp	r3, #0
    7d0a:	d106      	bne.n	7d1a <m2m_ip_cb+0x11e>
					++gu16SessionID;
    7d0c:	4b55      	ldr	r3, [pc, #340]	; (7e64 <m2m_ip_cb+0x268>)
    7d0e:	881b      	ldrh	r3, [r3, #0]
    7d10:	b29b      	uxth	r3, r3
    7d12:	3301      	adds	r3, #1
    7d14:	b29a      	uxth	r2, r3
    7d16:	4b53      	ldr	r3, [pc, #332]	; (7e64 <m2m_ip_cb+0x268>)
    7d18:	801a      	strh	r2, [r3, #0]

				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    7d1a:	23b4      	movs	r3, #180	; 0xb4
    7d1c:	18fb      	adds	r3, r7, r3
    7d1e:	7a5b      	ldrb	r3, [r3, #9]
    7d20:	b25b      	sxtb	r3, r3
    7d22:	0018      	movs	r0, r3
    7d24:	4b4f      	ldr	r3, [pc, #316]	; (7e64 <m2m_ip_cb+0x268>)
    7d26:	881b      	ldrh	r3, [r3, #0]
    7d28:	b299      	uxth	r1, r3
    7d2a:	4a4d      	ldr	r2, [pc, #308]	; (7e60 <m2m_ip_cb+0x264>)
    7d2c:	0103      	lsls	r3, r0, #4
    7d2e:	18d3      	adds	r3, r2, r3
    7d30:	3306      	adds	r3, #6
    7d32:	1c0a      	adds	r2, r1, #0
    7d34:	801a      	strh	r2, [r3, #0]
				M2M_DBG("Socket %d session ID = %d\r\n",strAcceptReply.sConnectedSock , gu16SessionID );		
			}
			strAccept.sock = strAcceptReply.sConnectedSock;
    7d36:	23b4      	movs	r3, #180	; 0xb4
    7d38:	18fb      	adds	r3, r7, r3
    7d3a:	2209      	movs	r2, #9
    7d3c:	569a      	ldrsb	r2, [r3, r2]
    7d3e:	23a0      	movs	r3, #160	; 0xa0
    7d40:	18fb      	adds	r3, r7, r3
    7d42:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    7d44:	23a0      	movs	r3, #160	; 0xa0
    7d46:	18fb      	adds	r3, r7, r3
    7d48:	2202      	movs	r2, #2
    7d4a:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    7d4c:	23b4      	movs	r3, #180	; 0xb4
    7d4e:	18fb      	adds	r3, r7, r3
    7d50:	885a      	ldrh	r2, [r3, #2]
    7d52:	23a0      	movs	r3, #160	; 0xa0
    7d54:	18fb      	adds	r3, r7, r3
    7d56:	80da      	strh	r2, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    7d58:	23b4      	movs	r3, #180	; 0xb4
    7d5a:	18fb      	adds	r3, r7, r3
    7d5c:	685a      	ldr	r2, [r3, #4]
    7d5e:	23a0      	movs	r3, #160	; 0xa0
    7d60:	18fb      	adds	r3, r7, r3
    7d62:	609a      	str	r2, [r3, #8]
			if(gpfAppSocketCb)
    7d64:	4b3d      	ldr	r3, [pc, #244]	; (7e5c <m2m_ip_cb+0x260>)
    7d66:	681b      	ldr	r3, [r3, #0]
    7d68:	2b00      	cmp	r3, #0
    7d6a:	d100      	bne.n	7d6e <m2m_ip_cb+0x172>
    7d6c:	e1c3      	b.n	80f6 <m2m_ip_cb+0x4fa>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    7d6e:	4b3b      	ldr	r3, [pc, #236]	; (7e5c <m2m_ip_cb+0x260>)
    7d70:	681b      	ldr	r3, [r3, #0]
    7d72:	22b4      	movs	r2, #180	; 0xb4
    7d74:	18ba      	adds	r2, r7, r2
    7d76:	2008      	movs	r0, #8
    7d78:	5610      	ldrsb	r0, [r2, r0]
    7d7a:	22a0      	movs	r2, #160	; 0xa0
    7d7c:	18ba      	adds	r2, r7, r2
    7d7e:	2104      	movs	r1, #4
    7d80:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    7d82:	e1b8      	b.n	80f6 <m2m_ip_cb+0x4fa>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    7d84:	1dfb      	adds	r3, r7, #7
    7d86:	781b      	ldrb	r3, [r3, #0]
    7d88:	2b44      	cmp	r3, #68	; 0x44
    7d8a:	d003      	beq.n	7d94 <m2m_ip_cb+0x198>
    7d8c:	1dfb      	adds	r3, r7, #7
    7d8e:	781b      	ldrb	r3, [r3, #0]
    7d90:	2b4b      	cmp	r3, #75	; 0x4b
    7d92:	d13d      	bne.n	7e10 <m2m_ip_cb+0x214>
	{
		tstrConnectReply		strConnectReply;
		tstrSocketConnectMsg	strConnMsg;
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    7d94:	239c      	movs	r3, #156	; 0x9c
    7d96:	18f9      	adds	r1, r7, r3
    7d98:	6838      	ldr	r0, [r7, #0]
    7d9a:	2300      	movs	r3, #0
    7d9c:	2204      	movs	r2, #4
    7d9e:	4c2e      	ldr	r4, [pc, #184]	; (7e58 <m2m_ip_cb+0x25c>)
    7da0:	47a0      	blx	r4
    7da2:	1e03      	subs	r3, r0, #0
    7da4:	d000      	beq.n	7da8 <m2m_ip_cb+0x1ac>
    7da6:	e1a1      	b.n	80ec <m2m_ip_cb+0x4f0>
		{
			strConnMsg.sock		= strConnectReply.sock;
    7da8:	239c      	movs	r3, #156	; 0x9c
    7daa:	18fb      	adds	r3, r7, r3
    7dac:	2200      	movs	r2, #0
    7dae:	569a      	ldrsb	r2, [r3, r2]
    7db0:	2398      	movs	r3, #152	; 0x98
    7db2:	18fb      	adds	r3, r7, r3
    7db4:	701a      	strb	r2, [r3, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    7db6:	239c      	movs	r3, #156	; 0x9c
    7db8:	18fb      	adds	r3, r7, r3
    7dba:	2201      	movs	r2, #1
    7dbc:	569a      	ldrsb	r2, [r3, r2]
    7dbe:	2398      	movs	r3, #152	; 0x98
    7dc0:	18fb      	adds	r3, r7, r3
    7dc2:	705a      	strb	r2, [r3, #1]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
    7dc4:	239c      	movs	r3, #156	; 0x9c
    7dc6:	18fb      	adds	r3, r7, r3
    7dc8:	785b      	ldrb	r3, [r3, #1]
    7dca:	b25b      	sxtb	r3, r3
    7dcc:	2b00      	cmp	r3, #0
    7dce:	d10f      	bne.n	7df0 <m2m_ip_cb+0x1f4>
			{
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
    7dd0:	239c      	movs	r3, #156	; 0x9c
    7dd2:	18fb      	adds	r3, r7, r3
    7dd4:	781b      	ldrb	r3, [r3, #0]
    7dd6:	b25b      	sxtb	r3, r3
    7dd8:	0018      	movs	r0, r3
    7dda:	239c      	movs	r3, #156	; 0x9c
    7ddc:	18fb      	adds	r3, r7, r3
    7dde:	885b      	ldrh	r3, [r3, #2]
    7de0:	3b08      	subs	r3, #8
    7de2:	b299      	uxth	r1, r3
    7de4:	4a1e      	ldr	r2, [pc, #120]	; (7e60 <m2m_ip_cb+0x264>)
    7de6:	0103      	lsls	r3, r0, #4
    7de8:	18d3      	adds	r3, r2, r3
    7dea:	3308      	adds	r3, #8
    7dec:	1c0a      	adds	r2, r1, #0
    7dee:	801a      	strh	r2, [r3, #0]
			}
			if(gpfAppSocketCb)
    7df0:	4b1a      	ldr	r3, [pc, #104]	; (7e5c <m2m_ip_cb+0x260>)
    7df2:	681b      	ldr	r3, [r3, #0]
    7df4:	2b00      	cmp	r3, #0
    7df6:	d100      	bne.n	7dfa <m2m_ip_cb+0x1fe>
    7df8:	e178      	b.n	80ec <m2m_ip_cb+0x4f0>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    7dfa:	4b18      	ldr	r3, [pc, #96]	; (7e5c <m2m_ip_cb+0x260>)
    7dfc:	681b      	ldr	r3, [r3, #0]
    7dfe:	229c      	movs	r2, #156	; 0x9c
    7e00:	18ba      	adds	r2, r7, r2
    7e02:	2000      	movs	r0, #0
    7e04:	5610      	ldrsb	r0, [r2, r0]
    7e06:	2298      	movs	r2, #152	; 0x98
    7e08:	18ba      	adds	r2, r7, r2
    7e0a:	2105      	movs	r1, #5
    7e0c:	4798      	blx	r3
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
	{
    7e0e:	e16d      	b.n	80ec <m2m_ip_cb+0x4f0>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    7e10:	1dfb      	adds	r3, r7, #7
    7e12:	781b      	ldrb	r3, [r3, #0]
    7e14:	2b4a      	cmp	r3, #74	; 0x4a
    7e16:	d129      	bne.n	7e6c <m2m_ip_cb+0x270>
	{
		tstrDnsReply	strDnsReply;
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    7e18:	230c      	movs	r3, #12
    7e1a:	18f9      	adds	r1, r7, r3
    7e1c:	6838      	ldr	r0, [r7, #0]
    7e1e:	2300      	movs	r3, #0
    7e20:	2244      	movs	r2, #68	; 0x44
    7e22:	4c0d      	ldr	r4, [pc, #52]	; (7e58 <m2m_ip_cb+0x25c>)
    7e24:	47a0      	blx	r4
    7e26:	1e03      	subs	r3, r0, #0
    7e28:	d000      	beq.n	7e2c <m2m_ip_cb+0x230>
    7e2a:	e164      	b.n	80f6 <m2m_ip_cb+0x4fa>
		{
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
    7e2c:	230c      	movs	r3, #12
    7e2e:	18fb      	adds	r3, r7, r3
    7e30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    7e32:	230c      	movs	r3, #12
    7e34:	18fb      	adds	r3, r7, r3
    7e36:	641a      	str	r2, [r3, #64]	; 0x40
			if(gpfAppResolveCb)
    7e38:	4b0b      	ldr	r3, [pc, #44]	; (7e68 <m2m_ip_cb+0x26c>)
    7e3a:	681b      	ldr	r3, [r3, #0]
    7e3c:	2b00      	cmp	r3, #0
    7e3e:	d100      	bne.n	7e42 <m2m_ip_cb+0x246>
    7e40:	e159      	b.n	80f6 <m2m_ip_cb+0x4fa>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    7e42:	4b09      	ldr	r3, [pc, #36]	; (7e68 <m2m_ip_cb+0x26c>)
    7e44:	681a      	ldr	r2, [r3, #0]
    7e46:	230c      	movs	r3, #12
    7e48:	18fb      	adds	r3, r7, r3
    7e4a:	6c19      	ldr	r1, [r3, #64]	; 0x40
    7e4c:	230c      	movs	r3, #12
    7e4e:	18fb      	adds	r3, r7, r3
    7e50:	0018      	movs	r0, r3
    7e52:	4790      	blx	r2
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    7e54:	e14f      	b.n	80f6 <m2m_ip_cb+0x4fa>
    7e56:	46c0      	nop			; (mov r8, r8)
    7e58:	00004ae5 	.word	0x00004ae5
    7e5c:	2000474c 	.word	0x2000474c
    7e60:	2000469c 	.word	0x2000469c
    7e64:	2000010e 	.word	0x2000010e
    7e68:	20004754 	.word	0x20004754
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    7e6c:	1dfb      	adds	r3, r7, #7
    7e6e:	781b      	ldrb	r3, [r3, #0]
    7e70:	2b46      	cmp	r3, #70	; 0x46
    7e72:	d008      	beq.n	7e86 <m2m_ip_cb+0x28a>
    7e74:	1dfb      	adds	r3, r7, #7
    7e76:	781b      	ldrb	r3, [r3, #0]
    7e78:	2b48      	cmp	r3, #72	; 0x48
    7e7a:	d004      	beq.n	7e86 <m2m_ip_cb+0x28a>
    7e7c:	1dfb      	adds	r3, r7, #7
    7e7e:	781b      	ldrb	r3, [r3, #0]
    7e80:	2b4d      	cmp	r3, #77	; 0x4d
    7e82:	d000      	beq.n	7e86 <m2m_ip_cb+0x28a>
    7e84:	e0b4      	b.n	7ff0 <m2m_ip_cb+0x3f4>
		SOCKET				sock;
		sint16				s16RecvStatus;
		tstrRecvReply		strRecvReply;
		uint16				u16ReadSize;
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    7e86:	23df      	movs	r3, #223	; 0xdf
    7e88:	18fb      	adds	r3, r7, r3
    7e8a:	2206      	movs	r2, #6
    7e8c:	701a      	strb	r2, [r3, #0]
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
    7e8e:	1dfb      	adds	r3, r7, #7
    7e90:	781b      	ldrb	r3, [r3, #0]
    7e92:	2b48      	cmp	r3, #72	; 0x48
    7e94:	d103      	bne.n	7e9e <m2m_ip_cb+0x2a2>
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    7e96:	23df      	movs	r3, #223	; 0xdf
    7e98:	18fb      	adds	r3, r7, r3
    7e9a:	2209      	movs	r2, #9
    7e9c:	701a      	strb	r2, [r3, #0]

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
    7e9e:	23d8      	movs	r3, #216	; 0xd8
    7ea0:	18fb      	adds	r3, r7, r3
    7ea2:	2210      	movs	r2, #16
    7ea4:	801a      	strh	r2, [r3, #0]
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    7ea6:	23d8      	movs	r3, #216	; 0xd8
    7ea8:	18fb      	adds	r3, r7, r3
    7eaa:	881a      	ldrh	r2, [r3, #0]
    7eac:	2388      	movs	r3, #136	; 0x88
    7eae:	18f9      	adds	r1, r7, r3
    7eb0:	6838      	ldr	r0, [r7, #0]
    7eb2:	2300      	movs	r3, #0
    7eb4:	4c92      	ldr	r4, [pc, #584]	; (8100 <m2m_ip_cb+0x504>)
    7eb6:	47a0      	blx	r4
    7eb8:	1e03      	subs	r3, r0, #0
    7eba:	d000      	beq.n	7ebe <m2m_ip_cb+0x2c2>
    7ebc:	e118      	b.n	80f0 <m2m_ip_cb+0x4f4>
		{
			uint16 u16SessionID = 0;
    7ebe:	23d6      	movs	r3, #214	; 0xd6
    7ec0:	18fb      	adds	r3, r7, r3
    7ec2:	2200      	movs	r2, #0
    7ec4:	801a      	strh	r2, [r3, #0]

			sock			= strRecvReply.sock;
    7ec6:	23d5      	movs	r3, #213	; 0xd5
    7ec8:	18fb      	adds	r3, r7, r3
    7eca:	2288      	movs	r2, #136	; 0x88
    7ecc:	18ba      	adds	r2, r7, r2
    7ece:	7b12      	ldrb	r2, [r2, #12]
    7ed0:	701a      	strb	r2, [r3, #0]
			u16SessionID = strRecvReply.u16SessionID;
    7ed2:	23d6      	movs	r3, #214	; 0xd6
    7ed4:	18fb      	adds	r3, r7, r3
    7ed6:	2288      	movs	r2, #136	; 0x88
    7ed8:	18ba      	adds	r2, r7, r2
    7eda:	89d2      	ldrh	r2, [r2, #14]
    7edc:	801a      	strh	r2, [r3, #0]
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
    7ede:	23d5      	movs	r3, #213	; 0xd5
    7ee0:	18fb      	adds	r3, r7, r3
    7ee2:	781b      	ldrb	r3, [r3, #0]
    7ee4:	b25b      	sxtb	r3, r3
    7ee6:	4a87      	ldr	r2, [pc, #540]	; (8104 <m2m_ip_cb+0x508>)
    7ee8:	011b      	lsls	r3, r3, #4
    7eea:	18d3      	adds	r3, r2, r3
    7eec:	330c      	adds	r3, #12
    7eee:	2200      	movs	r2, #0
    7ef0:	701a      	strb	r2, [r3, #0]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    7ef2:	23d2      	movs	r3, #210	; 0xd2
    7ef4:	18fb      	adds	r3, r7, r3
    7ef6:	2288      	movs	r2, #136	; 0x88
    7ef8:	18ba      	adds	r2, r7, r2
    7efa:	8912      	ldrh	r2, [r2, #8]
    7efc:	801a      	strh	r2, [r3, #0]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    7efe:	23d0      	movs	r3, #208	; 0xd0
    7f00:	18fb      	adds	r3, r7, r3
    7f02:	2288      	movs	r2, #136	; 0x88
    7f04:	18ba      	adds	r2, r7, r2
    7f06:	8952      	ldrh	r2, [r2, #10]
    7f08:	801a      	strh	r2, [r3, #0]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    7f0a:	2388      	movs	r3, #136	; 0x88
    7f0c:	18fb      	adds	r3, r7, r3
    7f0e:	885a      	ldrh	r2, [r3, #2]
    7f10:	2370      	movs	r3, #112	; 0x70
    7f12:	18fb      	adds	r3, r7, r3
    7f14:	815a      	strh	r2, [r3, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    7f16:	2388      	movs	r3, #136	; 0x88
    7f18:	18fb      	adds	r3, r7, r3
    7f1a:	685a      	ldr	r2, [r3, #4]
    7f1c:	2370      	movs	r3, #112	; 0x70
    7f1e:	18fb      	adds	r3, r7, r3
    7f20:	60da      	str	r2, [r3, #12]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
    7f22:	23d5      	movs	r3, #213	; 0xd5
    7f24:	18fb      	adds	r3, r7, r3
    7f26:	781b      	ldrb	r3, [r3, #0]
    7f28:	b25b      	sxtb	r3, r3
    7f2a:	4a76      	ldr	r2, [pc, #472]	; (8104 <m2m_ip_cb+0x508>)
    7f2c:	011b      	lsls	r3, r3, #4
    7f2e:	18d3      	adds	r3, r2, r3
    7f30:	3306      	adds	r3, #6
    7f32:	881b      	ldrh	r3, [r3, #0]
    7f34:	b29b      	uxth	r3, r3
    7f36:	22d6      	movs	r2, #214	; 0xd6
    7f38:	18ba      	adds	r2, r7, r2
    7f3a:	8812      	ldrh	r2, [r2, #0]
    7f3c:	429a      	cmp	r2, r3
    7f3e:	d148      	bne.n	7fd2 <m2m_ip_cb+0x3d6>
			{
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    7f40:	23d2      	movs	r3, #210	; 0xd2
    7f42:	18fb      	adds	r3, r7, r3
    7f44:	2200      	movs	r2, #0
    7f46:	5e9b      	ldrsh	r3, [r3, r2]
    7f48:	2b00      	cmp	r3, #0
    7f4a:	dd25      	ble.n	7f98 <m2m_ip_cb+0x39c>
    7f4c:	23d2      	movs	r3, #210	; 0xd2
    7f4e:	18fb      	adds	r3, r7, r3
    7f50:	2200      	movs	r2, #0
    7f52:	5e9a      	ldrsh	r2, [r3, r2]
    7f54:	1d3b      	adds	r3, r7, #4
    7f56:	881b      	ldrh	r3, [r3, #0]
    7f58:	429a      	cmp	r2, r3
    7f5a:	da1d      	bge.n	7f98 <m2m_ip_cb+0x39c>
				{
					/* Skip incoming bytes until reaching the Start of Application Data. 
					*/
					u32Address += u16DataOffset;
    7f5c:	23d0      	movs	r3, #208	; 0xd0
    7f5e:	18fb      	adds	r3, r7, r3
    7f60:	881b      	ldrh	r3, [r3, #0]
    7f62:	683a      	ldr	r2, [r7, #0]
    7f64:	18d3      	adds	r3, r2, r3
    7f66:	603b      	str	r3, [r7, #0]

					/* Read the Application data and deliver it to the application callback in
					the given application buffer. If the buffer is smaller than the received data,
					the data is passed to the application in chunks according to its buffer size.
					*/
					u16ReadSize = (uint16)s16RecvStatus;
    7f68:	23d8      	movs	r3, #216	; 0xd8
    7f6a:	18fb      	adds	r3, r7, r3
    7f6c:	22d2      	movs	r2, #210	; 0xd2
    7f6e:	18ba      	adds	r2, r7, r2
    7f70:	8812      	ldrh	r2, [r2, #0]
    7f72:	801a      	strh	r2, [r3, #0]
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    7f74:	683c      	ldr	r4, [r7, #0]
    7f76:	23df      	movs	r3, #223	; 0xdf
    7f78:	18fb      	adds	r3, r7, r3
    7f7a:	781a      	ldrb	r2, [r3, #0]
    7f7c:	2370      	movs	r3, #112	; 0x70
    7f7e:	18f9      	adds	r1, r7, r3
    7f80:	23d5      	movs	r3, #213	; 0xd5
    7f82:	18fb      	adds	r3, r7, r3
    7f84:	2000      	movs	r0, #0
    7f86:	5618      	ldrsb	r0, [r3, r0]
    7f88:	23d8      	movs	r3, #216	; 0xd8
    7f8a:	18fb      	adds	r3, r7, r3
    7f8c:	881b      	ldrh	r3, [r3, #0]
    7f8e:	9300      	str	r3, [sp, #0]
    7f90:	0023      	movs	r3, r4
    7f92:	4c5d      	ldr	r4, [pc, #372]	; (8108 <m2m_ip_cb+0x50c>)
    7f94:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    7f96:	e0ab      	b.n	80f0 <m2m_ip_cb+0x4f4>
					u16ReadSize = (uint16)s16RecvStatus;
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
				}
				else
				{
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    7f98:	2370      	movs	r3, #112	; 0x70
    7f9a:	18fb      	adds	r3, r7, r3
    7f9c:	22d2      	movs	r2, #210	; 0xd2
    7f9e:	18ba      	adds	r2, r7, r2
    7fa0:	8812      	ldrh	r2, [r2, #0]
    7fa2:	809a      	strh	r2, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    7fa4:	2370      	movs	r3, #112	; 0x70
    7fa6:	18fb      	adds	r3, r7, r3
    7fa8:	2200      	movs	r2, #0
    7faa:	601a      	str	r2, [r3, #0]
					if(gpfAppSocketCb)
    7fac:	4b57      	ldr	r3, [pc, #348]	; (810c <m2m_ip_cb+0x510>)
    7fae:	681b      	ldr	r3, [r3, #0]
    7fb0:	2b00      	cmp	r3, #0
    7fb2:	d100      	bne.n	7fb6 <m2m_ip_cb+0x3ba>
    7fb4:	e09c      	b.n	80f0 <m2m_ip_cb+0x4f4>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    7fb6:	4b55      	ldr	r3, [pc, #340]	; (810c <m2m_ip_cb+0x510>)
    7fb8:	681b      	ldr	r3, [r3, #0]
    7fba:	2270      	movs	r2, #112	; 0x70
    7fbc:	18bc      	adds	r4, r7, r2
    7fbe:	22df      	movs	r2, #223	; 0xdf
    7fc0:	18ba      	adds	r2, r7, r2
    7fc2:	7811      	ldrb	r1, [r2, #0]
    7fc4:	22d5      	movs	r2, #213	; 0xd5
    7fc6:	18ba      	adds	r2, r7, r2
    7fc8:	2000      	movs	r0, #0
    7fca:	5610      	ldrsb	r0, [r2, r0]
    7fcc:	0022      	movs	r2, r4
    7fce:	4798      	blx	r3
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    7fd0:	e08e      	b.n	80f0 <m2m_ip_cb+0x4f4>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
    7fd2:	23d8      	movs	r3, #216	; 0xd8
    7fd4:	18fa      	adds	r2, r7, r3
    7fd6:	1d3b      	adds	r3, r7, #4
    7fd8:	8812      	ldrh	r2, [r2, #0]
    7fda:	881b      	ldrh	r3, [r3, #0]
    7fdc:	429a      	cmp	r2, r3
    7fde:	d300      	bcc.n	7fe2 <m2m_ip_cb+0x3e6>
    7fe0:	e086      	b.n	80f0 <m2m_ip_cb+0x4f4>
					hif_receive(0, NULL, 0, 1);
    7fe2:	2301      	movs	r3, #1
    7fe4:	2200      	movs	r2, #0
    7fe6:	2100      	movs	r1, #0
    7fe8:	2000      	movs	r0, #0
    7fea:	4c45      	ldr	r4, [pc, #276]	; (8100 <m2m_ip_cb+0x504>)
    7fec:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    7fee:	e07f      	b.n	80f0 <m2m_ip_cb+0x4f4>
				if(u16ReadSize < u16BufferSize)
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    7ff0:	1dfb      	adds	r3, r7, #7
    7ff2:	781b      	ldrb	r3, [r3, #0]
    7ff4:	2b45      	cmp	r3, #69	; 0x45
    7ff6:	d007      	beq.n	8008 <m2m_ip_cb+0x40c>
    7ff8:	1dfb      	adds	r3, r7, #7
    7ffa:	781b      	ldrb	r3, [r3, #0]
    7ffc:	2b47      	cmp	r3, #71	; 0x47
    7ffe:	d003      	beq.n	8008 <m2m_ip_cb+0x40c>
    8000:	1dfb      	adds	r3, r7, #7
    8002:	781b      	ldrb	r3, [r3, #0]
    8004:	2b4c      	cmp	r3, #76	; 0x4c
    8006:	d14c      	bne.n	80a2 <m2m_ip_cb+0x4a6>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    8008:	23de      	movs	r3, #222	; 0xde
    800a:	18fb      	adds	r3, r7, r3
    800c:	2207      	movs	r2, #7
    800e:	701a      	strb	r2, [r3, #0]

		if(u8OpCode == SOCKET_CMD_SENDTO)
    8010:	1dfb      	adds	r3, r7, #7
    8012:	781b      	ldrb	r3, [r3, #0]
    8014:	2b47      	cmp	r3, #71	; 0x47
    8016:	d103      	bne.n	8020 <m2m_ip_cb+0x424>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    8018:	23de      	movs	r3, #222	; 0xde
    801a:	18fb      	adds	r3, r7, r3
    801c:	2208      	movs	r2, #8
    801e:	701a      	strb	r2, [r3, #0]

		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    8020:	2364      	movs	r3, #100	; 0x64
    8022:	18f9      	adds	r1, r7, r3
    8024:	6838      	ldr	r0, [r7, #0]
    8026:	2300      	movs	r3, #0
    8028:	2208      	movs	r2, #8
    802a:	4c35      	ldr	r4, [pc, #212]	; (8100 <m2m_ip_cb+0x504>)
    802c:	47a0      	blx	r4
    802e:	1e03      	subs	r3, r0, #0
    8030:	d160      	bne.n	80f4 <m2m_ip_cb+0x4f8>
		{
			uint16 u16SessionID = 0;
    8032:	23dc      	movs	r3, #220	; 0xdc
    8034:	18fb      	adds	r3, r7, r3
    8036:	2200      	movs	r2, #0
    8038:	801a      	strh	r2, [r3, #0]
			
			sock = strReply.sock;
    803a:	23db      	movs	r3, #219	; 0xdb
    803c:	18fb      	adds	r3, r7, r3
    803e:	2264      	movs	r2, #100	; 0x64
    8040:	18ba      	adds	r2, r7, r2
    8042:	7812      	ldrb	r2, [r2, #0]
    8044:	701a      	strb	r2, [r3, #0]
			u16SessionID = strReply.u16SessionID;
    8046:	23dc      	movs	r3, #220	; 0xdc
    8048:	18fb      	adds	r3, r7, r3
    804a:	2264      	movs	r2, #100	; 0x64
    804c:	18ba      	adds	r2, r7, r2
    804e:	8892      	ldrh	r2, [r2, #4]
    8050:	801a      	strh	r2, [r3, #0]
			M2M_DBG("send callback session ID = %d\r\n",u16SessionID);
			
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    8052:	2364      	movs	r3, #100	; 0x64
    8054:	18fb      	adds	r3, r7, r3
    8056:	2202      	movs	r2, #2
    8058:	5e9a      	ldrsh	r2, [r3, r2]
    805a:	236e      	movs	r3, #110	; 0x6e
    805c:	18fb      	adds	r3, r7, r3
    805e:	801a      	strh	r2, [r3, #0]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
    8060:	23db      	movs	r3, #219	; 0xdb
    8062:	18fb      	adds	r3, r7, r3
    8064:	781b      	ldrb	r3, [r3, #0]
    8066:	b25b      	sxtb	r3, r3
    8068:	4a26      	ldr	r2, [pc, #152]	; (8104 <m2m_ip_cb+0x508>)
    806a:	011b      	lsls	r3, r3, #4
    806c:	18d3      	adds	r3, r2, r3
    806e:	3306      	adds	r3, #6
    8070:	881b      	ldrh	r3, [r3, #0]
    8072:	b29b      	uxth	r3, r3
    8074:	22dc      	movs	r2, #220	; 0xdc
    8076:	18ba      	adds	r2, r7, r2
    8078:	8812      	ldrh	r2, [r2, #0]
    807a:	429a      	cmp	r2, r3
    807c:	d13a      	bne.n	80f4 <m2m_ip_cb+0x4f8>
			{
				if(gpfAppSocketCb)
    807e:	4b23      	ldr	r3, [pc, #140]	; (810c <m2m_ip_cb+0x510>)
    8080:	681b      	ldr	r3, [r3, #0]
    8082:	2b00      	cmp	r3, #0
    8084:	d036      	beq.n	80f4 <m2m_ip_cb+0x4f8>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    8086:	4b21      	ldr	r3, [pc, #132]	; (810c <m2m_ip_cb+0x510>)
    8088:	681b      	ldr	r3, [r3, #0]
    808a:	226e      	movs	r2, #110	; 0x6e
    808c:	18bc      	adds	r4, r7, r2
    808e:	22de      	movs	r2, #222	; 0xde
    8090:	18ba      	adds	r2, r7, r2
    8092:	7811      	ldrb	r1, [r2, #0]
    8094:	22db      	movs	r2, #219	; 0xdb
    8096:	18ba      	adds	r2, r7, r2
    8098:	2000      	movs	r0, #0
    809a:	5610      	ldrsb	r0, [r2, r0]
    809c:	0022      	movs	r2, r4
    809e:	4798      	blx	r3
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
	{
    80a0:	e028      	b.n	80f4 <m2m_ip_cb+0x4f8>
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}
	else if(u8OpCode == SOCKET_CMD_PING)
    80a2:	1dfb      	adds	r3, r7, #7
    80a4:	781b      	ldrb	r3, [r3, #0]
    80a6:	2b52      	cmp	r3, #82	; 0x52
    80a8:	d125      	bne.n	80f6 <m2m_ip_cb+0x4fa>
	{
		tstrPingReply	strPingReply;
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
    80aa:	2350      	movs	r3, #80	; 0x50
    80ac:	18f9      	adds	r1, r7, r3
    80ae:	6838      	ldr	r0, [r7, #0]
    80b0:	2301      	movs	r3, #1
    80b2:	2214      	movs	r2, #20
    80b4:	4c12      	ldr	r4, [pc, #72]	; (8100 <m2m_ip_cb+0x504>)
    80b6:	47a0      	blx	r4
    80b8:	1e03      	subs	r3, r0, #0
    80ba:	d11c      	bne.n	80f6 <m2m_ip_cb+0x4fa>
		{
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
    80bc:	2350      	movs	r3, #80	; 0x50
    80be:	18fb      	adds	r3, r7, r3
    80c0:	685b      	ldr	r3, [r3, #4]
    80c2:	001a      	movs	r2, r3
    80c4:	4b12      	ldr	r3, [pc, #72]	; (8110 <m2m_ip_cb+0x514>)
    80c6:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
    80c8:	4b11      	ldr	r3, [pc, #68]	; (8110 <m2m_ip_cb+0x514>)
    80ca:	681b      	ldr	r3, [r3, #0]
    80cc:	2b00      	cmp	r3, #0
    80ce:	d012      	beq.n	80f6 <m2m_ip_cb+0x4fa>
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
    80d0:	4b0f      	ldr	r3, [pc, #60]	; (8110 <m2m_ip_cb+0x514>)
    80d2:	681c      	ldr	r4, [r3, #0]
    80d4:	2350      	movs	r3, #80	; 0x50
    80d6:	18fb      	adds	r3, r7, r3
    80d8:	6818      	ldr	r0, [r3, #0]
    80da:	2350      	movs	r3, #80	; 0x50
    80dc:	18fb      	adds	r3, r7, r3
    80de:	6899      	ldr	r1, [r3, #8]
    80e0:	2350      	movs	r3, #80	; 0x50
    80e2:	18fb      	adds	r3, r7, r3
    80e4:	7c1b      	ldrb	r3, [r3, #16]
    80e6:	001a      	movs	r2, r3
    80e8:	47a0      	blx	r4
			}
		}
	}
}
    80ea:	e004      	b.n	80f6 <m2m_ip_cb+0x4fa>
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
	{
    80ec:	46c0      	nop			; (mov r8, r8)
    80ee:	e002      	b.n	80f6 <m2m_ip_cb+0x4fa>
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    80f0:	46c0      	nop			; (mov r8, r8)
    80f2:	e000      	b.n	80f6 <m2m_ip_cb+0x4fa>
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
	{
    80f4:	46c0      	nop			; (mov r8, r8)
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
    80f6:	46c0      	nop			; (mov r8, r8)
    80f8:	46bd      	mov	sp, r7
    80fa:	b039      	add	sp, #228	; 0xe4
    80fc:	bd90      	pop	{r4, r7, pc}
    80fe:	46c0      	nop			; (mov r8, r8)
    8100:	00004ae5 	.word	0x00004ae5
    8104:	2000469c 	.word	0x2000469c
    8108:	00007a31 	.word	0x00007a31
    810c:	2000474c 	.word	0x2000474c
    8110:	20004750 	.word	0x20004750

00008114 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    8114:	b580      	push	{r7, lr}
    8116:	af00      	add	r7, sp, #0
	if(gbSocketInit==0)
    8118:	4b0c      	ldr	r3, [pc, #48]	; (814c <socketInit+0x38>)
    811a:	781b      	ldrb	r3, [r3, #0]
    811c:	b2db      	uxtb	r3, r3
    811e:	2b00      	cmp	r3, #0
    8120:	d110      	bne.n	8144 <socketInit+0x30>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    8122:	4b0b      	ldr	r3, [pc, #44]	; (8150 <socketInit+0x3c>)
    8124:	22b0      	movs	r2, #176	; 0xb0
    8126:	2100      	movs	r1, #0
    8128:	0018      	movs	r0, r3
    812a:	4b0a      	ldr	r3, [pc, #40]	; (8154 <socketInit+0x40>)
    812c:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
    812e:	4b0a      	ldr	r3, [pc, #40]	; (8158 <socketInit+0x44>)
    8130:	0019      	movs	r1, r3
    8132:	2002      	movs	r0, #2
    8134:	4b09      	ldr	r3, [pc, #36]	; (815c <socketInit+0x48>)
    8136:	4798      	blx	r3
		gbSocketInit=1;
    8138:	4b04      	ldr	r3, [pc, #16]	; (814c <socketInit+0x38>)
    813a:	2201      	movs	r2, #1
    813c:	701a      	strb	r2, [r3, #0]
		gu16SessionID = 0;
    813e:	4b08      	ldr	r3, [pc, #32]	; (8160 <socketInit+0x4c>)
    8140:	2200      	movs	r2, #0
    8142:	801a      	strh	r2, [r3, #0]
	}
}
    8144:	46c0      	nop			; (mov r8, r8)
    8146:	46bd      	mov	sp, r7
    8148:	bd80      	pop	{r7, pc}
    814a:	46c0      	nop			; (mov r8, r8)
    814c:	20000110 	.word	0x20000110
    8150:	2000469c 	.word	0x2000469c
    8154:	00003f29 	.word	0x00003f29
    8158:	00007bfd 	.word	0x00007bfd
    815c:	00004cdd 	.word	0x00004cdd
    8160:	2000010e 	.word	0x2000010e

00008164 <registerSocketCallback>:

Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
    8164:	b580      	push	{r7, lr}
    8166:	b082      	sub	sp, #8
    8168:	af00      	add	r7, sp, #0
    816a:	6078      	str	r0, [r7, #4]
    816c:	6039      	str	r1, [r7, #0]
	gpfAppSocketCb = pfAppSocketCb;
    816e:	4b05      	ldr	r3, [pc, #20]	; (8184 <registerSocketCallback+0x20>)
    8170:	687a      	ldr	r2, [r7, #4]
    8172:	601a      	str	r2, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    8174:	4b04      	ldr	r3, [pc, #16]	; (8188 <registerSocketCallback+0x24>)
    8176:	683a      	ldr	r2, [r7, #0]
    8178:	601a      	str	r2, [r3, #0]
}
    817a:	46c0      	nop			; (mov r8, r8)
    817c:	46bd      	mov	sp, r7
    817e:	b002      	add	sp, #8
    8180:	bd80      	pop	{r7, pc}
    8182:	46c0      	nop			; (mov r8, r8)
    8184:	2000474c 	.word	0x2000474c
    8188:	20004754 	.word	0x20004754

0000818c <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    818c:	b590      	push	{r4, r7, lr}
    818e:	b08b      	sub	sp, #44	; 0x2c
    8190:	af04      	add	r7, sp, #16
    8192:	0004      	movs	r4, r0
    8194:	0008      	movs	r0, r1
    8196:	0011      	movs	r1, r2
    8198:	1dbb      	adds	r3, r7, #6
    819a:	1c22      	adds	r2, r4, #0
    819c:	801a      	strh	r2, [r3, #0]
    819e:	1d7b      	adds	r3, r7, #5
    81a0:	1c02      	adds	r2, r0, #0
    81a2:	701a      	strb	r2, [r3, #0]
    81a4:	1d3b      	adds	r3, r7, #4
    81a6:	1c0a      	adds	r2, r1, #0
    81a8:	701a      	strb	r2, [r3, #0]
	SOCKET		sock = -1;
    81aa:	2317      	movs	r3, #23
    81ac:	18fb      	adds	r3, r7, r3
    81ae:	22ff      	movs	r2, #255	; 0xff
    81b0:	701a      	strb	r2, [r3, #0]
	uint8		u8Count,u8SocketCount = MAX_SOCKET;
    81b2:	2315      	movs	r3, #21
    81b4:	18fb      	adds	r3, r7, r3
    81b6:	220b      	movs	r2, #11
    81b8:	701a      	strb	r2, [r3, #0]
	volatile tstrSocket	*pstrSock;
	
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    81ba:	1dbb      	adds	r3, r7, #6
    81bc:	881b      	ldrh	r3, [r3, #0]
    81be:	2b02      	cmp	r3, #2
    81c0:	d000      	beq.n	81c4 <socket+0x38>
    81c2:	e07e      	b.n	82c2 <socket+0x136>
	{
		if(u8Type == SOCK_STREAM)
    81c4:	1d7b      	adds	r3, r7, #5
    81c6:	781b      	ldrb	r3, [r3, #0]
    81c8:	2b01      	cmp	r3, #1
    81ca:	d108      	bne.n	81de <socket+0x52>
		{
			u8SocketCount = TCP_SOCK_MAX;
    81cc:	2315      	movs	r3, #21
    81ce:	18fb      	adds	r3, r7, r3
    81d0:	2207      	movs	r2, #7
    81d2:	701a      	strb	r2, [r3, #0]
			u8Count = 0;
    81d4:	2316      	movs	r3, #22
    81d6:	18fb      	adds	r3, r7, r3
    81d8:	2200      	movs	r2, #0
    81da:	701a      	strb	r2, [r3, #0]
    81dc:	e067      	b.n	82ae <socket+0x122>
		}
		else if(u8Type == SOCK_DGRAM)
    81de:	1d7b      	adds	r3, r7, #5
    81e0:	781b      	ldrb	r3, [r3, #0]
    81e2:	2b02      	cmp	r3, #2
    81e4:	d108      	bne.n	81f8 <socket+0x6c>
		{
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
    81e6:	2315      	movs	r3, #21
    81e8:	18fb      	adds	r3, r7, r3
    81ea:	220b      	movs	r2, #11
    81ec:	701a      	strb	r2, [r3, #0]
			u8Count = TCP_SOCK_MAX;
    81ee:	2316      	movs	r3, #22
    81f0:	18fb      	adds	r3, r7, r3
    81f2:	2207      	movs	r2, #7
    81f4:	701a      	strb	r2, [r3, #0]
    81f6:	e05a      	b.n	82ae <socket+0x122>
		}
		else
			return sock;
    81f8:	2317      	movs	r3, #23
    81fa:	18fb      	adds	r3, r7, r3
    81fc:	781b      	ldrb	r3, [r3, #0]
    81fe:	b25b      	sxtb	r3, r3
    8200:	e063      	b.n	82ca <socket+0x13e>

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
    8202:	2316      	movs	r3, #22
    8204:	18fb      	adds	r3, r7, r3
    8206:	781b      	ldrb	r3, [r3, #0]
    8208:	011a      	lsls	r2, r3, #4
    820a:	4b32      	ldr	r3, [pc, #200]	; (82d4 <socket+0x148>)
    820c:	18d3      	adds	r3, r2, r3
    820e:	613b      	str	r3, [r7, #16]
			if(pstrSock->bIsUsed == 0)
    8210:	693b      	ldr	r3, [r7, #16]
    8212:	7a9b      	ldrb	r3, [r3, #10]
    8214:	b2db      	uxtb	r3, r3
    8216:	2b00      	cmp	r3, #0
    8218:	d142      	bne.n	82a0 <socket+0x114>
			{
				m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
    821a:	693b      	ldr	r3, [r7, #16]
    821c:	2210      	movs	r2, #16
    821e:	2100      	movs	r1, #0
    8220:	0018      	movs	r0, r3
    8222:	4b2d      	ldr	r3, [pc, #180]	; (82d8 <socket+0x14c>)
    8224:	4798      	blx	r3

				pstrSock->bIsUsed = 1;
    8226:	693b      	ldr	r3, [r7, #16]
    8228:	2201      	movs	r2, #1
    822a:	729a      	strb	r2, [r3, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
    822c:	4b2b      	ldr	r3, [pc, #172]	; (82dc <socket+0x150>)
    822e:	881b      	ldrh	r3, [r3, #0]
    8230:	b29b      	uxth	r3, r3
    8232:	3301      	adds	r3, #1
    8234:	b29a      	uxth	r2, r3
    8236:	4b29      	ldr	r3, [pc, #164]	; (82dc <socket+0x150>)
    8238:	801a      	strh	r2, [r3, #0]
				if(gu16SessionID == 0)
    823a:	4b28      	ldr	r3, [pc, #160]	; (82dc <socket+0x150>)
    823c:	881b      	ldrh	r3, [r3, #0]
    823e:	b29b      	uxth	r3, r3
    8240:	2b00      	cmp	r3, #0
    8242:	d106      	bne.n	8252 <socket+0xc6>
					++gu16SessionID;
    8244:	4b25      	ldr	r3, [pc, #148]	; (82dc <socket+0x150>)
    8246:	881b      	ldrh	r3, [r3, #0]
    8248:	b29b      	uxth	r3, r3
    824a:	3301      	adds	r3, #1
    824c:	b29a      	uxth	r2, r3
    824e:	4b23      	ldr	r3, [pc, #140]	; (82dc <socket+0x150>)
    8250:	801a      	strh	r2, [r3, #0]
				
				pstrSock->u16SessionID = gu16SessionID;
    8252:	4b22      	ldr	r3, [pc, #136]	; (82dc <socket+0x150>)
    8254:	881b      	ldrh	r3, [r3, #0]
    8256:	b29a      	uxth	r2, r3
    8258:	693b      	ldr	r3, [r7, #16]
    825a:	80da      	strh	r2, [r3, #6]
				M2M_DBG("1 Socket %d session ID = %d\r\n",u8Count, gu16SessionID );
				sock = (SOCKET)u8Count;
    825c:	2317      	movs	r3, #23
    825e:	18fb      	adds	r3, r7, r3
    8260:	2216      	movs	r2, #22
    8262:	18ba      	adds	r2, r7, r2
    8264:	7812      	ldrb	r2, [r2, #0]
    8266:	701a      	strb	r2, [r3, #0]

				if(u8Flags & SOCKET_FLAGS_SSL)
    8268:	1d3b      	adds	r3, r7, #4
    826a:	781b      	ldrb	r3, [r3, #0]
    826c:	2201      	movs	r2, #1
    826e:	4013      	ands	r3, r2
    8270:	d026      	beq.n	82c0 <socket+0x134>
				{
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
    8272:	230c      	movs	r3, #12
    8274:	18fb      	adds	r3, r7, r3
    8276:	2217      	movs	r2, #23
    8278:	18ba      	adds	r2, r7, r2
    827a:	7812      	ldrb	r2, [r2, #0]
    827c:	701a      	strb	r2, [r3, #0]
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
    827e:	693b      	ldr	r3, [r7, #16]
    8280:	2221      	movs	r2, #33	; 0x21
    8282:	72da      	strb	r2, [r3, #11]
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    8284:	230c      	movs	r3, #12
    8286:	18fa      	adds	r2, r7, r3
    8288:	2300      	movs	r3, #0
    828a:	9302      	str	r3, [sp, #8]
    828c:	2300      	movs	r3, #0
    828e:	9301      	str	r3, [sp, #4]
    8290:	2300      	movs	r3, #0
    8292:	9300      	str	r3, [sp, #0]
    8294:	2304      	movs	r3, #4
    8296:	2150      	movs	r1, #80	; 0x50
    8298:	2002      	movs	r0, #2
    829a:	4c11      	ldr	r4, [pc, #68]	; (82e0 <socket+0x154>)
    829c:	47a0      	blx	r4
				}
				break;
    829e:	e00f      	b.n	82c0 <socket+0x134>
			u8Count = TCP_SOCK_MAX;
		}
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
    82a0:	2316      	movs	r3, #22
    82a2:	18fb      	adds	r3, r7, r3
    82a4:	781a      	ldrb	r2, [r3, #0]
    82a6:	2316      	movs	r3, #22
    82a8:	18fb      	adds	r3, r7, r3
    82aa:	3201      	adds	r2, #1
    82ac:	701a      	strb	r2, [r3, #0]
    82ae:	2316      	movs	r3, #22
    82b0:	18fa      	adds	r2, r7, r3
    82b2:	2315      	movs	r3, #21
    82b4:	18fb      	adds	r3, r7, r3
    82b6:	7812      	ldrb	r2, [r2, #0]
    82b8:	781b      	ldrb	r3, [r3, #0]
    82ba:	429a      	cmp	r2, r3
    82bc:	d3a1      	bcc.n	8202 <socket+0x76>
    82be:	e000      	b.n	82c2 <socket+0x136>
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
				}
				break;
    82c0:	46c0      	nop			; (mov r8, r8)
			}
		}
	}
	return sock;
    82c2:	2317      	movs	r3, #23
    82c4:	18fb      	adds	r3, r7, r3
    82c6:	781b      	ldrb	r3, [r3, #0]
    82c8:	b25b      	sxtb	r3, r3
}
    82ca:	0018      	movs	r0, r3
    82cc:	46bd      	mov	sp, r7
    82ce:	b007      	add	sp, #28
    82d0:	bd90      	pop	{r4, r7, pc}
    82d2:	46c0      	nop			; (mov r8, r8)
    82d4:	2000469c 	.word	0x2000469c
    82d8:	00003f29 	.word	0x00003f29
    82dc:	2000010e 	.word	0x2000010e
    82e0:	00004305 	.word	0x00004305

000082e4 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    82e4:	b5b0      	push	{r4, r5, r7, lr}
    82e6:	b08a      	sub	sp, #40	; 0x28
    82e8:	af04      	add	r7, sp, #16
    82ea:	6039      	str	r1, [r7, #0]
    82ec:	0011      	movs	r1, r2
    82ee:	1dfb      	adds	r3, r7, #7
    82f0:	1c02      	adds	r2, r0, #0
    82f2:	701a      	strb	r2, [r3, #0]
    82f4:	1dbb      	adds	r3, r7, #6
    82f6:	1c0a      	adds	r2, r1, #0
    82f8:	701a      	strb	r2, [r3, #0]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    82fa:	2317      	movs	r3, #23
    82fc:	18fb      	adds	r3, r7, r3
    82fe:	22fa      	movs	r2, #250	; 0xfa
    8300:	701a      	strb	r2, [r3, #0]
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    8302:	1dfb      	adds	r3, r7, #7
    8304:	781b      	ldrb	r3, [r3, #0]
    8306:	2b7f      	cmp	r3, #127	; 0x7f
    8308:	d867      	bhi.n	83da <connect+0xf6>
    830a:	683b      	ldr	r3, [r7, #0]
    830c:	2b00      	cmp	r3, #0
    830e:	d064      	beq.n	83da <connect+0xf6>
    8310:	1dfb      	adds	r3, r7, #7
    8312:	781b      	ldrb	r3, [r3, #0]
    8314:	b25b      	sxtb	r3, r3
    8316:	4a35      	ldr	r2, [pc, #212]	; (83ec <connect+0x108>)
    8318:	011b      	lsls	r3, r3, #4
    831a:	18d3      	adds	r3, r2, r3
    831c:	330a      	adds	r3, #10
    831e:	781b      	ldrb	r3, [r3, #0]
    8320:	b2db      	uxtb	r3, r3
    8322:	2b01      	cmp	r3, #1
    8324:	d159      	bne.n	83da <connect+0xf6>
    8326:	1dbb      	adds	r3, r7, #6
    8328:	781b      	ldrb	r3, [r3, #0]
    832a:	2b00      	cmp	r3, #0
    832c:	d055      	beq.n	83da <connect+0xf6>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    832e:	2316      	movs	r3, #22
    8330:	18fb      	adds	r3, r7, r3
    8332:	2244      	movs	r2, #68	; 0x44
    8334:	701a      	strb	r2, [r3, #0]
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    8336:	1dfb      	adds	r3, r7, #7
    8338:	781b      	ldrb	r3, [r3, #0]
    833a:	b25b      	sxtb	r3, r3
    833c:	4a2b      	ldr	r2, [pc, #172]	; (83ec <connect+0x108>)
    833e:	011b      	lsls	r3, r3, #4
    8340:	18d3      	adds	r3, r2, r3
    8342:	330b      	adds	r3, #11
    8344:	781b      	ldrb	r3, [r3, #0]
    8346:	b2db      	uxtb	r3, r3
    8348:	001a      	movs	r2, r3
    834a:	2301      	movs	r3, #1
    834c:	4013      	ands	r3, r2
    834e:	d00f      	beq.n	8370 <connect+0x8c>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    8350:	2316      	movs	r3, #22
    8352:	18fb      	adds	r3, r7, r3
    8354:	224b      	movs	r2, #75	; 0x4b
    8356:	701a      	strb	r2, [r3, #0]
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    8358:	1dfb      	adds	r3, r7, #7
    835a:	781b      	ldrb	r3, [r3, #0]
    835c:	b25b      	sxtb	r3, r3
    835e:	4a23      	ldr	r2, [pc, #140]	; (83ec <connect+0x108>)
    8360:	011b      	lsls	r3, r3, #4
    8362:	18d3      	adds	r3, r2, r3
    8364:	330b      	adds	r3, #11
    8366:	781b      	ldrb	r3, [r3, #0]
    8368:	b2da      	uxtb	r2, r3
    836a:	2308      	movs	r3, #8
    836c:	18fb      	adds	r3, r7, r3
    836e:	725a      	strb	r2, [r3, #9]
		}
		strConnect.sock = sock;
    8370:	2308      	movs	r3, #8
    8372:	18fb      	adds	r3, r7, r3
    8374:	1dfa      	adds	r2, r7, #7
    8376:	7812      	ldrb	r2, [r2, #0]
    8378:	721a      	strb	r2, [r3, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    837a:	6839      	ldr	r1, [r7, #0]
    837c:	2308      	movs	r3, #8
    837e:	18fb      	adds	r3, r7, r3
    8380:	2208      	movs	r2, #8
    8382:	0018      	movs	r0, r3
    8384:	4b1a      	ldr	r3, [pc, #104]	; (83f0 <connect+0x10c>)
    8386:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    8388:	1dfb      	adds	r3, r7, #7
    838a:	781b      	ldrb	r3, [r3, #0]
    838c:	b25b      	sxtb	r3, r3
    838e:	4a17      	ldr	r2, [pc, #92]	; (83ec <connect+0x108>)
    8390:	011b      	lsls	r3, r3, #4
    8392:	18d3      	adds	r3, r2, r3
    8394:	3306      	adds	r3, #6
    8396:	881b      	ldrh	r3, [r3, #0]
    8398:	b29a      	uxth	r2, r3
    839a:	2308      	movs	r3, #8
    839c:	18fb      	adds	r3, r7, r3
    839e:	815a      	strh	r2, [r3, #10]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    83a0:	2317      	movs	r3, #23
    83a2:	18fc      	adds	r4, r7, r3
    83a4:	2308      	movs	r3, #8
    83a6:	18fa      	adds	r2, r7, r3
    83a8:	2316      	movs	r3, #22
    83aa:	18fb      	adds	r3, r7, r3
    83ac:	7819      	ldrb	r1, [r3, #0]
    83ae:	2300      	movs	r3, #0
    83b0:	9302      	str	r3, [sp, #8]
    83b2:	2300      	movs	r3, #0
    83b4:	9301      	str	r3, [sp, #4]
    83b6:	2300      	movs	r3, #0
    83b8:	9300      	str	r3, [sp, #0]
    83ba:	230c      	movs	r3, #12
    83bc:	2002      	movs	r0, #2
    83be:	4d0d      	ldr	r5, [pc, #52]	; (83f4 <connect+0x110>)
    83c0:	47a8      	blx	r5
    83c2:	0003      	movs	r3, r0
    83c4:	7023      	strb	r3, [r4, #0]
		if(s8Ret != SOCK_ERR_NO_ERROR)
    83c6:	2317      	movs	r3, #23
    83c8:	18fb      	adds	r3, r7, r3
    83ca:	781b      	ldrb	r3, [r3, #0]
    83cc:	b25b      	sxtb	r3, r3
    83ce:	2b00      	cmp	r3, #0
    83d0:	d003      	beq.n	83da <connect+0xf6>
		{
			s8Ret = SOCK_ERR_INVALID;
    83d2:	2317      	movs	r3, #23
    83d4:	18fb      	adds	r3, r7, r3
    83d6:	22f7      	movs	r2, #247	; 0xf7
    83d8:	701a      	strb	r2, [r3, #0]
		}
	}
	return s8Ret;
    83da:	2317      	movs	r3, #23
    83dc:	18fb      	adds	r3, r7, r3
    83de:	781b      	ldrb	r3, [r3, #0]
    83e0:	b25b      	sxtb	r3, r3
}
    83e2:	0018      	movs	r0, r3
    83e4:	46bd      	mov	sp, r7
    83e6:	b006      	add	sp, #24
    83e8:	bdb0      	pop	{r4, r5, r7, pc}
    83ea:	46c0      	nop			; (mov r8, r8)
    83ec:	2000469c 	.word	0x2000469c
    83f0:	00003eed 	.word	0x00003eed
    83f4:	00004305 	.word	0x00004305

000083f8 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    83f8:	b590      	push	{r4, r7, lr}
    83fa:	b08f      	sub	sp, #60	; 0x3c
    83fc:	af04      	add	r7, sp, #16
    83fe:	0004      	movs	r4, r0
    8400:	60b9      	str	r1, [r7, #8]
    8402:	0010      	movs	r0, r2
    8404:	0019      	movs	r1, r3
    8406:	230f      	movs	r3, #15
    8408:	18fb      	adds	r3, r7, r3
    840a:	1c22      	adds	r2, r4, #0
    840c:	701a      	strb	r2, [r3, #0]
    840e:	230c      	movs	r3, #12
    8410:	18fb      	adds	r3, r7, r3
    8412:	1c02      	adds	r2, r0, #0
    8414:	801a      	strh	r2, [r3, #0]
    8416:	1dbb      	adds	r3, r7, #6
    8418:	1c0a      	adds	r2, r1, #0
    841a:	801a      	strh	r2, [r3, #0]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    841c:	2326      	movs	r3, #38	; 0x26
    841e:	18fb      	adds	r3, r7, r3
    8420:	2206      	movs	r2, #6
    8422:	4252      	negs	r2, r2
    8424:	801a      	strh	r2, [r3, #0]
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    8426:	230f      	movs	r3, #15
    8428:	18fb      	adds	r3, r7, r3
    842a:	781b      	ldrb	r3, [r3, #0]
    842c:	2b7f      	cmp	r3, #127	; 0x7f
    842e:	d900      	bls.n	8432 <send+0x3a>
    8430:	e087      	b.n	8542 <send+0x14a>
    8432:	68bb      	ldr	r3, [r7, #8]
    8434:	2b00      	cmp	r3, #0
    8436:	d100      	bne.n	843a <send+0x42>
    8438:	e083      	b.n	8542 <send+0x14a>
    843a:	230c      	movs	r3, #12
    843c:	18fb      	adds	r3, r7, r3
    843e:	881a      	ldrh	r2, [r3, #0]
    8440:	23af      	movs	r3, #175	; 0xaf
    8442:	00db      	lsls	r3, r3, #3
    8444:	429a      	cmp	r2, r3
    8446:	d900      	bls.n	844a <send+0x52>
    8448:	e07b      	b.n	8542 <send+0x14a>
    844a:	230f      	movs	r3, #15
    844c:	18fb      	adds	r3, r7, r3
    844e:	781b      	ldrb	r3, [r3, #0]
    8450:	b25b      	sxtb	r3, r3
    8452:	4a40      	ldr	r2, [pc, #256]	; (8554 <send+0x15c>)
    8454:	011b      	lsls	r3, r3, #4
    8456:	18d3      	adds	r3, r2, r3
    8458:	330a      	adds	r3, #10
    845a:	781b      	ldrb	r3, [r3, #0]
    845c:	b2db      	uxtb	r3, r3
    845e:	2b01      	cmp	r3, #1
    8460:	d16f      	bne.n	8542 <send+0x14a>
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
    8462:	2323      	movs	r3, #35	; 0x23
    8464:	18fb      	adds	r3, r7, r3
    8466:	2245      	movs	r2, #69	; 0x45
    8468:	701a      	strb	r2, [r3, #0]
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    846a:	2324      	movs	r3, #36	; 0x24
    846c:	18fb      	adds	r3, r7, r3
    846e:	2250      	movs	r2, #80	; 0x50
    8470:	801a      	strh	r2, [r3, #0]

		strSend.sock			= sock;
    8472:	2310      	movs	r3, #16
    8474:	18fb      	adds	r3, r7, r3
    8476:	220f      	movs	r2, #15
    8478:	18ba      	adds	r2, r7, r2
    847a:	7812      	ldrb	r2, [r2, #0]
    847c:	701a      	strb	r2, [r3, #0]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
    847e:	2310      	movs	r3, #16
    8480:	18fb      	adds	r3, r7, r3
    8482:	220c      	movs	r2, #12
    8484:	18ba      	adds	r2, r7, r2
    8486:	8812      	ldrh	r2, [r2, #0]
    8488:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
    848a:	230f      	movs	r3, #15
    848c:	18fb      	adds	r3, r7, r3
    848e:	781b      	ldrb	r3, [r3, #0]
    8490:	b25b      	sxtb	r3, r3
    8492:	4a30      	ldr	r2, [pc, #192]	; (8554 <send+0x15c>)
    8494:	011b      	lsls	r3, r3, #4
    8496:	18d3      	adds	r3, r2, r3
    8498:	3306      	adds	r3, #6
    849a:	881b      	ldrh	r3, [r3, #0]
    849c:	b29a      	uxth	r2, r3
    849e:	2310      	movs	r3, #16
    84a0:	18fb      	adds	r3, r7, r3
    84a2:	819a      	strh	r2, [r3, #12]

		if(sock >= TCP_SOCK_MAX)
    84a4:	230f      	movs	r3, #15
    84a6:	18fb      	adds	r3, r7, r3
    84a8:	781b      	ldrb	r3, [r3, #0]
    84aa:	b25b      	sxtb	r3, r3
    84ac:	2b06      	cmp	r3, #6
    84ae:	dd03      	ble.n	84b8 <send+0xc0>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    84b0:	2324      	movs	r3, #36	; 0x24
    84b2:	18fb      	adds	r3, r7, r3
    84b4:	2244      	movs	r2, #68	; 0x44
    84b6:	801a      	strh	r2, [r3, #0]
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    84b8:	230f      	movs	r3, #15
    84ba:	18fb      	adds	r3, r7, r3
    84bc:	781b      	ldrb	r3, [r3, #0]
    84be:	b25b      	sxtb	r3, r3
    84c0:	4a24      	ldr	r2, [pc, #144]	; (8554 <send+0x15c>)
    84c2:	011b      	lsls	r3, r3, #4
    84c4:	18d3      	adds	r3, r2, r3
    84c6:	330b      	adds	r3, #11
    84c8:	781b      	ldrb	r3, [r3, #0]
    84ca:	b2db      	uxtb	r3, r3
    84cc:	001a      	movs	r2, r3
    84ce:	2301      	movs	r3, #1
    84d0:	4013      	ands	r3, r2
    84d2:	d00f      	beq.n	84f4 <send+0xfc>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    84d4:	2323      	movs	r3, #35	; 0x23
    84d6:	18fb      	adds	r3, r7, r3
    84d8:	224c      	movs	r2, #76	; 0x4c
    84da:	701a      	strb	r2, [r3, #0]
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
    84dc:	230f      	movs	r3, #15
    84de:	18fb      	adds	r3, r7, r3
    84e0:	2200      	movs	r2, #0
    84e2:	569a      	ldrsb	r2, [r3, r2]
    84e4:	2324      	movs	r3, #36	; 0x24
    84e6:	18fb      	adds	r3, r7, r3
    84e8:	491a      	ldr	r1, [pc, #104]	; (8554 <send+0x15c>)
    84ea:	0112      	lsls	r2, r2, #4
    84ec:	188a      	adds	r2, r1, r2
    84ee:	3208      	adds	r2, #8
    84f0:	8812      	ldrh	r2, [r2, #0]
    84f2:	801a      	strh	r2, [r3, #0]
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    84f4:	2323      	movs	r3, #35	; 0x23
    84f6:	18fb      	adds	r3, r7, r3
    84f8:	781b      	ldrb	r3, [r3, #0]
    84fa:	2280      	movs	r2, #128	; 0x80
    84fc:	4252      	negs	r2, r2
    84fe:	4313      	orrs	r3, r2
    8500:	b2d9      	uxtb	r1, r3
    8502:	2310      	movs	r3, #16
    8504:	18fa      	adds	r2, r7, r3
    8506:	2324      	movs	r3, #36	; 0x24
    8508:	18fb      	adds	r3, r7, r3
    850a:	881b      	ldrh	r3, [r3, #0]
    850c:	9302      	str	r3, [sp, #8]
    850e:	230c      	movs	r3, #12
    8510:	18fb      	adds	r3, r7, r3
    8512:	881b      	ldrh	r3, [r3, #0]
    8514:	9301      	str	r3, [sp, #4]
    8516:	68bb      	ldr	r3, [r7, #8]
    8518:	9300      	str	r3, [sp, #0]
    851a:	2310      	movs	r3, #16
    851c:	2002      	movs	r0, #2
    851e:	4c0e      	ldr	r4, [pc, #56]	; (8558 <send+0x160>)
    8520:	47a0      	blx	r4
    8522:	0003      	movs	r3, r0
    8524:	001a      	movs	r2, r3
    8526:	2326      	movs	r3, #38	; 0x26
    8528:	18fb      	adds	r3, r7, r3
    852a:	801a      	strh	r2, [r3, #0]
		if(s16Ret != SOCK_ERR_NO_ERROR)
    852c:	2326      	movs	r3, #38	; 0x26
    852e:	18fb      	adds	r3, r7, r3
    8530:	2200      	movs	r2, #0
    8532:	5e9b      	ldrsh	r3, [r3, r2]
    8534:	2b00      	cmp	r3, #0
    8536:	d004      	beq.n	8542 <send+0x14a>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    8538:	2326      	movs	r3, #38	; 0x26
    853a:	18fb      	adds	r3, r7, r3
    853c:	220e      	movs	r2, #14
    853e:	4252      	negs	r2, r2
    8540:	801a      	strh	r2, [r3, #0]
		}
	}
	return s16Ret;
    8542:	2326      	movs	r3, #38	; 0x26
    8544:	18fb      	adds	r3, r7, r3
    8546:	2200      	movs	r2, #0
    8548:	5e9b      	ldrsh	r3, [r3, r2]
}
    854a:	0018      	movs	r0, r3
    854c:	46bd      	mov	sp, r7
    854e:	b00b      	add	sp, #44	; 0x2c
    8550:	bd90      	pop	{r4, r7, pc}
    8552:	46c0      	nop			; (mov r8, r8)
    8554:	2000469c 	.word	0x2000469c
    8558:	00004305 	.word	0x00004305

0000855c <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    855c:	b590      	push	{r4, r7, lr}
    855e:	b08d      	sub	sp, #52	; 0x34
    8560:	af04      	add	r7, sp, #16
    8562:	60b9      	str	r1, [r7, #8]
    8564:	0011      	movs	r1, r2
    8566:	607b      	str	r3, [r7, #4]
    8568:	230f      	movs	r3, #15
    856a:	18fb      	adds	r3, r7, r3
    856c:	1c02      	adds	r2, r0, #0
    856e:	701a      	strb	r2, [r3, #0]
    8570:	230c      	movs	r3, #12
    8572:	18fb      	adds	r3, r7, r3
    8574:	1c0a      	adds	r2, r1, #0
    8576:	801a      	strh	r2, [r3, #0]
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    8578:	231e      	movs	r3, #30
    857a:	18fb      	adds	r3, r7, r3
    857c:	2206      	movs	r2, #6
    857e:	4252      	negs	r2, r2
    8580:	801a      	strh	r2, [r3, #0]
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    8582:	230f      	movs	r3, #15
    8584:	18fb      	adds	r3, r7, r3
    8586:	781b      	ldrb	r3, [r3, #0]
    8588:	2b7f      	cmp	r3, #127	; 0x7f
    858a:	d900      	bls.n	858e <recv+0x32>
    858c:	e099      	b.n	86c2 <recv+0x166>
    858e:	68bb      	ldr	r3, [r7, #8]
    8590:	2b00      	cmp	r3, #0
    8592:	d100      	bne.n	8596 <recv+0x3a>
    8594:	e095      	b.n	86c2 <recv+0x166>
    8596:	230c      	movs	r3, #12
    8598:	18fb      	adds	r3, r7, r3
    859a:	881b      	ldrh	r3, [r3, #0]
    859c:	2b00      	cmp	r3, #0
    859e:	d100      	bne.n	85a2 <recv+0x46>
    85a0:	e08f      	b.n	86c2 <recv+0x166>
    85a2:	230f      	movs	r3, #15
    85a4:	18fb      	adds	r3, r7, r3
    85a6:	781b      	ldrb	r3, [r3, #0]
    85a8:	b25b      	sxtb	r3, r3
    85aa:	4a4a      	ldr	r2, [pc, #296]	; (86d4 <recv+0x178>)
    85ac:	011b      	lsls	r3, r3, #4
    85ae:	18d3      	adds	r3, r2, r3
    85b0:	330a      	adds	r3, #10
    85b2:	781b      	ldrb	r3, [r3, #0]
    85b4:	b2db      	uxtb	r3, r3
    85b6:	2b01      	cmp	r3, #1
    85b8:	d000      	beq.n	85bc <recv+0x60>
    85ba:	e082      	b.n	86c2 <recv+0x166>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
    85bc:	231e      	movs	r3, #30
    85be:	18fb      	adds	r3, r7, r3
    85c0:	2200      	movs	r2, #0
    85c2:	801a      	strh	r2, [r3, #0]
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    85c4:	230f      	movs	r3, #15
    85c6:	18fb      	adds	r3, r7, r3
    85c8:	2200      	movs	r2, #0
    85ca:	569a      	ldrsb	r2, [r3, r2]
    85cc:	4b41      	ldr	r3, [pc, #260]	; (86d4 <recv+0x178>)
    85ce:	0112      	lsls	r2, r2, #4
    85d0:	68b9      	ldr	r1, [r7, #8]
    85d2:	50d1      	str	r1, [r2, r3]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    85d4:	230f      	movs	r3, #15
    85d6:	18fb      	adds	r3, r7, r3
    85d8:	781b      	ldrb	r3, [r3, #0]
    85da:	b25b      	sxtb	r3, r3
    85dc:	4a3d      	ldr	r2, [pc, #244]	; (86d4 <recv+0x178>)
    85de:	011b      	lsls	r3, r3, #4
    85e0:	18d3      	adds	r3, r2, r3
    85e2:	3304      	adds	r3, #4
    85e4:	220c      	movs	r2, #12
    85e6:	18ba      	adds	r2, r7, r2
    85e8:	8812      	ldrh	r2, [r2, #0]
    85ea:	801a      	strh	r2, [r3, #0]

		if(!gastrSockets[sock].bIsRecvPending)
    85ec:	230f      	movs	r3, #15
    85ee:	18fb      	adds	r3, r7, r3
    85f0:	781b      	ldrb	r3, [r3, #0]
    85f2:	b25b      	sxtb	r3, r3
    85f4:	4a37      	ldr	r2, [pc, #220]	; (86d4 <recv+0x178>)
    85f6:	011b      	lsls	r3, r3, #4
    85f8:	18d3      	adds	r3, r2, r3
    85fa:	330c      	adds	r3, #12
    85fc:	781b      	ldrb	r3, [r3, #0]
    85fe:	b2db      	uxtb	r3, r3
    8600:	2b00      	cmp	r3, #0
    8602:	d15e      	bne.n	86c2 <recv+0x166>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;
    8604:	231d      	movs	r3, #29
    8606:	18fb      	adds	r3, r7, r3
    8608:	2246      	movs	r2, #70	; 0x46
    860a:	701a      	strb	r2, [r3, #0]

			gastrSockets[sock].bIsRecvPending = 1;
    860c:	230f      	movs	r3, #15
    860e:	18fb      	adds	r3, r7, r3
    8610:	781b      	ldrb	r3, [r3, #0]
    8612:	b25b      	sxtb	r3, r3
    8614:	4a2f      	ldr	r2, [pc, #188]	; (86d4 <recv+0x178>)
    8616:	011b      	lsls	r3, r3, #4
    8618:	18d3      	adds	r3, r2, r3
    861a:	330c      	adds	r3, #12
    861c:	2201      	movs	r2, #1
    861e:	701a      	strb	r2, [r3, #0]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    8620:	230f      	movs	r3, #15
    8622:	18fb      	adds	r3, r7, r3
    8624:	781b      	ldrb	r3, [r3, #0]
    8626:	b25b      	sxtb	r3, r3
    8628:	4a2a      	ldr	r2, [pc, #168]	; (86d4 <recv+0x178>)
    862a:	011b      	lsls	r3, r3, #4
    862c:	18d3      	adds	r3, r2, r3
    862e:	330b      	adds	r3, #11
    8630:	781b      	ldrb	r3, [r3, #0]
    8632:	b2db      	uxtb	r3, r3
    8634:	001a      	movs	r2, r3
    8636:	2301      	movs	r3, #1
    8638:	4013      	ands	r3, r2
    863a:	d003      	beq.n	8644 <recv+0xe8>
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    863c:	231d      	movs	r3, #29
    863e:	18fb      	adds	r3, r7, r3
    8640:	224d      	movs	r2, #77	; 0x4d
    8642:	701a      	strb	r2, [r3, #0]
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    8644:	687b      	ldr	r3, [r7, #4]
    8646:	2b00      	cmp	r3, #0
    8648:	d105      	bne.n	8656 <recv+0xfa>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    864a:	2314      	movs	r3, #20
    864c:	18fb      	adds	r3, r7, r3
    864e:	2201      	movs	r2, #1
    8650:	4252      	negs	r2, r2
    8652:	601a      	str	r2, [r3, #0]
    8654:	e003      	b.n	865e <recv+0x102>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    8656:	2314      	movs	r3, #20
    8658:	18fb      	adds	r3, r7, r3
    865a:	687a      	ldr	r2, [r7, #4]
    865c:	601a      	str	r2, [r3, #0]
			strRecv.sock = sock;
    865e:	2314      	movs	r3, #20
    8660:	18fb      	adds	r3, r7, r3
    8662:	220f      	movs	r2, #15
    8664:	18ba      	adds	r2, r7, r2
    8666:	7812      	ldrb	r2, [r2, #0]
    8668:	711a      	strb	r2, [r3, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    866a:	230f      	movs	r3, #15
    866c:	18fb      	adds	r3, r7, r3
    866e:	781b      	ldrb	r3, [r3, #0]
    8670:	b25b      	sxtb	r3, r3
    8672:	4a18      	ldr	r2, [pc, #96]	; (86d4 <recv+0x178>)
    8674:	011b      	lsls	r3, r3, #4
    8676:	18d3      	adds	r3, r2, r3
    8678:	3306      	adds	r3, #6
    867a:	881b      	ldrh	r3, [r3, #0]
    867c:	b29a      	uxth	r2, r3
    867e:	2314      	movs	r3, #20
    8680:	18fb      	adds	r3, r7, r3
    8682:	80da      	strh	r2, [r3, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    8684:	2314      	movs	r3, #20
    8686:	18fa      	adds	r2, r7, r3
    8688:	231d      	movs	r3, #29
    868a:	18fb      	adds	r3, r7, r3
    868c:	7819      	ldrb	r1, [r3, #0]
    868e:	2300      	movs	r3, #0
    8690:	9302      	str	r3, [sp, #8]
    8692:	2300      	movs	r3, #0
    8694:	9301      	str	r3, [sp, #4]
    8696:	2300      	movs	r3, #0
    8698:	9300      	str	r3, [sp, #0]
    869a:	2308      	movs	r3, #8
    869c:	2002      	movs	r0, #2
    869e:	4c0e      	ldr	r4, [pc, #56]	; (86d8 <recv+0x17c>)
    86a0:	47a0      	blx	r4
    86a2:	0003      	movs	r3, r0
    86a4:	001a      	movs	r2, r3
    86a6:	231e      	movs	r3, #30
    86a8:	18fb      	adds	r3, r7, r3
    86aa:	801a      	strh	r2, [r3, #0]
			if(s16Ret != SOCK_ERR_NO_ERROR)
    86ac:	231e      	movs	r3, #30
    86ae:	18fb      	adds	r3, r7, r3
    86b0:	2200      	movs	r2, #0
    86b2:	5e9b      	ldrsh	r3, [r3, r2]
    86b4:	2b00      	cmp	r3, #0
    86b6:	d004      	beq.n	86c2 <recv+0x166>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    86b8:	231e      	movs	r3, #30
    86ba:	18fb      	adds	r3, r7, r3
    86bc:	220e      	movs	r2, #14
    86be:	4252      	negs	r2, r2
    86c0:	801a      	strh	r2, [r3, #0]
			}
		}
	}
	return s16Ret;
    86c2:	231e      	movs	r3, #30
    86c4:	18fb      	adds	r3, r7, r3
    86c6:	2200      	movs	r2, #0
    86c8:	5e9b      	ldrsh	r3, [r3, r2]
}
    86ca:	0018      	movs	r0, r3
    86cc:	46bd      	mov	sp, r7
    86ce:	b009      	add	sp, #36	; 0x24
    86d0:	bd90      	pop	{r4, r7, pc}
    86d2:	46c0      	nop			; (mov r8, r8)
    86d4:	2000469c 	.word	0x2000469c
    86d8:	00004305 	.word	0x00004305

000086dc <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    86dc:	b5b0      	push	{r4, r5, r7, lr}
    86de:	b088      	sub	sp, #32
    86e0:	af04      	add	r7, sp, #16
    86e2:	0002      	movs	r2, r0
    86e4:	1dfb      	adds	r3, r7, #7
    86e6:	701a      	strb	r2, [r3, #0]
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    86e8:	230f      	movs	r3, #15
    86ea:	18fb      	adds	r3, r7, r3
    86ec:	22fa      	movs	r2, #250	; 0xfa
    86ee:	701a      	strb	r2, [r3, #0]
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    86f0:	1dfb      	adds	r3, r7, #7
    86f2:	781b      	ldrb	r3, [r3, #0]
    86f4:	2b7f      	cmp	r3, #127	; 0x7f
    86f6:	d86a      	bhi.n	87ce <close+0xf2>
    86f8:	1dfb      	adds	r3, r7, #7
    86fa:	781b      	ldrb	r3, [r3, #0]
    86fc:	b25b      	sxtb	r3, r3
    86fe:	4a38      	ldr	r2, [pc, #224]	; (87e0 <close+0x104>)
    8700:	011b      	lsls	r3, r3, #4
    8702:	18d3      	adds	r3, r2, r3
    8704:	330a      	adds	r3, #10
    8706:	781b      	ldrb	r3, [r3, #0]
    8708:	b2db      	uxtb	r3, r3
    870a:	2b01      	cmp	r3, #1
    870c:	d15f      	bne.n	87ce <close+0xf2>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    870e:	230e      	movs	r3, #14
    8710:	18fb      	adds	r3, r7, r3
    8712:	2249      	movs	r2, #73	; 0x49
    8714:	701a      	strb	r2, [r3, #0]
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    8716:	2308      	movs	r3, #8
    8718:	18fb      	adds	r3, r7, r3
    871a:	1dfa      	adds	r2, r7, #7
    871c:	7812      	ldrb	r2, [r2, #0]
    871e:	701a      	strb	r2, [r3, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    8720:	1dfb      	adds	r3, r7, #7
    8722:	781b      	ldrb	r3, [r3, #0]
    8724:	b25b      	sxtb	r3, r3
    8726:	4a2e      	ldr	r2, [pc, #184]	; (87e0 <close+0x104>)
    8728:	011b      	lsls	r3, r3, #4
    872a:	18d3      	adds	r3, r2, r3
    872c:	3306      	adds	r3, #6
    872e:	881b      	ldrh	r3, [r3, #0]
    8730:	b29a      	uxth	r2, r3
    8732:	2308      	movs	r3, #8
    8734:	18fb      	adds	r3, r7, r3
    8736:	805a      	strh	r2, [r3, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    8738:	1dfb      	adds	r3, r7, #7
    873a:	781b      	ldrb	r3, [r3, #0]
    873c:	b25b      	sxtb	r3, r3
    873e:	4a28      	ldr	r2, [pc, #160]	; (87e0 <close+0x104>)
    8740:	011b      	lsls	r3, r3, #4
    8742:	18d3      	adds	r3, r2, r3
    8744:	330a      	adds	r3, #10
    8746:	2200      	movs	r2, #0
    8748:	701a      	strb	r2, [r3, #0]
		gastrSockets[sock].u16SessionID =0;
    874a:	1dfb      	adds	r3, r7, #7
    874c:	781b      	ldrb	r3, [r3, #0]
    874e:	b25b      	sxtb	r3, r3
    8750:	4a23      	ldr	r2, [pc, #140]	; (87e0 <close+0x104>)
    8752:	011b      	lsls	r3, r3, #4
    8754:	18d3      	adds	r3, r2, r3
    8756:	3306      	adds	r3, #6
    8758:	2200      	movs	r2, #0
    875a:	801a      	strh	r2, [r3, #0]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    875c:	1dfb      	adds	r3, r7, #7
    875e:	781b      	ldrb	r3, [r3, #0]
    8760:	b25b      	sxtb	r3, r3
    8762:	4a1f      	ldr	r2, [pc, #124]	; (87e0 <close+0x104>)
    8764:	011b      	lsls	r3, r3, #4
    8766:	18d3      	adds	r3, r2, r3
    8768:	330b      	adds	r3, #11
    876a:	781b      	ldrb	r3, [r3, #0]
    876c:	b2db      	uxtb	r3, r3
    876e:	001a      	movs	r2, r3
    8770:	2301      	movs	r3, #1
    8772:	4013      	ands	r3, r2
    8774:	d003      	beq.n	877e <close+0xa2>
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    8776:	230e      	movs	r3, #14
    8778:	18fb      	adds	r3, r7, r3
    877a:	224e      	movs	r2, #78	; 0x4e
    877c:	701a      	strb	r2, [r3, #0]
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    877e:	230f      	movs	r3, #15
    8780:	18fc      	adds	r4, r7, r3
    8782:	2308      	movs	r3, #8
    8784:	18fa      	adds	r2, r7, r3
    8786:	230e      	movs	r3, #14
    8788:	18fb      	adds	r3, r7, r3
    878a:	7819      	ldrb	r1, [r3, #0]
    878c:	2300      	movs	r3, #0
    878e:	9302      	str	r3, [sp, #8]
    8790:	2300      	movs	r3, #0
    8792:	9301      	str	r3, [sp, #4]
    8794:	2300      	movs	r3, #0
    8796:	9300      	str	r3, [sp, #0]
    8798:	2304      	movs	r3, #4
    879a:	2002      	movs	r0, #2
    879c:	4d11      	ldr	r5, [pc, #68]	; (87e4 <close+0x108>)
    879e:	47a8      	blx	r5
    87a0:	0003      	movs	r3, r0
    87a2:	7023      	strb	r3, [r4, #0]
		if(s8Ret != SOCK_ERR_NO_ERROR)
    87a4:	230f      	movs	r3, #15
    87a6:	18fb      	adds	r3, r7, r3
    87a8:	781b      	ldrb	r3, [r3, #0]
    87aa:	b25b      	sxtb	r3, r3
    87ac:	2b00      	cmp	r3, #0
    87ae:	d003      	beq.n	87b8 <close+0xdc>
		{
			s8Ret = SOCK_ERR_INVALID;
    87b0:	230f      	movs	r3, #15
    87b2:	18fb      	adds	r3, r7, r3
    87b4:	22f7      	movs	r2, #247	; 0xf7
    87b6:	701a      	strb	r2, [r3, #0]
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    87b8:	1dfb      	adds	r3, r7, #7
    87ba:	781b      	ldrb	r3, [r3, #0]
    87bc:	b25b      	sxtb	r3, r3
    87be:	011a      	lsls	r2, r3, #4
    87c0:	4b07      	ldr	r3, [pc, #28]	; (87e0 <close+0x104>)
    87c2:	18d3      	adds	r3, r2, r3
    87c4:	2210      	movs	r2, #16
    87c6:	2100      	movs	r1, #0
    87c8:	0018      	movs	r0, r3
    87ca:	4b07      	ldr	r3, [pc, #28]	; (87e8 <close+0x10c>)
    87cc:	4798      	blx	r3
	}
	return s8Ret;
    87ce:	230f      	movs	r3, #15
    87d0:	18fb      	adds	r3, r7, r3
    87d2:	781b      	ldrb	r3, [r3, #0]
    87d4:	b25b      	sxtb	r3, r3
}
    87d6:	0018      	movs	r0, r3
    87d8:	46bd      	mov	sp, r7
    87da:	b004      	add	sp, #16
    87dc:	bdb0      	pop	{r4, r5, r7, pc}
    87de:	46c0      	nop			; (mov r8, r8)
    87e0:	2000469c 	.word	0x2000469c
    87e4:	00004305 	.word	0x00004305
    87e8:	00003f29 	.word	0x00003f29

000087ec <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    87ec:	b5b0      	push	{r4, r5, r7, lr}
    87ee:	b088      	sub	sp, #32
    87f0:	af04      	add	r7, sp, #16
    87f2:	6078      	str	r0, [r7, #4]
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    87f4:	230f      	movs	r3, #15
    87f6:	18fb      	adds	r3, r7, r3
    87f8:	22fa      	movs	r2, #250	; 0xfa
    87fa:	701a      	strb	r2, [r3, #0]
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    87fc:	687b      	ldr	r3, [r7, #4]
    87fe:	0018      	movs	r0, r3
    8800:	4b19      	ldr	r3, [pc, #100]	; (8868 <gethostbyname+0x7c>)
    8802:	4798      	blx	r3
    8804:	0003      	movs	r3, r0
    8806:	001a      	movs	r2, r3
    8808:	230e      	movs	r3, #14
    880a:	18fb      	adds	r3, r7, r3
    880c:	701a      	strb	r2, [r3, #0]
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    880e:	230e      	movs	r3, #14
    8810:	18fb      	adds	r3, r7, r3
    8812:	781b      	ldrb	r3, [r3, #0]
    8814:	2b40      	cmp	r3, #64	; 0x40
    8816:	d81f      	bhi.n	8858 <gethostbyname+0x6c>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE|M2M_REQ_DATA_PKT, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    8818:	230e      	movs	r3, #14
    881a:	18fb      	adds	r3, r7, r3
    881c:	781b      	ldrb	r3, [r3, #0]
    881e:	b29b      	uxth	r3, r3
    8820:	3301      	adds	r3, #1
    8822:	b299      	uxth	r1, r3
    8824:	230f      	movs	r3, #15
    8826:	18fc      	adds	r4, r7, r3
    8828:	687a      	ldr	r2, [r7, #4]
    882a:	2300      	movs	r3, #0
    882c:	9302      	str	r3, [sp, #8]
    882e:	2300      	movs	r3, #0
    8830:	9301      	str	r3, [sp, #4]
    8832:	2300      	movs	r3, #0
    8834:	9300      	str	r3, [sp, #0]
    8836:	000b      	movs	r3, r1
    8838:	21ca      	movs	r1, #202	; 0xca
    883a:	2002      	movs	r0, #2
    883c:	4d0b      	ldr	r5, [pc, #44]	; (886c <gethostbyname+0x80>)
    883e:	47a8      	blx	r5
    8840:	0003      	movs	r3, r0
    8842:	7023      	strb	r3, [r4, #0]
		if(s8Err != SOCK_ERR_NO_ERROR)
    8844:	230f      	movs	r3, #15
    8846:	18fb      	adds	r3, r7, r3
    8848:	781b      	ldrb	r3, [r3, #0]
    884a:	b25b      	sxtb	r3, r3
    884c:	2b00      	cmp	r3, #0
    884e:	d003      	beq.n	8858 <gethostbyname+0x6c>
		{
			s8Err = SOCK_ERR_INVALID;
    8850:	230f      	movs	r3, #15
    8852:	18fb      	adds	r3, r7, r3
    8854:	22f7      	movs	r2, #247	; 0xf7
    8856:	701a      	strb	r2, [r3, #0]
		}
	}
	return s8Err;
    8858:	230f      	movs	r3, #15
    885a:	18fb      	adds	r3, r7, r3
    885c:	781b      	ldrb	r3, [r3, #0]
    885e:	b25b      	sxtb	r3, r3
}
    8860:	0018      	movs	r0, r3
    8862:	46bd      	mov	sp, r7
    8864:	b004      	add	sp, #16
    8866:	bdb0      	pop	{r4, r5, r7, pc}
    8868:	00003f69 	.word	0x00003f69
    886c:	00004305 	.word	0x00004305

00008870 <spi_flash_enter_low_power_mode>:
		spi_flash_write_enable();
		spi_flash_gang_unblock();
	}
}
#endif
static void spi_flash_enter_low_power_mode(void) {
    8870:	b580      	push	{r7, lr}
    8872:	b082      	sub	sp, #8
    8874:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
    8876:	003b      	movs	r3, r7
    8878:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xb9;
    887a:	687b      	ldr	r3, [r7, #4]
    887c:	22b9      	movs	r2, #185	; 0xb9
    887e:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    8880:	4b13      	ldr	r3, [pc, #76]	; (88d0 <spi_flash_enter_low_power_mode+0x60>)
    8882:	2100      	movs	r1, #0
    8884:	0018      	movs	r0, r3
    8886:	4b13      	ldr	r3, [pc, #76]	; (88d4 <spi_flash_enter_low_power_mode+0x64>)
    8888:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    888a:	687b      	ldr	r3, [r7, #4]
    888c:	781b      	ldrb	r3, [r3, #0]
    888e:	001a      	movs	r2, r3
    8890:	4b11      	ldr	r3, [pc, #68]	; (88d8 <spi_flash_enter_low_power_mode+0x68>)
    8892:	0011      	movs	r1, r2
    8894:	0018      	movs	r0, r3
    8896:	4b0f      	ldr	r3, [pc, #60]	; (88d4 <spi_flash_enter_low_power_mode+0x64>)
    8898:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    889a:	4b10      	ldr	r3, [pc, #64]	; (88dc <spi_flash_enter_low_power_mode+0x6c>)
    889c:	2101      	movs	r1, #1
    889e:	0018      	movs	r0, r3
    88a0:	4b0c      	ldr	r3, [pc, #48]	; (88d4 <spi_flash_enter_low_power_mode+0x64>)
    88a2:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    88a4:	4b0e      	ldr	r3, [pc, #56]	; (88e0 <spi_flash_enter_low_power_mode+0x70>)
    88a6:	2100      	movs	r1, #0
    88a8:	0018      	movs	r0, r3
    88aa:	4b0a      	ldr	r3, [pc, #40]	; (88d4 <spi_flash_enter_low_power_mode+0x64>)
    88ac:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
    88ae:	4b0d      	ldr	r3, [pc, #52]	; (88e4 <spi_flash_enter_low_power_mode+0x74>)
    88b0:	2181      	movs	r1, #129	; 0x81
    88b2:	0018      	movs	r0, r3
    88b4:	4b07      	ldr	r3, [pc, #28]	; (88d4 <spi_flash_enter_low_power_mode+0x64>)
    88b6:	4798      	blx	r3
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    88b8:	46c0      	nop			; (mov r8, r8)
    88ba:	4b0b      	ldr	r3, [pc, #44]	; (88e8 <spi_flash_enter_low_power_mode+0x78>)
    88bc:	0018      	movs	r0, r3
    88be:	4b0b      	ldr	r3, [pc, #44]	; (88ec <spi_flash_enter_low_power_mode+0x7c>)
    88c0:	4798      	blx	r3
    88c2:	1e03      	subs	r3, r0, #0
    88c4:	2b01      	cmp	r3, #1
    88c6:	d1f8      	bne.n	88ba <spi_flash_enter_low_power_mode+0x4a>
}
    88c8:	46c0      	nop			; (mov r8, r8)
    88ca:	46bd      	mov	sp, r7
    88cc:	b002      	add	sp, #8
    88ce:	bd80      	pop	{r7, pc}
    88d0:	00010208 	.word	0x00010208
    88d4:	00006269 	.word	0x00006269
    88d8:	0001020c 	.word	0x0001020c
    88dc:	00010214 	.word	0x00010214
    88e0:	0001021c 	.word	0x0001021c
    88e4:	00010204 	.word	0x00010204
    88e8:	00010218 	.word	0x00010218
    88ec:	00006225 	.word	0x00006225

000088f0 <spi_flash_leave_low_power_mode>:


static void spi_flash_leave_low_power_mode(void) {
    88f0:	b580      	push	{r7, lr}
    88f2:	b082      	sub	sp, #8
    88f4:	af00      	add	r7, sp, #0
	volatile unsigned long tmp;
	unsigned char* cmd = (unsigned char*) &tmp;
    88f6:	003b      	movs	r3, r7
    88f8:	607b      	str	r3, [r7, #4]

	cmd[0] = 0xab;
    88fa:	687b      	ldr	r3, [r7, #4]
    88fc:	22ab      	movs	r2, #171	; 0xab
    88fe:	701a      	strb	r2, [r3, #0]

	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
    8900:	4b13      	ldr	r3, [pc, #76]	; (8950 <spi_flash_leave_low_power_mode+0x60>)
    8902:	2100      	movs	r1, #0
    8904:	0018      	movs	r0, r3
    8906:	4b13      	ldr	r3, [pc, #76]	; (8954 <spi_flash_leave_low_power_mode+0x64>)
    8908:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
    890a:	687b      	ldr	r3, [r7, #4]
    890c:	781b      	ldrb	r3, [r3, #0]
    890e:	001a      	movs	r2, r3
    8910:	4b11      	ldr	r3, [pc, #68]	; (8958 <spi_flash_leave_low_power_mode+0x68>)
    8912:	0011      	movs	r1, r2
    8914:	0018      	movs	r0, r3
    8916:	4b0f      	ldr	r3, [pc, #60]	; (8954 <spi_flash_leave_low_power_mode+0x64>)
    8918:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
    891a:	4b10      	ldr	r3, [pc, #64]	; (895c <spi_flash_leave_low_power_mode+0x6c>)
    891c:	2101      	movs	r1, #1
    891e:	0018      	movs	r0, r3
    8920:	4b0c      	ldr	r3, [pc, #48]	; (8954 <spi_flash_leave_low_power_mode+0x64>)
    8922:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
    8924:	4b0e      	ldr	r3, [pc, #56]	; (8960 <spi_flash_leave_low_power_mode+0x70>)
    8926:	2100      	movs	r1, #0
    8928:	0018      	movs	r0, r3
    892a:	4b0a      	ldr	r3, [pc, #40]	; (8954 <spi_flash_leave_low_power_mode+0x64>)
    892c:	4798      	blx	r3
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
    892e:	4b0d      	ldr	r3, [pc, #52]	; (8964 <spi_flash_leave_low_power_mode+0x74>)
    8930:	2181      	movs	r1, #129	; 0x81
    8932:	0018      	movs	r0, r3
    8934:	4b07      	ldr	r3, [pc, #28]	; (8954 <spi_flash_leave_low_power_mode+0x64>)
    8936:	4798      	blx	r3
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
    8938:	46c0      	nop			; (mov r8, r8)
    893a:	4b0b      	ldr	r3, [pc, #44]	; (8968 <spi_flash_leave_low_power_mode+0x78>)
    893c:	0018      	movs	r0, r3
    893e:	4b0b      	ldr	r3, [pc, #44]	; (896c <spi_flash_leave_low_power_mode+0x7c>)
    8940:	4798      	blx	r3
    8942:	1e03      	subs	r3, r0, #0
    8944:	2b01      	cmp	r3, #1
    8946:	d1f8      	bne.n	893a <spi_flash_leave_low_power_mode+0x4a>
}
    8948:	46c0      	nop			; (mov r8, r8)
    894a:	46bd      	mov	sp, r7
    894c:	b002      	add	sp, #8
    894e:	bd80      	pop	{r7, pc}
    8950:	00010208 	.word	0x00010208
    8954:	00006269 	.word	0x00006269
    8958:	0001020c 	.word	0x0001020c
    895c:	00010214 	.word	0x00010214
    8960:	0001021c 	.word	0x0001021c
    8964:	00010204 	.word	0x00010204
    8968:	00010218 	.word	0x00010218
    896c:	00006225 	.word	0x00006225

00008970 <spi_flash_enable>:
/**
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
    8970:	b590      	push	{r4, r7, lr}
    8972:	b085      	sub	sp, #20
    8974:	af00      	add	r7, sp, #0
    8976:	0002      	movs	r2, r0
    8978:	1dfb      	adds	r3, r7, #7
    897a:	701a      	strb	r2, [r3, #0]
	sint8 s8Ret = M2M_SUCCESS;
    897c:	230f      	movs	r3, #15
    897e:	18fb      	adds	r3, r7, r3
    8980:	2200      	movs	r2, #0
    8982:	701a      	strb	r2, [r3, #0]
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
    8984:	4b24      	ldr	r3, [pc, #144]	; (8a18 <spi_flash_enable+0xa8>)
    8986:	4798      	blx	r3
    8988:	0003      	movs	r3, r0
    898a:	051b      	lsls	r3, r3, #20
    898c:	0d1b      	lsrs	r3, r3, #20
    898e:	4a23      	ldr	r2, [pc, #140]	; (8a1c <spi_flash_enable+0xac>)
    8990:	4293      	cmp	r3, r2
    8992:	d938      	bls.n	8a06 <spi_flash_enable+0x96>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
    8994:	230f      	movs	r3, #15
    8996:	18fc      	adds	r4, r7, r3
    8998:	2308      	movs	r3, #8
    899a:	18fb      	adds	r3, r7, r3
    899c:	4a20      	ldr	r2, [pc, #128]	; (8a20 <spi_flash_enable+0xb0>)
    899e:	0019      	movs	r1, r3
    89a0:	0010      	movs	r0, r2
    89a2:	4b20      	ldr	r3, [pc, #128]	; (8a24 <spi_flash_enable+0xb4>)
    89a4:	4798      	blx	r3
    89a6:	0003      	movs	r3, r0
    89a8:	7023      	strb	r3, [r4, #0]
		if(s8Ret != M2M_SUCCESS) {
    89aa:	230f      	movs	r3, #15
    89ac:	18fb      	adds	r3, r7, r3
    89ae:	781b      	ldrb	r3, [r3, #0]
    89b0:	b25b      	sxtb	r3, r3
    89b2:	2b00      	cmp	r3, #0
    89b4:	d126      	bne.n	8a04 <spi_flash_enable+0x94>
			goto ERR1;
		}
		/* GPIO15/16/17/18 */
		u32Val &= ~((0x7777ul) << 12);
    89b6:	68bb      	ldr	r3, [r7, #8]
    89b8:	4a1b      	ldr	r2, [pc, #108]	; (8a28 <spi_flash_enable+0xb8>)
    89ba:	4013      	ands	r3, r2
    89bc:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x1111ul) << 12);
    89be:	68bb      	ldr	r3, [r7, #8]
    89c0:	4a1a      	ldr	r2, [pc, #104]	; (8a2c <spi_flash_enable+0xbc>)
    89c2:	4313      	orrs	r3, r2
    89c4:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
    89c6:	68bb      	ldr	r3, [r7, #8]
    89c8:	4a15      	ldr	r2, [pc, #84]	; (8a20 <spi_flash_enable+0xb0>)
    89ca:	0019      	movs	r1, r3
    89cc:	0010      	movs	r0, r2
    89ce:	4b18      	ldr	r3, [pc, #96]	; (8a30 <spi_flash_enable+0xc0>)
    89d0:	4798      	blx	r3
		if(enable) {
    89d2:	1dfb      	adds	r3, r7, #7
    89d4:	781b      	ldrb	r3, [r3, #0]
    89d6:	2b00      	cmp	r3, #0
    89d8:	d002      	beq.n	89e0 <spi_flash_enable+0x70>
			spi_flash_leave_low_power_mode();
    89da:	4b16      	ldr	r3, [pc, #88]	; (8a34 <spi_flash_enable+0xc4>)
    89dc:	4798      	blx	r3
    89de:	e001      	b.n	89e4 <spi_flash_enable+0x74>
		} else {
			spi_flash_enter_low_power_mode();
    89e0:	4b15      	ldr	r3, [pc, #84]	; (8a38 <spi_flash_enable+0xc8>)
    89e2:	4798      	blx	r3
		}
		/* Disable pinmux to SPI flash to minimize leakage. */
		u32Val &= ~((0x7777ul) << 12);
    89e4:	68bb      	ldr	r3, [r7, #8]
    89e6:	4a10      	ldr	r2, [pc, #64]	; (8a28 <spi_flash_enable+0xb8>)
    89e8:	4013      	ands	r3, r2
    89ea:	60bb      	str	r3, [r7, #8]
		u32Val |= ((0x0010ul) << 12);
    89ec:	68bb      	ldr	r3, [r7, #8]
    89ee:	2280      	movs	r2, #128	; 0x80
    89f0:	0252      	lsls	r2, r2, #9
    89f2:	4313      	orrs	r3, r2
    89f4:	60bb      	str	r3, [r7, #8]
		nm_write_reg(0x1410, u32Val);
    89f6:	68bb      	ldr	r3, [r7, #8]
    89f8:	4a09      	ldr	r2, [pc, #36]	; (8a20 <spi_flash_enable+0xb0>)
    89fa:	0019      	movs	r1, r3
    89fc:	0010      	movs	r0, r2
    89fe:	4b0c      	ldr	r3, [pc, #48]	; (8a30 <spi_flash_enable+0xc0>)
    8a00:	4798      	blx	r3
    8a02:	e000      	b.n	8a06 <spi_flash_enable+0x96>
		uint32 u32Val;
		
		/* Enable pinmux to SPI flash. */
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
		if(s8Ret != M2M_SUCCESS) {
			goto ERR1;
    8a04:	46c0      	nop			; (mov r8, r8)
		u32Val &= ~((0x7777ul) << 12);
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
    8a06:	230f      	movs	r3, #15
    8a08:	18fb      	adds	r3, r7, r3
    8a0a:	781b      	ldrb	r3, [r3, #0]
    8a0c:	b25b      	sxtb	r3, r3
}
    8a0e:	0018      	movs	r0, r3
    8a10:	46bd      	mov	sp, r7
    8a12:	b005      	add	sp, #20
    8a14:	bd90      	pop	{r4, r7, pc}
    8a16:	46c0      	nop			; (mov r8, r8)
    8a18:	00005bb1 	.word	0x00005bb1
    8a1c:	0000039f 	.word	0x0000039f
    8a20:	00001410 	.word	0x00001410
    8a24:	00006245 	.word	0x00006245
    8a28:	f8888fff 	.word	0xf8888fff
    8a2c:	01111000 	.word	0x01111000
    8a30:	00006269 	.word	0x00006269
    8a34:	000088f1 	.word	0x000088f1
    8a38:	00008871 	.word	0x00008871

00008a3c <cpu_irq_enter_critical>:
 */
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
    8a3c:	b580      	push	{r7, lr}
    8a3e:	b082      	sub	sp, #8
    8a40:	af00      	add	r7, sp, #0
	if (cpu_irq_critical_section_counter == 0) {
    8a42:	4b10      	ldr	r3, [pc, #64]	; (8a84 <cpu_irq_enter_critical+0x48>)
    8a44:	681b      	ldr	r3, [r3, #0]
    8a46:	2b00      	cmp	r3, #0
    8a48:	d112      	bne.n	8a70 <cpu_irq_enter_critical+0x34>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    8a4a:	f3ef 8310 	mrs	r3, PRIMASK
    8a4e:	607b      	str	r3, [r7, #4]
  return(result);
    8a50:	687b      	ldr	r3, [r7, #4]
		if (cpu_irq_is_enabled()) {
    8a52:	2b00      	cmp	r3, #0
    8a54:	d109      	bne.n	8a6a <cpu_irq_enter_critical+0x2e>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    8a56:	b672      	cpsid	i
    8a58:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    8a5c:	4b0a      	ldr	r3, [pc, #40]	; (8a88 <cpu_irq_enter_critical+0x4c>)
    8a5e:	2200      	movs	r2, #0
    8a60:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    8a62:	4b0a      	ldr	r3, [pc, #40]	; (8a8c <cpu_irq_enter_critical+0x50>)
    8a64:	2201      	movs	r2, #1
    8a66:	701a      	strb	r2, [r3, #0]
    8a68:	e002      	b.n	8a70 <cpu_irq_enter_critical+0x34>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    8a6a:	4b08      	ldr	r3, [pc, #32]	; (8a8c <cpu_irq_enter_critical+0x50>)
    8a6c:	2200      	movs	r2, #0
    8a6e:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    8a70:	4b04      	ldr	r3, [pc, #16]	; (8a84 <cpu_irq_enter_critical+0x48>)
    8a72:	681b      	ldr	r3, [r3, #0]
    8a74:	1c5a      	adds	r2, r3, #1
    8a76:	4b03      	ldr	r3, [pc, #12]	; (8a84 <cpu_irq_enter_critical+0x48>)
    8a78:	601a      	str	r2, [r3, #0]
}
    8a7a:	46c0      	nop			; (mov r8, r8)
    8a7c:	46bd      	mov	sp, r7
    8a7e:	b002      	add	sp, #8
    8a80:	bd80      	pop	{r7, pc}
    8a82:	46c0      	nop			; (mov r8, r8)
    8a84:	20000114 	.word	0x20000114
    8a88:	2000002c 	.word	0x2000002c
    8a8c:	20000118 	.word	0x20000118

00008a90 <cpu_irq_leave_critical>:

void cpu_irq_leave_critical(void)
{
    8a90:	b580      	push	{r7, lr}
    8a92:	af00      	add	r7, sp, #0
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    8a94:	4b0b      	ldr	r3, [pc, #44]	; (8ac4 <cpu_irq_leave_critical+0x34>)
    8a96:	681b      	ldr	r3, [r3, #0]
    8a98:	1e5a      	subs	r2, r3, #1
    8a9a:	4b0a      	ldr	r3, [pc, #40]	; (8ac4 <cpu_irq_leave_critical+0x34>)
    8a9c:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    8a9e:	4b09      	ldr	r3, [pc, #36]	; (8ac4 <cpu_irq_leave_critical+0x34>)
    8aa0:	681b      	ldr	r3, [r3, #0]
    8aa2:	2b00      	cmp	r3, #0
    8aa4:	d10a      	bne.n	8abc <cpu_irq_leave_critical+0x2c>
    8aa6:	4b08      	ldr	r3, [pc, #32]	; (8ac8 <cpu_irq_leave_critical+0x38>)
    8aa8:	781b      	ldrb	r3, [r3, #0]
    8aaa:	b2db      	uxtb	r3, r3
    8aac:	2b00      	cmp	r3, #0
    8aae:	d005      	beq.n	8abc <cpu_irq_leave_critical+0x2c>
		cpu_irq_enable();
    8ab0:	4b06      	ldr	r3, [pc, #24]	; (8acc <cpu_irq_leave_critical+0x3c>)
    8ab2:	2201      	movs	r2, #1
    8ab4:	701a      	strb	r2, [r3, #0]
    8ab6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    8aba:	b662      	cpsie	i
	}
}
    8abc:	46c0      	nop			; (mov r8, r8)
    8abe:	46bd      	mov	sp, r7
    8ac0:	bd80      	pop	{r7, pc}
    8ac2:	46c0      	nop			; (mov r8, r8)
    8ac4:	20000114 	.word	0x20000114
    8ac8:	20000118 	.word	0x20000118
    8acc:	2000002c 	.word	0x2000002c

00008ad0 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    8ad0:	b580      	push	{r7, lr}
    8ad2:	b084      	sub	sp, #16
    8ad4:	af00      	add	r7, sp, #0
    8ad6:	0002      	movs	r2, r0
    8ad8:	1dfb      	adds	r3, r7, #7
    8ada:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    8adc:	230f      	movs	r3, #15
    8ade:	18fb      	adds	r3, r7, r3
    8ae0:	1dfa      	adds	r2, r7, #7
    8ae2:	7812      	ldrb	r2, [r2, #0]
    8ae4:	09d2      	lsrs	r2, r2, #7
    8ae6:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    8ae8:	230e      	movs	r3, #14
    8aea:	18fb      	adds	r3, r7, r3
    8aec:	1dfa      	adds	r2, r7, #7
    8aee:	7812      	ldrb	r2, [r2, #0]
    8af0:	0952      	lsrs	r2, r2, #5
    8af2:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    8af4:	4b0d      	ldr	r3, [pc, #52]	; (8b2c <system_pinmux_get_group_from_gpio_pin+0x5c>)
    8af6:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    8af8:	230f      	movs	r3, #15
    8afa:	18fb      	adds	r3, r7, r3
    8afc:	781b      	ldrb	r3, [r3, #0]
    8afe:	2b00      	cmp	r3, #0
    8b00:	d10f      	bne.n	8b22 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    8b02:	230f      	movs	r3, #15
    8b04:	18fb      	adds	r3, r7, r3
    8b06:	781b      	ldrb	r3, [r3, #0]
    8b08:	009b      	lsls	r3, r3, #2
    8b0a:	2210      	movs	r2, #16
    8b0c:	4694      	mov	ip, r2
    8b0e:	44bc      	add	ip, r7
    8b10:	4463      	add	r3, ip
    8b12:	3b08      	subs	r3, #8
    8b14:	681a      	ldr	r2, [r3, #0]
    8b16:	230e      	movs	r3, #14
    8b18:	18fb      	adds	r3, r7, r3
    8b1a:	781b      	ldrb	r3, [r3, #0]
    8b1c:	01db      	lsls	r3, r3, #7
    8b1e:	18d3      	adds	r3, r2, r3
    8b20:	e000      	b.n	8b24 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    8b22:	2300      	movs	r3, #0
	}
}
    8b24:	0018      	movs	r0, r3
    8b26:	46bd      	mov	sp, r7
    8b28:	b004      	add	sp, #16
    8b2a:	bd80      	pop	{r7, pc}
    8b2c:	41004400 	.word	0x41004400

00008b30 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    8b30:	b580      	push	{r7, lr}
    8b32:	b082      	sub	sp, #8
    8b34:	af00      	add	r7, sp, #0
    8b36:	0002      	movs	r2, r0
    8b38:	1dfb      	adds	r3, r7, #7
    8b3a:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    8b3c:	1dfb      	adds	r3, r7, #7
    8b3e:	781b      	ldrb	r3, [r3, #0]
    8b40:	0018      	movs	r0, r3
    8b42:	4b03      	ldr	r3, [pc, #12]	; (8b50 <port_get_group_from_gpio_pin+0x20>)
    8b44:	4798      	blx	r3
    8b46:	0003      	movs	r3, r0
}
    8b48:	0018      	movs	r0, r3
    8b4a:	46bd      	mov	sp, r7
    8b4c:	b002      	add	sp, #8
    8b4e:	bd80      	pop	{r7, pc}
    8b50:	00008ad1 	.word	0x00008ad1

00008b54 <port_get_config_defaults>:
 *
 *  \param[out] config  Configuration structure to initialize to default values
 */
static inline void port_get_config_defaults(
		struct port_config *const config)
{
    8b54:	b580      	push	{r7, lr}
    8b56:	b082      	sub	sp, #8
    8b58:	af00      	add	r7, sp, #0
    8b5a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    8b5c:	687b      	ldr	r3, [r7, #4]
    8b5e:	2200      	movs	r2, #0
    8b60:	701a      	strb	r2, [r3, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    8b62:	687b      	ldr	r3, [r7, #4]
    8b64:	2201      	movs	r2, #1
    8b66:	705a      	strb	r2, [r3, #1]
	config->powersave  = false;
    8b68:	687b      	ldr	r3, [r7, #4]
    8b6a:	2200      	movs	r2, #0
    8b6c:	709a      	strb	r2, [r3, #2]
}
    8b6e:	46c0      	nop			; (mov r8, r8)
    8b70:	46bd      	mov	sp, r7
    8b72:	b002      	add	sp, #8
    8b74:	bd80      	pop	{r7, pc}
    8b76:	46c0      	nop			; (mov r8, r8)

00008b78 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    8b78:	b580      	push	{r7, lr}
    8b7a:	b084      	sub	sp, #16
    8b7c:	af00      	add	r7, sp, #0
    8b7e:	0002      	movs	r2, r0
    8b80:	1dfb      	adds	r3, r7, #7
    8b82:	701a      	strb	r2, [r3, #0]
    8b84:	1dbb      	adds	r3, r7, #6
    8b86:	1c0a      	adds	r2, r1, #0
    8b88:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    8b8a:	1dfb      	adds	r3, r7, #7
    8b8c:	781b      	ldrb	r3, [r3, #0]
    8b8e:	0018      	movs	r0, r3
    8b90:	4b0d      	ldr	r3, [pc, #52]	; (8bc8 <port_pin_set_output_level+0x50>)
    8b92:	4798      	blx	r3
    8b94:	0003      	movs	r3, r0
    8b96:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    8b98:	1dfb      	adds	r3, r7, #7
    8b9a:	781b      	ldrb	r3, [r3, #0]
    8b9c:	221f      	movs	r2, #31
    8b9e:	4013      	ands	r3, r2
    8ba0:	2201      	movs	r2, #1
    8ba2:	409a      	lsls	r2, r3
    8ba4:	0013      	movs	r3, r2
    8ba6:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    8ba8:	1dbb      	adds	r3, r7, #6
    8baa:	781b      	ldrb	r3, [r3, #0]
    8bac:	2b00      	cmp	r3, #0
    8bae:	d003      	beq.n	8bb8 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    8bb0:	68fb      	ldr	r3, [r7, #12]
    8bb2:	68ba      	ldr	r2, [r7, #8]
    8bb4:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    8bb6:	e002      	b.n	8bbe <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    8bb8:	68fb      	ldr	r3, [r7, #12]
    8bba:	68ba      	ldr	r2, [r7, #8]
    8bbc:	615a      	str	r2, [r3, #20]
	}
}
    8bbe:	46c0      	nop			; (mov r8, r8)
    8bc0:	46bd      	mov	sp, r7
    8bc2:	b004      	add	sp, #16
    8bc4:	bd80      	pop	{r7, pc}
    8bc6:	46c0      	nop			; (mov r8, r8)
    8bc8:	00008b31 	.word	0x00008b31

00008bcc <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    8bcc:	b580      	push	{r7, lr}
    8bce:	b082      	sub	sp, #8
    8bd0:	af00      	add	r7, sp, #0
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
    8bd2:	1d3b      	adds	r3, r7, #4
    8bd4:	0018      	movs	r0, r3
    8bd6:	4b0e      	ldr	r3, [pc, #56]	; (8c10 <system_board_init+0x44>)
    8bd8:	4798      	blx	r3

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    8bda:	1d3b      	adds	r3, r7, #4
    8bdc:	2201      	movs	r2, #1
    8bde:	701a      	strb	r2, [r3, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    8be0:	1d3b      	adds	r3, r7, #4
    8be2:	0019      	movs	r1, r3
    8be4:	2017      	movs	r0, #23
    8be6:	4b0b      	ldr	r3, [pc, #44]	; (8c14 <system_board_init+0x48>)
    8be8:	4798      	blx	r3
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
    8bea:	2101      	movs	r1, #1
    8bec:	2017      	movs	r0, #23
    8bee:	4b0a      	ldr	r3, [pc, #40]	; (8c18 <system_board_init+0x4c>)
    8bf0:	4798      	blx	r3

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    8bf2:	1d3b      	adds	r3, r7, #4
    8bf4:	2200      	movs	r2, #0
    8bf6:	701a      	strb	r2, [r3, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    8bf8:	1d3b      	adds	r3, r7, #4
    8bfa:	2201      	movs	r2, #1
    8bfc:	705a      	strb	r2, [r3, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    8bfe:	1d3b      	adds	r3, r7, #4
    8c00:	0019      	movs	r1, r3
    8c02:	2037      	movs	r0, #55	; 0x37
    8c04:	4b03      	ldr	r3, [pc, #12]	; (8c14 <system_board_init+0x48>)
    8c06:	4798      	blx	r3
}
    8c08:	46c0      	nop			; (mov r8, r8)
    8c0a:	46bd      	mov	sp, r7
    8c0c:	b002      	add	sp, #8
    8c0e:	bd80      	pop	{r7, pc}
    8c10:	00008b55 	.word	0x00008b55
    8c14:	00009ca5 	.word	0x00009ca5
    8c18:	00008b79 	.word	0x00008b79

00008c1c <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    8c1c:	b580      	push	{r7, lr}
    8c1e:	b082      	sub	sp, #8
    8c20:	af00      	add	r7, sp, #0
    8c22:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    8c24:	687b      	ldr	r3, [r7, #4]
    8c26:	2200      	movs	r2, #0
    8c28:	701a      	strb	r2, [r3, #0]
}
    8c2a:	46c0      	nop			; (mov r8, r8)
    8c2c:	46bd      	mov	sp, r7
    8c2e:	b002      	add	sp, #8
    8c30:	bd80      	pop	{r7, pc}
    8c32:	46c0      	nop			; (mov r8, r8)

00008c34 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    8c34:	b580      	push	{r7, lr}
    8c36:	b082      	sub	sp, #8
    8c38:	af00      	add	r7, sp, #0
    8c3a:	0002      	movs	r2, r0
    8c3c:	6039      	str	r1, [r7, #0]
    8c3e:	1dfb      	adds	r3, r7, #7
    8c40:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    8c42:	1dfb      	adds	r3, r7, #7
    8c44:	781b      	ldrb	r3, [r3, #0]
    8c46:	2b01      	cmp	r3, #1
    8c48:	d00a      	beq.n	8c60 <system_apb_clock_set_mask+0x2c>
    8c4a:	2b02      	cmp	r3, #2
    8c4c:	d00f      	beq.n	8c6e <system_apb_clock_set_mask+0x3a>
    8c4e:	2b00      	cmp	r3, #0
    8c50:	d114      	bne.n	8c7c <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    8c52:	4b0e      	ldr	r3, [pc, #56]	; (8c8c <system_apb_clock_set_mask+0x58>)
    8c54:	4a0d      	ldr	r2, [pc, #52]	; (8c8c <system_apb_clock_set_mask+0x58>)
    8c56:	6991      	ldr	r1, [r2, #24]
    8c58:	683a      	ldr	r2, [r7, #0]
    8c5a:	430a      	orrs	r2, r1
    8c5c:	619a      	str	r2, [r3, #24]
			break;
    8c5e:	e00f      	b.n	8c80 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    8c60:	4b0a      	ldr	r3, [pc, #40]	; (8c8c <system_apb_clock_set_mask+0x58>)
    8c62:	4a0a      	ldr	r2, [pc, #40]	; (8c8c <system_apb_clock_set_mask+0x58>)
    8c64:	69d1      	ldr	r1, [r2, #28]
    8c66:	683a      	ldr	r2, [r7, #0]
    8c68:	430a      	orrs	r2, r1
    8c6a:	61da      	str	r2, [r3, #28]
			break;
    8c6c:	e008      	b.n	8c80 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    8c6e:	4b07      	ldr	r3, [pc, #28]	; (8c8c <system_apb_clock_set_mask+0x58>)
    8c70:	4a06      	ldr	r2, [pc, #24]	; (8c8c <system_apb_clock_set_mask+0x58>)
    8c72:	6a11      	ldr	r1, [r2, #32]
    8c74:	683a      	ldr	r2, [r7, #0]
    8c76:	430a      	orrs	r2, r1
    8c78:	621a      	str	r2, [r3, #32]
			break;
    8c7a:	e001      	b.n	8c80 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    8c7c:	2317      	movs	r3, #23
    8c7e:	e000      	b.n	8c82 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    8c80:	2300      	movs	r3, #0
}
    8c82:	0018      	movs	r0, r3
    8c84:	46bd      	mov	sp, r7
    8c86:	b002      	add	sp, #8
    8c88:	bd80      	pop	{r7, pc}
    8c8a:	46c0      	nop			; (mov r8, r8)
    8c8c:	40000400 	.word	0x40000400

00008c90 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    8c90:	b580      	push	{r7, lr}
    8c92:	b082      	sub	sp, #8
    8c94:	af00      	add	r7, sp, #0
    8c96:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    8c98:	687b      	ldr	r3, [r7, #4]
    8c9a:	2280      	movs	r2, #128	; 0x80
    8c9c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8c9e:	687b      	ldr	r3, [r7, #4]
    8ca0:	2200      	movs	r2, #0
    8ca2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    8ca4:	687b      	ldr	r3, [r7, #4]
    8ca6:	2201      	movs	r2, #1
    8ca8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    8caa:	687b      	ldr	r3, [r7, #4]
    8cac:	2200      	movs	r2, #0
    8cae:	70da      	strb	r2, [r3, #3]
}
    8cb0:	46c0      	nop			; (mov r8, r8)
    8cb2:	46bd      	mov	sp, r7
    8cb4:	b002      	add	sp, #8
    8cb6:	bd80      	pop	{r7, pc}

00008cb8 <system_voltage_reference_enable>:
 *
 * \param[in] vref  Voltage reference to enable
 */
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
    8cb8:	b580      	push	{r7, lr}
    8cba:	b082      	sub	sp, #8
    8cbc:	af00      	add	r7, sp, #0
    8cbe:	0002      	movs	r2, r0
    8cc0:	1dfb      	adds	r3, r7, #7
    8cc2:	701a      	strb	r2, [r3, #0]
	switch (vref) {
    8cc4:	1dfb      	adds	r3, r7, #7
    8cc6:	781b      	ldrb	r3, [r3, #0]
    8cc8:	2b00      	cmp	r3, #0
    8cca:	d002      	beq.n	8cd2 <system_voltage_reference_enable+0x1a>
    8ccc:	2b01      	cmp	r3, #1
    8cce:	d007      	beq.n	8ce0 <system_voltage_reference_enable+0x28>
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
			break;

		default:
			Assert(false);
			return;
    8cd0:	e00d      	b.n	8cee <system_voltage_reference_enable+0x36>
static inline void system_voltage_reference_enable(
		const enum system_voltage_reference vref)
{
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
    8cd2:	4b08      	ldr	r3, [pc, #32]	; (8cf4 <system_voltage_reference_enable+0x3c>)
    8cd4:	4a07      	ldr	r2, [pc, #28]	; (8cf4 <system_voltage_reference_enable+0x3c>)
    8cd6:	6c12      	ldr	r2, [r2, #64]	; 0x40
    8cd8:	2102      	movs	r1, #2
    8cda:	430a      	orrs	r2, r1
    8cdc:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    8cde:	e006      	b.n	8cee <system_voltage_reference_enable+0x36>

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
    8ce0:	4b04      	ldr	r3, [pc, #16]	; (8cf4 <system_voltage_reference_enable+0x3c>)
    8ce2:	4a04      	ldr	r2, [pc, #16]	; (8cf4 <system_voltage_reference_enable+0x3c>)
    8ce4:	6c12      	ldr	r2, [r2, #64]	; 0x40
    8ce6:	2104      	movs	r1, #4
    8ce8:	430a      	orrs	r2, r1
    8cea:	641a      	str	r2, [r3, #64]	; 0x40
			break;
    8cec:	46c0      	nop			; (mov r8, r8)

		default:
			Assert(false);
			return;
	}
}
    8cee:	46bd      	mov	sp, r7
    8cf0:	b002      	add	sp, #8
    8cf2:	bd80      	pop	{r7, pc}
    8cf4:	40000800 	.word	0x40000800

00008cf8 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    8cf8:	b580      	push	{r7, lr}
    8cfa:	b084      	sub	sp, #16
    8cfc:	af00      	add	r7, sp, #0
    8cfe:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    8d00:	687b      	ldr	r3, [r7, #4]
    8d02:	681b      	ldr	r3, [r3, #0]
    8d04:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    8d06:	68fb      	ldr	r3, [r7, #12]
    8d08:	7e5b      	ldrb	r3, [r3, #25]
    8d0a:	b2db      	uxtb	r3, r3
    8d0c:	b25b      	sxtb	r3, r3
    8d0e:	2b00      	cmp	r3, #0
    8d10:	da01      	bge.n	8d16 <adc_is_syncing+0x1e>
		return true;
    8d12:	2301      	movs	r3, #1
    8d14:	e000      	b.n	8d18 <adc_is_syncing+0x20>
	}

	return false;
    8d16:	2300      	movs	r3, #0
}
    8d18:	0018      	movs	r0, r3
    8d1a:	46bd      	mov	sp, r7
    8d1c:	b004      	add	sp, #16
    8d1e:	bd80      	pop	{r7, pc}

00008d20 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    8d20:	b580      	push	{r7, lr}
    8d22:	b082      	sub	sp, #8
    8d24:	af00      	add	r7, sp, #0
    8d26:	6078      	str	r0, [r7, #4]
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    8d28:	687b      	ldr	r3, [r7, #4]
    8d2a:	2200      	movs	r2, #0
    8d2c:	701a      	strb	r2, [r3, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
    8d2e:	687b      	ldr	r3, [r7, #4]
    8d30:	2200      	movs	r2, #0
    8d32:	705a      	strb	r2, [r3, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
    8d34:	687b      	ldr	r3, [r7, #4]
    8d36:	2200      	movs	r2, #0
    8d38:	805a      	strh	r2, [r3, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    8d3a:	687b      	ldr	r3, [r7, #4]
    8d3c:	2200      	movs	r2, #0
    8d3e:	711a      	strb	r2, [r3, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    8d40:	687b      	ldr	r3, [r7, #4]
    8d42:	2200      	movs	r2, #0
    8d44:	761a      	strb	r2, [r3, #24]
	config->window.window_upper_value     = 0;
    8d46:	687b      	ldr	r3, [r7, #4]
    8d48:	2200      	movs	r2, #0
    8d4a:	621a      	str	r2, [r3, #32]
	config->window.window_lower_value     = 0;
    8d4c:	687b      	ldr	r3, [r7, #4]
    8d4e:	2200      	movs	r2, #0
    8d50:	61da      	str	r2, [r3, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
    8d52:	687b      	ldr	r3, [r7, #4]
    8d54:	2200      	movs	r2, #0
    8d56:	609a      	str	r2, [r3, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
    8d58:	687b      	ldr	r3, [r7, #4]
    8d5a:	2200      	movs	r2, #0
    8d5c:	731a      	strb	r2, [r3, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
    8d5e:	687b      	ldr	r3, [r7, #4]
    8d60:	22c0      	movs	r2, #192	; 0xc0
    8d62:	0152      	lsls	r2, r2, #5
    8d64:	81da      	strh	r2, [r3, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    8d66:	687b      	ldr	r3, [r7, #4]
    8d68:	2200      	movs	r2, #0
    8d6a:	741a      	strb	r2, [r3, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    8d6c:	687b      	ldr	r3, [r7, #4]
    8d6e:	2200      	movs	r2, #0
    8d70:	745a      	strb	r2, [r3, #17]
	config->left_adjust                   = false;
    8d72:	687b      	ldr	r3, [r7, #4]
    8d74:	2200      	movs	r2, #0
    8d76:	749a      	strb	r2, [r3, #18]
	config->differential_mode             = false;
    8d78:	687b      	ldr	r3, [r7, #4]
    8d7a:	2200      	movs	r2, #0
    8d7c:	74da      	strb	r2, [r3, #19]
	config->freerunning                   = false;
    8d7e:	687b      	ldr	r3, [r7, #4]
    8d80:	2200      	movs	r2, #0
    8d82:	751a      	strb	r2, [r3, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    8d84:	687b      	ldr	r3, [r7, #4]
    8d86:	222a      	movs	r2, #42	; 0x2a
    8d88:	2100      	movs	r1, #0
    8d8a:	5499      	strb	r1, [r3, r2]
	config->run_in_standby                = false;
    8d8c:	687b      	ldr	r3, [r7, #4]
    8d8e:	2200      	movs	r2, #0
    8d90:	755a      	strb	r2, [r3, #21]
	config->reference_compensation_enable = false;
    8d92:	687b      	ldr	r3, [r7, #4]
    8d94:	2200      	movs	r2, #0
    8d96:	759a      	strb	r2, [r3, #22]
	config->correction.correction_enable  = false;
    8d98:	687b      	ldr	r3, [r7, #4]
    8d9a:	2224      	movs	r2, #36	; 0x24
    8d9c:	2100      	movs	r1, #0
    8d9e:	5499      	strb	r1, [r3, r2]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    8da0:	687b      	ldr	r3, [r7, #4]
    8da2:	2200      	movs	r2, #0
    8da4:	84da      	strh	r2, [r3, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    8da6:	687b      	ldr	r3, [r7, #4]
    8da8:	2200      	movs	r2, #0
    8daa:	851a      	strh	r2, [r3, #40]	; 0x28
	config->sample_length                 = 0;
    8dac:	687b      	ldr	r3, [r7, #4]
    8dae:	2200      	movs	r2, #0
    8db0:	75da      	strb	r2, [r3, #23]
	config->pin_scan.offset_start_scan    = 0;
    8db2:	687b      	ldr	r3, [r7, #4]
    8db4:	222b      	movs	r2, #43	; 0x2b
    8db6:	2100      	movs	r1, #0
    8db8:	5499      	strb	r1, [r3, r2]
	config->pin_scan.inputs_to_scan       = 0;
    8dba:	687b      	ldr	r3, [r7, #4]
    8dbc:	222c      	movs	r2, #44	; 0x2c
    8dbe:	2100      	movs	r1, #0
    8dc0:	5499      	strb	r1, [r3, r2]
}
    8dc2:	46c0      	nop			; (mov r8, r8)
    8dc4:	46bd      	mov	sp, r7
    8dc6:	b002      	add	sp, #8
    8dc8:	bd80      	pop	{r7, pc}
    8dca:	46c0      	nop			; (mov r8, r8)

00008dcc <_adc_configure_ain_pin>:
* the ADC access to the analog signal
*
* \param [in] pin AINxx pin to configure
*/
static inline void _adc_configure_ain_pin(uint32_t pin)
{
    8dcc:	b580      	push	{r7, lr}
    8dce:	b098      	sub	sp, #96	; 0x60
    8dd0:	af00      	add	r7, sp, #0
    8dd2:	6078      	str	r0, [r7, #4]
#define PIN_INVALID_ADC_AIN    0xFFFFUL

	/* Pinmapping table for AINxx -> GPIO pin number */
	const uint32_t pinmapping[] = {
    8dd4:	230c      	movs	r3, #12
    8dd6:	18fa      	adds	r2, r7, r3
    8dd8:	4b15      	ldr	r3, [pc, #84]	; (8e30 <_adc_configure_ain_pin+0x64>)
    8dda:	0010      	movs	r0, r2
    8ddc:	0019      	movs	r1, r3
    8dde:	2350      	movs	r3, #80	; 0x50
    8de0:	001a      	movs	r2, r3
    8de2:	4b14      	ldr	r3, [pc, #80]	; (8e34 <_adc_configure_ain_pin+0x68>)
    8de4:	4798      	blx	r3
#else
#  error ADC pin mappings are not defined for this device.
#endif
		};

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;
    8de6:	4b14      	ldr	r3, [pc, #80]	; (8e38 <_adc_configure_ain_pin+0x6c>)
    8de8:	65fb      	str	r3, [r7, #92]	; 0x5c

	if (pin <= ADC_EXTCHANNEL_MSB) {
    8dea:	687b      	ldr	r3, [r7, #4]
    8dec:	2b13      	cmp	r3, #19
    8dee:	d81a      	bhi.n	8e26 <_adc_configure_ain_pin+0x5a>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    8df0:	230c      	movs	r3, #12
    8df2:	18fb      	adds	r3, r7, r3
    8df4:	687a      	ldr	r2, [r7, #4]
    8df6:	0092      	lsls	r2, r2, #2
    8df8:	58d3      	ldr	r3, [r2, r3]
    8dfa:	65fb      	str	r3, [r7, #92]	; 0x5c

		Assert(pin_map_result != PIN_INVALID_ADC_AIN);

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
    8dfc:	2308      	movs	r3, #8
    8dfe:	18fb      	adds	r3, r7, r3
    8e00:	0018      	movs	r0, r3
    8e02:	4b0e      	ldr	r3, [pc, #56]	; (8e3c <_adc_configure_ain_pin+0x70>)
    8e04:	4798      	blx	r3

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    8e06:	2308      	movs	r3, #8
    8e08:	18fb      	adds	r3, r7, r3
    8e0a:	2200      	movs	r2, #0
    8e0c:	709a      	strb	r2, [r3, #2]
		config.mux_position = 1;
    8e0e:	2308      	movs	r3, #8
    8e10:	18fb      	adds	r3, r7, r3
    8e12:	2201      	movs	r2, #1
    8e14:	701a      	strb	r2, [r3, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    8e16:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    8e18:	b2db      	uxtb	r3, r3
    8e1a:	2208      	movs	r2, #8
    8e1c:	18ba      	adds	r2, r7, r2
    8e1e:	0011      	movs	r1, r2
    8e20:	0018      	movs	r0, r3
    8e22:	4b07      	ldr	r3, [pc, #28]	; (8e40 <_adc_configure_ain_pin+0x74>)
    8e24:	4798      	blx	r3
	}
}
    8e26:	46c0      	nop			; (mov r8, r8)
    8e28:	46bd      	mov	sp, r7
    8e2a:	b018      	add	sp, #96	; 0x60
    8e2c:	bd80      	pop	{r7, pc}
    8e2e:	46c0      	nop			; (mov r8, r8)
    8e30:	00013c5c 	.word	0x00013c5c
    8e34:	00010e21 	.word	0x00010e21
    8e38:	0000ffff 	.word	0x0000ffff
    8e3c:	00008c91 	.word	0x00008c91
    8e40:	0000cc69 	.word	0x0000cc69

00008e44 <_adc_set_config>:
 * \retval STATUS_ERR_INVALID_ARG  Invalid argument(s) were provided
 */
static enum status_code _adc_set_config(
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
    8e44:	b5f0      	push	{r4, r5, r6, r7, lr}
    8e46:	b089      	sub	sp, #36	; 0x24
    8e48:	af00      	add	r7, sp, #0
    8e4a:	6078      	str	r0, [r7, #4]
    8e4c:	6039      	str	r1, [r7, #0]
	uint8_t adjres = 0;
    8e4e:	231f      	movs	r3, #31
    8e50:	18fb      	adds	r3, r7, r3
    8e52:	2200      	movs	r2, #0
    8e54:	701a      	strb	r2, [r3, #0]
	uint32_t resolution = ADC_RESOLUTION_16BIT;
    8e56:	2310      	movs	r3, #16
    8e58:	61bb      	str	r3, [r7, #24]
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    8e5a:	2317      	movs	r3, #23
    8e5c:	18fb      	adds	r3, r7, r3
    8e5e:	2200      	movs	r2, #0
    8e60:	701a      	strb	r2, [r3, #0]
#if SAMD20
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
#endif

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    8e62:	687b      	ldr	r3, [r7, #4]
    8e64:	681b      	ldr	r3, [r3, #0]
    8e66:	613b      	str	r3, [r7, #16]

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    8e68:	230c      	movs	r3, #12
    8e6a:	18fb      	adds	r3, r7, r3
    8e6c:	0018      	movs	r0, r3
    8e6e:	4bce      	ldr	r3, [pc, #824]	; (91a8 <_adc_set_config+0x364>)
    8e70:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->clock_source;
    8e72:	683b      	ldr	r3, [r7, #0]
    8e74:	781a      	ldrb	r2, [r3, #0]
    8e76:	230c      	movs	r3, #12
    8e78:	18fb      	adds	r3, r7, r3
    8e7a:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
    8e7c:	230c      	movs	r3, #12
    8e7e:	18fb      	adds	r3, r7, r3
    8e80:	0019      	movs	r1, r3
    8e82:	201e      	movs	r0, #30
    8e84:	4bc9      	ldr	r3, [pc, #804]	; (91ac <_adc_set_config+0x368>)
    8e86:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
    8e88:	201e      	movs	r0, #30
    8e8a:	4bc9      	ldr	r3, [pc, #804]	; (91b0 <_adc_set_config+0x36c>)
    8e8c:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
    8e8e:	683b      	ldr	r3, [r7, #0]
    8e90:	222c      	movs	r2, #44	; 0x2c
    8e92:	5c9b      	ldrb	r3, [r3, r2]
    8e94:	2b00      	cmp	r3, #0
    8e96:	d040      	beq.n	8f1a <_adc_set_config+0xd6>
		uint8_t offset = config->pin_scan.offset_start_scan;
    8e98:	2316      	movs	r3, #22
    8e9a:	18fb      	adds	r3, r7, r3
    8e9c:	683a      	ldr	r2, [r7, #0]
    8e9e:	212b      	movs	r1, #43	; 0x2b
    8ea0:	5c52      	ldrb	r2, [r2, r1]
    8ea2:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
    8ea4:	683b      	ldr	r3, [r7, #0]
    8ea6:	7b19      	ldrb	r1, [r3, #12]
	system_gclk_chan_enable(ADC_GCLK_ID);

	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
    8ea8:	2315      	movs	r3, #21
    8eaa:	18fb      	adds	r3, r7, r3
    8eac:	2216      	movs	r2, #22
    8eae:	18ba      	adds	r2, r7, r2
    8eb0:	7812      	ldrb	r2, [r2, #0]
    8eb2:	188a      	adds	r2, r1, r2
    8eb4:	701a      	strb	r2, [r3, #0]
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;
    8eb6:	683b      	ldr	r3, [r7, #0]
    8eb8:	222c      	movs	r2, #44	; 0x2c
    8eba:	5c99      	ldrb	r1, [r3, r2]
	/* Setup pinmuxing for analog inputs */
	if (config->pin_scan.inputs_to_scan != 0) {
		uint8_t offset = config->pin_scan.offset_start_scan;
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
    8ebc:	230f      	movs	r3, #15
    8ebe:	18fb      	adds	r3, r7, r3
    8ec0:	2215      	movs	r2, #21
    8ec2:	18ba      	adds	r2, r7, r2
    8ec4:	7812      	ldrb	r2, [r2, #0]
    8ec6:	188a      	adds	r2, r1, r2
    8ec8:	701a      	strb	r2, [r3, #0]
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    8eca:	e018      	b.n	8efe <_adc_set_config+0xba>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
    8ecc:	2316      	movs	r3, #22
    8ece:	18fb      	adds	r3, r7, r3
    8ed0:	781b      	ldrb	r3, [r3, #0]
    8ed2:	220f      	movs	r2, #15
    8ed4:	4013      	ands	r3, r2
    8ed6:	683a      	ldr	r2, [r7, #0]
    8ed8:	7b12      	ldrb	r2, [r2, #12]
    8eda:	189b      	adds	r3, r3, r2
    8edc:	0018      	movs	r0, r3
    8ede:	4bb5      	ldr	r3, [pc, #724]	; (91b4 <_adc_set_config+0x370>)
    8ee0:	4798      	blx	r3
			start_pin++;
    8ee2:	2315      	movs	r3, #21
    8ee4:	18fb      	adds	r3, r7, r3
    8ee6:	781a      	ldrb	r2, [r3, #0]
    8ee8:	2315      	movs	r3, #21
    8eea:	18fb      	adds	r3, r7, r3
    8eec:	3201      	adds	r2, #1
    8eee:	701a      	strb	r2, [r3, #0]
			offset++;
    8ef0:	2316      	movs	r3, #22
    8ef2:	18fb      	adds	r3, r7, r3
    8ef4:	781a      	ldrb	r2, [r3, #0]
    8ef6:	2316      	movs	r3, #22
    8ef8:	18fb      	adds	r3, r7, r3
    8efa:	3201      	adds	r2, #1
    8efc:	701a      	strb	r2, [r3, #0]
		uint8_t start_pin =
				offset +(uint8_t)config->positive_input;
		uint8_t end_pin =
				start_pin + config->pin_scan.inputs_to_scan;

		while (start_pin < end_pin) {
    8efe:	2315      	movs	r3, #21
    8f00:	18fa      	adds	r2, r7, r3
    8f02:	230f      	movs	r3, #15
    8f04:	18fb      	adds	r3, r7, r3
    8f06:	7812      	ldrb	r2, [r2, #0]
    8f08:	781b      	ldrb	r3, [r3, #0]
    8f0a:	429a      	cmp	r2, r3
    8f0c:	d3de      	bcc.n	8ecc <_adc_set_config+0x88>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
			start_pin++;
			offset++;
		}
		_adc_configure_ain_pin(config->negative_input);
    8f0e:	683b      	ldr	r3, [r7, #0]
    8f10:	89db      	ldrh	r3, [r3, #14]
    8f12:	0018      	movs	r0, r3
    8f14:	4ba7      	ldr	r3, [pc, #668]	; (91b4 <_adc_set_config+0x370>)
    8f16:	4798      	blx	r3
    8f18:	e009      	b.n	8f2e <_adc_set_config+0xea>
	} else {
		_adc_configure_ain_pin(config->positive_input);
    8f1a:	683b      	ldr	r3, [r7, #0]
    8f1c:	7b1b      	ldrb	r3, [r3, #12]
    8f1e:	0018      	movs	r0, r3
    8f20:	4ba4      	ldr	r3, [pc, #656]	; (91b4 <_adc_set_config+0x370>)
    8f22:	4798      	blx	r3
		_adc_configure_ain_pin(config->negative_input);
    8f24:	683b      	ldr	r3, [r7, #0]
    8f26:	89db      	ldrh	r3, [r3, #14]
    8f28:	0018      	movs	r0, r3
    8f2a:	4ba2      	ldr	r3, [pc, #648]	; (91b4 <_adc_set_config+0x370>)
    8f2c:	4798      	blx	r3
	}

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
    8f2e:	683b      	ldr	r3, [r7, #0]
    8f30:	7d5b      	ldrb	r3, [r3, #21]
    8f32:	009b      	lsls	r3, r3, #2
    8f34:	b2da      	uxtb	r2, r3
    8f36:	693b      	ldr	r3, [r7, #16]
    8f38:	701a      	strb	r2, [r3, #0]

	/* Configure reference */
	adc_module->REFCTRL.reg =
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
    8f3a:	683b      	ldr	r3, [r7, #0]
    8f3c:	7d9b      	ldrb	r3, [r3, #22]
    8f3e:	01db      	lsls	r3, r3, #7

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    8f40:	b25a      	sxtb	r2, r3
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);
    8f42:	683b      	ldr	r3, [r7, #0]
    8f44:	785b      	ldrb	r3, [r3, #1]

	/* Configure run in standby */
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);

	/* Configure reference */
	adc_module->REFCTRL.reg =
    8f46:	b25b      	sxtb	r3, r3
    8f48:	4313      	orrs	r3, r2
    8f4a:	b25b      	sxtb	r3, r3
    8f4c:	b2da      	uxtb	r2, r3
    8f4e:	693b      	ldr	r3, [r7, #16]
    8f50:	705a      	strb	r2, [r3, #1]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
			(config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    8f52:	683b      	ldr	r3, [r7, #0]
    8f54:	791b      	ldrb	r3, [r3, #4]
    8f56:	2b34      	cmp	r3, #52	; 0x34
    8f58:	d846      	bhi.n	8fe8 <_adc_set_config+0x1a4>
    8f5a:	009a      	lsls	r2, r3, #2
    8f5c:	4b96      	ldr	r3, [pc, #600]	; (91b8 <_adc_set_config+0x374>)
    8f5e:	18d3      	adds	r3, r2, r3
    8f60:	681b      	ldr	r3, [r3, #0]
    8f62:	469f      	mov	pc, r3

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    8f64:	231f      	movs	r3, #31
    8f66:	18fb      	adds	r3, r7, r3
    8f68:	683a      	ldr	r2, [r7, #0]
    8f6a:	7c52      	ldrb	r2, [r2, #17]
    8f6c:	701a      	strb	r2, [r3, #0]
		accumulate = config->accumulate_samples;
    8f6e:	2317      	movs	r3, #23
    8f70:	18fb      	adds	r3, r7, r3
    8f72:	683a      	ldr	r2, [r7, #0]
    8f74:	7c12      	ldrb	r2, [r2, #16]
    8f76:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8f78:	2310      	movs	r3, #16
    8f7a:	61bb      	str	r3, [r7, #24]
		break;
    8f7c:	e036      	b.n	8fec <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    8f7e:	231f      	movs	r3, #31
    8f80:	18fb      	adds	r3, r7, r3
    8f82:	2201      	movs	r2, #1
    8f84:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    8f86:	2317      	movs	r3, #23
    8f88:	18fb      	adds	r3, r7, r3
    8f8a:	2202      	movs	r2, #2
    8f8c:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8f8e:	2310      	movs	r3, #16
    8f90:	61bb      	str	r3, [r7, #24]
		break;
    8f92:	e02b      	b.n	8fec <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    8f94:	231f      	movs	r3, #31
    8f96:	18fb      	adds	r3, r7, r3
    8f98:	2202      	movs	r2, #2
    8f9a:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    8f9c:	2317      	movs	r3, #23
    8f9e:	18fb      	adds	r3, r7, r3
    8fa0:	2204      	movs	r2, #4
    8fa2:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8fa4:	2310      	movs	r3, #16
    8fa6:	61bb      	str	r3, [r7, #24]
		break;
    8fa8:	e020      	b.n	8fec <_adc_set_config+0x1a8>
		resolution = ADC_RESOLUTION_16BIT;
		break;
#else
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    8faa:	231f      	movs	r3, #31
    8fac:	18fb      	adds	r3, r7, r3
    8fae:	2201      	movs	r2, #1
    8fb0:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    8fb2:	2317      	movs	r3, #23
    8fb4:	18fb      	adds	r3, r7, r3
    8fb6:	2206      	movs	r2, #6
    8fb8:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8fba:	2310      	movs	r3, #16
    8fbc:	61bb      	str	r3, [r7, #24]
		break;
    8fbe:	e015      	b.n	8fec <_adc_set_config+0x1a8>

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    8fc0:	231f      	movs	r3, #31
    8fc2:	18fb      	adds	r3, r7, r3
    8fc4:	2200      	movs	r2, #0
    8fc6:	701a      	strb	r2, [r3, #0]
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    8fc8:	2317      	movs	r3, #23
    8fca:	18fb      	adds	r3, r7, r3
    8fcc:	2208      	movs	r2, #8
    8fce:	701a      	strb	r2, [r3, #0]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    8fd0:	2310      	movs	r3, #16
    8fd2:	61bb      	str	r3, [r7, #24]
		break;
    8fd4:	e00a      	b.n	8fec <_adc_set_config+0x1a8>
#endif
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    8fd6:	2330      	movs	r3, #48	; 0x30
    8fd8:	61bb      	str	r3, [r7, #24]
		break;
    8fda:	e007      	b.n	8fec <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    8fdc:	2320      	movs	r3, #32
    8fde:	61bb      	str	r3, [r7, #24]
		break;
    8fe0:	e004      	b.n	8fec <_adc_set_config+0x1a8>
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    8fe2:	2300      	movs	r3, #0
    8fe4:	61bb      	str	r3, [r7, #24]
		break;
    8fe6:	e001      	b.n	8fec <_adc_set_config+0x1a8>

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    8fe8:	2317      	movs	r3, #23
    8fea:	e1ae      	b.n	934a <_adc_set_config+0x506>
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    8fec:	231f      	movs	r3, #31
    8fee:	18fb      	adds	r3, r7, r3
    8ff0:	781b      	ldrb	r3, [r3, #0]
    8ff2:	011b      	lsls	r3, r3, #4
    8ff4:	b2db      	uxtb	r3, r3
    8ff6:	2270      	movs	r2, #112	; 0x70
    8ff8:	4013      	ands	r3, r2
    8ffa:	b2da      	uxtb	r2, r3
    8ffc:	2317      	movs	r3, #23
    8ffe:	18fb      	adds	r3, r7, r3
    9000:	781b      	ldrb	r3, [r3, #0]
    9002:	4313      	orrs	r3, r2
    9004:	b2da      	uxtb	r2, r3
    9006:	693b      	ldr	r3, [r7, #16]
    9008:	709a      	strb	r2, [r3, #2]

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    900a:	683b      	ldr	r3, [r7, #0]
    900c:	7ddb      	ldrb	r3, [r3, #23]
    900e:	2b3f      	cmp	r3, #63	; 0x3f
    9010:	d901      	bls.n	9016 <_adc_set_config+0x1d2>
		return STATUS_ERR_INVALID_ARG;
    9012:	2317      	movs	r3, #23
    9014:	e199      	b.n	934a <_adc_set_config+0x506>
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
    9016:	683b      	ldr	r3, [r7, #0]
    9018:	7dda      	ldrb	r2, [r3, #23]
	/* Check validity of sample length value */
	if (config->sample_length > 63) {
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    901a:	693b      	ldr	r3, [r7, #16]
    901c:	70da      	strb	r2, [r3, #3]
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    901e:	46c0      	nop			; (mov r8, r8)
    9020:	687b      	ldr	r3, [r7, #4]
    9022:	0018      	movs	r0, r3
    9024:	4b65      	ldr	r3, [pc, #404]	; (91bc <_adc_set_config+0x378>)
    9026:	4798      	blx	r3
    9028:	1e03      	subs	r3, r0, #0
    902a:	d1f9      	bne.n	9020 <_adc_set_config+0x1dc>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler |
    902c:	683b      	ldr	r3, [r7, #0]
    902e:	885a      	ldrh	r2, [r3, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    9030:	69bb      	ldr	r3, [r7, #24]
    9032:	b29b      	uxth	r3, r3
    9034:	4313      	orrs	r3, r2
    9036:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
    9038:	683b      	ldr	r3, [r7, #0]
    903a:	2124      	movs	r1, #36	; 0x24
    903c:	5c5b      	ldrb	r3, [r3, r1]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    903e:	b29b      	uxth	r3, r3
    9040:	00db      	lsls	r3, r3, #3
    9042:	b29b      	uxth	r3, r3
    9044:	4313      	orrs	r3, r2
    9046:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
    9048:	683b      	ldr	r3, [r7, #0]
    904a:	7d1b      	ldrb	r3, [r3, #20]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    904c:	b29b      	uxth	r3, r3
    904e:	009b      	lsls	r3, r3, #2
    9050:	b29b      	uxth	r3, r3
    9052:	4313      	orrs	r3, r2
    9054:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
    9056:	683b      	ldr	r3, [r7, #0]
    9058:	7c9b      	ldrb	r3, [r3, #18]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    905a:	b29b      	uxth	r3, r3
    905c:	18db      	adds	r3, r3, r3
    905e:	b29b      	uxth	r3, r3
    9060:	4313      	orrs	r3, r2
    9062:	b29a      	uxth	r2, r3
			config->clock_prescaler |
			resolution |
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
    9064:	683b      	ldr	r3, [r7, #0]
    9066:	7cdb      	ldrb	r3, [r3, #19]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    9068:	b29b      	uxth	r3, r3
    906a:	4313      	orrs	r3, r2
    906c:	b29a      	uxth	r2, r3
    906e:	693b      	ldr	r3, [r7, #16]
    9070:	809a      	strh	r2, [r3, #4]
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    9072:	683b      	ldr	r3, [r7, #0]
    9074:	7e1b      	ldrb	r3, [r3, #24]
    9076:	2b00      	cmp	r3, #0
    9078:	d100      	bne.n	907c <_adc_set_config+0x238>
    907a:	e0c4      	b.n	9206 <_adc_set_config+0x3c2>
		switch (resolution) {
    907c:	69bb      	ldr	r3, [r7, #24]
    907e:	2b10      	cmp	r3, #16
    9080:	d100      	bne.n	9084 <_adc_set_config+0x240>
    9082:	e076      	b.n	9172 <_adc_set_config+0x32e>
    9084:	d802      	bhi.n	908c <_adc_set_config+0x248>
    9086:	2b00      	cmp	r3, #0
    9088:	d04d      	beq.n	9126 <_adc_set_config+0x2e2>
    908a:	e0bc      	b.n	9206 <_adc_set_config+0x3c2>
    908c:	2b20      	cmp	r3, #32
    908e:	d023      	beq.n	90d8 <_adc_set_config+0x294>
    9090:	2b30      	cmp	r3, #48	; 0x30
    9092:	d000      	beq.n	9096 <_adc_set_config+0x252>
    9094:	e0b7      	b.n	9206 <_adc_set_config+0x3c2>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    9096:	683b      	ldr	r3, [r7, #0]
    9098:	7cdb      	ldrb	r3, [r3, #19]
    909a:	2b00      	cmp	r3, #0
    909c:	d011      	beq.n	90c2 <_adc_set_config+0x27e>
					(config->window.window_lower_value > 127 ||
    909e:	683b      	ldr	r3, [r7, #0]
    90a0:	69db      	ldr	r3, [r3, #28]

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    90a2:	2b7f      	cmp	r3, #127	; 0x7f
    90a4:	dc0b      	bgt.n	90be <_adc_set_config+0x27a>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    90a6:	683b      	ldr	r3, [r7, #0]
    90a8:	69db      	ldr	r3, [r3, #28]
	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 127 ||
    90aa:	3380      	adds	r3, #128	; 0x80
    90ac:	db07      	blt.n	90be <_adc_set_config+0x27a>
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
    90ae:	683b      	ldr	r3, [r7, #0]
    90b0:	6a1b      	ldr	r3, [r3, #32]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    90b2:	2b7f      	cmp	r3, #127	; 0x7f
    90b4:	dc03      	bgt.n	90be <_adc_set_config+0x27a>
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
    90b6:	683b      	ldr	r3, [r7, #0]
    90b8:	6a1b      	ldr	r3, [r3, #32]
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
    90ba:	3380      	adds	r3, #128	; 0x80
    90bc:	da01      	bge.n	90c2 <_adc_set_config+0x27e>
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    90be:	2317      	movs	r3, #23
    90c0:	e143      	b.n	934a <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
    90c2:	683b      	ldr	r3, [r7, #0]
    90c4:	69db      	ldr	r3, [r3, #28]
    90c6:	2bff      	cmp	r3, #255	; 0xff
    90c8:	dc04      	bgt.n	90d4 <_adc_set_config+0x290>
					config->window.window_upper_value > 255){
    90ca:	683b      	ldr	r3, [r7, #0]
    90cc:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    90ce:	2bff      	cmp	r3, #255	; 0xff
    90d0:	dc00      	bgt.n	90d4 <_adc_set_config+0x290>
    90d2:	e091      	b.n	91f8 <_adc_set_config+0x3b4>
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    90d4:	2317      	movs	r3, #23
    90d6:	e138      	b.n	934a <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    90d8:	683b      	ldr	r3, [r7, #0]
    90da:	7cdb      	ldrb	r3, [r3, #19]
    90dc:	2b00      	cmp	r3, #0
    90de:	d015      	beq.n	910c <_adc_set_config+0x2c8>
					(config->window.window_lower_value > 511 ||
    90e0:	683b      	ldr	r3, [r7, #0]
    90e2:	69db      	ldr	r3, [r3, #28]
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    90e4:	4a36      	ldr	r2, [pc, #216]	; (91c0 <_adc_set_config+0x37c>)
    90e6:	4293      	cmp	r3, r2
    90e8:	dc0e      	bgt.n	9108 <_adc_set_config+0x2c4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    90ea:	683b      	ldr	r3, [r7, #0]
    90ec:	69db      	ldr	r3, [r3, #28]
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
    90ee:	4a35      	ldr	r2, [pc, #212]	; (91c4 <_adc_set_config+0x380>)
    90f0:	4293      	cmp	r3, r2
    90f2:	db09      	blt.n	9108 <_adc_set_config+0x2c4>
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
    90f4:	683b      	ldr	r3, [r7, #0]
    90f6:	6a1b      	ldr	r3, [r3, #32]
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    90f8:	4a31      	ldr	r2, [pc, #196]	; (91c0 <_adc_set_config+0x37c>)
    90fa:	4293      	cmp	r3, r2
    90fc:	dc04      	bgt.n	9108 <_adc_set_config+0x2c4>
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
    90fe:	683b      	ldr	r3, [r7, #0]
    9100:	6a1b      	ldr	r3, [r3, #32]
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
    9102:	4a30      	ldr	r2, [pc, #192]	; (91c4 <_adc_set_config+0x380>)
    9104:	4293      	cmp	r3, r2
    9106:	da01      	bge.n	910c <_adc_set_config+0x2c8>
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    9108:	2317      	movs	r3, #23
    910a:	e11e      	b.n	934a <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 1023 ||
    910c:	683b      	ldr	r3, [r7, #0]
    910e:	69db      	ldr	r3, [r3, #28]
    9110:	4a2d      	ldr	r2, [pc, #180]	; (91c8 <_adc_set_config+0x384>)
    9112:	4293      	cmp	r3, r2
    9114:	dc05      	bgt.n	9122 <_adc_set_config+0x2de>
					config->window.window_upper_value > 1023){
    9116:	683b      	ldr	r3, [r7, #0]
    9118:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    911a:	4a2b      	ldr	r2, [pc, #172]	; (91c8 <_adc_set_config+0x384>)
    911c:	4293      	cmp	r3, r2
    911e:	dc00      	bgt.n	9122 <_adc_set_config+0x2de>
    9120:	e06c      	b.n	91fc <_adc_set_config+0x3b8>
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    9122:	2317      	movs	r3, #23
    9124:	e111      	b.n	934a <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    9126:	683b      	ldr	r3, [r7, #0]
    9128:	7cdb      	ldrb	r3, [r3, #19]
    912a:	2b00      	cmp	r3, #0
    912c:	d015      	beq.n	915a <_adc_set_config+0x316>
					(config->window.window_lower_value > 2047 ||
    912e:	683b      	ldr	r3, [r7, #0]
    9130:	69db      	ldr	r3, [r3, #28]
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    9132:	4a26      	ldr	r2, [pc, #152]	; (91cc <_adc_set_config+0x388>)
    9134:	4293      	cmp	r3, r2
    9136:	dc0e      	bgt.n	9156 <_adc_set_config+0x312>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    9138:	683b      	ldr	r3, [r7, #0]
    913a:	69db      	ldr	r3, [r3, #28]
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
    913c:	4a24      	ldr	r2, [pc, #144]	; (91d0 <_adc_set_config+0x38c>)
    913e:	4293      	cmp	r3, r2
    9140:	db09      	blt.n	9156 <_adc_set_config+0x312>
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
    9142:	683b      	ldr	r3, [r7, #0]
    9144:	6a1b      	ldr	r3, [r3, #32]
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    9146:	4a21      	ldr	r2, [pc, #132]	; (91cc <_adc_set_config+0x388>)
    9148:	4293      	cmp	r3, r2
    914a:	dc04      	bgt.n	9156 <_adc_set_config+0x312>
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
    914c:	683b      	ldr	r3, [r7, #0]
    914e:	6a1b      	ldr	r3, [r3, #32]
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
    9150:	4a1f      	ldr	r2, [pc, #124]	; (91d0 <_adc_set_config+0x38c>)
    9152:	4293      	cmp	r3, r2
    9154:	da01      	bge.n	915a <_adc_set_config+0x316>
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    9156:	2317      	movs	r3, #23
    9158:	e0f7      	b.n	934a <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 4095 ||
    915a:	683b      	ldr	r3, [r7, #0]
    915c:	69db      	ldr	r3, [r3, #28]
    915e:	4a1d      	ldr	r2, [pc, #116]	; (91d4 <_adc_set_config+0x390>)
    9160:	4293      	cmp	r3, r2
    9162:	dc04      	bgt.n	916e <_adc_set_config+0x32a>
					config->window.window_upper_value > 4095){
    9164:	683b      	ldr	r3, [r7, #0]
    9166:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    9168:	4a1a      	ldr	r2, [pc, #104]	; (91d4 <_adc_set_config+0x390>)
    916a:	4293      	cmp	r3, r2
    916c:	dd48      	ble.n	9200 <_adc_set_config+0x3bc>
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    916e:	2317      	movs	r3, #23
    9170:	e0eb      	b.n	934a <_adc_set_config+0x506>
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    9172:	683b      	ldr	r3, [r7, #0]
    9174:	7cdb      	ldrb	r3, [r3, #19]
    9176:	2b00      	cmp	r3, #0
    9178:	d032      	beq.n	91e0 <_adc_set_config+0x39c>
					(config->window.window_lower_value > 32767 ||
    917a:	683b      	ldr	r3, [r7, #0]
    917c:	69db      	ldr	r3, [r3, #28]
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    917e:	4a16      	ldr	r2, [pc, #88]	; (91d8 <_adc_set_config+0x394>)
    9180:	4293      	cmp	r3, r2
    9182:	dc0e      	bgt.n	91a2 <_adc_set_config+0x35e>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    9184:	683b      	ldr	r3, [r7, #0]
    9186:	69db      	ldr	r3, [r3, #28]
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
    9188:	4a14      	ldr	r2, [pc, #80]	; (91dc <_adc_set_config+0x398>)
    918a:	4293      	cmp	r3, r2
    918c:	db09      	blt.n	91a2 <_adc_set_config+0x35e>
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
    918e:	683b      	ldr	r3, [r7, #0]
    9190:	6a1b      	ldr	r3, [r3, #32]
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    9192:	4a11      	ldr	r2, [pc, #68]	; (91d8 <_adc_set_config+0x394>)
    9194:	4293      	cmp	r3, r2
    9196:	dc04      	bgt.n	91a2 <_adc_set_config+0x35e>
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
    9198:	683b      	ldr	r3, [r7, #0]
    919a:	6a1b      	ldr	r3, [r3, #32]
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
    919c:	4a0f      	ldr	r2, [pc, #60]	; (91dc <_adc_set_config+0x398>)
    919e:	4293      	cmp	r3, r2
    91a0:	da1e      	bge.n	91e0 <_adc_set_config+0x39c>
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    91a2:	2317      	movs	r3, #23
    91a4:	e0d1      	b.n	934a <_adc_set_config+0x506>
    91a6:	46c0      	nop			; (mov r8, r8)
    91a8:	00008c1d 	.word	0x00008c1d
    91ac:	0000c97d 	.word	0x0000c97d
    91b0:	0000c9c1 	.word	0x0000c9c1
    91b4:	00008dcd 	.word	0x00008dcd
    91b8:	00013cac 	.word	0x00013cac
    91bc:	00008cf9 	.word	0x00008cf9
    91c0:	000001ff 	.word	0x000001ff
    91c4:	fffffe00 	.word	0xfffffe00
    91c8:	000003ff 	.word	0x000003ff
    91cc:	000007ff 	.word	0x000007ff
    91d0:	fffff800 	.word	0xfffff800
    91d4:	00000fff 	.word	0x00000fff
    91d8:	00007fff 	.word	0x00007fff
    91dc:	ffff8000 	.word	0xffff8000
			} else if (config->window.window_lower_value > 65535 ||
    91e0:	683b      	ldr	r3, [r7, #0]
    91e2:	69db      	ldr	r3, [r3, #28]
    91e4:	4a5b      	ldr	r2, [pc, #364]	; (9354 <_adc_set_config+0x510>)
    91e6:	4293      	cmp	r3, r2
    91e8:	dc04      	bgt.n	91f4 <_adc_set_config+0x3b0>
					config->window.window_upper_value > 65535){
    91ea:	683b      	ldr	r3, [r7, #0]
    91ec:	6a1b      	ldr	r3, [r3, #32]
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    91ee:	4a59      	ldr	r2, [pc, #356]	; (9354 <_adc_set_config+0x510>)
    91f0:	4293      	cmp	r3, r2
    91f2:	dd07      	ble.n	9204 <_adc_set_config+0x3c0>
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    91f4:	2317      	movs	r3, #23
    91f6:	e0a8      	b.n	934a <_adc_set_config+0x506>
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
    91f8:	46c0      	nop			; (mov r8, r8)
    91fa:	e004      	b.n	9206 <_adc_set_config+0x3c2>
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
    91fc:	46c0      	nop			; (mov r8, r8)
    91fe:	e002      	b.n	9206 <_adc_set_config+0x3c2>
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
    9200:	46c0      	nop			; (mov r8, r8)
    9202:	e000      	b.n	9206 <_adc_set_config+0x3c2>
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
    9204:	46c0      	nop			; (mov r8, r8)
		}
	}

	while (adc_is_syncing(module_inst)) {
    9206:	46c0      	nop			; (mov r8, r8)
    9208:	687b      	ldr	r3, [r7, #4]
    920a:	0018      	movs	r0, r3
    920c:	4b52      	ldr	r3, [pc, #328]	; (9358 <_adc_set_config+0x514>)
    920e:	4798      	blx	r3
    9210:	1e03      	subs	r3, r0, #0
    9212:	d1f9      	bne.n	9208 <_adc_set_config+0x3c4>
		/* Wait for synchronization */
	}

	/* Configure window mode */
	adc_module->WINCTRL.reg = config->window.window_mode;
    9214:	683b      	ldr	r3, [r7, #0]
    9216:	7e1a      	ldrb	r2, [r3, #24]
    9218:	693b      	ldr	r3, [r7, #16]
    921a:	721a      	strb	r2, [r3, #8]

	while (adc_is_syncing(module_inst)) {
    921c:	46c0      	nop			; (mov r8, r8)
    921e:	687b      	ldr	r3, [r7, #4]
    9220:	0018      	movs	r0, r3
    9222:	4b4d      	ldr	r3, [pc, #308]	; (9358 <_adc_set_config+0x514>)
    9224:	4798      	blx	r3
    9226:	1e03      	subs	r3, r0, #0
    9228:	d1f9      	bne.n	921e <_adc_set_config+0x3da>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;
    922a:	683b      	ldr	r3, [r7, #0]
    922c:	69db      	ldr	r3, [r3, #28]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    922e:	b29a      	uxth	r2, r3
    9230:	693b      	ldr	r3, [r7, #16]
    9232:	839a      	strh	r2, [r3, #28]
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    9234:	46c0      	nop			; (mov r8, r8)
    9236:	687b      	ldr	r3, [r7, #4]
    9238:	0018      	movs	r0, r3
    923a:	4b47      	ldr	r3, [pc, #284]	; (9358 <_adc_set_config+0x514>)
    923c:	4798      	blx	r3
    923e:	1e03      	subs	r3, r0, #0
    9240:	d1f9      	bne.n	9236 <_adc_set_config+0x3f2>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    9242:	683b      	ldr	r3, [r7, #0]
    9244:	6a1b      	ldr	r3, [r3, #32]
    9246:	b29a      	uxth	r2, r3
    9248:	693b      	ldr	r3, [r7, #16]
    924a:	841a      	strh	r2, [r3, #32]
			ADC_WINUT_WINUT_Pos;

	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
    924c:	2314      	movs	r3, #20
    924e:	18fb      	adds	r3, r7, r3
    9250:	683a      	ldr	r2, [r7, #0]
    9252:	212c      	movs	r1, #44	; 0x2c
    9254:	5c52      	ldrb	r2, [r2, r1]
    9256:	701a      	strb	r2, [r3, #0]
	if (inputs_to_scan > 0) {
    9258:	2314      	movs	r3, #20
    925a:	18fb      	adds	r3, r7, r3
    925c:	781b      	ldrb	r3, [r3, #0]
    925e:	2b00      	cmp	r3, #0
    9260:	d006      	beq.n	9270 <_adc_set_config+0x42c>
		/*
		* Number of input sources included is the value written to INPUTSCAN
		* plus 1.
		*/
		inputs_to_scan--;
    9262:	2314      	movs	r3, #20
    9264:	18fb      	adds	r3, r7, r3
    9266:	781a      	ldrb	r2, [r3, #0]
    9268:	2314      	movs	r3, #20
    926a:	18fb      	adds	r3, r7, r3
    926c:	3a01      	subs	r2, #1
    926e:	701a      	strb	r2, [r3, #0]
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    9270:	2314      	movs	r3, #20
    9272:	18fb      	adds	r3, r7, r3
    9274:	781b      	ldrb	r3, [r3, #0]
    9276:	2b0f      	cmp	r3, #15
    9278:	d804      	bhi.n	9284 <_adc_set_config+0x440>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
    927a:	683b      	ldr	r3, [r7, #0]
    927c:	222b      	movs	r2, #43	; 0x2b
    927e:	5c9b      	ldrb	r3, [r3, r2]
		* plus 1.
		*/
		inputs_to_scan--;
	}

	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
    9280:	2b0f      	cmp	r3, #15
    9282:	d901      	bls.n	9288 <_adc_set_config+0x444>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
		/* Invalid number of input pins or input offset */
		return STATUS_ERR_INVALID_ARG;
    9284:	2317      	movs	r3, #23
    9286:	e060      	b.n	934a <_adc_set_config+0x506>
	}

	while (adc_is_syncing(module_inst)) {
    9288:	46c0      	nop			; (mov r8, r8)
    928a:	687b      	ldr	r3, [r7, #4]
    928c:	0018      	movs	r0, r3
    928e:	4b32      	ldr	r3, [pc, #200]	; (9358 <_adc_set_config+0x514>)
    9290:	4798      	blx	r3
    9292:	1e03      	subs	r3, r0, #0
    9294:	d1f9      	bne.n	928a <_adc_set_config+0x446>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
    9296:	683b      	ldr	r3, [r7, #0]
    9298:	689b      	ldr	r3, [r3, #8]
			(config->pin_scan.offset_start_scan <<
    929a:	683a      	ldr	r2, [r7, #0]
    929c:	212b      	movs	r1, #43	; 0x2b
    929e:	5c52      	ldrb	r2, [r2, r1]
    92a0:	0512      	lsls	r2, r2, #20
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
    92a2:	4313      	orrs	r3, r2
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    92a4:	2214      	movs	r2, #20
    92a6:	18ba      	adds	r2, r7, r2
    92a8:	7812      	ldrb	r2, [r2, #0]
    92aa:	0412      	lsls	r2, r2, #16

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
    92ac:	4313      	orrs	r3, r2
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
    92ae:	683a      	ldr	r2, [r7, #0]
    92b0:	89d2      	ldrh	r2, [r2, #14]
	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
    92b2:	4313      	orrs	r3, r2
			config->negative_input |
			config->positive_input;
    92b4:	683a      	ldr	r2, [r7, #0]
    92b6:	7b12      	ldrb	r2, [r2, #12]
	adc_module->INPUTCTRL.reg =
			config->gain_factor |
			(config->pin_scan.offset_start_scan <<
			ADC_INPUTCTRL_INPUTOFFSET_Pos) |
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
    92b8:	431a      	orrs	r2, r3
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    92ba:	693b      	ldr	r3, [r7, #16]
    92bc:	611a      	str	r2, [r3, #16]
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
			config->negative_input |
			config->positive_input;

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    92be:	683b      	ldr	r3, [r7, #0]
    92c0:	222a      	movs	r2, #42	; 0x2a
    92c2:	5c9a      	ldrb	r2, [r3, r2]
    92c4:	693b      	ldr	r3, [r7, #16]
    92c6:	751a      	strb	r2, [r3, #20]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    92c8:	693b      	ldr	r3, [r7, #16]
    92ca:	220f      	movs	r2, #15
    92cc:	759a      	strb	r2, [r3, #22]
			(1 << ADC_INTENCLR_SYNCRDY_Pos) | (1 << ADC_INTENCLR_WINMON_Pos) |
			(1 << ADC_INTENCLR_OVERRUN_Pos) | (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    92ce:	683b      	ldr	r3, [r7, #0]
    92d0:	2224      	movs	r2, #36	; 0x24
    92d2:	5c9b      	ldrb	r3, [r3, r2]
    92d4:	2b00      	cmp	r3, #0
    92d6:	d01e      	beq.n	9316 <_adc_set_config+0x4d2>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    92d8:	683b      	ldr	r3, [r7, #0]
    92da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
    92dc:	4a1f      	ldr	r2, [pc, #124]	; (935c <_adc_set_config+0x518>)
    92de:	4293      	cmp	r3, r2
    92e0:	d901      	bls.n	92e6 <_adc_set_config+0x4a2>
			return STATUS_ERR_INVALID_ARG;
    92e2:	2317      	movs	r3, #23
    92e4:	e031      	b.n	934a <_adc_set_config+0x506>
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    92e6:	683b      	ldr	r3, [r7, #0]
    92e8:	8cda      	ldrh	r2, [r3, #38]	; 0x26
    92ea:	693b      	ldr	r3, [r7, #16]
    92ec:	849a      	strh	r2, [r3, #36]	; 0x24
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    92ee:	683b      	ldr	r3, [r7, #0]
    92f0:	2228      	movs	r2, #40	; 0x28
    92f2:	5e9b      	ldrsh	r3, [r3, r2]
    92f4:	4a1a      	ldr	r2, [pc, #104]	; (9360 <_adc_set_config+0x51c>)
    92f6:	4293      	cmp	r3, r2
    92f8:	dc05      	bgt.n	9306 <_adc_set_config+0x4c2>
				config->correction.offset_correction < -2048) {
    92fa:	683b      	ldr	r3, [r7, #0]
    92fc:	2228      	movs	r2, #40	; 0x28
    92fe:	5e9b      	ldrsh	r3, [r3, r2]
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
					ADC_GAINCORR_GAINCORR_Pos;
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    9300:	4a18      	ldr	r2, [pc, #96]	; (9364 <_adc_set_config+0x520>)
    9302:	4293      	cmp	r3, r2
    9304:	da01      	bge.n	930a <_adc_set_config+0x4c6>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    9306:	2317      	movs	r3, #23
    9308:	e01f      	b.n	934a <_adc_set_config+0x506>
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    930a:	683b      	ldr	r3, [r7, #0]
    930c:	2228      	movs	r2, #40	; 0x28
    930e:	5e9b      	ldrsh	r3, [r3, r2]
    9310:	b29a      	uxth	r2, r3
    9312:	693b      	ldr	r3, [r7, #16]
    9314:	84da      	strh	r2, [r3, #38]	; 0x26
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIAS_CAL(
    9316:	4b14      	ldr	r3, [pc, #80]	; (9368 <_adc_set_config+0x524>)
    9318:	681b      	ldr	r3, [r3, #0]
    931a:	08db      	lsrs	r3, r3, #3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    931c:	b29b      	uxth	r3, r3
    931e:	021b      	lsls	r3, r3, #8
    9320:	b29a      	uxth	r2, r3
    9322:	23e0      	movs	r3, #224	; 0xe0
    9324:	00db      	lsls	r3, r3, #3
    9326:	4013      	ands	r3, r2
    9328:	b29a      	uxth	r2, r3
			ADC_CALIB_BIAS_CAL(
				(*(uint32_t *)ADC_FUSES_BIASCAL_ADDR >> ADC_FUSES_BIASCAL_Pos)
			) |
			ADC_CALIB_LINEARITY_CAL(
    932a:	4b10      	ldr	r3, [pc, #64]	; (936c <_adc_set_config+0x528>)
    932c:	685c      	ldr	r4, [r3, #4]
    932e:	681b      	ldr	r3, [r3, #0]
    9330:	0161      	lsls	r1, r4, #5
    9332:	0edd      	lsrs	r5, r3, #27
    9334:	430d      	orrs	r5, r1
    9336:	0ee6      	lsrs	r6, r4, #27
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    9338:	b2ab      	uxth	r3, r5
    933a:	21ff      	movs	r1, #255	; 0xff
    933c:	400b      	ands	r3, r1
    933e:	b29b      	uxth	r3, r3
    9340:	4313      	orrs	r3, r2
    9342:	b29a      	uxth	r2, r3
    9344:	693b      	ldr	r3, [r7, #16]
    9346:	851a      	strh	r2, [r3, #40]	; 0x28
			) |
			ADC_CALIB_LINEARITY_CAL(
				(*(uint64_t *)ADC_FUSES_LINEARITY_0_ADDR >> ADC_FUSES_LINEARITY_0_Pos)
			);

	return STATUS_OK;
    9348:	2300      	movs	r3, #0
}
    934a:	0018      	movs	r0, r3
    934c:	46bd      	mov	sp, r7
    934e:	b009      	add	sp, #36	; 0x24
    9350:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9352:	46c0      	nop			; (mov r8, r8)
    9354:	0000ffff 	.word	0x0000ffff
    9358:	00008cf9 	.word	0x00008cf9
    935c:	00000fff 	.word	0x00000fff
    9360:	000007ff 	.word	0x000007ff
    9364:	fffff800 	.word	0xfffff800
    9368:	00806024 	.word	0x00806024
    936c:	00806020 	.word	0x00806020

00009370 <adc_regular_ain_channel>:
 *
 * \param[in]  pin_array   The array of the Mux selection for the positive ADC input
 * \param[in]  size        The size of pin_array
 */
void adc_regular_ain_channel(uint32_t *pin_array, uint8_t size)
{
    9370:	b580      	push	{r7, lr}
    9372:	b084      	sub	sp, #16
    9374:	af00      	add	r7, sp, #0
    9376:	6078      	str	r0, [r7, #4]
    9378:	000a      	movs	r2, r1
    937a:	1cfb      	adds	r3, r7, #3
    937c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < size; i++) {
    937e:	2300      	movs	r3, #0
    9380:	60fb      	str	r3, [r7, #12]
    9382:	e00a      	b.n	939a <adc_regular_ain_channel+0x2a>
		_adc_configure_ain_pin(pin_array[i]);
    9384:	68fb      	ldr	r3, [r7, #12]
    9386:	009b      	lsls	r3, r3, #2
    9388:	687a      	ldr	r2, [r7, #4]
    938a:	18d3      	adds	r3, r2, r3
    938c:	681b      	ldr	r3, [r3, #0]
    938e:	0018      	movs	r0, r3
    9390:	4b06      	ldr	r3, [pc, #24]	; (93ac <adc_regular_ain_channel+0x3c>)
    9392:	4798      	blx	r3
 * \param[in]  pin_array   The array of the Mux selection for the positive ADC input
 * \param[in]  size        The size of pin_array
 */
void adc_regular_ain_channel(uint32_t *pin_array, uint8_t size)
{
	for (int i = 0; i < size; i++) {
    9394:	68fb      	ldr	r3, [r7, #12]
    9396:	3301      	adds	r3, #1
    9398:	60fb      	str	r3, [r7, #12]
    939a:	1cfb      	adds	r3, r7, #3
    939c:	781a      	ldrb	r2, [r3, #0]
    939e:	68fb      	ldr	r3, [r7, #12]
    93a0:	429a      	cmp	r2, r3
    93a2:	dcef      	bgt.n	9384 <adc_regular_ain_channel+0x14>
		_adc_configure_ain_pin(pin_array[i]);
  	}
}	
    93a4:	46c0      	nop			; (mov r8, r8)
    93a6:	46bd      	mov	sp, r7
    93a8:	b004      	add	sp, #16
    93aa:	bd80      	pop	{r7, pc}
    93ac:	00008dcd 	.word	0x00008dcd

000093b0 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    93b0:	b580      	push	{r7, lr}
    93b2:	b086      	sub	sp, #24
    93b4:	af00      	add	r7, sp, #0
    93b6:	60f8      	str	r0, [r7, #12]
    93b8:	60b9      	str	r1, [r7, #8]
    93ba:	607a      	str	r2, [r7, #4]
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    93bc:	68fb      	ldr	r3, [r7, #12]
    93be:	68ba      	ldr	r2, [r7, #8]
    93c0:	601a      	str	r2, [r3, #0]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);
    93c2:	2380      	movs	r3, #128	; 0x80
    93c4:	025b      	lsls	r3, r3, #9
    93c6:	0019      	movs	r1, r3
    93c8:	2002      	movs	r0, #2
    93ca:	4b32      	ldr	r3, [pc, #200]	; (9494 <adc_init+0xe4>)
    93cc:	4798      	blx	r3

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    93ce:	68bb      	ldr	r3, [r7, #8]
    93d0:	781b      	ldrb	r3, [r3, #0]
    93d2:	b2db      	uxtb	r3, r3
    93d4:	001a      	movs	r2, r3
    93d6:	2301      	movs	r3, #1
    93d8:	4013      	ands	r3, r2
    93da:	d001      	beq.n	93e0 <adc_init+0x30>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    93dc:	2305      	movs	r3, #5
    93de:	e055      	b.n	948c <adc_init+0xdc>
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    93e0:	68bb      	ldr	r3, [r7, #8]
    93e2:	781b      	ldrb	r3, [r3, #0]
    93e4:	b2db      	uxtb	r3, r3
    93e6:	001a      	movs	r2, r3
    93e8:	2302      	movs	r3, #2
    93ea:	4013      	ands	r3, r2
    93ec:	d001      	beq.n	93f2 <adc_init+0x42>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    93ee:	231c      	movs	r3, #28
    93f0:	e04c      	b.n	948c <adc_init+0xdc>
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    93f2:	687b      	ldr	r3, [r7, #4]
    93f4:	785a      	ldrb	r2, [r3, #1]
    93f6:	68fb      	ldr	r3, [r7, #12]
    93f8:	711a      	strb	r2, [r3, #4]

	/* Make sure bandgap is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
    93fa:	68fb      	ldr	r3, [r7, #12]
    93fc:	791b      	ldrb	r3, [r3, #4]
    93fe:	2b00      	cmp	r3, #0
    9400:	d102      	bne.n	9408 <adc_init+0x58>
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
    9402:	2001      	movs	r0, #1
    9404:	4b24      	ldr	r3, [pc, #144]	; (9498 <adc_init+0xe8>)
    9406:	4798      	blx	r3
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
    9408:	2317      	movs	r3, #23
    940a:	18fb      	adds	r3, r7, r3
    940c:	2200      	movs	r2, #0
    940e:	701a      	strb	r2, [r3, #0]
    9410:	e00e      	b.n	9430 <adc_init+0x80>
		module_inst->callback[i] = NULL;
    9412:	2317      	movs	r3, #23
    9414:	18fb      	adds	r3, r7, r3
    9416:	781a      	ldrb	r2, [r3, #0]
    9418:	68fb      	ldr	r3, [r7, #12]
    941a:	3202      	adds	r2, #2
    941c:	0092      	lsls	r2, r2, #2
    941e:	2100      	movs	r1, #0
    9420:	50d1      	str	r1, [r2, r3]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
		system_voltage_reference_enable(SYSTEM_VOLTAGE_REFERENCE_BANDGAP);
	}

#if ADC_CALLBACK_MODE == true
	for (uint8_t i = 0; i < ADC_CALLBACK_N; i++) {
    9422:	2317      	movs	r3, #23
    9424:	18fb      	adds	r3, r7, r3
    9426:	781a      	ldrb	r2, [r3, #0]
    9428:	2317      	movs	r3, #23
    942a:	18fb      	adds	r3, r7, r3
    942c:	3201      	adds	r2, #1
    942e:	701a      	strb	r2, [r3, #0]
    9430:	2317      	movs	r3, #23
    9432:	18fb      	adds	r3, r7, r3
    9434:	781b      	ldrb	r3, [r3, #0]
    9436:	2b02      	cmp	r3, #2
    9438:	d9eb      	bls.n	9412 <adc_init+0x62>
		module_inst->callback[i] = NULL;
	};

	module_inst->registered_callback_mask = 0;
    943a:	68fb      	ldr	r3, [r7, #12]
    943c:	2200      	movs	r2, #0
    943e:	769a      	strb	r2, [r3, #26]
	module_inst->enabled_callback_mask = 0;
    9440:	68fb      	ldr	r3, [r7, #12]
    9442:	2200      	movs	r2, #0
    9444:	76da      	strb	r2, [r3, #27]
	module_inst->remaining_conversions = 0;
    9446:	68fb      	ldr	r3, [r7, #12]
    9448:	2200      	movs	r2, #0
    944a:	831a      	strh	r2, [r3, #24]
	module_inst->job_status = STATUS_OK;
    944c:	68fb      	ldr	r3, [r7, #12]
    944e:	2200      	movs	r2, #0
    9450:	771a      	strb	r2, [r3, #28]

	_adc_instances[0] = module_inst;
    9452:	4b12      	ldr	r3, [pc, #72]	; (949c <adc_init+0xec>)
    9454:	68fa      	ldr	r2, [r7, #12]
    9456:	601a      	str	r2, [r3, #0]

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    9458:	687b      	ldr	r3, [r7, #4]
    945a:	222a      	movs	r2, #42	; 0x2a
    945c:	5c9b      	ldrb	r3, [r3, r2]
    945e:	2b00      	cmp	r3, #0
    9460:	d10a      	bne.n	9478 <adc_init+0xc8>
			!config->freerunning) {
    9462:	687b      	ldr	r3, [r7, #4]
    9464:	7d1b      	ldrb	r3, [r3, #20]
    9466:	2201      	movs	r2, #1
    9468:	4053      	eors	r3, r2
    946a:	b2db      	uxtb	r3, r3
	module_inst->remaining_conversions = 0;
	module_inst->job_status = STATUS_OK;

	_adc_instances[0] = module_inst;

	if (config->event_action == ADC_EVENT_ACTION_DISABLED &&
    946c:	2b00      	cmp	r3, #0
    946e:	d003      	beq.n	9478 <adc_init+0xc8>
			!config->freerunning) {
		module_inst->software_trigger = true;
    9470:	68fb      	ldr	r3, [r7, #12]
    9472:	2201      	movs	r2, #1
    9474:	775a      	strb	r2, [r3, #29]
    9476:	e002      	b.n	947e <adc_init+0xce>
	} else {
		module_inst->software_trigger = false;
    9478:	68fb      	ldr	r3, [r7, #12]
    947a:	2200      	movs	r2, #0
    947c:	775a      	strb	r2, [r3, #29]
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
    947e:	687a      	ldr	r2, [r7, #4]
    9480:	68fb      	ldr	r3, [r7, #12]
    9482:	0011      	movs	r1, r2
    9484:	0018      	movs	r0, r3
    9486:	4b06      	ldr	r3, [pc, #24]	; (94a0 <adc_init+0xf0>)
    9488:	4798      	blx	r3
    948a:	0003      	movs	r3, r0
}
    948c:	0018      	movs	r0, r3
    948e:	46bd      	mov	sp, r7
    9490:	b006      	add	sp, #24
    9492:	bd80      	pop	{r7, pc}
    9494:	00008c35 	.word	0x00008c35
    9498:	00008cb9 	.word	0x00008cb9
    949c:	20004758 	.word	0x20004758
    94a0:	00008e45 	.word	0x00008e45

000094a4 <adc_is_syncing>:
 * \retval true if the module synchronization is ongoing
 * \retval false if the module has completed synchronization
 */
static inline bool adc_is_syncing(
	struct adc_module *const module_inst)
{
    94a4:	b580      	push	{r7, lr}
    94a6:	b084      	sub	sp, #16
    94a8:	af00      	add	r7, sp, #0
    94aa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    94ac:	687b      	ldr	r3, [r7, #4]
    94ae:	681b      	ldr	r3, [r3, #0]
    94b0:	60fb      	str	r3, [r7, #12]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
    94b2:	68fb      	ldr	r3, [r7, #12]
    94b4:	7e5b      	ldrb	r3, [r3, #25]
    94b6:	b2db      	uxtb	r3, r3
    94b8:	b25b      	sxtb	r3, r3
    94ba:	2b00      	cmp	r3, #0
    94bc:	da01      	bge.n	94c2 <adc_is_syncing+0x1e>
		return true;
    94be:	2301      	movs	r3, #1
    94c0:	e000      	b.n	94c4 <adc_is_syncing+0x20>
	}

	return false;
    94c2:	2300      	movs	r3, #0
}
    94c4:	0018      	movs	r0, r3
    94c6:	46bd      	mov	sp, r7
    94c8:	b004      	add	sp, #16
    94ca:	bd80      	pop	{r7, pc}

000094cc <adc_start_conversion>:
 *
 * \param[in] module_inst  Pointer to the ADC software instance struct
 */
static inline void adc_start_conversion(
		struct adc_module *const module_inst)
{
    94cc:	b580      	push	{r7, lr}
    94ce:	b084      	sub	sp, #16
    94d0:	af00      	add	r7, sp, #0
    94d2:	6078      	str	r0, [r7, #4]
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    94d4:	687b      	ldr	r3, [r7, #4]
    94d6:	681b      	ldr	r3, [r3, #0]
    94d8:	60fb      	str	r3, [r7, #12]

	while (adc_is_syncing(module_inst)) {
    94da:	46c0      	nop			; (mov r8, r8)
    94dc:	687b      	ldr	r3, [r7, #4]
    94de:	0018      	movs	r0, r3
    94e0:	4b0b      	ldr	r3, [pc, #44]	; (9510 <adc_start_conversion+0x44>)
    94e2:	4798      	blx	r3
    94e4:	1e03      	subs	r3, r0, #0
    94e6:	d1f9      	bne.n	94dc <adc_start_conversion+0x10>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    94e8:	68fb      	ldr	r3, [r7, #12]
    94ea:	7b1b      	ldrb	r3, [r3, #12]
    94ec:	b2db      	uxtb	r3, r3
    94ee:	2202      	movs	r2, #2
    94f0:	4313      	orrs	r3, r2
    94f2:	b2da      	uxtb	r2, r3
    94f4:	68fb      	ldr	r3, [r7, #12]
    94f6:	731a      	strb	r2, [r3, #12]

	while (adc_is_syncing(module_inst)) {
    94f8:	46c0      	nop			; (mov r8, r8)
    94fa:	687b      	ldr	r3, [r7, #4]
    94fc:	0018      	movs	r0, r3
    94fe:	4b04      	ldr	r3, [pc, #16]	; (9510 <adc_start_conversion+0x44>)
    9500:	4798      	blx	r3
    9502:	1e03      	subs	r3, r0, #0
    9504:	d1f9      	bne.n	94fa <adc_start_conversion+0x2e>
		/* Wait for synchronization */
	}
}
    9506:	46c0      	nop			; (mov r8, r8)
    9508:	46bd      	mov	sp, r7
    950a:	b004      	add	sp, #16
    950c:	bd80      	pop	{r7, pc}
    950e:	46c0      	nop			; (mov r8, r8)
    9510:	000094a5 	.word	0x000094a5

00009514 <adc_disable_interrupt>:
 * \param[in] module_inst Pointer to the ADC software instance struct
 * \param[in] interrupt Interrupt to disable
 */
static inline void adc_disable_interrupt(struct adc_module *const module_inst,
		enum adc_interrupt_flag interrupt)
{
    9514:	b580      	push	{r7, lr}
    9516:	b084      	sub	sp, #16
    9518:	af00      	add	r7, sp, #0
    951a:	6078      	str	r0, [r7, #4]
    951c:	000a      	movs	r2, r1
    951e:	1cfb      	adds	r3, r7, #3
    9520:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    9522:	687b      	ldr	r3, [r7, #4]
    9524:	681b      	ldr	r3, [r3, #0]
    9526:	60fb      	str	r3, [r7, #12]
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
    9528:	68fb      	ldr	r3, [r7, #12]
    952a:	1cfa      	adds	r2, r7, #3
    952c:	7812      	ldrb	r2, [r2, #0]
    952e:	759a      	strb	r2, [r3, #22]
}
    9530:	46c0      	nop			; (mov r8, r8)
    9532:	46bd      	mov	sp, r7
    9534:	b004      	add	sp, #16
    9536:	bd80      	pop	{r7, pc}

00009538 <_adc_interrupt_handler>:
#include "adc_callback.h"

struct adc_module *_adc_instances[ADC_INST_NUM];

static void _adc_interrupt_handler(const uint8_t instance)
{
    9538:	b580      	push	{r7, lr}
    953a:	b084      	sub	sp, #16
    953c:	af00      	add	r7, sp, #0
    953e:	0002      	movs	r2, r0
    9540:	1dfb      	adds	r3, r7, #7
    9542:	701a      	strb	r2, [r3, #0]
	struct adc_module *module = _adc_instances[instance];
    9544:	1dfb      	adds	r3, r7, #7
    9546:	781a      	ldrb	r2, [r3, #0]
    9548:	4b44      	ldr	r3, [pc, #272]	; (965c <_adc_interrupt_handler+0x124>)
    954a:	0092      	lsls	r2, r2, #2
    954c:	58d3      	ldr	r3, [r2, r3]
    954e:	60fb      	str	r3, [r7, #12]

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;
    9550:	68fb      	ldr	r3, [r7, #12]
    9552:	681b      	ldr	r3, [r3, #0]
    9554:	7e1b      	ldrb	r3, [r3, #24]
    9556:	b2db      	uxtb	r3, r3
    9558:	60bb      	str	r3, [r7, #8]

	if (flags & ADC_INTFLAG_RESRDY) {
    955a:	68bb      	ldr	r3, [r7, #8]
    955c:	2201      	movs	r2, #1
    955e:	4013      	ands	r3, r2
    9560:	d045      	beq.n	95ee <_adc_interrupt_handler+0xb6>
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    9562:	68fb      	ldr	r3, [r7, #12]
    9564:	7edb      	ldrb	r3, [r3, #27]
    9566:	001a      	movs	r2, r3
    9568:	2301      	movs	r3, #1
    956a:	4013      	ands	r3, r2
    956c:	d03f      	beq.n	95ee <_adc_interrupt_handler+0xb6>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
    956e:	68fb      	ldr	r3, [r7, #12]
    9570:	7e9b      	ldrb	r3, [r3, #26]
    9572:	001a      	movs	r2, r3
    9574:	2301      	movs	r3, #1
    9576:	4013      	ands	r3, r2

	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->INTFLAG.reg;

	if (flags & ADC_INTFLAG_RESRDY) {
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER)) &&
    9578:	d039      	beq.n	95ee <_adc_interrupt_handler+0xb6>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_READ_BUFFER))) {
			/* clear interrupt flag */
			module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    957a:	68fb      	ldr	r3, [r7, #12]
    957c:	681b      	ldr	r3, [r3, #0]
    957e:	2201      	movs	r2, #1
    9580:	761a      	strb	r2, [r3, #24]

			while (adc_is_syncing(module)) {
    9582:	46c0      	nop			; (mov r8, r8)
    9584:	68fb      	ldr	r3, [r7, #12]
    9586:	0018      	movs	r0, r3
    9588:	4b35      	ldr	r3, [pc, #212]	; (9660 <_adc_interrupt_handler+0x128>)
    958a:	4798      	blx	r3
    958c:	1e03      	subs	r3, r0, #0
    958e:	d1f9      	bne.n	9584 <_adc_interrupt_handler+0x4c>
				/* Wait for synchronization */
			}

			/* store ADC result in job buffer */
			*(module->job_buffer++) = module->hw->RESULT.reg;
    9590:	68fb      	ldr	r3, [r7, #12]
    9592:	695b      	ldr	r3, [r3, #20]
    9594:	1c99      	adds	r1, r3, #2
    9596:	68fa      	ldr	r2, [r7, #12]
    9598:	6151      	str	r1, [r2, #20]
    959a:	68fa      	ldr	r2, [r7, #12]
    959c:	6812      	ldr	r2, [r2, #0]
    959e:	8b52      	ldrh	r2, [r2, #26]
    95a0:	b292      	uxth	r2, r2
    95a2:	801a      	strh	r2, [r3, #0]

			if (--module->remaining_conversions > 0) {
    95a4:	68fb      	ldr	r3, [r7, #12]
    95a6:	8b1b      	ldrh	r3, [r3, #24]
    95a8:	b29b      	uxth	r3, r3
    95aa:	3b01      	subs	r3, #1
    95ac:	b29b      	uxth	r3, r3
    95ae:	68fa      	ldr	r2, [r7, #12]
    95b0:	1c19      	adds	r1, r3, #0
    95b2:	8311      	strh	r1, [r2, #24]
    95b4:	2b00      	cmp	r3, #0
    95b6:	d008      	beq.n	95ca <_adc_interrupt_handler+0x92>
				if (module->software_trigger == true) {
    95b8:	68fb      	ldr	r3, [r7, #12]
    95ba:	7f5b      	ldrb	r3, [r3, #29]
    95bc:	2b00      	cmp	r3, #0
    95be:	d016      	beq.n	95ee <_adc_interrupt_handler+0xb6>
					adc_start_conversion(module);
    95c0:	68fb      	ldr	r3, [r7, #12]
    95c2:	0018      	movs	r0, r3
    95c4:	4b27      	ldr	r3, [pc, #156]	; (9664 <_adc_interrupt_handler+0x12c>)
    95c6:	4798      	blx	r3
    95c8:	e011      	b.n	95ee <_adc_interrupt_handler+0xb6>
				}
			} else {
				if (module->job_status == STATUS_BUSY) {
    95ca:	68fb      	ldr	r3, [r7, #12]
    95cc:	7f1b      	ldrb	r3, [r3, #28]
    95ce:	b2db      	uxtb	r3, r3
    95d0:	2b05      	cmp	r3, #5
    95d2:	d10c      	bne.n	95ee <_adc_interrupt_handler+0xb6>
					/* job is complete. update status,disable interrupt
					 *and call callback */
					module->job_status = STATUS_OK;
    95d4:	68fb      	ldr	r3, [r7, #12]
    95d6:	2200      	movs	r2, #0
    95d8:	771a      	strb	r2, [r3, #28]
					adc_disable_interrupt(module, ADC_INTERRUPT_RESULT_READY);
    95da:	68fb      	ldr	r3, [r7, #12]
    95dc:	2101      	movs	r1, #1
    95de:	0018      	movs	r0, r3
    95e0:	4b21      	ldr	r3, [pc, #132]	; (9668 <_adc_interrupt_handler+0x130>)
    95e2:	4798      	blx	r3

					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
    95e4:	68fb      	ldr	r3, [r7, #12]
    95e6:	689b      	ldr	r3, [r3, #8]
    95e8:	68fa      	ldr	r2, [r7, #12]
    95ea:	0010      	movs	r0, r2
    95ec:	4798      	blx	r3
				}
			}
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
    95ee:	68bb      	ldr	r3, [r7, #8]
    95f0:	2204      	movs	r2, #4
    95f2:	4013      	ands	r3, r2
    95f4:	d014      	beq.n	9620 <_adc_interrupt_handler+0xe8>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
    95f6:	68fb      	ldr	r3, [r7, #12]
    95f8:	681b      	ldr	r3, [r3, #0]
    95fa:	2204      	movs	r2, #4
    95fc:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    95fe:	68fb      	ldr	r3, [r7, #12]
    9600:	7edb      	ldrb	r3, [r3, #27]
    9602:	001a      	movs	r2, r3
    9604:	2302      	movs	r3, #2
    9606:	4013      	ands	r3, r2
    9608:	d00a      	beq.n	9620 <_adc_interrupt_handler+0xe8>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
    960a:	68fb      	ldr	r3, [r7, #12]
    960c:	7e9b      	ldrb	r3, [r3, #26]
    960e:	001a      	movs	r2, r3
    9610:	2302      	movs	r3, #2
    9612:	4013      	ands	r3, r2
		}
	}

	if (flags & ADC_INTFLAG_WINMON) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
    9614:	d004      	beq.n	9620 <_adc_interrupt_handler+0xe8>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_WINDOW))) {
			(module->callback[ADC_CALLBACK_WINDOW])(module);
    9616:	68fb      	ldr	r3, [r7, #12]
    9618:	68db      	ldr	r3, [r3, #12]
    961a:	68fa      	ldr	r2, [r7, #12]
    961c:	0010      	movs	r0, r2
    961e:	4798      	blx	r3
		}

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
    9620:	68bb      	ldr	r3, [r7, #8]
    9622:	2202      	movs	r2, #2
    9624:	4013      	ands	r3, r2
    9626:	d014      	beq.n	9652 <_adc_interrupt_handler+0x11a>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    9628:	68fb      	ldr	r3, [r7, #12]
    962a:	681b      	ldr	r3, [r3, #0]
    962c:	2202      	movs	r2, #2
    962e:	761a      	strb	r2, [r3, #24]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    9630:	68fb      	ldr	r3, [r7, #12]
    9632:	7edb      	ldrb	r3, [r3, #27]
    9634:	001a      	movs	r2, r3
    9636:	2304      	movs	r3, #4
    9638:	4013      	ands	r3, r2
    963a:	d00a      	beq.n	9652 <_adc_interrupt_handler+0x11a>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
    963c:	68fb      	ldr	r3, [r7, #12]
    963e:	7e9b      	ldrb	r3, [r3, #26]
    9640:	001a      	movs	r2, r3
    9642:	2304      	movs	r3, #4
    9644:	4013      	ands	r3, r2

	}

	if (flags & ADC_INTFLAG_OVERRUN) {
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
    9646:	d004      	beq.n	9652 <_adc_interrupt_handler+0x11a>
				(module->registered_callback_mask & (1 << ADC_CALLBACK_ERROR))) {
			(module->callback[ADC_CALLBACK_ERROR])(module);
    9648:	68fb      	ldr	r3, [r7, #12]
    964a:	691b      	ldr	r3, [r3, #16]
    964c:	68fa      	ldr	r2, [r7, #12]
    964e:	0010      	movs	r0, r2
    9650:	4798      	blx	r3
		}
	}
}
    9652:	46c0      	nop			; (mov r8, r8)
    9654:	46bd      	mov	sp, r7
    9656:	b004      	add	sp, #16
    9658:	bd80      	pop	{r7, pc}
    965a:	46c0      	nop			; (mov r8, r8)
    965c:	20004758 	.word	0x20004758
    9660:	000094a5 	.word	0x000094a5
    9664:	000094cd 	.word	0x000094cd
    9668:	00009515 	.word	0x00009515

0000966c <ADC_Handler>:

/** Interrupt handler for the ADC module. */
void ADC_Handler(void)
{
    966c:	b580      	push	{r7, lr}
    966e:	af00      	add	r7, sp, #0
	_adc_interrupt_handler(0);
    9670:	2000      	movs	r0, #0
    9672:	4b02      	ldr	r3, [pc, #8]	; (967c <ADC_Handler+0x10>)
    9674:	4798      	blx	r3
}
    9676:	46c0      	nop			; (mov r8, r8)
    9678:	46bd      	mov	sp, r7
    967a:	bd80      	pop	{r7, pc}
    967c:	00009539 	.word	0x00009539

00009680 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    9680:	b580      	push	{r7, lr}
    9682:	b084      	sub	sp, #16
    9684:	af00      	add	r7, sp, #0
    9686:	0002      	movs	r2, r0
    9688:	1dfb      	adds	r3, r7, #7
    968a:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    968c:	230f      	movs	r3, #15
    968e:	18fb      	adds	r3, r7, r3
    9690:	1dfa      	adds	r2, r7, #7
    9692:	7812      	ldrb	r2, [r2, #0]
    9694:	0952      	lsrs	r2, r2, #5
    9696:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    9698:	230f      	movs	r3, #15
    969a:	18fb      	adds	r3, r7, r3
    969c:	781b      	ldrb	r3, [r3, #0]
    969e:	2b00      	cmp	r3, #0
    96a0:	d10c      	bne.n	96bc <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    96a2:	4b09      	ldr	r3, [pc, #36]	; (96c8 <_extint_get_eic_from_channel+0x48>)
    96a4:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    96a6:	230f      	movs	r3, #15
    96a8:	18fb      	adds	r3, r7, r3
    96aa:	781b      	ldrb	r3, [r3, #0]
    96ac:	009b      	lsls	r3, r3, #2
    96ae:	2210      	movs	r2, #16
    96b0:	4694      	mov	ip, r2
    96b2:	44bc      	add	ip, r7
    96b4:	4463      	add	r3, ip
    96b6:	3b08      	subs	r3, #8
    96b8:	681b      	ldr	r3, [r3, #0]
    96ba:	e000      	b.n	96be <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    96bc:	2300      	movs	r3, #0
	}
}
    96be:	0018      	movs	r0, r3
    96c0:	46bd      	mov	sp, r7
    96c2:	b004      	add	sp, #16
    96c4:	bd80      	pop	{r7, pc}
    96c6:	46c0      	nop			; (mov r8, r8)
    96c8:	40001800 	.word	0x40001800

000096cc <extint_chan_is_detected>:
 *  \retval true   If the channel's edge/level detection criteria was met
 *  \retval false  If the channel has not detected its configured criteria
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
    96cc:	b580      	push	{r7, lr}
    96ce:	b084      	sub	sp, #16
    96d0:	af00      	add	r7, sp, #0
    96d2:	0002      	movs	r2, r0
    96d4:	1dfb      	adds	r3, r7, #7
    96d6:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    96d8:	1dfb      	adds	r3, r7, #7
    96da:	781b      	ldrb	r3, [r3, #0]
    96dc:	0018      	movs	r0, r3
    96de:	4b0b      	ldr	r3, [pc, #44]	; (970c <extint_chan_is_detected+0x40>)
    96e0:	4798      	blx	r3
    96e2:	0003      	movs	r3, r0
    96e4:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    96e6:	1dfb      	adds	r3, r7, #7
    96e8:	781b      	ldrb	r3, [r3, #0]
    96ea:	221f      	movs	r2, #31
    96ec:	4013      	ands	r3, r2
    96ee:	2201      	movs	r2, #1
    96f0:	409a      	lsls	r2, r3
    96f2:	0013      	movs	r3, r2
    96f4:	60bb      	str	r3, [r7, #8]

	return (eic_module->INTFLAG.reg & eic_mask);
    96f6:	68fb      	ldr	r3, [r7, #12]
    96f8:	691b      	ldr	r3, [r3, #16]
    96fa:	68ba      	ldr	r2, [r7, #8]
    96fc:	4013      	ands	r3, r2
    96fe:	1e5a      	subs	r2, r3, #1
    9700:	4193      	sbcs	r3, r2
    9702:	b2db      	uxtb	r3, r3
}
    9704:	0018      	movs	r0, r3
    9706:	46bd      	mov	sp, r7
    9708:	b004      	add	sp, #16
    970a:	bd80      	pop	{r7, pc}
    970c:	00009681 	.word	0x00009681

00009710 <extint_chan_clear_detected>:
 *
 *  \param[in] channel  External Interrupt channel index to check
 */
static inline void extint_chan_clear_detected(
		const uint8_t channel)
{
    9710:	b580      	push	{r7, lr}
    9712:	b084      	sub	sp, #16
    9714:	af00      	add	r7, sp, #0
    9716:	0002      	movs	r2, r0
    9718:	1dfb      	adds	r3, r7, #7
    971a:	701a      	strb	r2, [r3, #0]
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
    971c:	1dfb      	adds	r3, r7, #7
    971e:	781b      	ldrb	r3, [r3, #0]
    9720:	0018      	movs	r0, r3
    9722:	4b09      	ldr	r3, [pc, #36]	; (9748 <extint_chan_clear_detected+0x38>)
    9724:	4798      	blx	r3
    9726:	0003      	movs	r3, r0
    9728:	60fb      	str	r3, [r7, #12]
	uint32_t eic_mask   = (1UL << (channel % 32));
    972a:	1dfb      	adds	r3, r7, #7
    972c:	781b      	ldrb	r3, [r3, #0]
    972e:	221f      	movs	r2, #31
    9730:	4013      	ands	r3, r2
    9732:	2201      	movs	r2, #1
    9734:	409a      	lsls	r2, r3
    9736:	0013      	movs	r3, r2
    9738:	60bb      	str	r3, [r7, #8]

	eic_module->INTFLAG.reg = eic_mask;
    973a:	68fb      	ldr	r3, [r7, #12]
    973c:	68ba      	ldr	r2, [r7, #8]
    973e:	611a      	str	r2, [r3, #16]
}
    9740:	46c0      	nop			; (mov r8, r8)
    9742:	46bd      	mov	sp, r7
    9744:	b004      	add	sp, #16
    9746:	bd80      	pop	{r7, pc}
    9748:	00009681 	.word	0x00009681

0000974c <extint_register_callback>:
 */
enum status_code extint_register_callback(
	const extint_callback_t callback,
	const uint8_t channel,
	const enum extint_callback_type type)
{
    974c:	b580      	push	{r7, lr}
    974e:	b082      	sub	sp, #8
    9750:	af00      	add	r7, sp, #0
    9752:	6078      	str	r0, [r7, #4]
    9754:	0008      	movs	r0, r1
    9756:	0011      	movs	r1, r2
    9758:	1cfb      	adds	r3, r7, #3
    975a:	1c02      	adds	r2, r0, #0
    975c:	701a      	strb	r2, [r3, #0]
    975e:	1cbb      	adds	r3, r7, #2
    9760:	1c0a      	adds	r2, r1, #0
    9762:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    9764:	1cbb      	adds	r3, r7, #2
    9766:	781b      	ldrb	r3, [r3, #0]
    9768:	2b00      	cmp	r3, #0
    976a:	d001      	beq.n	9770 <extint_register_callback+0x24>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    976c:	2317      	movs	r3, #23
    976e:	e019      	b.n	97a4 <extint_register_callback+0x58>
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    9770:	1cfb      	adds	r3, r7, #3
    9772:	781a      	ldrb	r2, [r3, #0]
    9774:	4b0d      	ldr	r3, [pc, #52]	; (97ac <extint_register_callback+0x60>)
    9776:	0092      	lsls	r2, r2, #2
    9778:	58d3      	ldr	r3, [r2, r3]
    977a:	2b00      	cmp	r3, #0
    977c:	d107      	bne.n	978e <extint_register_callback+0x42>
		_extint_dev.callbacks[channel] = callback;
    977e:	1cfb      	adds	r3, r7, #3
    9780:	781a      	ldrb	r2, [r3, #0]
    9782:	4b0a      	ldr	r3, [pc, #40]	; (97ac <extint_register_callback+0x60>)
    9784:	0092      	lsls	r2, r2, #2
    9786:	6879      	ldr	r1, [r7, #4]
    9788:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    978a:	2300      	movs	r3, #0
    978c:	e00a      	b.n	97a4 <extint_register_callback+0x58>
	} else if (_extint_dev.callbacks[channel] == callback) {
    978e:	1cfb      	adds	r3, r7, #3
    9790:	781a      	ldrb	r2, [r3, #0]
    9792:	4b06      	ldr	r3, [pc, #24]	; (97ac <extint_register_callback+0x60>)
    9794:	0092      	lsls	r2, r2, #2
    9796:	58d2      	ldr	r2, [r2, r3]
    9798:	687b      	ldr	r3, [r7, #4]
    979a:	429a      	cmp	r2, r3
    979c:	d101      	bne.n	97a2 <extint_register_callback+0x56>
		return STATUS_OK;
    979e:	2300      	movs	r3, #0
    97a0:	e000      	b.n	97a4 <extint_register_callback+0x58>
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    97a2:	231d      	movs	r3, #29
}
    97a4:	0018      	movs	r0, r3
    97a6:	46bd      	mov	sp, r7
    97a8:	b002      	add	sp, #8
    97aa:	bd80      	pop	{r7, pc}
    97ac:	20004760 	.word	0x20004760

000097b0 <extint_chan_enable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    97b0:	b580      	push	{r7, lr}
    97b2:	b084      	sub	sp, #16
    97b4:	af00      	add	r7, sp, #0
    97b6:	0002      	movs	r2, r0
    97b8:	1dfb      	adds	r3, r7, #7
    97ba:	701a      	strb	r2, [r3, #0]
    97bc:	1dbb      	adds	r3, r7, #6
    97be:	1c0a      	adds	r2, r1, #0
    97c0:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    97c2:	1dbb      	adds	r3, r7, #6
    97c4:	781b      	ldrb	r3, [r3, #0]
    97c6:	2b00      	cmp	r3, #0
    97c8:	d10e      	bne.n	97e8 <extint_chan_enable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    97ca:	1dfb      	adds	r3, r7, #7
    97cc:	781b      	ldrb	r3, [r3, #0]
    97ce:	0018      	movs	r0, r3
    97d0:	4b08      	ldr	r3, [pc, #32]	; (97f4 <extint_chan_enable_callback+0x44>)
    97d2:	4798      	blx	r3
    97d4:	0003      	movs	r3, r0
    97d6:	60fb      	str	r3, [r7, #12]

		eic->INTENSET.reg = (1UL << channel);
    97d8:	1dfb      	adds	r3, r7, #7
    97da:	781b      	ldrb	r3, [r3, #0]
    97dc:	2201      	movs	r2, #1
    97de:	409a      	lsls	r2, r3
    97e0:	68fb      	ldr	r3, [r7, #12]
    97e2:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    97e4:	2300      	movs	r3, #0
    97e6:	e000      	b.n	97ea <extint_chan_enable_callback+0x3a>

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    97e8:	2317      	movs	r3, #23
	}

	return STATUS_OK;
}
    97ea:	0018      	movs	r0, r3
    97ec:	46bd      	mov	sp, r7
    97ee:	b004      	add	sp, #16
    97f0:	bd80      	pop	{r7, pc}
    97f2:	46c0      	nop			; (mov r8, r8)
    97f4:	00009681 	.word	0x00009681

000097f8 <extint_chan_disable_callback>:
 * \retval STATUS_ERR_INVALID_ARG  If an invalid callback type was supplied
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
    97f8:	b580      	push	{r7, lr}
    97fa:	b084      	sub	sp, #16
    97fc:	af00      	add	r7, sp, #0
    97fe:	0002      	movs	r2, r0
    9800:	1dfb      	adds	r3, r7, #7
    9802:	701a      	strb	r2, [r3, #0]
    9804:	1dbb      	adds	r3, r7, #6
    9806:	1c0a      	adds	r2, r1, #0
    9808:	701a      	strb	r2, [r3, #0]
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    980a:	1dbb      	adds	r3, r7, #6
    980c:	781b      	ldrb	r3, [r3, #0]
    980e:	2b00      	cmp	r3, #0
    9810:	d10e      	bne.n	9830 <extint_chan_disable_callback+0x38>
		Eic *const eic = _extint_get_eic_from_channel(channel);
    9812:	1dfb      	adds	r3, r7, #7
    9814:	781b      	ldrb	r3, [r3, #0]
    9816:	0018      	movs	r0, r3
    9818:	4b08      	ldr	r3, [pc, #32]	; (983c <extint_chan_disable_callback+0x44>)
    981a:	4798      	blx	r3
    981c:	0003      	movs	r3, r0
    981e:	60fb      	str	r3, [r7, #12]

		eic->INTENCLR.reg = (1UL << channel);
    9820:	1dfb      	adds	r3, r7, #7
    9822:	781b      	ldrb	r3, [r3, #0]
    9824:	2201      	movs	r2, #1
    9826:	409a      	lsls	r2, r3
    9828:	68fb      	ldr	r3, [r7, #12]
    982a:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    982c:	2300      	movs	r3, #0
    982e:	e000      	b.n	9832 <extint_chan_disable_callback+0x3a>

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    9830:	2317      	movs	r3, #23
	}

	return STATUS_OK;
}
    9832:	0018      	movs	r0, r3
    9834:	46bd      	mov	sp, r7
    9836:	b004      	add	sp, #16
    9838:	bd80      	pop	{r7, pc}
    983a:	46c0      	nop			; (mov r8, r8)
    983c:	00009681 	.word	0x00009681

00009840 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    9840:	b580      	push	{r7, lr}
    9842:	af00      	add	r7, sp, #0
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    9844:	4b15      	ldr	r3, [pc, #84]	; (989c <EIC_Handler+0x5c>)
    9846:	2200      	movs	r2, #0
    9848:	701a      	strb	r2, [r3, #0]
    984a:	e020      	b.n	988e <EIC_Handler+0x4e>
		if (extint_chan_is_detected(_current_channel)) {
    984c:	4b13      	ldr	r3, [pc, #76]	; (989c <EIC_Handler+0x5c>)
    984e:	781b      	ldrb	r3, [r3, #0]
    9850:	0018      	movs	r0, r3
    9852:	4b13      	ldr	r3, [pc, #76]	; (98a0 <EIC_Handler+0x60>)
    9854:	4798      	blx	r3
    9856:	1e03      	subs	r3, r0, #0
    9858:	d013      	beq.n	9882 <EIC_Handler+0x42>
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
    985a:	4b10      	ldr	r3, [pc, #64]	; (989c <EIC_Handler+0x5c>)
    985c:	781b      	ldrb	r3, [r3, #0]
    985e:	0018      	movs	r0, r3
    9860:	4b10      	ldr	r3, [pc, #64]	; (98a4 <EIC_Handler+0x64>)
    9862:	4798      	blx	r3
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    9864:	4b0d      	ldr	r3, [pc, #52]	; (989c <EIC_Handler+0x5c>)
    9866:	781b      	ldrb	r3, [r3, #0]
    9868:	001a      	movs	r2, r3
    986a:	4b0f      	ldr	r3, [pc, #60]	; (98a8 <EIC_Handler+0x68>)
    986c:	0092      	lsls	r2, r2, #2
    986e:	58d3      	ldr	r3, [r2, r3]
    9870:	2b00      	cmp	r3, #0
    9872:	d006      	beq.n	9882 <EIC_Handler+0x42>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    9874:	4b09      	ldr	r3, [pc, #36]	; (989c <EIC_Handler+0x5c>)
    9876:	781b      	ldrb	r3, [r3, #0]
    9878:	001a      	movs	r2, r3
    987a:	4b0b      	ldr	r3, [pc, #44]	; (98a8 <EIC_Handler+0x68>)
    987c:	0092      	lsls	r2, r2, #2
    987e:	58d3      	ldr	r3, [r2, r3]
    9880:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    9882:	4b06      	ldr	r3, [pc, #24]	; (989c <EIC_Handler+0x5c>)
    9884:	781b      	ldrb	r3, [r3, #0]
    9886:	3301      	adds	r3, #1
    9888:	b2da      	uxtb	r2, r3
    988a:	4b04      	ldr	r3, [pc, #16]	; (989c <EIC_Handler+0x5c>)
    988c:	701a      	strb	r2, [r3, #0]
    988e:	4b03      	ldr	r3, [pc, #12]	; (989c <EIC_Handler+0x5c>)
    9890:	781b      	ldrb	r3, [r3, #0]
    9892:	2b0f      	cmp	r3, #15
    9894:	d9da      	bls.n	984c <EIC_Handler+0xc>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    9896:	46c0      	nop			; (mov r8, r8)
    9898:	46bd      	mov	sp, r7
    989a:	bd80      	pop	{r7, pc}
    989c:	2000475c 	.word	0x2000475c
    98a0:	000096cd 	.word	0x000096cd
    98a4:	00009711 	.word	0x00009711
    98a8:	20004760 	.word	0x20004760

000098ac <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    98ac:	b580      	push	{r7, lr}
    98ae:	b082      	sub	sp, #8
    98b0:	af00      	add	r7, sp, #0
    98b2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    98b4:	687b      	ldr	r3, [r7, #4]
    98b6:	2200      	movs	r2, #0
    98b8:	701a      	strb	r2, [r3, #0]
}
    98ba:	46c0      	nop			; (mov r8, r8)
    98bc:	46bd      	mov	sp, r7
    98be:	b002      	add	sp, #8
    98c0:	bd80      	pop	{r7, pc}
    98c2:	46c0      	nop			; (mov r8, r8)

000098c4 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    98c4:	b580      	push	{r7, lr}
    98c6:	b082      	sub	sp, #8
    98c8:	af00      	add	r7, sp, #0
    98ca:	0002      	movs	r2, r0
    98cc:	6039      	str	r1, [r7, #0]
    98ce:	1dfb      	adds	r3, r7, #7
    98d0:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    98d2:	1dfb      	adds	r3, r7, #7
    98d4:	781b      	ldrb	r3, [r3, #0]
    98d6:	2b01      	cmp	r3, #1
    98d8:	d00a      	beq.n	98f0 <system_apb_clock_set_mask+0x2c>
    98da:	2b02      	cmp	r3, #2
    98dc:	d00f      	beq.n	98fe <system_apb_clock_set_mask+0x3a>
    98de:	2b00      	cmp	r3, #0
    98e0:	d114      	bne.n	990c <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    98e2:	4b0e      	ldr	r3, [pc, #56]	; (991c <system_apb_clock_set_mask+0x58>)
    98e4:	4a0d      	ldr	r2, [pc, #52]	; (991c <system_apb_clock_set_mask+0x58>)
    98e6:	6991      	ldr	r1, [r2, #24]
    98e8:	683a      	ldr	r2, [r7, #0]
    98ea:	430a      	orrs	r2, r1
    98ec:	619a      	str	r2, [r3, #24]
			break;
    98ee:	e00f      	b.n	9910 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    98f0:	4b0a      	ldr	r3, [pc, #40]	; (991c <system_apb_clock_set_mask+0x58>)
    98f2:	4a0a      	ldr	r2, [pc, #40]	; (991c <system_apb_clock_set_mask+0x58>)
    98f4:	69d1      	ldr	r1, [r2, #28]
    98f6:	683a      	ldr	r2, [r7, #0]
    98f8:	430a      	orrs	r2, r1
    98fa:	61da      	str	r2, [r3, #28]
			break;
    98fc:	e008      	b.n	9910 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    98fe:	4b07      	ldr	r3, [pc, #28]	; (991c <system_apb_clock_set_mask+0x58>)
    9900:	4a06      	ldr	r2, [pc, #24]	; (991c <system_apb_clock_set_mask+0x58>)
    9902:	6a11      	ldr	r1, [r2, #32]
    9904:	683a      	ldr	r2, [r7, #0]
    9906:	430a      	orrs	r2, r1
    9908:	621a      	str	r2, [r3, #32]
			break;
    990a:	e001      	b.n	9910 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    990c:	2317      	movs	r3, #23
    990e:	e000      	b.n	9912 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    9910:	2300      	movs	r3, #0
}
    9912:	0018      	movs	r0, r3
    9914:	46bd      	mov	sp, r7
    9916:	b002      	add	sp, #8
    9918:	bd80      	pop	{r7, pc}
    991a:	46c0      	nop			; (mov r8, r8)
    991c:	40000400 	.word	0x40000400

00009920 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    9920:	b580      	push	{r7, lr}
    9922:	b082      	sub	sp, #8
    9924:	af00      	add	r7, sp, #0
    9926:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    9928:	687b      	ldr	r3, [r7, #4]
    992a:	2280      	movs	r2, #128	; 0x80
    992c:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    992e:	687b      	ldr	r3, [r7, #4]
    9930:	2200      	movs	r2, #0
    9932:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    9934:	687b      	ldr	r3, [r7, #4]
    9936:	2201      	movs	r2, #1
    9938:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    993a:	687b      	ldr	r3, [r7, #4]
    993c:	2200      	movs	r2, #0
    993e:	70da      	strb	r2, [r3, #3]
}
    9940:	46c0      	nop			; (mov r8, r8)
    9942:	46bd      	mov	sp, r7
    9944:	b002      	add	sp, #8
    9946:	bd80      	pop	{r7, pc}

00009948 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    9948:	b580      	push	{r7, lr}
    994a:	b082      	sub	sp, #8
    994c:	af00      	add	r7, sp, #0
    994e:	0002      	movs	r2, r0
    9950:	1dfb      	adds	r3, r7, #7
    9952:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    9954:	4b06      	ldr	r3, [pc, #24]	; (9970 <system_interrupt_enable+0x28>)
    9956:	1dfa      	adds	r2, r7, #7
    9958:	7812      	ldrb	r2, [r2, #0]
    995a:	0011      	movs	r1, r2
    995c:	221f      	movs	r2, #31
    995e:	400a      	ands	r2, r1
    9960:	2101      	movs	r1, #1
    9962:	4091      	lsls	r1, r2
    9964:	000a      	movs	r2, r1
    9966:	601a      	str	r2, [r3, #0]
}
    9968:	46c0      	nop			; (mov r8, r8)
    996a:	46bd      	mov	sp, r7
    996c:	b002      	add	sp, #8
    996e:	bd80      	pop	{r7, pc}
    9970:	e000e100 	.word	0xe000e100

00009974 <_extint_get_eic_from_channel>:
 *
 * \return Base address of the associated EIC module.
 */
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
    9974:	b580      	push	{r7, lr}
    9976:	b084      	sub	sp, #16
    9978:	af00      	add	r7, sp, #0
    997a:	0002      	movs	r2, r0
    997c:	1dfb      	adds	r3, r7, #7
    997e:	701a      	strb	r2, [r3, #0]
	uint8_t eic_index = (channel / 32);
    9980:	230f      	movs	r3, #15
    9982:	18fb      	adds	r3, r7, r3
    9984:	1dfa      	adds	r2, r7, #7
    9986:	7812      	ldrb	r2, [r2, #0]
    9988:	0952      	lsrs	r2, r2, #5
    998a:	701a      	strb	r2, [r3, #0]

	if (eic_index < EIC_INST_NUM) {
    998c:	230f      	movs	r3, #15
    998e:	18fb      	adds	r3, r7, r3
    9990:	781b      	ldrb	r3, [r3, #0]
    9992:	2b00      	cmp	r3, #0
    9994:	d10c      	bne.n	99b0 <_extint_get_eic_from_channel+0x3c>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    9996:	4b09      	ldr	r3, [pc, #36]	; (99bc <_extint_get_eic_from_channel+0x48>)
    9998:	60bb      	str	r3, [r7, #8]

		return eics[eic_index];
    999a:	230f      	movs	r3, #15
    999c:	18fb      	adds	r3, r7, r3
    999e:	781b      	ldrb	r3, [r3, #0]
    99a0:	009b      	lsls	r3, r3, #2
    99a2:	2210      	movs	r2, #16
    99a4:	4694      	mov	ip, r2
    99a6:	44bc      	add	ip, r7
    99a8:	4463      	add	r3, ip
    99aa:	3b08      	subs	r3, #8
    99ac:	681b      	ldr	r3, [r3, #0]
    99ae:	e000      	b.n	99b2 <_extint_get_eic_from_channel+0x3e>
	} else {
		Assert(false);
		return NULL;
    99b0:	2300      	movs	r3, #0
	}
}
    99b2:	0018      	movs	r0, r3
    99b4:	46bd      	mov	sp, r7
    99b6:	b004      	add	sp, #16
    99b8:	bd80      	pop	{r7, pc}
    99ba:	46c0      	nop			; (mov r8, r8)
    99bc:	40001800 	.word	0x40001800

000099c0 <extint_is_syncing>:
 *
 * \retval true  If the module synchronization is ongoing
 * \retval false If the module has completed synchronization
 */
static inline bool extint_is_syncing(void)
{
    99c0:	b580      	push	{r7, lr}
    99c2:	b082      	sub	sp, #8
    99c4:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    99c6:	4b0f      	ldr	r3, [pc, #60]	; (9a04 <extint_is_syncing+0x44>)
    99c8:	603b      	str	r3, [r7, #0]

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    99ca:	2300      	movs	r3, #0
    99cc:	607b      	str	r3, [r7, #4]
    99ce:	e011      	b.n	99f4 <extint_is_syncing+0x34>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    99d0:	687b      	ldr	r3, [r7, #4]
    99d2:	009b      	lsls	r3, r3, #2
    99d4:	2208      	movs	r2, #8
    99d6:	4694      	mov	ip, r2
    99d8:	44bc      	add	ip, r7
    99da:	4463      	add	r3, ip
    99dc:	3b08      	subs	r3, #8
    99de:	681b      	ldr	r3, [r3, #0]
    99e0:	785b      	ldrb	r3, [r3, #1]
    99e2:	b2db      	uxtb	r3, r3
    99e4:	b25b      	sxtb	r3, r3
    99e6:	2b00      	cmp	r3, #0
    99e8:	da01      	bge.n	99ee <extint_is_syncing+0x2e>
			return true;
    99ea:	2301      	movs	r3, #1
    99ec:	e006      	b.n	99fc <extint_is_syncing+0x3c>
 */
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    99ee:	687b      	ldr	r3, [r7, #4]
    99f0:	3301      	adds	r3, #1
    99f2:	607b      	str	r3, [r7, #4]
    99f4:	687b      	ldr	r3, [r7, #4]
    99f6:	2b00      	cmp	r3, #0
    99f8:	d0ea      	beq.n	99d0 <extint_is_syncing+0x10>
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
			return true;
		}
	}
	return false;
    99fa:	2300      	movs	r3, #0
}
    99fc:	0018      	movs	r0, r3
    99fe:	46bd      	mov	sp, r7
    9a00:	b002      	add	sp, #8
    9a02:	bd80      	pop	{r7, pc}
    9a04:	40001800 	.word	0x40001800

00009a08 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    9a08:	b580      	push	{r7, lr}
    9a0a:	b084      	sub	sp, #16
    9a0c:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    9a0e:	4b2d      	ldr	r3, [pc, #180]	; (9ac4 <_system_extint_init+0xbc>)
    9a10:	607b      	str	r3, [r7, #4]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_EIC);
    9a12:	2140      	movs	r1, #64	; 0x40
    9a14:	2000      	movs	r0, #0
    9a16:	4b2c      	ldr	r3, [pc, #176]	; (9ac8 <_system_extint_init+0xc0>)
    9a18:	4798      	blx	r3

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    9a1a:	003b      	movs	r3, r7
    9a1c:	0018      	movs	r0, r3
    9a1e:	4b2b      	ldr	r3, [pc, #172]	; (9acc <_system_extint_init+0xc4>)
    9a20:	4798      	blx	r3
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
    9a22:	003b      	movs	r3, r7
    9a24:	2200      	movs	r2, #0
    9a26:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    9a28:	003b      	movs	r3, r7
    9a2a:	0019      	movs	r1, r3
    9a2c:	2005      	movs	r0, #5
    9a2e:	4b28      	ldr	r3, [pc, #160]	; (9ad0 <_system_extint_init+0xc8>)
    9a30:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    9a32:	2005      	movs	r0, #5
    9a34:	4b27      	ldr	r3, [pc, #156]	; (9ad4 <_system_extint_init+0xcc>)
    9a36:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    9a38:	2300      	movs	r3, #0
    9a3a:	60fb      	str	r3, [r7, #12]
    9a3c:	e018      	b.n	9a70 <_system_extint_init+0x68>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    9a3e:	68fb      	ldr	r3, [r7, #12]
    9a40:	009b      	lsls	r3, r3, #2
    9a42:	2210      	movs	r2, #16
    9a44:	4694      	mov	ip, r2
    9a46:	44bc      	add	ip, r7
    9a48:	4463      	add	r3, ip
    9a4a:	3b0c      	subs	r3, #12
    9a4c:	681a      	ldr	r2, [r3, #0]
    9a4e:	68fb      	ldr	r3, [r7, #12]
    9a50:	009b      	lsls	r3, r3, #2
    9a52:	2110      	movs	r1, #16
    9a54:	468c      	mov	ip, r1
    9a56:	44bc      	add	ip, r7
    9a58:	4463      	add	r3, ip
    9a5a:	3b0c      	subs	r3, #12
    9a5c:	681b      	ldr	r3, [r3, #0]
    9a5e:	781b      	ldrb	r3, [r3, #0]
    9a60:	b2db      	uxtb	r3, r3
    9a62:	2101      	movs	r1, #1
    9a64:	430b      	orrs	r3, r1
    9a66:	b2db      	uxtb	r3, r3
    9a68:	7013      	strb	r3, [r2, #0]
	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    9a6a:	68fb      	ldr	r3, [r7, #12]
    9a6c:	3301      	adds	r3, #1
    9a6e:	60fb      	str	r3, [r7, #12]
    9a70:	68fb      	ldr	r3, [r7, #12]
    9a72:	2b00      	cmp	r3, #0
    9a74:	d0e3      	beq.n	9a3e <_system_extint_init+0x36>
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
	}

	while (extint_is_syncing()) {
    9a76:	46c0      	nop			; (mov r8, r8)
    9a78:	4b17      	ldr	r3, [pc, #92]	; (9ad8 <_system_extint_init+0xd0>)
    9a7a:	4798      	blx	r3
    9a7c:	1e03      	subs	r3, r0, #0
    9a7e:	d1fb      	bne.n	9a78 <_system_extint_init+0x70>
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    9a80:	230b      	movs	r3, #11
    9a82:	18fb      	adds	r3, r7, r3
    9a84:	2200      	movs	r2, #0
    9a86:	701a      	strb	r2, [r3, #0]
    9a88:	e00d      	b.n	9aa6 <_system_extint_init+0x9e>
		_extint_dev.callbacks[j] = NULL;
    9a8a:	230b      	movs	r3, #11
    9a8c:	18fb      	adds	r3, r7, r3
    9a8e:	781a      	ldrb	r2, [r3, #0]
    9a90:	4b12      	ldr	r3, [pc, #72]	; (9adc <_system_extint_init+0xd4>)
    9a92:	0092      	lsls	r2, r2, #2
    9a94:	2100      	movs	r1, #0
    9a96:	50d1      	str	r1, [r2, r3]
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    9a98:	230b      	movs	r3, #11
    9a9a:	18fb      	adds	r3, r7, r3
    9a9c:	781a      	ldrb	r2, [r3, #0]
    9a9e:	230b      	movs	r3, #11
    9aa0:	18fb      	adds	r3, r7, r3
    9aa2:	3201      	adds	r2, #1
    9aa4:	701a      	strb	r2, [r3, #0]
    9aa6:	230b      	movs	r3, #11
    9aa8:	18fb      	adds	r3, r7, r3
    9aaa:	781b      	ldrb	r3, [r3, #0]
    9aac:	2b0f      	cmp	r3, #15
    9aae:	d9ec      	bls.n	9a8a <_system_extint_init+0x82>
		_extint_dev.callbacks[j] = NULL;
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
    9ab0:	2004      	movs	r0, #4
    9ab2:	4b0b      	ldr	r3, [pc, #44]	; (9ae0 <_system_extint_init+0xd8>)
    9ab4:	4798      	blx	r3
#endif

	/* Enables the driver for further use */
	_extint_enable();
    9ab6:	4b0b      	ldr	r3, [pc, #44]	; (9ae4 <_system_extint_init+0xdc>)
    9ab8:	4798      	blx	r3
}
    9aba:	46c0      	nop			; (mov r8, r8)
    9abc:	46bd      	mov	sp, r7
    9abe:	b004      	add	sp, #16
    9ac0:	bd80      	pop	{r7, pc}
    9ac2:	46c0      	nop			; (mov r8, r8)
    9ac4:	40001800 	.word	0x40001800
    9ac8:	000098c5 	.word	0x000098c5
    9acc:	000098ad 	.word	0x000098ad
    9ad0:	0000c97d 	.word	0x0000c97d
    9ad4:	0000c9c1 	.word	0x0000c9c1
    9ad8:	000099c1 	.word	0x000099c1
    9adc:	20004760 	.word	0x20004760
    9ae0:	00009949 	.word	0x00009949
    9ae4:	00009ae9 	.word	0x00009ae9

00009ae8 <_extint_enable>:
 *
 * Enables EIC modules.
 * Registered callback list will not be affected if callback mode is used.
 */
void _extint_enable(void)
{
    9ae8:	b580      	push	{r7, lr}
    9aea:	b082      	sub	sp, #8
    9aec:	af00      	add	r7, sp, #0
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;
    9aee:	4b15      	ldr	r3, [pc, #84]	; (9b44 <_extint_enable+0x5c>)
    9af0:	603b      	str	r3, [r7, #0]

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    9af2:	2300      	movs	r3, #0
    9af4:	607b      	str	r3, [r7, #4]
    9af6:	e018      	b.n	9b2a <_extint_enable+0x42>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    9af8:	687b      	ldr	r3, [r7, #4]
    9afa:	009b      	lsls	r3, r3, #2
    9afc:	2208      	movs	r2, #8
    9afe:	4694      	mov	ip, r2
    9b00:	44bc      	add	ip, r7
    9b02:	4463      	add	r3, ip
    9b04:	3b08      	subs	r3, #8
    9b06:	681a      	ldr	r2, [r3, #0]
    9b08:	687b      	ldr	r3, [r7, #4]
    9b0a:	009b      	lsls	r3, r3, #2
    9b0c:	2108      	movs	r1, #8
    9b0e:	468c      	mov	ip, r1
    9b10:	44bc      	add	ip, r7
    9b12:	4463      	add	r3, ip
    9b14:	3b08      	subs	r3, #8
    9b16:	681b      	ldr	r3, [r3, #0]
    9b18:	781b      	ldrb	r3, [r3, #0]
    9b1a:	b2db      	uxtb	r3, r3
    9b1c:	2102      	movs	r1, #2
    9b1e:	430b      	orrs	r3, r1
    9b20:	b2db      	uxtb	r3, r3
    9b22:	7013      	strb	r3, [r2, #0]
void _extint_enable(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
    9b24:	687b      	ldr	r3, [r7, #4]
    9b26:	3301      	adds	r3, #1
    9b28:	607b      	str	r3, [r7, #4]
    9b2a:	687b      	ldr	r3, [r7, #4]
    9b2c:	2b00      	cmp	r3, #0
    9b2e:	d0e3      	beq.n	9af8 <_extint_enable+0x10>
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
	}

	while (extint_is_syncing()) {
    9b30:	46c0      	nop			; (mov r8, r8)
    9b32:	4b05      	ldr	r3, [pc, #20]	; (9b48 <_extint_enable+0x60>)
    9b34:	4798      	blx	r3
    9b36:	1e03      	subs	r3, r0, #0
    9b38:	d1fb      	bne.n	9b32 <_extint_enable+0x4a>
		/* Wait for all hardware modules to complete synchronization */
	}
}
    9b3a:	46c0      	nop			; (mov r8, r8)
    9b3c:	46bd      	mov	sp, r7
    9b3e:	b002      	add	sp, #8
    9b40:	bd80      	pop	{r7, pc}
    9b42:	46c0      	nop			; (mov r8, r8)
    9b44:	40001800 	.word	0x40001800
    9b48:	000099c1 	.word	0x000099c1

00009b4c <extint_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
void extint_chan_get_config_defaults(
		struct extint_chan_conf *const config)
{
    9b4c:	b580      	push	{r7, lr}
    9b4e:	b082      	sub	sp, #8
    9b50:	af00      	add	r7, sp, #0
    9b52:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    9b54:	687b      	ldr	r3, [r7, #4]
    9b56:	2200      	movs	r2, #0
    9b58:	601a      	str	r2, [r3, #0]
	config->gpio_pin_mux        = 0;
    9b5a:	687b      	ldr	r3, [r7, #4]
    9b5c:	2200      	movs	r2, #0
    9b5e:	605a      	str	r2, [r3, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    9b60:	687b      	ldr	r3, [r7, #4]
    9b62:	2201      	movs	r2, #1
    9b64:	721a      	strb	r2, [r3, #8]
	config->wake_if_sleeping    = true;
    9b66:	687b      	ldr	r3, [r7, #4]
    9b68:	2201      	movs	r2, #1
    9b6a:	725a      	strb	r2, [r3, #9]
	config->filter_input_signal = false;
    9b6c:	687b      	ldr	r3, [r7, #4]
    9b6e:	2200      	movs	r2, #0
    9b70:	729a      	strb	r2, [r3, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    9b72:	687b      	ldr	r3, [r7, #4]
    9b74:	2202      	movs	r2, #2
    9b76:	72da      	strb	r2, [r3, #11]
}
    9b78:	46c0      	nop			; (mov r8, r8)
    9b7a:	46bd      	mov	sp, r7
    9b7c:	b002      	add	sp, #8
    9b7e:	bd80      	pop	{r7, pc}

00009b80 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    9b80:	b580      	push	{r7, lr}
    9b82:	b086      	sub	sp, #24
    9b84:	af00      	add	r7, sp, #0
    9b86:	0002      	movs	r2, r0
    9b88:	6039      	str	r1, [r7, #0]
    9b8a:	1dfb      	adds	r3, r7, #7
    9b8c:	701a      	strb	r2, [r3, #0]
	Assert(!(!system_gclk_gen_is_enabled(EXTINT_CLOCK_SOURCE) &&
		_extint_is_gclk_required(config->filter_input_signal,
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    9b8e:	2308      	movs	r3, #8
    9b90:	18fb      	adds	r3, r7, r3
    9b92:	0018      	movs	r0, r3
    9b94:	4b36      	ldr	r3, [pc, #216]	; (9c70 <extint_chan_set_config+0xf0>)
    9b96:	4798      	blx	r3

	pinmux_config.mux_position = config->gpio_pin_mux;
    9b98:	683b      	ldr	r3, [r7, #0]
    9b9a:	685b      	ldr	r3, [r3, #4]
    9b9c:	b2da      	uxtb	r2, r3
    9b9e:	2308      	movs	r3, #8
    9ba0:	18fb      	adds	r3, r7, r3
    9ba2:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    9ba4:	2308      	movs	r3, #8
    9ba6:	18fb      	adds	r3, r7, r3
    9ba8:	2200      	movs	r2, #0
    9baa:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    9bac:	683b      	ldr	r3, [r7, #0]
    9bae:	7a1a      	ldrb	r2, [r3, #8]
    9bb0:	2308      	movs	r3, #8
    9bb2:	18fb      	adds	r3, r7, r3
    9bb4:	709a      	strb	r2, [r3, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    9bb6:	683b      	ldr	r3, [r7, #0]
    9bb8:	681b      	ldr	r3, [r3, #0]
    9bba:	b2db      	uxtb	r3, r3
    9bbc:	2208      	movs	r2, #8
    9bbe:	18ba      	adds	r2, r7, r2
    9bc0:	0011      	movs	r1, r2
    9bc2:	0018      	movs	r0, r3
    9bc4:	4b2b      	ldr	r3, [pc, #172]	; (9c74 <extint_chan_set_config+0xf4>)
    9bc6:	4798      	blx	r3

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);
    9bc8:	1dfb      	adds	r3, r7, #7
    9bca:	781b      	ldrb	r3, [r3, #0]
    9bcc:	0018      	movs	r0, r3
    9bce:	4b2a      	ldr	r3, [pc, #168]	; (9c78 <extint_chan_set_config+0xf8>)
    9bd0:	4798      	blx	r3
    9bd2:	0003      	movs	r3, r0
    9bd4:	613b      	str	r3, [r7, #16]

	uint32_t config_pos = (4 * (channel % 8));
    9bd6:	1dfb      	adds	r3, r7, #7
    9bd8:	781b      	ldrb	r3, [r3, #0]
    9bda:	2207      	movs	r2, #7
    9bdc:	4013      	ands	r3, r2
    9bde:	009b      	lsls	r3, r3, #2
    9be0:	60fb      	str	r3, [r7, #12]
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    9be2:	683b      	ldr	r3, [r7, #0]
    9be4:	7adb      	ldrb	r3, [r3, #11]
    9be6:	617b      	str	r3, [r7, #20]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    9be8:	683b      	ldr	r3, [r7, #0]
    9bea:	7a9b      	ldrb	r3, [r3, #10]
    9bec:	2b00      	cmp	r3, #0
    9bee:	d003      	beq.n	9bf8 <extint_chan_set_config+0x78>
		new_config |= EIC_CONFIG_FILTEN0;
    9bf0:	697b      	ldr	r3, [r7, #20]
    9bf2:	2208      	movs	r2, #8
    9bf4:	4313      	orrs	r3, r2
    9bf6:	617b      	str	r3, [r7, #20]
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    9bf8:	1dfb      	adds	r3, r7, #7
    9bfa:	781b      	ldrb	r3, [r3, #0]
    9bfc:	08db      	lsrs	r3, r3, #3
    9bfe:	b2db      	uxtb	r3, r3
    9c00:	0018      	movs	r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    9c02:	1dfb      	adds	r3, r7, #7
    9c04:	781b      	ldrb	r3, [r3, #0]
    9c06:	08db      	lsrs	r3, r3, #3
    9c08:	b2db      	uxtb	r3, r3
    9c0a:	001a      	movs	r2, r3
    9c0c:	693b      	ldr	r3, [r7, #16]
    9c0e:	3206      	adds	r2, #6
    9c10:	0092      	lsls	r2, r2, #2
    9c12:	58d3      	ldr	r3, [r2, r3]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    9c14:	210f      	movs	r1, #15
    9c16:	68fa      	ldr	r2, [r7, #12]
    9c18:	4091      	lsls	r1, r2
    9c1a:	000a      	movs	r2, r1
    9c1c:	43d2      	mvns	r2, r2
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    9c1e:	401a      	ands	r2, r3
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
    9c20:	6979      	ldr	r1, [r7, #20]
    9c22:	68fb      	ldr	r3, [r7, #12]
    9c24:	4099      	lsls	r1, r3
    9c26:	000b      	movs	r3, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    9c28:	431a      	orrs	r2, r3
    9c2a:	0011      	movs	r1, r2
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    9c2c:	693b      	ldr	r3, [r7, #16]
    9c2e:	1d82      	adds	r2, r0, #6
    9c30:	0092      	lsls	r2, r2, #2
    9c32:	50d1      	str	r1, [r2, r3]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    9c34:	683b      	ldr	r3, [r7, #0]
    9c36:	7a5b      	ldrb	r3, [r3, #9]
    9c38:	2b00      	cmp	r3, #0
    9c3a:	d00a      	beq.n	9c52 <extint_chan_set_config+0xd2>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    9c3c:	693b      	ldr	r3, [r7, #16]
    9c3e:	695a      	ldr	r2, [r3, #20]
    9c40:	1dfb      	adds	r3, r7, #7
    9c42:	781b      	ldrb	r3, [r3, #0]
    9c44:	2101      	movs	r1, #1
    9c46:	4099      	lsls	r1, r3
    9c48:	000b      	movs	r3, r1
    9c4a:	431a      	orrs	r2, r3
    9c4c:	693b      	ldr	r3, [r7, #16]
    9c4e:	615a      	str	r2, [r3, #20]
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
	}
}
    9c50:	e00a      	b.n	9c68 <extint_chan_set_config+0xe8>

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    9c52:	693b      	ldr	r3, [r7, #16]
    9c54:	695b      	ldr	r3, [r3, #20]
    9c56:	1dfa      	adds	r2, r7, #7
    9c58:	7812      	ldrb	r2, [r2, #0]
    9c5a:	2101      	movs	r1, #1
    9c5c:	4091      	lsls	r1, r2
    9c5e:	000a      	movs	r2, r1
    9c60:	43d2      	mvns	r2, r2
    9c62:	401a      	ands	r2, r3
    9c64:	693b      	ldr	r3, [r7, #16]
    9c66:	615a      	str	r2, [r3, #20]
	}
}
    9c68:	46c0      	nop			; (mov r8, r8)
    9c6a:	46bd      	mov	sp, r7
    9c6c:	b006      	add	sp, #24
    9c6e:	bd80      	pop	{r7, pc}
    9c70:	00009921 	.word	0x00009921
    9c74:	0000cc69 	.word	0x0000cc69
    9c78:	00009975 	.word	0x00009975

00009c7c <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    9c7c:	b580      	push	{r7, lr}
    9c7e:	b082      	sub	sp, #8
    9c80:	af00      	add	r7, sp, #0
    9c82:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    9c84:	687b      	ldr	r3, [r7, #4]
    9c86:	2280      	movs	r2, #128	; 0x80
    9c88:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    9c8a:	687b      	ldr	r3, [r7, #4]
    9c8c:	2200      	movs	r2, #0
    9c8e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    9c90:	687b      	ldr	r3, [r7, #4]
    9c92:	2201      	movs	r2, #1
    9c94:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    9c96:	687b      	ldr	r3, [r7, #4]
    9c98:	2200      	movs	r2, #0
    9c9a:	70da      	strb	r2, [r3, #3]
}
    9c9c:	46c0      	nop			; (mov r8, r8)
    9c9e:	46bd      	mov	sp, r7
    9ca0:	b002      	add	sp, #8
    9ca2:	bd80      	pop	{r7, pc}

00009ca4 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    9ca4:	b580      	push	{r7, lr}
    9ca6:	b084      	sub	sp, #16
    9ca8:	af00      	add	r7, sp, #0
    9caa:	0002      	movs	r2, r0
    9cac:	6039      	str	r1, [r7, #0]
    9cae:	1dfb      	adds	r3, r7, #7
    9cb0:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);
    9cb2:	230c      	movs	r3, #12
    9cb4:	18fb      	adds	r3, r7, r3
    9cb6:	0018      	movs	r0, r3
    9cb8:	4b10      	ldr	r3, [pc, #64]	; (9cfc <port_pin_set_config+0x58>)
    9cba:	4798      	blx	r3

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
    9cbc:	230c      	movs	r3, #12
    9cbe:	18fb      	adds	r3, r7, r3
    9cc0:	2280      	movs	r2, #128	; 0x80
    9cc2:	701a      	strb	r2, [r3, #0]
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    9cc4:	683b      	ldr	r3, [r7, #0]
    9cc6:	781a      	ldrb	r2, [r3, #0]
    9cc8:	230c      	movs	r3, #12
    9cca:	18fb      	adds	r3, r7, r3
    9ccc:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    9cce:	683b      	ldr	r3, [r7, #0]
    9cd0:	785a      	ldrb	r2, [r3, #1]
    9cd2:	230c      	movs	r3, #12
    9cd4:	18fb      	adds	r3, r7, r3
    9cd6:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    9cd8:	683b      	ldr	r3, [r7, #0]
    9cda:	789a      	ldrb	r2, [r3, #2]
    9cdc:	230c      	movs	r3, #12
    9cde:	18fb      	adds	r3, r7, r3
    9ce0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    9ce2:	230c      	movs	r3, #12
    9ce4:	18fa      	adds	r2, r7, r3
    9ce6:	1dfb      	adds	r3, r7, #7
    9ce8:	781b      	ldrb	r3, [r3, #0]
    9cea:	0011      	movs	r1, r2
    9cec:	0018      	movs	r0, r3
    9cee:	4b04      	ldr	r3, [pc, #16]	; (9d00 <port_pin_set_config+0x5c>)
    9cf0:	4798      	blx	r3
}
    9cf2:	46c0      	nop			; (mov r8, r8)
    9cf4:	46bd      	mov	sp, r7
    9cf6:	b004      	add	sp, #16
    9cf8:	bd80      	pop	{r7, pc}
    9cfa:	46c0      	nop			; (mov r8, r8)
    9cfc:	00009c7d 	.word	0x00009c7d
    9d00:	0000cc69 	.word	0x0000cc69

00009d04 <_rtc_interrupt_handler>:
 * \internal Interrupt handler for RTC
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
    9d04:	b580      	push	{r7, lr}
    9d06:	b086      	sub	sp, #24
    9d08:	af00      	add	r7, sp, #0
    9d0a:	6078      	str	r0, [r7, #4]
	struct rtc_module *module = _rtc_instance[instance_index];
    9d0c:	4b28      	ldr	r3, [pc, #160]	; (9db0 <_rtc_interrupt_handler+0xac>)
    9d0e:	687a      	ldr	r2, [r7, #4]
    9d10:	0092      	lsls	r2, r2, #2
    9d12:	58d3      	ldr	r3, [r2, r3]
    9d14:	617b      	str	r3, [r7, #20]

	Rtc *const rtc_module = module->hw;
    9d16:	697b      	ldr	r3, [r7, #20]
    9d18:	681b      	ldr	r3, [r3, #0]
    9d1a:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
    9d1c:	230e      	movs	r3, #14
    9d1e:	18fb      	adds	r3, r7, r3
    9d20:	697a      	ldr	r2, [r7, #20]
    9d22:	8a52      	ldrh	r2, [r2, #18]
    9d24:	801a      	strh	r2, [r3, #0]
	callback_mask &= module->registered_callback;
    9d26:	697b      	ldr	r3, [r7, #20]
    9d28:	8a1b      	ldrh	r3, [r3, #16]
    9d2a:	b29a      	uxth	r2, r3
    9d2c:	230e      	movs	r3, #14
    9d2e:	18fb      	adds	r3, r7, r3
    9d30:	210e      	movs	r1, #14
    9d32:	1879      	adds	r1, r7, r1
    9d34:	8809      	ldrh	r1, [r1, #0]
    9d36:	400a      	ands	r2, r1
    9d38:	801a      	strh	r2, [r3, #0]

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    9d3a:	693b      	ldr	r3, [r7, #16]
    9d3c:	7a1b      	ldrb	r3, [r3, #8]
    9d3e:	b2da      	uxtb	r2, r3
    9d40:	230c      	movs	r3, #12
    9d42:	18fb      	adds	r3, r7, r3
    9d44:	801a      	strh	r2, [r3, #0]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    9d46:	693b      	ldr	r3, [r7, #16]
    9d48:	79db      	ldrb	r3, [r3, #7]
    9d4a:	b2db      	uxtb	r3, r3
    9d4c:	b29a      	uxth	r2, r3
    9d4e:	230c      	movs	r3, #12
    9d50:	18fb      	adds	r3, r7, r3
    9d52:	210c      	movs	r1, #12
    9d54:	1879      	adds	r1, r7, r1
    9d56:	8809      	ldrh	r1, [r1, #0]
    9d58:	400a      	ands	r2, r1
    9d5a:	801a      	strh	r2, [r3, #0]

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    9d5c:	230c      	movs	r3, #12
    9d5e:	18fb      	adds	r3, r7, r3
    9d60:	881b      	ldrh	r3, [r3, #0]
    9d62:	2280      	movs	r2, #128	; 0x80
    9d64:	4013      	ands	r3, r2
    9d66:	d00c      	beq.n	9d82 <_rtc_interrupt_handler+0x7e>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    9d68:	230e      	movs	r3, #14
    9d6a:	18fb      	adds	r3, r7, r3
    9d6c:	881b      	ldrh	r3, [r3, #0]
    9d6e:	2202      	movs	r2, #2
    9d70:	4013      	ands	r3, r2
    9d72:	d002      	beq.n	9d7a <_rtc_interrupt_handler+0x76>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    9d74:	697b      	ldr	r3, [r7, #20]
    9d76:	68db      	ldr	r3, [r3, #12]
    9d78:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    9d7a:	693b      	ldr	r3, [r7, #16]
    9d7c:	2280      	movs	r2, #128	; 0x80
    9d7e:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 3);
		#endif
	}
}
    9d80:	e011      	b.n	9da6 <_rtc_interrupt_handler+0xa2>
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    9d82:	230c      	movs	r3, #12
    9d84:	18fb      	adds	r3, r7, r3
    9d86:	881b      	ldrh	r3, [r3, #0]
    9d88:	2201      	movs	r2, #1
    9d8a:	4013      	ands	r3, r2
    9d8c:	d00b      	beq.n	9da6 <_rtc_interrupt_handler+0xa2>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    9d8e:	230e      	movs	r3, #14
    9d90:	18fb      	adds	r3, r7, r3
    9d92:	881b      	ldrh	r3, [r3, #0]
    9d94:	2201      	movs	r2, #1
    9d96:	4013      	ands	r3, r2
    9d98:	d002      	beq.n	9da0 <_rtc_interrupt_handler+0x9c>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    9d9a:	697b      	ldr	r3, [r7, #20]
    9d9c:	689b      	ldr	r3, [r3, #8]
    9d9e:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    9da0:	693b      	ldr	r3, [r7, #16]
    9da2:	2201      	movs	r2, #1
    9da4:	721a      	strb	r2, [r3, #8]
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 3);
		#endif
	}
}
    9da6:	46c0      	nop			; (mov r8, r8)
    9da8:	46bd      	mov	sp, r7
    9daa:	b006      	add	sp, #24
    9dac:	bd80      	pop	{r7, pc}
    9dae:	46c0      	nop			; (mov r8, r8)
    9db0:	200047a0 	.word	0x200047a0

00009db4 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    9db4:	b580      	push	{r7, lr}
    9db6:	af00      	add	r7, sp, #0
	_rtc_interrupt_handler(0);
    9db8:	2000      	movs	r0, #0
    9dba:	4b02      	ldr	r3, [pc, #8]	; (9dc4 <RTC_Handler+0x10>)
    9dbc:	4798      	blx	r3
}
    9dbe:	46c0      	nop			; (mov r8, r8)
    9dc0:	46bd      	mov	sp, r7
    9dc2:	bd80      	pop	{r7, pc}
    9dc4:	00009d05 	.word	0x00009d05

00009dc8 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    9dc8:	b580      	push	{r7, lr}
    9dca:	b082      	sub	sp, #8
    9dcc:	af00      	add	r7, sp, #0
    9dce:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    9dd0:	687b      	ldr	r3, [r7, #4]
    9dd2:	2200      	movs	r2, #0
    9dd4:	701a      	strb	r2, [r3, #0]
}
    9dd6:	46c0      	nop			; (mov r8, r8)
    9dd8:	46bd      	mov	sp, r7
    9dda:	b002      	add	sp, #8
    9ddc:	bd80      	pop	{r7, pc}
    9dde:	46c0      	nop			; (mov r8, r8)

00009de0 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    9de0:	b5f0      	push	{r4, r5, r6, r7, lr}
    9de2:	b08d      	sub	sp, #52	; 0x34
    9de4:	af00      	add	r7, sp, #0
    9de6:	60b8      	str	r0, [r7, #8]
    9de8:	60f9      	str	r1, [r7, #12]
    9dea:	603a      	str	r2, [r7, #0]
    9dec:	607b      	str	r3, [r7, #4]
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    9dee:	2300      	movs	r3, #0
    9df0:	2400      	movs	r4, #0
    9df2:	623b      	str	r3, [r7, #32]
    9df4:	627c      	str	r4, [r7, #36]	; 0x24
    9df6:	2300      	movs	r3, #0
    9df8:	2400      	movs	r4, #0
    9dfa:	61bb      	str	r3, [r7, #24]
    9dfc:	61fc      	str	r4, [r7, #28]
	for (i = 63; i >= 0; i--) {
    9dfe:	233f      	movs	r3, #63	; 0x3f
    9e00:	62fb      	str	r3, [r7, #44]	; 0x2c
    9e02:	e053      	b.n	9eac <long_division+0xcc>
		bit_shift = (uint64_t)1 << i;
    9e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9e06:	3b20      	subs	r3, #32
    9e08:	2b00      	cmp	r3, #0
    9e0a:	db04      	blt.n	9e16 <long_division+0x36>
    9e0c:	2201      	movs	r2, #1
    9e0e:	409a      	lsls	r2, r3
    9e10:	0013      	movs	r3, r2
    9e12:	617b      	str	r3, [r7, #20]
    9e14:	e00b      	b.n	9e2e <long_division+0x4e>
    9e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9e18:	2220      	movs	r2, #32
    9e1a:	1ad3      	subs	r3, r2, r3
    9e1c:	2201      	movs	r2, #1
    9e1e:	40da      	lsrs	r2, r3
    9e20:	0013      	movs	r3, r2
    9e22:	2100      	movs	r1, #0
    9e24:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    9e26:	4091      	lsls	r1, r2
    9e28:	000a      	movs	r2, r1
    9e2a:	4313      	orrs	r3, r2
    9e2c:	617b      	str	r3, [r7, #20]
    9e2e:	2201      	movs	r2, #1
    9e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9e32:	409a      	lsls	r2, r3
    9e34:	0013      	movs	r3, r2
    9e36:	613b      	str	r3, [r7, #16]

		r = r << 1;
    9e38:	69bb      	ldr	r3, [r7, #24]
    9e3a:	69fc      	ldr	r4, [r7, #28]
    9e3c:	18db      	adds	r3, r3, r3
    9e3e:	4164      	adcs	r4, r4
    9e40:	61bb      	str	r3, [r7, #24]
    9e42:	61fc      	str	r4, [r7, #28]

		if (n & bit_shift) {
    9e44:	68bb      	ldr	r3, [r7, #8]
    9e46:	693a      	ldr	r2, [r7, #16]
    9e48:	401a      	ands	r2, r3
    9e4a:	0015      	movs	r5, r2
    9e4c:	68fb      	ldr	r3, [r7, #12]
    9e4e:	697a      	ldr	r2, [r7, #20]
    9e50:	401a      	ands	r2, r3
    9e52:	0016      	movs	r6, r2
    9e54:	002b      	movs	r3, r5
    9e56:	4333      	orrs	r3, r6
    9e58:	d007      	beq.n	9e6a <long_division+0x8a>
			r |= 0x01;
    9e5a:	69bb      	ldr	r3, [r7, #24]
    9e5c:	2201      	movs	r2, #1
    9e5e:	4313      	orrs	r3, r2
    9e60:	61bb      	str	r3, [r7, #24]
    9e62:	69fb      	ldr	r3, [r7, #28]
    9e64:	2200      	movs	r2, #0
    9e66:	4313      	orrs	r3, r2
    9e68:	61fb      	str	r3, [r7, #28]
		}

		if (r >= d) {
    9e6a:	687a      	ldr	r2, [r7, #4]
    9e6c:	69fb      	ldr	r3, [r7, #28]
    9e6e:	429a      	cmp	r2, r3
    9e70:	d819      	bhi.n	9ea6 <long_division+0xc6>
    9e72:	687a      	ldr	r2, [r7, #4]
    9e74:	69fb      	ldr	r3, [r7, #28]
    9e76:	429a      	cmp	r2, r3
    9e78:	d103      	bne.n	9e82 <long_division+0xa2>
    9e7a:	683a      	ldr	r2, [r7, #0]
    9e7c:	69bb      	ldr	r3, [r7, #24]
    9e7e:	429a      	cmp	r2, r3
    9e80:	d811      	bhi.n	9ea6 <long_division+0xc6>
			r = r - d;
    9e82:	69b9      	ldr	r1, [r7, #24]
    9e84:	69fa      	ldr	r2, [r7, #28]
    9e86:	683b      	ldr	r3, [r7, #0]
    9e88:	687c      	ldr	r4, [r7, #4]
    9e8a:	1ac9      	subs	r1, r1, r3
    9e8c:	41a2      	sbcs	r2, r4
    9e8e:	000b      	movs	r3, r1
    9e90:	0014      	movs	r4, r2
    9e92:	61bb      	str	r3, [r7, #24]
    9e94:	61fc      	str	r4, [r7, #28]
			q |= bit_shift;
    9e96:	6a3a      	ldr	r2, [r7, #32]
    9e98:	693b      	ldr	r3, [r7, #16]
    9e9a:	4313      	orrs	r3, r2
    9e9c:	623b      	str	r3, [r7, #32]
    9e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    9ea0:	697b      	ldr	r3, [r7, #20]
    9ea2:	4313      	orrs	r3, r2
    9ea4:	627b      	str	r3, [r7, #36]	; 0x24
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    9ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9ea8:	3b01      	subs	r3, #1
    9eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    9eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    9eae:	2b00      	cmp	r3, #0
    9eb0:	daa8      	bge.n	9e04 <long_division+0x24>
			r = r - d;
			q |= bit_shift;
		}
	}

	return q;
    9eb2:	6a3b      	ldr	r3, [r7, #32]
    9eb4:	6a7c      	ldr	r4, [r7, #36]	; 0x24
}
    9eb6:	0018      	movs	r0, r3
    9eb8:	0021      	movs	r1, r4
    9eba:	46bd      	mov	sp, r7
    9ebc:	b00d      	add	sp, #52	; 0x34
    9ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}

00009ec0 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    9ec0:	b580      	push	{r7, lr}
    9ec2:	b086      	sub	sp, #24
    9ec4:	af00      	add	r7, sp, #0
    9ec6:	60f8      	str	r0, [r7, #12]
    9ec8:	60b9      	str	r1, [r7, #8]
    9eca:	607a      	str	r2, [r7, #4]
	/* Baud value variable */
	uint16_t baud_calculated = 0;
    9ecc:	2316      	movs	r3, #22
    9ece:	18fb      	adds	r3, r7, r3
    9ed0:	2200      	movs	r2, #0
    9ed2:	801a      	strh	r2, [r3, #0]
	uint32_t clock_value = external_clock;
    9ed4:	68bb      	ldr	r3, [r7, #8]
    9ed6:	613b      	str	r3, [r7, #16]


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    9ed8:	68bb      	ldr	r3, [r7, #8]
    9eda:	085a      	lsrs	r2, r3, #1
    9edc:	68fb      	ldr	r3, [r7, #12]
    9ede:	429a      	cmp	r2, r3
    9ee0:	d201      	bcs.n	9ee6 <_sercom_get_sync_baud_val+0x26>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    9ee2:	2340      	movs	r3, #64	; 0x40
    9ee4:	e026      	b.n	9f34 <_sercom_get_sync_baud_val+0x74>
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
    9ee6:	68bb      	ldr	r3, [r7, #8]
    9ee8:	085b      	lsrs	r3, r3, #1
    9eea:	613b      	str	r3, [r7, #16]
	while (clock_value >= baudrate) {
    9eec:	e00a      	b.n	9f04 <_sercom_get_sync_baud_val+0x44>
		clock_value = clock_value - baudrate;
    9eee:	693a      	ldr	r2, [r7, #16]
    9ef0:	68fb      	ldr	r3, [r7, #12]
    9ef2:	1ad3      	subs	r3, r2, r3
    9ef4:	613b      	str	r3, [r7, #16]
		baud_calculated++;
    9ef6:	2316      	movs	r3, #22
    9ef8:	18fb      	adds	r3, r7, r3
    9efa:	881a      	ldrh	r2, [r3, #0]
    9efc:	2316      	movs	r3, #22
    9efe:	18fb      	adds	r3, r7, r3
    9f00:	3201      	adds	r2, #1
    9f02:	801a      	strh	r2, [r3, #0]
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    9f04:	693a      	ldr	r2, [r7, #16]
    9f06:	68fb      	ldr	r3, [r7, #12]
    9f08:	429a      	cmp	r2, r3
    9f0a:	d2f0      	bcs.n	9eee <_sercom_get_sync_baud_val+0x2e>
		clock_value = clock_value - baudrate;
		baud_calculated++;
	}
	baud_calculated = baud_calculated - 1;
    9f0c:	2316      	movs	r3, #22
    9f0e:	18fb      	adds	r3, r7, r3
    9f10:	2216      	movs	r2, #22
    9f12:	18ba      	adds	r2, r7, r2
    9f14:	8812      	ldrh	r2, [r2, #0]
    9f16:	3a01      	subs	r2, #1
    9f18:	801a      	strh	r2, [r3, #0]

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    9f1a:	2316      	movs	r3, #22
    9f1c:	18fb      	adds	r3, r7, r3
    9f1e:	881b      	ldrh	r3, [r3, #0]
    9f20:	2bff      	cmp	r3, #255	; 0xff
    9f22:	d901      	bls.n	9f28 <_sercom_get_sync_baud_val+0x68>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    9f24:	2340      	movs	r3, #64	; 0x40
    9f26:	e005      	b.n	9f34 <_sercom_get_sync_baud_val+0x74>
	} else {
		*baudvalue = baud_calculated;
    9f28:	687b      	ldr	r3, [r7, #4]
    9f2a:	2216      	movs	r2, #22
    9f2c:	18ba      	adds	r2, r7, r2
    9f2e:	8812      	ldrh	r2, [r2, #0]
    9f30:	801a      	strh	r2, [r3, #0]
		return STATUS_OK;
    9f32:	2300      	movs	r3, #0
	}
}
    9f34:	0018      	movs	r0, r3
    9f36:	46bd      	mov	sp, r7
    9f38:	b006      	add	sp, #24
    9f3a:	bd80      	pop	{r7, pc}

00009f3c <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    9f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f3e:	b09d      	sub	sp, #116	; 0x74
    9f40:	af00      	add	r7, sp, #0
    9f42:	63f8      	str	r0, [r7, #60]	; 0x3c
    9f44:	63b9      	str	r1, [r7, #56]	; 0x38
    9f46:	637a      	str	r2, [r7, #52]	; 0x34
    9f48:	2233      	movs	r2, #51	; 0x33
    9f4a:	18ba      	adds	r2, r7, r2
    9f4c:	7013      	strb	r3, [r2, #0]
	/* Temporary variables  */
	uint64_t ratio = 0;
    9f4e:	2300      	movs	r3, #0
    9f50:	2400      	movs	r4, #0
    9f52:	65bb      	str	r3, [r7, #88]	; 0x58
    9f54:	65fc      	str	r4, [r7, #92]	; 0x5c
	uint64_t scale = 0;
    9f56:	2300      	movs	r3, #0
    9f58:	2400      	movs	r4, #0
    9f5a:	653b      	str	r3, [r7, #80]	; 0x50
    9f5c:	657c      	str	r4, [r7, #84]	; 0x54
	uint64_t baud_calculated = 0;
    9f5e:	2300      	movs	r3, #0
    9f60:	2400      	movs	r4, #0
    9f62:	66bb      	str	r3, [r7, #104]	; 0x68
    9f64:	66fc      	str	r4, [r7, #108]	; 0x6c
	uint8_t baud_fp;
	uint32_t baud_int = 0;
    9f66:	2300      	movs	r3, #0
    9f68:	663b      	str	r3, [r7, #96]	; 0x60
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    9f6a:	2358      	movs	r3, #88	; 0x58
    9f6c:	2230      	movs	r2, #48	; 0x30
    9f6e:	4694      	mov	ip, r2
    9f70:	44bc      	add	ip, r7
    9f72:	4463      	add	r3, ip
    9f74:	781a      	ldrb	r2, [r3, #0]
    9f76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9f78:	435a      	muls	r2, r3
    9f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    9f7c:	429a      	cmp	r2, r3
    9f7e:	d901      	bls.n	9f84 <_sercom_get_async_baud_val+0x48>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    9f80:	2340      	movs	r3, #64	; 0x40
    9f82:	e0c6      	b.n	a112 <_sercom_get_async_baud_val+0x1d6>
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    9f84:	2333      	movs	r3, #51	; 0x33
    9f86:	18fb      	adds	r3, r7, r3
    9f88:	781b      	ldrb	r3, [r3, #0]
    9f8a:	2b00      	cmp	r3, #0
    9f8c:	d13d      	bne.n	a00a <_sercom_get_async_baud_val+0xce>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    9f8e:	2358      	movs	r3, #88	; 0x58
    9f90:	2230      	movs	r2, #48	; 0x30
    9f92:	4694      	mov	ip, r2
    9f94:	44bc      	add	ip, r7
    9f96:	4463      	add	r3, ip
    9f98:	781b      	ldrb	r3, [r3, #0]
    9f9a:	b2db      	uxtb	r3, r3
    9f9c:	613b      	str	r3, [r7, #16]
    9f9e:	2300      	movs	r3, #0
    9fa0:	617b      	str	r3, [r7, #20]
    9fa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    9fa4:	60bb      	str	r3, [r7, #8]
    9fa6:	2300      	movs	r3, #0
    9fa8:	60fb      	str	r3, [r7, #12]
    9faa:	4c5c      	ldr	r4, [pc, #368]	; (a11c <_sercom_get_async_baud_val+0x1e0>)
    9fac:	68ba      	ldr	r2, [r7, #8]
    9fae:	68fb      	ldr	r3, [r7, #12]
    9fb0:	6938      	ldr	r0, [r7, #16]
    9fb2:	6979      	ldr	r1, [r7, #20]
    9fb4:	47a0      	blx	r4
    9fb6:	0003      	movs	r3, r0
    9fb8:	000c      	movs	r4, r1
    9fba:	001b      	movs	r3, r3
    9fbc:	64fb      	str	r3, [r7, #76]	; 0x4c
    9fbe:	2300      	movs	r3, #0
    9fc0:	64bb      	str	r3, [r7, #72]	; 0x48
		ratio = long_division(temp1, peripheral_clock);
    9fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    9fc4:	603b      	str	r3, [r7, #0]
    9fc6:	2300      	movs	r3, #0
    9fc8:	607b      	str	r3, [r7, #4]
    9fca:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    9fcc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    9fce:	683a      	ldr	r2, [r7, #0]
    9fd0:	687b      	ldr	r3, [r7, #4]
    9fd2:	4c53      	ldr	r4, [pc, #332]	; (a120 <_sercom_get_async_baud_val+0x1e4>)
    9fd4:	47a0      	blx	r4
    9fd6:	0003      	movs	r3, r0
    9fd8:	000c      	movs	r4, r1
    9fda:	65bb      	str	r3, [r7, #88]	; 0x58
    9fdc:	65fc      	str	r4, [r7, #92]	; 0x5c
		scale = ((uint64_t)1 << SHIFT) - ratio;
    9fde:	2100      	movs	r1, #0
    9fe0:	2201      	movs	r2, #1
    9fe2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    9fe4:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
    9fe6:	1ac9      	subs	r1, r1, r3
    9fe8:	41a2      	sbcs	r2, r4
    9fea:	000b      	movs	r3, r1
    9fec:	0014      	movs	r4, r2
    9fee:	653b      	str	r3, [r7, #80]	; 0x50
    9ff0:	657c      	str	r4, [r7, #84]	; 0x54
		baud_calculated = (65536 * scale) >> SHIFT;
    9ff2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    9ff4:	0c1b      	lsrs	r3, r3, #16
    9ff6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
    9ff8:	0416      	lsls	r6, r2, #16
    9ffa:	431e      	orrs	r6, r3
    9ffc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
    9ffe:	041d      	lsls	r5, r3, #16
    a000:	0033      	movs	r3, r6
    a002:	66bb      	str	r3, [r7, #104]	; 0x68
    a004:	2300      	movs	r3, #0
    a006:	66fb      	str	r3, [r7, #108]	; 0x6c
    a008:	e07d      	b.n	a106 <_sercom_get_async_baud_val+0x1ca>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    a00a:	2333      	movs	r3, #51	; 0x33
    a00c:	18fb      	adds	r3, r7, r3
    a00e:	781b      	ldrb	r3, [r3, #0]
    a010:	2b01      	cmp	r3, #1
    a012:	d000      	beq.n	a016 <_sercom_get_async_baud_val+0xda>
    a014:	e077      	b.n	a106 <_sercom_get_async_baud_val+0x1ca>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    a016:	2337      	movs	r3, #55	; 0x37
    a018:	2230      	movs	r2, #48	; 0x30
    a01a:	4694      	mov	ip, r2
    a01c:	44bc      	add	ip, r7
    a01e:	4463      	add	r3, ip
    a020:	2200      	movs	r2, #0
    a022:	701a      	strb	r2, [r3, #0]
    a024:	e04e      	b.n	a0c4 <_sercom_get_async_baud_val+0x188>
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    a026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a028:	62bb      	str	r3, [r7, #40]	; 0x28
    a02a:	2300      	movs	r3, #0
    a02c:	62fb      	str	r3, [r7, #44]	; 0x2c
    a02e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
    a030:	6af9      	ldr	r1, [r7, #44]	; 0x2c
    a032:	0003      	movs	r3, r0
    a034:	0f5b      	lsrs	r3, r3, #29
    a036:	000a      	movs	r2, r1
    a038:	00d2      	lsls	r2, r2, #3
    a03a:	4313      	orrs	r3, r2
    a03c:	64fb      	str	r3, [r7, #76]	; 0x4c
    a03e:	0003      	movs	r3, r0
    a040:	00db      	lsls	r3, r3, #3
    a042:	64bb      	str	r3, [r7, #72]	; 0x48
			temp2 = ((uint64_t)baudrate * sample_num);
    a044:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a046:	623b      	str	r3, [r7, #32]
    a048:	2300      	movs	r3, #0
    a04a:	627b      	str	r3, [r7, #36]	; 0x24
    a04c:	2358      	movs	r3, #88	; 0x58
    a04e:	2230      	movs	r2, #48	; 0x30
    a050:	4694      	mov	ip, r2
    a052:	44bc      	add	ip, r7
    a054:	4463      	add	r3, ip
    a056:	781b      	ldrb	r3, [r3, #0]
    a058:	b2db      	uxtb	r3, r3
    a05a:	61bb      	str	r3, [r7, #24]
    a05c:	2300      	movs	r3, #0
    a05e:	61fb      	str	r3, [r7, #28]
    a060:	4c2e      	ldr	r4, [pc, #184]	; (a11c <_sercom_get_async_baud_val+0x1e0>)
    a062:	69ba      	ldr	r2, [r7, #24]
    a064:	69fb      	ldr	r3, [r7, #28]
    a066:	6a38      	ldr	r0, [r7, #32]
    a068:	6a79      	ldr	r1, [r7, #36]	; 0x24
    a06a:	47a0      	blx	r4
    a06c:	0003      	movs	r3, r0
    a06e:	000c      	movs	r4, r1
    a070:	643b      	str	r3, [r7, #64]	; 0x40
    a072:	647c      	str	r4, [r7, #68]	; 0x44
			baud_int = long_division(temp1, temp2);
    a074:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a076:	6c7c      	ldr	r4, [r7, #68]	; 0x44
    a078:	6cb8      	ldr	r0, [r7, #72]	; 0x48
    a07a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
    a07c:	001a      	movs	r2, r3
    a07e:	0023      	movs	r3, r4
    a080:	4c27      	ldr	r4, [pc, #156]	; (a120 <_sercom_get_async_baud_val+0x1e4>)
    a082:	47a0      	blx	r4
    a084:	0003      	movs	r3, r0
    a086:	000c      	movs	r4, r1
    a088:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int -= baud_fp;
    a08a:	2337      	movs	r3, #55	; 0x37
    a08c:	2230      	movs	r2, #48	; 0x30
    a08e:	4694      	mov	ip, r2
    a090:	44bc      	add	ip, r7
    a092:	4463      	add	r3, ip
    a094:	781b      	ldrb	r3, [r3, #0]
    a096:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    a098:	1ad3      	subs	r3, r2, r3
    a09a:	663b      	str	r3, [r7, #96]	; 0x60
			baud_int = baud_int / BAUD_FP_MAX;
    a09c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    a09e:	08db      	lsrs	r3, r3, #3
    a0a0:	663b      	str	r3, [r7, #96]	; 0x60
			if(baud_int < BAUD_INT_MAX) {
    a0a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    a0a4:	4a1f      	ldr	r2, [pc, #124]	; (a124 <_sercom_get_async_baud_val+0x1e8>)
    a0a6:	4293      	cmp	r3, r2
    a0a8:	d915      	bls.n	a0d6 <_sercom_get_async_baud_val+0x19a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    a0aa:	2337      	movs	r3, #55	; 0x37
    a0ac:	2230      	movs	r2, #48	; 0x30
    a0ae:	4694      	mov	ip, r2
    a0b0:	44bc      	add	ip, r7
    a0b2:	4463      	add	r3, ip
    a0b4:	781a      	ldrb	r2, [r3, #0]
    a0b6:	2337      	movs	r3, #55	; 0x37
    a0b8:	2130      	movs	r1, #48	; 0x30
    a0ba:	468c      	mov	ip, r1
    a0bc:	44bc      	add	ip, r7
    a0be:	4463      	add	r3, ip
    a0c0:	3201      	adds	r2, #1
    a0c2:	701a      	strb	r2, [r3, #0]
    a0c4:	2337      	movs	r3, #55	; 0x37
    a0c6:	2230      	movs	r2, #48	; 0x30
    a0c8:	4694      	mov	ip, r2
    a0ca:	44bc      	add	ip, r7
    a0cc:	4463      	add	r3, ip
    a0ce:	781b      	ldrb	r3, [r3, #0]
    a0d0:	2b07      	cmp	r3, #7
    a0d2:	d9a8      	bls.n	a026 <_sercom_get_async_baud_val+0xea>
    a0d4:	e000      	b.n	a0d8 <_sercom_get_async_baud_val+0x19c>
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
    a0d6:	46c0      	nop			; (mov r8, r8)
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    a0d8:	2337      	movs	r3, #55	; 0x37
    a0da:	2230      	movs	r2, #48	; 0x30
    a0dc:	4694      	mov	ip, r2
    a0de:	44bc      	add	ip, r7
    a0e0:	4463      	add	r3, ip
    a0e2:	781b      	ldrb	r3, [r3, #0]
    a0e4:	2b08      	cmp	r3, #8
    a0e6:	d101      	bne.n	a0ec <_sercom_get_async_baud_val+0x1b0>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    a0e8:	2340      	movs	r3, #64	; 0x40
    a0ea:	e012      	b.n	a112 <_sercom_get_async_baud_val+0x1d6>
		}
		baud_calculated = baud_int | (baud_fp << 13);
    a0ec:	2337      	movs	r3, #55	; 0x37
    a0ee:	2230      	movs	r2, #48	; 0x30
    a0f0:	4694      	mov	ip, r2
    a0f2:	44bc      	add	ip, r7
    a0f4:	4463      	add	r3, ip
    a0f6:	781b      	ldrb	r3, [r3, #0]
    a0f8:	035b      	lsls	r3, r3, #13
    a0fa:	001a      	movs	r2, r3
    a0fc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    a0fe:	4313      	orrs	r3, r2
    a100:	66bb      	str	r3, [r7, #104]	; 0x68
    a102:	2300      	movs	r3, #0
    a104:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	*baudval = baud_calculated;
    a106:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    a108:	6efc      	ldr	r4, [r7, #108]	; 0x6c
    a10a:	b29a      	uxth	r2, r3
    a10c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    a10e:	801a      	strh	r2, [r3, #0]
	return STATUS_OK;
    a110:	2300      	movs	r3, #0
}
    a112:	0018      	movs	r0, r3
    a114:	46bd      	mov	sp, r7
    a116:	b01d      	add	sp, #116	; 0x74
    a118:	bdf0      	pop	{r4, r5, r6, r7, pc}
    a11a:	46c0      	nop			; (mov r8, r8)
    a11c:	00010b15 	.word	0x00010b15
    a120:	00009de1 	.word	0x00009de1
    a124:	00001fff 	.word	0x00001fff

0000a128 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    a128:	b580      	push	{r7, lr}
    a12a:	b084      	sub	sp, #16
    a12c:	af00      	add	r7, sp, #0
    a12e:	0002      	movs	r2, r0
    a130:	1dfb      	adds	r3, r7, #7
    a132:	701a      	strb	r2, [r3, #0]
    a134:	1dbb      	adds	r3, r7, #6
    a136:	1c0a      	adds	r2, r1, #0
    a138:	701a      	strb	r2, [r3, #0]
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    a13a:	4b1a      	ldr	r3, [pc, #104]	; (a1a4 <sercom_set_gclk_generator+0x7c>)
    a13c:	781b      	ldrb	r3, [r3, #0]
    a13e:	2201      	movs	r2, #1
    a140:	4053      	eors	r3, r2
    a142:	b2db      	uxtb	r3, r3
    a144:	2b00      	cmp	r3, #0
    a146:	d103      	bne.n	a150 <sercom_set_gclk_generator+0x28>
    a148:	1dbb      	adds	r3, r7, #6
    a14a:	781b      	ldrb	r3, [r3, #0]
    a14c:	2b00      	cmp	r3, #0
    a14e:	d01b      	beq.n	a188 <sercom_set_gclk_generator+0x60>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    a150:	230c      	movs	r3, #12
    a152:	18fb      	adds	r3, r7, r3
    a154:	0018      	movs	r0, r3
    a156:	4b14      	ldr	r3, [pc, #80]	; (a1a8 <sercom_set_gclk_generator+0x80>)
    a158:	4798      	blx	r3
		gclk_chan_conf.source_generator = generator_source;
    a15a:	230c      	movs	r3, #12
    a15c:	18fb      	adds	r3, r7, r3
    a15e:	1dfa      	adds	r2, r7, #7
    a160:	7812      	ldrb	r2, [r2, #0]
    a162:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    a164:	230c      	movs	r3, #12
    a166:	18fb      	adds	r3, r7, r3
    a168:	0019      	movs	r1, r3
    a16a:	2013      	movs	r0, #19
    a16c:	4b0f      	ldr	r3, [pc, #60]	; (a1ac <sercom_set_gclk_generator+0x84>)
    a16e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    a170:	2013      	movs	r0, #19
    a172:	4b0f      	ldr	r3, [pc, #60]	; (a1b0 <sercom_set_gclk_generator+0x88>)
    a174:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    a176:	4b0b      	ldr	r3, [pc, #44]	; (a1a4 <sercom_set_gclk_generator+0x7c>)
    a178:	1dfa      	adds	r2, r7, #7
    a17a:	7812      	ldrb	r2, [r2, #0]
    a17c:	705a      	strb	r2, [r3, #1]
		_sercom_config.generator_is_set = true;
    a17e:	4b09      	ldr	r3, [pc, #36]	; (a1a4 <sercom_set_gclk_generator+0x7c>)
    a180:	2201      	movs	r2, #1
    a182:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    a184:	2300      	movs	r3, #0
    a186:	e008      	b.n	a19a <sercom_set_gclk_generator+0x72>
	} else if (generator_source == _sercom_config.generator_source) {
    a188:	4b06      	ldr	r3, [pc, #24]	; (a1a4 <sercom_set_gclk_generator+0x7c>)
    a18a:	785b      	ldrb	r3, [r3, #1]
    a18c:	1dfa      	adds	r2, r7, #7
    a18e:	7812      	ldrb	r2, [r2, #0]
    a190:	429a      	cmp	r2, r3
    a192:	d101      	bne.n	a198 <sercom_set_gclk_generator+0x70>
		/* Return status OK if same config */
		return STATUS_OK;
    a194:	2300      	movs	r3, #0
    a196:	e000      	b.n	a19a <sercom_set_gclk_generator+0x72>
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    a198:	231d      	movs	r3, #29
}
    a19a:	0018      	movs	r0, r3
    a19c:	46bd      	mov	sp, r7
    a19e:	b004      	add	sp, #16
    a1a0:	bd80      	pop	{r7, pc}
    a1a2:	46c0      	nop			; (mov r8, r8)
    a1a4:	2000011c 	.word	0x2000011c
    a1a8:	00009dc9 	.word	0x00009dc9
    a1ac:	0000c97d 	.word	0x0000c97d
    a1b0:	0000c9c1 	.word	0x0000c9c1

0000a1b4 <_sercom_get_default_pad>:
 *
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
    a1b4:	b580      	push	{r7, lr}
    a1b6:	b082      	sub	sp, #8
    a1b8:	af00      	add	r7, sp, #0
    a1ba:	6078      	str	r0, [r7, #4]
    a1bc:	000a      	movs	r2, r1
    a1be:	1cfb      	adds	r3, r7, #3
    a1c0:	701a      	strb	r2, [r3, #0]
	switch ((uintptr_t)sercom_module) {
    a1c2:	687b      	ldr	r3, [r7, #4]
    a1c4:	4a4d      	ldr	r2, [pc, #308]	; (a2fc <_sercom_get_default_pad+0x148>)
    a1c6:	4293      	cmp	r3, r2
    a1c8:	d03f      	beq.n	a24a <_sercom_get_default_pad+0x96>
    a1ca:	4a4c      	ldr	r2, [pc, #304]	; (a2fc <_sercom_get_default_pad+0x148>)
    a1cc:	4293      	cmp	r3, r2
    a1ce:	d806      	bhi.n	a1de <_sercom_get_default_pad+0x2a>
    a1d0:	4a4b      	ldr	r2, [pc, #300]	; (a300 <_sercom_get_default_pad+0x14c>)
    a1d2:	4293      	cmp	r3, r2
    a1d4:	d00f      	beq.n	a1f6 <_sercom_get_default_pad+0x42>
    a1d6:	4a4b      	ldr	r2, [pc, #300]	; (a304 <_sercom_get_default_pad+0x150>)
    a1d8:	4293      	cmp	r3, r2
    a1da:	d021      	beq.n	a220 <_sercom_get_default_pad+0x6c>
    a1dc:	e089      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a1de:	4a4a      	ldr	r2, [pc, #296]	; (a308 <_sercom_get_default_pad+0x154>)
    a1e0:	4293      	cmp	r3, r2
    a1e2:	d100      	bne.n	a1e6 <_sercom_get_default_pad+0x32>
    a1e4:	e05b      	b.n	a29e <_sercom_get_default_pad+0xea>
    a1e6:	4a49      	ldr	r2, [pc, #292]	; (a30c <_sercom_get_default_pad+0x158>)
    a1e8:	4293      	cmp	r3, r2
    a1ea:	d100      	bne.n	a1ee <_sercom_get_default_pad+0x3a>
    a1ec:	e06c      	b.n	a2c8 <_sercom_get_default_pad+0x114>
    a1ee:	4a48      	ldr	r2, [pc, #288]	; (a310 <_sercom_get_default_pad+0x15c>)
    a1f0:	4293      	cmp	r3, r2
    a1f2:	d03f      	beq.n	a274 <_sercom_get_default_pad+0xc0>
    a1f4:	e07d      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    a1f6:	1cfb      	adds	r3, r7, #3
    a1f8:	781b      	ldrb	r3, [r3, #0]
    a1fa:	2b01      	cmp	r3, #1
    a1fc:	d00a      	beq.n	a214 <_sercom_get_default_pad+0x60>
    a1fe:	dc02      	bgt.n	a206 <_sercom_get_default_pad+0x52>
    a200:	2b00      	cmp	r3, #0
    a202:	d005      	beq.n	a210 <_sercom_get_default_pad+0x5c>
    a204:	e075      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a206:	2b02      	cmp	r3, #2
    a208:	d006      	beq.n	a218 <_sercom_get_default_pad+0x64>
    a20a:	2b03      	cmp	r3, #3
    a20c:	d006      	beq.n	a21c <_sercom_get_default_pad+0x68>
    a20e:	e070      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a210:	4b40      	ldr	r3, [pc, #256]	; (a314 <_sercom_get_default_pad+0x160>)
    a212:	e06f      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a214:	4b40      	ldr	r3, [pc, #256]	; (a318 <_sercom_get_default_pad+0x164>)
    a216:	e06d      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a218:	4b40      	ldr	r3, [pc, #256]	; (a31c <_sercom_get_default_pad+0x168>)
    a21a:	e06b      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a21c:	4b40      	ldr	r3, [pc, #256]	; (a320 <_sercom_get_default_pad+0x16c>)
    a21e:	e069      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a220:	1cfb      	adds	r3, r7, #3
    a222:	781b      	ldrb	r3, [r3, #0]
    a224:	2b01      	cmp	r3, #1
    a226:	d00a      	beq.n	a23e <_sercom_get_default_pad+0x8a>
    a228:	dc02      	bgt.n	a230 <_sercom_get_default_pad+0x7c>
    a22a:	2b00      	cmp	r3, #0
    a22c:	d005      	beq.n	a23a <_sercom_get_default_pad+0x86>
    a22e:	e060      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a230:	2b02      	cmp	r3, #2
    a232:	d006      	beq.n	a242 <_sercom_get_default_pad+0x8e>
    a234:	2b03      	cmp	r3, #3
    a236:	d006      	beq.n	a246 <_sercom_get_default_pad+0x92>
    a238:	e05b      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a23a:	2303      	movs	r3, #3
    a23c:	e05a      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a23e:	4b39      	ldr	r3, [pc, #228]	; (a324 <_sercom_get_default_pad+0x170>)
    a240:	e058      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a242:	4b39      	ldr	r3, [pc, #228]	; (a328 <_sercom_get_default_pad+0x174>)
    a244:	e056      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a246:	4b39      	ldr	r3, [pc, #228]	; (a32c <_sercom_get_default_pad+0x178>)
    a248:	e054      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a24a:	1cfb      	adds	r3, r7, #3
    a24c:	781b      	ldrb	r3, [r3, #0]
    a24e:	2b01      	cmp	r3, #1
    a250:	d00a      	beq.n	a268 <_sercom_get_default_pad+0xb4>
    a252:	dc02      	bgt.n	a25a <_sercom_get_default_pad+0xa6>
    a254:	2b00      	cmp	r3, #0
    a256:	d005      	beq.n	a264 <_sercom_get_default_pad+0xb0>
    a258:	e04b      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a25a:	2b02      	cmp	r3, #2
    a25c:	d006      	beq.n	a26c <_sercom_get_default_pad+0xb8>
    a25e:	2b03      	cmp	r3, #3
    a260:	d006      	beq.n	a270 <_sercom_get_default_pad+0xbc>
    a262:	e046      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a264:	4b32      	ldr	r3, [pc, #200]	; (a330 <_sercom_get_default_pad+0x17c>)
    a266:	e045      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a268:	4b32      	ldr	r3, [pc, #200]	; (a334 <_sercom_get_default_pad+0x180>)
    a26a:	e043      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a26c:	4b32      	ldr	r3, [pc, #200]	; (a338 <_sercom_get_default_pad+0x184>)
    a26e:	e041      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a270:	4b32      	ldr	r3, [pc, #200]	; (a33c <_sercom_get_default_pad+0x188>)
    a272:	e03f      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a274:	1cfb      	adds	r3, r7, #3
    a276:	781b      	ldrb	r3, [r3, #0]
    a278:	2b01      	cmp	r3, #1
    a27a:	d00a      	beq.n	a292 <_sercom_get_default_pad+0xde>
    a27c:	dc02      	bgt.n	a284 <_sercom_get_default_pad+0xd0>
    a27e:	2b00      	cmp	r3, #0
    a280:	d005      	beq.n	a28e <_sercom_get_default_pad+0xda>
    a282:	e036      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a284:	2b02      	cmp	r3, #2
    a286:	d006      	beq.n	a296 <_sercom_get_default_pad+0xe2>
    a288:	2b03      	cmp	r3, #3
    a28a:	d006      	beq.n	a29a <_sercom_get_default_pad+0xe6>
    a28c:	e031      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a28e:	4b2c      	ldr	r3, [pc, #176]	; (a340 <_sercom_get_default_pad+0x18c>)
    a290:	e030      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a292:	4b2c      	ldr	r3, [pc, #176]	; (a344 <_sercom_get_default_pad+0x190>)
    a294:	e02e      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a296:	4b2c      	ldr	r3, [pc, #176]	; (a348 <_sercom_get_default_pad+0x194>)
    a298:	e02c      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a29a:	4b2c      	ldr	r3, [pc, #176]	; (a34c <_sercom_get_default_pad+0x198>)
    a29c:	e02a      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a29e:	1cfb      	adds	r3, r7, #3
    a2a0:	781b      	ldrb	r3, [r3, #0]
    a2a2:	2b01      	cmp	r3, #1
    a2a4:	d00a      	beq.n	a2bc <_sercom_get_default_pad+0x108>
    a2a6:	dc02      	bgt.n	a2ae <_sercom_get_default_pad+0xfa>
    a2a8:	2b00      	cmp	r3, #0
    a2aa:	d005      	beq.n	a2b8 <_sercom_get_default_pad+0x104>
    a2ac:	e021      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a2ae:	2b02      	cmp	r3, #2
    a2b0:	d006      	beq.n	a2c0 <_sercom_get_default_pad+0x10c>
    a2b2:	2b03      	cmp	r3, #3
    a2b4:	d006      	beq.n	a2c4 <_sercom_get_default_pad+0x110>
    a2b6:	e01c      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a2b8:	4b25      	ldr	r3, [pc, #148]	; (a350 <_sercom_get_default_pad+0x19c>)
    a2ba:	e01b      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a2bc:	4b25      	ldr	r3, [pc, #148]	; (a354 <_sercom_get_default_pad+0x1a0>)
    a2be:	e019      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a2c0:	4b25      	ldr	r3, [pc, #148]	; (a358 <_sercom_get_default_pad+0x1a4>)
    a2c2:	e017      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a2c4:	4b25      	ldr	r3, [pc, #148]	; (a35c <_sercom_get_default_pad+0x1a8>)
    a2c6:	e015      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a2c8:	1cfb      	adds	r3, r7, #3
    a2ca:	781b      	ldrb	r3, [r3, #0]
    a2cc:	2b01      	cmp	r3, #1
    a2ce:	d00a      	beq.n	a2e6 <_sercom_get_default_pad+0x132>
    a2d0:	dc02      	bgt.n	a2d8 <_sercom_get_default_pad+0x124>
    a2d2:	2b00      	cmp	r3, #0
    a2d4:	d005      	beq.n	a2e2 <_sercom_get_default_pad+0x12e>
    a2d6:	e00c      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a2d8:	2b02      	cmp	r3, #2
    a2da:	d006      	beq.n	a2ea <_sercom_get_default_pad+0x136>
    a2dc:	2b03      	cmp	r3, #3
    a2de:	d006      	beq.n	a2ee <_sercom_get_default_pad+0x13a>
    a2e0:	e007      	b.n	a2f2 <_sercom_get_default_pad+0x13e>
    a2e2:	4b1f      	ldr	r3, [pc, #124]	; (a360 <_sercom_get_default_pad+0x1ac>)
    a2e4:	e006      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a2e6:	4b1f      	ldr	r3, [pc, #124]	; (a364 <_sercom_get_default_pad+0x1b0>)
    a2e8:	e004      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a2ea:	4b1f      	ldr	r3, [pc, #124]	; (a368 <_sercom_get_default_pad+0x1b4>)
    a2ec:	e002      	b.n	a2f4 <_sercom_get_default_pad+0x140>
    a2ee:	4b1f      	ldr	r3, [pc, #124]	; (a36c <_sercom_get_default_pad+0x1b8>)
    a2f0:	e000      	b.n	a2f4 <_sercom_get_default_pad+0x140>
	}

	Assert(false);
	return 0;
    a2f2:	2300      	movs	r3, #0
}
    a2f4:	0018      	movs	r0, r3
    a2f6:	46bd      	mov	sp, r7
    a2f8:	b002      	add	sp, #8
    a2fa:	bd80      	pop	{r7, pc}
    a2fc:	42001000 	.word	0x42001000
    a300:	42000800 	.word	0x42000800
    a304:	42000c00 	.word	0x42000c00
    a308:	42001800 	.word	0x42001800
    a30c:	42001c00 	.word	0x42001c00
    a310:	42001400 	.word	0x42001400
    a314:	00040003 	.word	0x00040003
    a318:	00050003 	.word	0x00050003
    a31c:	00060003 	.word	0x00060003
    a320:	00070003 	.word	0x00070003
    a324:	00010003 	.word	0x00010003
    a328:	001e0003 	.word	0x001e0003
    a32c:	001f0003 	.word	0x001f0003
    a330:	00080003 	.word	0x00080003
    a334:	00090003 	.word	0x00090003
    a338:	000a0003 	.word	0x000a0003
    a33c:	000b0003 	.word	0x000b0003
    a340:	00100003 	.word	0x00100003
    a344:	00110003 	.word	0x00110003
    a348:	00120003 	.word	0x00120003
    a34c:	00130003 	.word	0x00130003
    a350:	000c0003 	.word	0x000c0003
    a354:	000d0003 	.word	0x000d0003
    a358:	000e0003 	.word	0x000e0003
    a35c:	000f0003 	.word	0x000f0003
    a360:	00160003 	.word	0x00160003
    a364:	00170003 	.word	0x00170003
    a368:	00180003 	.word	0x00180003
    a36c:	00190003 	.word	0x00190003

0000a370 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    a370:	b590      	push	{r4, r7, lr}
    a372:	b08b      	sub	sp, #44	; 0x2c
    a374:	af00      	add	r7, sp, #0
    a376:	6078      	str	r0, [r7, #4]
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    a378:	230c      	movs	r3, #12
    a37a:	18fb      	adds	r3, r7, r3
    a37c:	4a0f      	ldr	r2, [pc, #60]	; (a3bc <_sercom_get_sercom_inst_index+0x4c>)
    a37e:	ca13      	ldmia	r2!, {r0, r1, r4}
    a380:	c313      	stmia	r3!, {r0, r1, r4}
    a382:	ca13      	ldmia	r2!, {r0, r1, r4}
    a384:	c313      	stmia	r3!, {r0, r1, r4}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a386:	2300      	movs	r3, #0
    a388:	627b      	str	r3, [r7, #36]	; 0x24
    a38a:	e00e      	b.n	a3aa <_sercom_get_sercom_inst_index+0x3a>
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    a38c:	230c      	movs	r3, #12
    a38e:	18fb      	adds	r3, r7, r3
    a390:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    a392:	0092      	lsls	r2, r2, #2
    a394:	58d3      	ldr	r3, [r2, r3]
    a396:	1e1a      	subs	r2, r3, #0
    a398:	687b      	ldr	r3, [r7, #4]
    a39a:	429a      	cmp	r2, r3
    a39c:	d102      	bne.n	a3a4 <_sercom_get_sercom_inst_index+0x34>
			return i;
    a39e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a3a0:	b2db      	uxtb	r3, r3
    a3a2:	e006      	b.n	a3b2 <_sercom_get_sercom_inst_index+0x42>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a3a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a3a6:	3301      	adds	r3, #1
    a3a8:	627b      	str	r3, [r7, #36]	; 0x24
    a3aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a3ac:	2b05      	cmp	r3, #5
    a3ae:	d9ed      	bls.n	a38c <_sercom_get_sercom_inst_index+0x1c>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    a3b0:	2300      	movs	r3, #0
}
    a3b2:	0018      	movs	r0, r3
    a3b4:	46bd      	mov	sp, r7
    a3b6:	b00b      	add	sp, #44	; 0x2c
    a3b8:	bd90      	pop	{r4, r7, pc}
    a3ba:	46c0      	nop			; (mov r8, r8)
    a3bc:	00013d80 	.word	0x00013d80

0000a3c0 <_sercom_default_handler>:
 *
 * \param[in] instance SERCOM instance used.
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
    a3c0:	b580      	push	{r7, lr}
    a3c2:	b082      	sub	sp, #8
    a3c4:	af00      	add	r7, sp, #0
    a3c6:	0002      	movs	r2, r0
    a3c8:	1dfb      	adds	r3, r7, #7
    a3ca:	701a      	strb	r2, [r3, #0]
	Assert(false);
}
    a3cc:	46c0      	nop			; (mov r8, r8)
    a3ce:	46bd      	mov	sp, r7
    a3d0:	b002      	add	sp, #8
    a3d2:	bd80      	pop	{r7, pc}

0000a3d4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    a3d4:	b580      	push	{r7, lr}
    a3d6:	b084      	sub	sp, #16
    a3d8:	af00      	add	r7, sp, #0
    a3da:	0002      	movs	r2, r0
    a3dc:	6039      	str	r1, [r7, #0]
    a3de:	1dfb      	adds	r3, r7, #7
    a3e0:	701a      	strb	r2, [r3, #0]
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    a3e2:	4b13      	ldr	r3, [pc, #76]	; (a430 <_sercom_set_handler+0x5c>)
    a3e4:	781b      	ldrb	r3, [r3, #0]
    a3e6:	2201      	movs	r2, #1
    a3e8:	4053      	eors	r3, r2
    a3ea:	b2db      	uxtb	r3, r3
    a3ec:	2b00      	cmp	r3, #0
    a3ee:	d015      	beq.n	a41c <_sercom_set_handler+0x48>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a3f0:	2300      	movs	r3, #0
    a3f2:	60fb      	str	r3, [r7, #12]
    a3f4:	e00c      	b.n	a410 <_sercom_set_handler+0x3c>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    a3f6:	4b0f      	ldr	r3, [pc, #60]	; (a434 <_sercom_set_handler+0x60>)
    a3f8:	68fa      	ldr	r2, [r7, #12]
    a3fa:	0092      	lsls	r2, r2, #2
    a3fc:	490e      	ldr	r1, [pc, #56]	; (a438 <_sercom_set_handler+0x64>)
    a3fe:	50d1      	str	r1, [r2, r3]
			_sercom_instances[i] = NULL;
    a400:	4b0e      	ldr	r3, [pc, #56]	; (a43c <_sercom_set_handler+0x68>)
    a402:	68fa      	ldr	r2, [r7, #12]
    a404:	0092      	lsls	r2, r2, #2
    a406:	2100      	movs	r1, #0
    a408:	50d1      	str	r1, [r2, r3]
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a40a:	68fb      	ldr	r3, [r7, #12]
    a40c:	3301      	adds	r3, #1
    a40e:	60fb      	str	r3, [r7, #12]
    a410:	68fb      	ldr	r3, [r7, #12]
    a412:	2b05      	cmp	r3, #5
    a414:	d9ef      	bls.n	a3f6 <_sercom_set_handler+0x22>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    a416:	4b06      	ldr	r3, [pc, #24]	; (a430 <_sercom_set_handler+0x5c>)
    a418:	2201      	movs	r2, #1
    a41a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    a41c:	1dfb      	adds	r3, r7, #7
    a41e:	781a      	ldrb	r2, [r3, #0]
    a420:	4b04      	ldr	r3, [pc, #16]	; (a434 <_sercom_set_handler+0x60>)
    a422:	0092      	lsls	r2, r2, #2
    a424:	6839      	ldr	r1, [r7, #0]
    a426:	50d1      	str	r1, [r2, r3]
}
    a428:	46c0      	nop			; (mov r8, r8)
    a42a:	46bd      	mov	sp, r7
    a42c:	b004      	add	sp, #16
    a42e:	bd80      	pop	{r7, pc}
    a430:	2000011e 	.word	0x2000011e
    a434:	20000120 	.word	0x20000120
    a438:	0000a3c1 	.word	0x0000a3c1
    a43c:	200047a4 	.word	0x200047a4

0000a440 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    a440:	b590      	push	{r4, r7, lr}
    a442:	b085      	sub	sp, #20
    a444:	af00      	add	r7, sp, #0
    a446:	6078      	str	r0, [r7, #4]
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    a448:	2308      	movs	r3, #8
    a44a:	18fa      	adds	r2, r7, r3
    a44c:	4b0c      	ldr	r3, [pc, #48]	; (a480 <_sercom_get_interrupt_vector+0x40>)
    a44e:	0010      	movs	r0, r2
    a450:	0019      	movs	r1, r3
    a452:	2306      	movs	r3, #6
    a454:	001a      	movs	r2, r3
    a456:	4b0b      	ldr	r3, [pc, #44]	; (a484 <_sercom_get_interrupt_vector+0x44>)
    a458:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    a45a:	230f      	movs	r3, #15
    a45c:	18fc      	adds	r4, r7, r3
    a45e:	687b      	ldr	r3, [r7, #4]
    a460:	0018      	movs	r0, r3
    a462:	4b09      	ldr	r3, [pc, #36]	; (a488 <_sercom_get_interrupt_vector+0x48>)
    a464:	4798      	blx	r3
    a466:	0003      	movs	r3, r0
    a468:	7023      	strb	r3, [r4, #0]

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    a46a:	230f      	movs	r3, #15
    a46c:	18fb      	adds	r3, r7, r3
    a46e:	781b      	ldrb	r3, [r3, #0]
    a470:	2208      	movs	r2, #8
    a472:	18ba      	adds	r2, r7, r2
    a474:	5cd3      	ldrb	r3, [r2, r3]
    a476:	b25b      	sxtb	r3, r3
}
    a478:	0018      	movs	r0, r3
    a47a:	46bd      	mov	sp, r7
    a47c:	b005      	add	sp, #20
    a47e:	bd90      	pop	{r4, r7, pc}
    a480:	00013d98 	.word	0x00013d98
    a484:	00010e21 	.word	0x00010e21
    a488:	0000a371 	.word	0x0000a371

0000a48c <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    a48c:	b580      	push	{r7, lr}
    a48e:	af00      	add	r7, sp, #0
    a490:	4b03      	ldr	r3, [pc, #12]	; (a4a0 <SERCOM0_Handler+0x14>)
    a492:	681b      	ldr	r3, [r3, #0]
    a494:	2000      	movs	r0, #0
    a496:	4798      	blx	r3
    a498:	46c0      	nop			; (mov r8, r8)
    a49a:	46bd      	mov	sp, r7
    a49c:	bd80      	pop	{r7, pc}
    a49e:	46c0      	nop			; (mov r8, r8)
    a4a0:	20000120 	.word	0x20000120

0000a4a4 <SERCOM1_Handler>:
    a4a4:	b580      	push	{r7, lr}
    a4a6:	af00      	add	r7, sp, #0
    a4a8:	4b03      	ldr	r3, [pc, #12]	; (a4b8 <SERCOM1_Handler+0x14>)
    a4aa:	685b      	ldr	r3, [r3, #4]
    a4ac:	2001      	movs	r0, #1
    a4ae:	4798      	blx	r3
    a4b0:	46c0      	nop			; (mov r8, r8)
    a4b2:	46bd      	mov	sp, r7
    a4b4:	bd80      	pop	{r7, pc}
    a4b6:	46c0      	nop			; (mov r8, r8)
    a4b8:	20000120 	.word	0x20000120

0000a4bc <SERCOM2_Handler>:
    a4bc:	b580      	push	{r7, lr}
    a4be:	af00      	add	r7, sp, #0
    a4c0:	4b03      	ldr	r3, [pc, #12]	; (a4d0 <SERCOM2_Handler+0x14>)
    a4c2:	689b      	ldr	r3, [r3, #8]
    a4c4:	2002      	movs	r0, #2
    a4c6:	4798      	blx	r3
    a4c8:	46c0      	nop			; (mov r8, r8)
    a4ca:	46bd      	mov	sp, r7
    a4cc:	bd80      	pop	{r7, pc}
    a4ce:	46c0      	nop			; (mov r8, r8)
    a4d0:	20000120 	.word	0x20000120

0000a4d4 <SERCOM3_Handler>:
    a4d4:	b580      	push	{r7, lr}
    a4d6:	af00      	add	r7, sp, #0
    a4d8:	4b03      	ldr	r3, [pc, #12]	; (a4e8 <SERCOM3_Handler+0x14>)
    a4da:	68db      	ldr	r3, [r3, #12]
    a4dc:	2003      	movs	r0, #3
    a4de:	4798      	blx	r3
    a4e0:	46c0      	nop			; (mov r8, r8)
    a4e2:	46bd      	mov	sp, r7
    a4e4:	bd80      	pop	{r7, pc}
    a4e6:	46c0      	nop			; (mov r8, r8)
    a4e8:	20000120 	.word	0x20000120

0000a4ec <SERCOM4_Handler>:
    a4ec:	b580      	push	{r7, lr}
    a4ee:	af00      	add	r7, sp, #0
    a4f0:	4b03      	ldr	r3, [pc, #12]	; (a500 <SERCOM4_Handler+0x14>)
    a4f2:	691b      	ldr	r3, [r3, #16]
    a4f4:	2004      	movs	r0, #4
    a4f6:	4798      	blx	r3
    a4f8:	46c0      	nop			; (mov r8, r8)
    a4fa:	46bd      	mov	sp, r7
    a4fc:	bd80      	pop	{r7, pc}
    a4fe:	46c0      	nop			; (mov r8, r8)
    a500:	20000120 	.word	0x20000120

0000a504 <SERCOM5_Handler>:
    a504:	b580      	push	{r7, lr}
    a506:	af00      	add	r7, sp, #0
    a508:	4b03      	ldr	r3, [pc, #12]	; (a518 <SERCOM5_Handler+0x14>)
    a50a:	695b      	ldr	r3, [r3, #20]
    a50c:	2005      	movs	r0, #5
    a50e:	4798      	blx	r3
    a510:	46c0      	nop			; (mov r8, r8)
    a512:	46bd      	mov	sp, r7
    a514:	bd80      	pop	{r7, pc}
    a516:	46c0      	nop			; (mov r8, r8)
    a518:	20000120 	.word	0x20000120

0000a51c <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    a51c:	b580      	push	{r7, lr}
    a51e:	b082      	sub	sp, #8
    a520:	af00      	add	r7, sp, #0
    a522:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    a524:	687b      	ldr	r3, [r7, #4]
    a526:	2280      	movs	r2, #128	; 0x80
    a528:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    a52a:	687b      	ldr	r3, [r7, #4]
    a52c:	2200      	movs	r2, #0
    a52e:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    a530:	687b      	ldr	r3, [r7, #4]
    a532:	2201      	movs	r2, #1
    a534:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    a536:	687b      	ldr	r3, [r7, #4]
    a538:	2200      	movs	r2, #0
    a53a:	70da      	strb	r2, [r3, #3]
}
    a53c:	46c0      	nop			; (mov r8, r8)
    a53e:	46bd      	mov	sp, r7
    a540:	b002      	add	sp, #8
    a542:	bd80      	pop	{r7, pc}

0000a544 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    a544:	b580      	push	{r7, lr}
    a546:	b084      	sub	sp, #16
    a548:	af00      	add	r7, sp, #0
    a54a:	0002      	movs	r2, r0
    a54c:	1dfb      	adds	r3, r7, #7
    a54e:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    a550:	230f      	movs	r3, #15
    a552:	18fb      	adds	r3, r7, r3
    a554:	1dfa      	adds	r2, r7, #7
    a556:	7812      	ldrb	r2, [r2, #0]
    a558:	09d2      	lsrs	r2, r2, #7
    a55a:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    a55c:	230e      	movs	r3, #14
    a55e:	18fb      	adds	r3, r7, r3
    a560:	1dfa      	adds	r2, r7, #7
    a562:	7812      	ldrb	r2, [r2, #0]
    a564:	0952      	lsrs	r2, r2, #5
    a566:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    a568:	4b0d      	ldr	r3, [pc, #52]	; (a5a0 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    a56a:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    a56c:	230f      	movs	r3, #15
    a56e:	18fb      	adds	r3, r7, r3
    a570:	781b      	ldrb	r3, [r3, #0]
    a572:	2b00      	cmp	r3, #0
    a574:	d10f      	bne.n	a596 <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    a576:	230f      	movs	r3, #15
    a578:	18fb      	adds	r3, r7, r3
    a57a:	781b      	ldrb	r3, [r3, #0]
    a57c:	009b      	lsls	r3, r3, #2
    a57e:	2210      	movs	r2, #16
    a580:	4694      	mov	ip, r2
    a582:	44bc      	add	ip, r7
    a584:	4463      	add	r3, ip
    a586:	3b08      	subs	r3, #8
    a588:	681a      	ldr	r2, [r3, #0]
    a58a:	230e      	movs	r3, #14
    a58c:	18fb      	adds	r3, r7, r3
    a58e:	781b      	ldrb	r3, [r3, #0]
    a590:	01db      	lsls	r3, r3, #7
    a592:	18d3      	adds	r3, r2, r3
    a594:	e000      	b.n	a598 <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    a596:	2300      	movs	r3, #0
	}
}
    a598:	0018      	movs	r0, r3
    a59a:	46bd      	mov	sp, r7
    a59c:	b004      	add	sp, #16
    a59e:	bd80      	pop	{r7, pc}
    a5a0:	41004400 	.word	0x41004400

0000a5a4 <port_get_group_from_gpio_pin>:
 *
 *  \return Base address of the associated PORT module.
 */
static inline PortGroup* port_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    a5a4:	b580      	push	{r7, lr}
    a5a6:	b082      	sub	sp, #8
    a5a8:	af00      	add	r7, sp, #0
    a5aa:	0002      	movs	r2, r0
    a5ac:	1dfb      	adds	r3, r7, #7
    a5ae:	701a      	strb	r2, [r3, #0]
	return system_pinmux_get_group_from_gpio_pin(gpio_pin);
    a5b0:	1dfb      	adds	r3, r7, #7
    a5b2:	781b      	ldrb	r3, [r3, #0]
    a5b4:	0018      	movs	r0, r3
    a5b6:	4b03      	ldr	r3, [pc, #12]	; (a5c4 <port_get_group_from_gpio_pin+0x20>)
    a5b8:	4798      	blx	r3
    a5ba:	0003      	movs	r3, r0
}
    a5bc:	0018      	movs	r0, r3
    a5be:	46bd      	mov	sp, r7
    a5c0:	b002      	add	sp, #8
    a5c2:	bd80      	pop	{r7, pc}
    a5c4:	0000a545 	.word	0x0000a545

0000a5c8 <port_pin_set_output_level>:
 *  \param[in] level     Logical level to set the given pin to
 */
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
    a5c8:	b580      	push	{r7, lr}
    a5ca:	b084      	sub	sp, #16
    a5cc:	af00      	add	r7, sp, #0
    a5ce:	0002      	movs	r2, r0
    a5d0:	1dfb      	adds	r3, r7, #7
    a5d2:	701a      	strb	r2, [r3, #0]
    a5d4:	1dbb      	adds	r3, r7, #6
    a5d6:	1c0a      	adds	r2, r1, #0
    a5d8:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
    a5da:	1dfb      	adds	r3, r7, #7
    a5dc:	781b      	ldrb	r3, [r3, #0]
    a5de:	0018      	movs	r0, r3
    a5e0:	4b0d      	ldr	r3, [pc, #52]	; (a618 <port_pin_set_output_level+0x50>)
    a5e2:	4798      	blx	r3
    a5e4:	0003      	movs	r3, r0
    a5e6:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    a5e8:	1dfb      	adds	r3, r7, #7
    a5ea:	781b      	ldrb	r3, [r3, #0]
    a5ec:	221f      	movs	r2, #31
    a5ee:	4013      	ands	r3, r2
    a5f0:	2201      	movs	r2, #1
    a5f2:	409a      	lsls	r2, r3
    a5f4:	0013      	movs	r3, r2
    a5f6:	60bb      	str	r3, [r7, #8]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
    a5f8:	1dbb      	adds	r3, r7, #6
    a5fa:	781b      	ldrb	r3, [r3, #0]
    a5fc:	2b00      	cmp	r3, #0
    a5fe:	d003      	beq.n	a608 <port_pin_set_output_level+0x40>
		port_base->OUTSET.reg = pin_mask;
    a600:	68fb      	ldr	r3, [r7, #12]
    a602:	68ba      	ldr	r2, [r7, #8]
    a604:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
	}
}
    a606:	e002      	b.n	a60e <port_pin_set_output_level+0x46>

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    a608:	68fb      	ldr	r3, [r7, #12]
    a60a:	68ba      	ldr	r2, [r7, #8]
    a60c:	615a      	str	r2, [r3, #20]
	}
}
    a60e:	46c0      	nop			; (mov r8, r8)
    a610:	46bd      	mov	sp, r7
    a612:	b004      	add	sp, #16
    a614:	bd80      	pop	{r7, pc}
    a616:	46c0      	nop			; (mov r8, r8)
    a618:	0000a5a5 	.word	0x0000a5a5

0000a61c <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    a61c:	b580      	push	{r7, lr}
    a61e:	b082      	sub	sp, #8
    a620:	af00      	add	r7, sp, #0
    a622:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    a624:	687b      	ldr	r3, [r7, #4]
    a626:	2200      	movs	r2, #0
    a628:	701a      	strb	r2, [r3, #0]
}
    a62a:	46c0      	nop			; (mov r8, r8)
    a62c:	46bd      	mov	sp, r7
    a62e:	b002      	add	sp, #8
    a630:	bd80      	pop	{r7, pc}
    a632:	46c0      	nop			; (mov r8, r8)

0000a634 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    a634:	b580      	push	{r7, lr}
    a636:	b082      	sub	sp, #8
    a638:	af00      	add	r7, sp, #0
    a63a:	0002      	movs	r2, r0
    a63c:	6039      	str	r1, [r7, #0]
    a63e:	1dfb      	adds	r3, r7, #7
    a640:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    a642:	1dfb      	adds	r3, r7, #7
    a644:	781b      	ldrb	r3, [r3, #0]
    a646:	2b01      	cmp	r3, #1
    a648:	d00a      	beq.n	a660 <system_apb_clock_set_mask+0x2c>
    a64a:	2b02      	cmp	r3, #2
    a64c:	d00f      	beq.n	a66e <system_apb_clock_set_mask+0x3a>
    a64e:	2b00      	cmp	r3, #0
    a650:	d114      	bne.n	a67c <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    a652:	4b0e      	ldr	r3, [pc, #56]	; (a68c <system_apb_clock_set_mask+0x58>)
    a654:	4a0d      	ldr	r2, [pc, #52]	; (a68c <system_apb_clock_set_mask+0x58>)
    a656:	6991      	ldr	r1, [r2, #24]
    a658:	683a      	ldr	r2, [r7, #0]
    a65a:	430a      	orrs	r2, r1
    a65c:	619a      	str	r2, [r3, #24]
			break;
    a65e:	e00f      	b.n	a680 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    a660:	4b0a      	ldr	r3, [pc, #40]	; (a68c <system_apb_clock_set_mask+0x58>)
    a662:	4a0a      	ldr	r2, [pc, #40]	; (a68c <system_apb_clock_set_mask+0x58>)
    a664:	69d1      	ldr	r1, [r2, #28]
    a666:	683a      	ldr	r2, [r7, #0]
    a668:	430a      	orrs	r2, r1
    a66a:	61da      	str	r2, [r3, #28]
			break;
    a66c:	e008      	b.n	a680 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    a66e:	4b07      	ldr	r3, [pc, #28]	; (a68c <system_apb_clock_set_mask+0x58>)
    a670:	4a06      	ldr	r2, [pc, #24]	; (a68c <system_apb_clock_set_mask+0x58>)
    a672:	6a11      	ldr	r1, [r2, #32]
    a674:	683a      	ldr	r2, [r7, #0]
    a676:	430a      	orrs	r2, r1
    a678:	621a      	str	r2, [r3, #32]
			break;
    a67a:	e001      	b.n	a680 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    a67c:	2317      	movs	r3, #23
    a67e:	e000      	b.n	a682 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    a680:	2300      	movs	r3, #0
}
    a682:	0018      	movs	r0, r3
    a684:	46bd      	mov	sp, r7
    a686:	b002      	add	sp, #8
    a688:	bd80      	pop	{r7, pc}
    a68a:	46c0      	nop			; (mov r8, r8)
    a68c:	40000400 	.word	0x40000400

0000a690 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    a690:	b580      	push	{r7, lr}
    a692:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    a694:	4b05      	ldr	r3, [pc, #20]	; (a6ac <system_is_debugger_present+0x1c>)
    a696:	789b      	ldrb	r3, [r3, #2]
    a698:	b2db      	uxtb	r3, r3
    a69a:	001a      	movs	r2, r3
    a69c:	2302      	movs	r3, #2
    a69e:	4013      	ands	r3, r2
    a6a0:	1e5a      	subs	r2, r3, #1
    a6a2:	4193      	sbcs	r3, r2
    a6a4:	b2db      	uxtb	r3, r3
}
    a6a6:	0018      	movs	r0, r3
    a6a8:	46bd      	mov	sp, r7
    a6aa:	bd80      	pop	{r7, pc}
    a6ac:	41002000 	.word	0x41002000

0000a6b0 <spi_is_ready_to_write>:
 * \retval true   If the SPI module is ready to write data
 * \retval false  If the SPI module is not ready to write data
 */
static inline bool spi_is_ready_to_write(
		struct spi_module *const module)
{
    a6b0:	b580      	push	{r7, lr}
    a6b2:	b084      	sub	sp, #16
    a6b4:	af00      	add	r7, sp, #0
    a6b6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    a6b8:	687b      	ldr	r3, [r7, #4]
    a6ba:	681b      	ldr	r3, [r3, #0]
    a6bc:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    a6be:	68fb      	ldr	r3, [r7, #12]
    a6c0:	7e1b      	ldrb	r3, [r3, #24]
    a6c2:	b2db      	uxtb	r3, r3
    a6c4:	001a      	movs	r2, r3
    a6c6:	2301      	movs	r3, #1
    a6c8:	4013      	ands	r3, r2
    a6ca:	1e5a      	subs	r2, r3, #1
    a6cc:	4193      	sbcs	r3, r2
    a6ce:	b2db      	uxtb	r3, r3
}
    a6d0:	0018      	movs	r0, r3
    a6d2:	46bd      	mov	sp, r7
    a6d4:	b004      	add	sp, #16
    a6d6:	bd80      	pop	{r7, pc}

0000a6d8 <spi_is_ready_to_read>:
 * \retval true   If the SPI module is ready to read data
 * \retval false  If the SPI module is not ready to read data
 */
static inline bool spi_is_ready_to_read(
		struct spi_module *const module)
{
    a6d8:	b580      	push	{r7, lr}
    a6da:	b084      	sub	sp, #16
    a6dc:	af00      	add	r7, sp, #0
    a6de:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    a6e0:	687b      	ldr	r3, [r7, #4]
    a6e2:	681b      	ldr	r3, [r3, #0]
    a6e4:	60fb      	str	r3, [r7, #12]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    a6e6:	68fb      	ldr	r3, [r7, #12]
    a6e8:	7e1b      	ldrb	r3, [r3, #24]
    a6ea:	b2db      	uxtb	r3, r3
    a6ec:	001a      	movs	r2, r3
    a6ee:	2304      	movs	r3, #4
    a6f0:	4013      	ands	r3, r2
    a6f2:	1e5a      	subs	r2, r3, #1
    a6f4:	4193      	sbcs	r3, r2
    a6f6:	b2db      	uxtb	r3, r3
}
    a6f8:	0018      	movs	r0, r3
    a6fa:	46bd      	mov	sp, r7
    a6fc:	b004      	add	sp, #16
    a6fe:	bd80      	pop	{r7, pc}

0000a700 <spi_write>:
 * \retval STATUS_BUSY  If the last write was not completed
 */
static inline enum status_code spi_write(
		struct spi_module *module,
		uint16_t tx_data)
{
    a700:	b580      	push	{r7, lr}
    a702:	b084      	sub	sp, #16
    a704:	af00      	add	r7, sp, #0
    a706:	6078      	str	r0, [r7, #4]
    a708:	000a      	movs	r2, r1
    a70a:	1cbb      	adds	r3, r7, #2
    a70c:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    a70e:	687b      	ldr	r3, [r7, #4]
    a710:	681b      	ldr	r3, [r3, #0]
    a712:	60fb      	str	r3, [r7, #12]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    a714:	687b      	ldr	r3, [r7, #4]
    a716:	0018      	movs	r0, r3
    a718:	4b0a      	ldr	r3, [pc, #40]	; (a744 <spi_write+0x44>)
    a71a:	4798      	blx	r3
    a71c:	0003      	movs	r3, r0
    a71e:	001a      	movs	r2, r3
    a720:	2301      	movs	r3, #1
    a722:	4053      	eors	r3, r2
    a724:	b2db      	uxtb	r3, r3
    a726:	2b00      	cmp	r3, #0
    a728:	d001      	beq.n	a72e <spi_write+0x2e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
    a72a:	2305      	movs	r3, #5
    a72c:	e006      	b.n	a73c <spi_write+0x3c>
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    a72e:	1cbb      	adds	r3, r7, #2
    a730:	881b      	ldrh	r3, [r3, #0]
    a732:	05db      	lsls	r3, r3, #23
    a734:	0dda      	lsrs	r2, r3, #23
    a736:	68fb      	ldr	r3, [r7, #12]
    a738:	629a      	str	r2, [r3, #40]	; 0x28

	return STATUS_OK;
    a73a:	2300      	movs	r3, #0
}
    a73c:	0018      	movs	r0, r3
    a73e:	46bd      	mov	sp, r7
    a740:	b004      	add	sp, #16
    a742:	bd80      	pop	{r7, pc}
    a744:	0000a6b1 	.word	0x0000a6b1

0000a748 <spi_read>:
 * \retval STATUS_ERR_OVERFLOW  If the data is overflown
 */
static inline enum status_code spi_read(
		struct spi_module *const module,
		uint16_t *rx_data)
{
    a748:	b580      	push	{r7, lr}
    a74a:	b084      	sub	sp, #16
    a74c:	af00      	add	r7, sp, #0
    a74e:	6078      	str	r0, [r7, #4]
    a750:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    a752:	687b      	ldr	r3, [r7, #4]
    a754:	681b      	ldr	r3, [r3, #0]
    a756:	60bb      	str	r3, [r7, #8]

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    a758:	687b      	ldr	r3, [r7, #4]
    a75a:	0018      	movs	r0, r3
    a75c:	4b1b      	ldr	r3, [pc, #108]	; (a7cc <spi_read+0x84>)
    a75e:	4798      	blx	r3
    a760:	0003      	movs	r3, r0
    a762:	001a      	movs	r2, r3
    a764:	2301      	movs	r3, #1
    a766:	4053      	eors	r3, r2
    a768:	b2db      	uxtb	r3, r3
    a76a:	2b00      	cmp	r3, #0
    a76c:	d001      	beq.n	a772 <spi_read+0x2a>
		/* No data has been received, return */
		return STATUS_ERR_IO;
    a76e:	2310      	movs	r3, #16
    a770:	e027      	b.n	a7c2 <spi_read+0x7a>
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    a772:	230f      	movs	r3, #15
    a774:	18fb      	adds	r3, r7, r3
    a776:	2200      	movs	r2, #0
    a778:	701a      	strb	r2, [r3, #0]

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    a77a:	68bb      	ldr	r3, [r7, #8]
    a77c:	8b5b      	ldrh	r3, [r3, #26]
    a77e:	b29b      	uxth	r3, r3
    a780:	001a      	movs	r2, r3
    a782:	2304      	movs	r3, #4
    a784:	4013      	ands	r3, r2
    a786:	d006      	beq.n	a796 <spi_read+0x4e>
		retval = STATUS_ERR_OVERFLOW;
    a788:	230f      	movs	r3, #15
    a78a:	18fb      	adds	r3, r7, r3
    a78c:	221e      	movs	r2, #30
    a78e:	701a      	strb	r2, [r3, #0]
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    a790:	68bb      	ldr	r3, [r7, #8]
    a792:	2204      	movs	r2, #4
    a794:	835a      	strh	r2, [r3, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    a796:	687b      	ldr	r3, [r7, #4]
    a798:	799b      	ldrb	r3, [r3, #6]
    a79a:	2b01      	cmp	r3, #1
    a79c:	d108      	bne.n	a7b0 <spi_read+0x68>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    a79e:	68bb      	ldr	r3, [r7, #8]
    a7a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a7a2:	b29b      	uxth	r3, r3
    a7a4:	05db      	lsls	r3, r3, #23
    a7a6:	0ddb      	lsrs	r3, r3, #23
    a7a8:	b29a      	uxth	r2, r3
    a7aa:	683b      	ldr	r3, [r7, #0]
    a7ac:	801a      	strh	r2, [r3, #0]
    a7ae:	e005      	b.n	a7bc <spi_read+0x74>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    a7b0:	68bb      	ldr	r3, [r7, #8]
    a7b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a7b4:	b2db      	uxtb	r3, r3
    a7b6:	b29a      	uxth	r2, r3
    a7b8:	683b      	ldr	r3, [r7, #0]
    a7ba:	801a      	strh	r2, [r3, #0]
	}

	return retval;
    a7bc:	230f      	movs	r3, #15
    a7be:	18fb      	adds	r3, r7, r3
    a7c0:	781b      	ldrb	r3, [r3, #0]
}
    a7c2:	0018      	movs	r0, r3
    a7c4:	46bd      	mov	sp, r7
    a7c6:	b004      	add	sp, #16
    a7c8:	bd80      	pop	{r7, pc}
    a7ca:	46c0      	nop			; (mov r8, r8)
    a7cc:	0000a6d9 	.word	0x0000a6d9

0000a7d0 <_spi_set_config>:
 * \retval STATUS_OK               If the configuration was written
 */
static enum status_code _spi_set_config(
		struct spi_module *const module,
		const struct spi_config *const config)
{
    a7d0:	b590      	push	{r4, r7, lr}
    a7d2:	b093      	sub	sp, #76	; 0x4c
    a7d4:	af00      	add	r7, sp, #0
    a7d6:	6078      	str	r0, [r7, #4]
    a7d8:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    a7da:	687b      	ldr	r3, [r7, #4]
    a7dc:	681b      	ldr	r3, [r3, #0]
    a7de:	637b      	str	r3, [r7, #52]	; 0x34
	Sercom *const hw = module->hw;
    a7e0:	687b      	ldr	r3, [r7, #4]
    a7e2:	681b      	ldr	r3, [r3, #0]
    a7e4:	633b      	str	r3, [r7, #48]	; 0x30

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    a7e6:	231c      	movs	r3, #28
    a7e8:	18fb      	adds	r3, r7, r3
    a7ea:	0018      	movs	r0, r3
    a7ec:	4b75      	ldr	r3, [pc, #468]	; (a9c4 <_spi_set_config+0x1f4>)
    a7ee:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    a7f0:	231c      	movs	r3, #28
    a7f2:	18fb      	adds	r3, r7, r3
    a7f4:	2200      	movs	r2, #0
    a7f6:	705a      	strb	r2, [r3, #1]
	if(config->mode == SPI_MODE_SLAVE) {
    a7f8:	683b      	ldr	r3, [r7, #0]
    a7fa:	781b      	ldrb	r3, [r3, #0]
    a7fc:	2b00      	cmp	r3, #0
    a7fe:	d103      	bne.n	a808 <_spi_set_config+0x38>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    a800:	231c      	movs	r3, #28
    a802:	18fb      	adds	r3, r7, r3
    a804:	2200      	movs	r2, #0
    a806:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    a808:	683b      	ldr	r3, [r7, #0]
    a80a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    a80c:	230c      	movs	r3, #12
    a80e:	18fb      	adds	r3, r7, r3
    a810:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    a812:	683b      	ldr	r3, [r7, #0]
    a814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    a816:	230c      	movs	r3, #12
    a818:	18fb      	adds	r3, r7, r3
    a81a:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    a81c:	683b      	ldr	r3, [r7, #0]
    a81e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    a820:	230c      	movs	r3, #12
    a822:	18fb      	adds	r3, r7, r3
    a824:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    a826:	683b      	ldr	r3, [r7, #0]
    a828:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
	}

	uint32_t pad_pinmuxes[] = {
    a82a:	230c      	movs	r3, #12
    a82c:	18fb      	adds	r3, r7, r3
    a82e:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    a830:	2347      	movs	r3, #71	; 0x47
    a832:	18fb      	adds	r3, r7, r3
    a834:	2200      	movs	r2, #0
    a836:	701a      	strb	r2, [r3, #0]
    a838:	e02c      	b.n	a894 <_spi_set_config+0xc4>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    a83a:	2347      	movs	r3, #71	; 0x47
    a83c:	18fb      	adds	r3, r7, r3
    a83e:	781a      	ldrb	r2, [r3, #0]
    a840:	230c      	movs	r3, #12
    a842:	18fb      	adds	r3, r7, r3
    a844:	0092      	lsls	r2, r2, #2
    a846:	58d3      	ldr	r3, [r2, r3]
    a848:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    a84a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a84c:	2b00      	cmp	r3, #0
    a84e:	d109      	bne.n	a864 <_spi_set_config+0x94>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    a850:	2347      	movs	r3, #71	; 0x47
    a852:	18fb      	adds	r3, r7, r3
    a854:	781a      	ldrb	r2, [r3, #0]
    a856:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    a858:	0011      	movs	r1, r2
    a85a:	0018      	movs	r0, r3
    a85c:	4b5a      	ldr	r3, [pc, #360]	; (a9c8 <_spi_set_config+0x1f8>)
    a85e:	4798      	blx	r3
    a860:	0003      	movs	r3, r0
    a862:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    a864:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a866:	3301      	adds	r3, #1
    a868:	d00d      	beq.n	a886 <_spi_set_config+0xb6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    a86a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a86c:	b2da      	uxtb	r2, r3
    a86e:	231c      	movs	r3, #28
    a870:	18fb      	adds	r3, r7, r3
    a872:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    a874:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    a876:	0c1b      	lsrs	r3, r3, #16
    a878:	b2db      	uxtb	r3, r3
    a87a:	221c      	movs	r2, #28
    a87c:	18ba      	adds	r2, r7, r2
    a87e:	0011      	movs	r1, r2
    a880:	0018      	movs	r0, r3
    a882:	4b52      	ldr	r3, [pc, #328]	; (a9cc <_spi_set_config+0x1fc>)
    a884:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    a886:	2347      	movs	r3, #71	; 0x47
    a888:	18fb      	adds	r3, r7, r3
    a88a:	781a      	ldrb	r2, [r3, #0]
    a88c:	2347      	movs	r3, #71	; 0x47
    a88e:	18fb      	adds	r3, r7, r3
    a890:	3201      	adds	r2, #1
    a892:	701a      	strb	r2, [r3, #0]
    a894:	2347      	movs	r3, #71	; 0x47
    a896:	18fb      	adds	r3, r7, r3
    a898:	781b      	ldrb	r3, [r3, #0]
    a89a:	2b03      	cmp	r3, #3
    a89c:	d9cd      	bls.n	a83a <_spi_set_config+0x6a>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    a89e:	683b      	ldr	r3, [r7, #0]
    a8a0:	781a      	ldrb	r2, [r3, #0]
    a8a2:	687b      	ldr	r3, [r7, #4]
    a8a4:	715a      	strb	r2, [r3, #5]
	module->character_size   = config->character_size;
    a8a6:	683b      	ldr	r3, [r7, #0]
    a8a8:	7c1a      	ldrb	r2, [r3, #16]
    a8aa:	687b      	ldr	r3, [r7, #4]
    a8ac:	719a      	strb	r2, [r3, #6]
	module->receiver_enabled = config->receiver_enable;
    a8ae:	683b      	ldr	r3, [r7, #0]
    a8b0:	7c9a      	ldrb	r2, [r3, #18]
    a8b2:	687b      	ldr	r3, [r7, #4]
    a8b4:	71da      	strb	r2, [r3, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    a8b6:	683b      	ldr	r3, [r7, #0]
    a8b8:	7d1a      	ldrb	r2, [r3, #20]
    a8ba:	687b      	ldr	r3, [r7, #4]
    a8bc:	721a      	strb	r2, [r3, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    a8be:	230a      	movs	r3, #10
    a8c0:	18fb      	adds	r3, r7, r3
    a8c2:	2200      	movs	r2, #0
    a8c4:	801a      	strh	r2, [r3, #0]
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    a8c6:	2300      	movs	r3, #0
    a8c8:	63fb      	str	r3, [r7, #60]	; 0x3c
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    a8ca:	2300      	movs	r3, #0
    a8cc:	63bb      	str	r3, [r7, #56]	; 0x38

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    a8ce:	683b      	ldr	r3, [r7, #0]
    a8d0:	781b      	ldrb	r3, [r3, #0]
    a8d2:	2b01      	cmp	r3, #1
    a8d4:	d129      	bne.n	a92a <_spi_set_config+0x15a>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    a8d6:	687b      	ldr	r3, [r7, #4]
    a8d8:	681b      	ldr	r3, [r3, #0]
    a8da:	0018      	movs	r0, r3
    a8dc:	4b3c      	ldr	r3, [pc, #240]	; (a9d0 <_spi_set_config+0x200>)
    a8de:	4798      	blx	r3
    a8e0:	0003      	movs	r3, r0
    a8e2:	62fb      	str	r3, [r7, #44]	; 0x2c
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    a8e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    a8e6:	3314      	adds	r3, #20
    a8e8:	62bb      	str	r3, [r7, #40]	; 0x28
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    a8ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
    a8ec:	b2db      	uxtb	r3, r3
    a8ee:	0018      	movs	r0, r3
    a8f0:	4b38      	ldr	r3, [pc, #224]	; (a9d4 <_spi_set_config+0x204>)
    a8f2:	4798      	blx	r3
    a8f4:	0003      	movs	r3, r0
    a8f6:	627b      	str	r3, [r7, #36]	; 0x24

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    a8f8:	683b      	ldr	r3, [r7, #0]
    a8fa:	699b      	ldr	r3, [r3, #24]
    a8fc:	2223      	movs	r2, #35	; 0x23
    a8fe:	18bc      	adds	r4, r7, r2
    a900:	220a      	movs	r2, #10
    a902:	18ba      	adds	r2, r7, r2
    a904:	6a79      	ldr	r1, [r7, #36]	; 0x24
    a906:	0018      	movs	r0, r3
    a908:	4b33      	ldr	r3, [pc, #204]	; (a9d8 <_spi_set_config+0x208>)
    a90a:	4798      	blx	r3
    a90c:	0003      	movs	r3, r0
    a90e:	7023      	strb	r3, [r4, #0]
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    a910:	2323      	movs	r3, #35	; 0x23
    a912:	18fb      	adds	r3, r7, r3
    a914:	781b      	ldrb	r3, [r3, #0]
    a916:	2b00      	cmp	r3, #0
    a918:	d001      	beq.n	a91e <_spi_set_config+0x14e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    a91a:	2317      	movs	r3, #23
    a91c:	e04e      	b.n	a9bc <_spi_set_config+0x1ec>
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    a91e:	230a      	movs	r3, #10
    a920:	18fb      	adds	r3, r7, r3
    a922:	881b      	ldrh	r3, [r3, #0]
    a924:	b2da      	uxtb	r2, r3
    a926:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    a928:	731a      	strb	r2, [r3, #12]
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    a92a:	683b      	ldr	r3, [r7, #0]
    a92c:	685b      	ldr	r3, [r3, #4]
    a92e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    a930:	4313      	orrs	r3, r2
    a932:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    a934:	683b      	ldr	r3, [r7, #0]
    a936:	689b      	ldr	r3, [r3, #8]
    a938:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    a93a:	4313      	orrs	r3, r2
    a93c:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    a93e:	683b      	ldr	r3, [r7, #0]
    a940:	68db      	ldr	r3, [r3, #12]
    a942:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    a944:	4313      	orrs	r3, r2
    a946:	63fb      	str	r3, [r7, #60]	; 0x3c

	/* Set SPI character size */
	ctrlb |= config->character_size;
    a948:	683b      	ldr	r3, [r7, #0]
    a94a:	7c1b      	ldrb	r3, [r3, #16]
    a94c:	001a      	movs	r2, r3
    a94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a950:	4313      	orrs	r3, r2
    a952:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    a954:	683b      	ldr	r3, [r7, #0]
    a956:	7c5b      	ldrb	r3, [r3, #17]
    a958:	2b00      	cmp	r3, #0
    a95a:	d103      	bne.n	a964 <_spi_set_config+0x194>
    a95c:	4b1f      	ldr	r3, [pc, #124]	; (a9dc <_spi_set_config+0x20c>)
    a95e:	4798      	blx	r3
    a960:	1e03      	subs	r3, r0, #0
    a962:	d003      	beq.n	a96c <_spi_set_config+0x19c>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    a964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a966:	2280      	movs	r2, #128	; 0x80
    a968:	4313      	orrs	r3, r2
    a96a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	if (config->receiver_enable) {
    a96c:	683b      	ldr	r3, [r7, #0]
    a96e:	7c9b      	ldrb	r3, [r3, #18]
    a970:	2b00      	cmp	r3, #0
    a972:	d004      	beq.n	a97e <_spi_set_config+0x1ae>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    a974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a976:	2280      	movs	r2, #128	; 0x80
    a978:	0292      	lsls	r2, r2, #10
    a97a:	4313      	orrs	r3, r2
    a97c:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    a97e:	683b      	ldr	r3, [r7, #0]
    a980:	7cdb      	ldrb	r3, [r3, #19]
    a982:	2b00      	cmp	r3, #0
    a984:	d004      	beq.n	a990 <_spi_set_config+0x1c0>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    a986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a988:	2280      	movs	r2, #128	; 0x80
    a98a:	0092      	lsls	r2, r2, #2
    a98c:	4313      	orrs	r3, r2
    a98e:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    a990:	683b      	ldr	r3, [r7, #0]
    a992:	7d1b      	ldrb	r3, [r3, #20]
    a994:	2b00      	cmp	r3, #0
    a996:	d004      	beq.n	a9a2 <_spi_set_config+0x1d2>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    a998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a99a:	2280      	movs	r2, #128	; 0x80
    a99c:	0192      	lsls	r2, r2, #6
    a99e:	4313      	orrs	r3, r2
    a9a0:	63bb      	str	r3, [r7, #56]	; 0x38
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    a9a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    a9a4:	681a      	ldr	r2, [r3, #0]
    a9a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    a9a8:	431a      	orrs	r2, r3
    a9aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    a9ac:	601a      	str	r2, [r3, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    a9ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    a9b0:	685a      	ldr	r2, [r3, #4]
    a9b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    a9b4:	431a      	orrs	r2, r3
    a9b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    a9b8:	605a      	str	r2, [r3, #4]

	return STATUS_OK;
    a9ba:	2300      	movs	r3, #0
}
    a9bc:	0018      	movs	r0, r3
    a9be:	46bd      	mov	sp, r7
    a9c0:	b013      	add	sp, #76	; 0x4c
    a9c2:	bd90      	pop	{r4, r7, pc}
    a9c4:	0000a51d 	.word	0x0000a51d
    a9c8:	0000a1b5 	.word	0x0000a1b5
    a9cc:	0000cc69 	.word	0x0000cc69
    a9d0:	0000a371 	.word	0x0000a371
    a9d4:	0000caa1 	.word	0x0000caa1
    a9d8:	00009ec1 	.word	0x00009ec1
    a9dc:	0000a691 	.word	0x0000a691

0000a9e0 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    a9e0:	b590      	push	{r4, r7, lr}
    a9e2:	b08b      	sub	sp, #44	; 0x2c
    a9e4:	af00      	add	r7, sp, #0
    a9e6:	60f8      	str	r0, [r7, #12]
    a9e8:	60b9      	str	r1, [r7, #8]
    a9ea:	607a      	str	r2, [r7, #4]
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    a9ec:	68fb      	ldr	r3, [r7, #12]
    a9ee:	68ba      	ldr	r2, [r7, #8]
    a9f0:	601a      	str	r2, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);
    a9f2:	68fb      	ldr	r3, [r7, #12]
    a9f4:	681b      	ldr	r3, [r3, #0]
    a9f6:	623b      	str	r3, [r7, #32]

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    a9f8:	6a3b      	ldr	r3, [r7, #32]
    a9fa:	681b      	ldr	r3, [r3, #0]
    a9fc:	2202      	movs	r2, #2
    a9fe:	4013      	ands	r3, r2
    aa00:	d001      	beq.n	aa06 <spi_init+0x26>
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    aa02:	231c      	movs	r3, #28
    aa04:	e09c      	b.n	ab40 <spi_init+0x160>
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    aa06:	6a3b      	ldr	r3, [r7, #32]
    aa08:	681b      	ldr	r3, [r3, #0]
    aa0a:	2201      	movs	r2, #1
    aa0c:	4013      	ands	r3, r2
    aa0e:	d001      	beq.n	aa14 <spi_init+0x34>
		return STATUS_BUSY;
    aa10:	2305      	movs	r3, #5
    aa12:	e095      	b.n	ab40 <spi_init+0x160>
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    aa14:	68fb      	ldr	r3, [r7, #12]
    aa16:	681b      	ldr	r3, [r3, #0]
    aa18:	0018      	movs	r0, r3
    aa1a:	4b4b      	ldr	r3, [pc, #300]	; (ab48 <spi_init+0x168>)
    aa1c:	4798      	blx	r3
    aa1e:	0003      	movs	r3, r0
    aa20:	61fb      	str	r3, [r7, #28]
	}
#elif (SAMC20) || (SAML22)
	pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    aa22:	69fb      	ldr	r3, [r7, #28]
    aa24:	3302      	adds	r3, #2
    aa26:	61bb      	str	r3, [r7, #24]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    aa28:	69fb      	ldr	r3, [r7, #28]
    aa2a:	3314      	adds	r3, #20
    aa2c:	617b      	str	r3, [r7, #20]
#  endif
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    aa2e:	2201      	movs	r2, #1
    aa30:	69bb      	ldr	r3, [r7, #24]
    aa32:	409a      	lsls	r2, r3
    aa34:	0013      	movs	r3, r2
    aa36:	0019      	movs	r1, r3
    aa38:	2002      	movs	r0, #2
    aa3a:	4b44      	ldr	r3, [pc, #272]	; (ab4c <spi_init+0x16c>)
    aa3c:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    aa3e:	2310      	movs	r3, #16
    aa40:	18fb      	adds	r3, r7, r3
    aa42:	0018      	movs	r0, r3
    aa44:	4b42      	ldr	r3, [pc, #264]	; (ab50 <spi_init+0x170>)
    aa46:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    aa48:	687b      	ldr	r3, [r7, #4]
    aa4a:	2224      	movs	r2, #36	; 0x24
    aa4c:	5c9a      	ldrb	r2, [r3, r2]
    aa4e:	2310      	movs	r3, #16
    aa50:	18fb      	adds	r3, r7, r3
    aa52:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    aa54:	697b      	ldr	r3, [r7, #20]
    aa56:	b2db      	uxtb	r3, r3
    aa58:	2210      	movs	r2, #16
    aa5a:	18ba      	adds	r2, r7, r2
    aa5c:	0011      	movs	r1, r2
    aa5e:	0018      	movs	r0, r3
    aa60:	4b3c      	ldr	r3, [pc, #240]	; (ab54 <spi_init+0x174>)
    aa62:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    aa64:	697b      	ldr	r3, [r7, #20]
    aa66:	b2db      	uxtb	r3, r3
    aa68:	0018      	movs	r0, r3
    aa6a:	4b3b      	ldr	r3, [pc, #236]	; (ab58 <spi_init+0x178>)
    aa6c:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    aa6e:	687b      	ldr	r3, [r7, #4]
    aa70:	2224      	movs	r2, #36	; 0x24
    aa72:	5c9b      	ldrb	r3, [r3, r2]
    aa74:	2100      	movs	r1, #0
    aa76:	0018      	movs	r0, r3
    aa78:	4b38      	ldr	r3, [pc, #224]	; (ab5c <spi_init+0x17c>)
    aa7a:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    aa7c:	687b      	ldr	r3, [r7, #4]
    aa7e:	781b      	ldrb	r3, [r3, #0]
    aa80:	2b01      	cmp	r3, #1
    aa82:	d105      	bne.n	aa90 <spi_init+0xb0>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    aa84:	6a3b      	ldr	r3, [r7, #32]
    aa86:	681b      	ldr	r3, [r3, #0]
    aa88:	220c      	movs	r2, #12
    aa8a:	431a      	orrs	r2, r3
    aa8c:	6a3b      	ldr	r3, [r7, #32]
    aa8e:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    aa90:	2327      	movs	r3, #39	; 0x27
    aa92:	18fb      	adds	r3, r7, r3
    aa94:	2200      	movs	r2, #0
    aa96:	701a      	strb	r2, [r3, #0]
    aa98:	e010      	b.n	aabc <spi_init+0xdc>
		module->callback[i]        = NULL;
    aa9a:	2327      	movs	r3, #39	; 0x27
    aa9c:	18fb      	adds	r3, r7, r3
    aa9e:	781b      	ldrb	r3, [r3, #0]
    aaa0:	68fa      	ldr	r2, [r7, #12]
    aaa2:	3302      	adds	r3, #2
    aaa4:	009b      	lsls	r3, r3, #2
    aaa6:	18d3      	adds	r3, r2, r3
    aaa8:	3304      	adds	r3, #4
    aaaa:	2200      	movs	r2, #0
    aaac:	601a      	str	r2, [r3, #0]
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    aaae:	2327      	movs	r3, #39	; 0x27
    aab0:	18fb      	adds	r3, r7, r3
    aab2:	781a      	ldrb	r2, [r3, #0]
    aab4:	2327      	movs	r3, #39	; 0x27
    aab6:	18fb      	adds	r3, r7, r3
    aab8:	3201      	adds	r2, #1
    aaba:	701a      	strb	r2, [r3, #0]
    aabc:	2327      	movs	r3, #39	; 0x27
    aabe:	18fb      	adds	r3, r7, r3
    aac0:	781b      	ldrb	r3, [r3, #0]
    aac2:	2b06      	cmp	r3, #6
    aac4:	d9e9      	bls.n	aa9a <spi_init+0xba>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    aac6:	68fb      	ldr	r3, [r7, #12]
    aac8:	2200      	movs	r2, #0
    aaca:	62da      	str	r2, [r3, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    aacc:	68fb      	ldr	r3, [r7, #12]
    aace:	2200      	movs	r2, #0
    aad0:	629a      	str	r2, [r3, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    aad2:	68fb      	ldr	r3, [r7, #12]
    aad4:	2200      	movs	r2, #0
    aad6:	869a      	strh	r2, [r3, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    aad8:	68fb      	ldr	r3, [r7, #12]
    aada:	2200      	movs	r2, #0
    aadc:	861a      	strh	r2, [r3, #48]	; 0x30
	module->registered_callback        = 0x00;
    aade:	68fb      	ldr	r3, [r7, #12]
    aae0:	2236      	movs	r2, #54	; 0x36
    aae2:	2100      	movs	r1, #0
    aae4:	5499      	strb	r1, [r3, r2]
	module->enabled_callback           = 0x00;
    aae6:	68fb      	ldr	r3, [r7, #12]
    aae8:	2237      	movs	r2, #55	; 0x37
    aaea:	2100      	movs	r1, #0
    aaec:	5499      	strb	r1, [r3, r2]
	module->status                     = STATUS_OK;
    aaee:	68fb      	ldr	r3, [r7, #12]
    aaf0:	2238      	movs	r2, #56	; 0x38
    aaf2:	2100      	movs	r1, #0
    aaf4:	5499      	strb	r1, [r3, r2]
	module->dir                        = SPI_DIRECTION_IDLE;
    aaf6:	68fb      	ldr	r3, [r7, #12]
    aaf8:	2203      	movs	r2, #3
    aafa:	725a      	strb	r2, [r3, #9]
	module->locked                     = false;
    aafc:	68fb      	ldr	r3, [r7, #12]
    aafe:	2200      	movs	r2, #0
    ab00:	711a      	strb	r2, [r3, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    ab02:	68fb      	ldr	r3, [r7, #12]
    ab04:	681b      	ldr	r3, [r3, #0]
    ab06:	2213      	movs	r2, #19
    ab08:	18bc      	adds	r4, r7, r2
    ab0a:	0018      	movs	r0, r3
    ab0c:	4b0e      	ldr	r3, [pc, #56]	; (ab48 <spi_init+0x168>)
    ab0e:	4798      	blx	r3
    ab10:	0003      	movs	r3, r0
    ab12:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    ab14:	4a12      	ldr	r2, [pc, #72]	; (ab60 <spi_init+0x180>)
    ab16:	2313      	movs	r3, #19
    ab18:	18fb      	adds	r3, r7, r3
    ab1a:	781b      	ldrb	r3, [r3, #0]
    ab1c:	0011      	movs	r1, r2
    ab1e:	0018      	movs	r0, r3
    ab20:	4b10      	ldr	r3, [pc, #64]	; (ab64 <spi_init+0x184>)
    ab22:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    ab24:	2313      	movs	r3, #19
    ab26:	18fb      	adds	r3, r7, r3
    ab28:	781a      	ldrb	r2, [r3, #0]
    ab2a:	4b0f      	ldr	r3, [pc, #60]	; (ab68 <spi_init+0x188>)
    ab2c:	0092      	lsls	r2, r2, #2
    ab2e:	68f9      	ldr	r1, [r7, #12]
    ab30:	50d1      	str	r1, [r2, r3]
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
    ab32:	687a      	ldr	r2, [r7, #4]
    ab34:	68fb      	ldr	r3, [r7, #12]
    ab36:	0011      	movs	r1, r2
    ab38:	0018      	movs	r0, r3
    ab3a:	4b0c      	ldr	r3, [pc, #48]	; (ab6c <spi_init+0x18c>)
    ab3c:	4798      	blx	r3
    ab3e:	0003      	movs	r3, r0
}
    ab40:	0018      	movs	r0, r3
    ab42:	46bd      	mov	sp, r7
    ab44:	b00b      	add	sp, #44	; 0x2c
    ab46:	bd90      	pop	{r4, r7, pc}
    ab48:	0000a371 	.word	0x0000a371
    ab4c:	0000a635 	.word	0x0000a635
    ab50:	0000a61d 	.word	0x0000a61d
    ab54:	0000c97d 	.word	0x0000c97d
    ab58:	0000c9c1 	.word	0x0000c9c1
    ab5c:	0000a129 	.word	0x0000a129
    ab60:	0000aeed 	.word	0x0000aeed
    ab64:	0000a3d5 	.word	0x0000a3d5
    ab68:	200047a4 	.word	0x200047a4
    ab6c:	0000a7d1 	.word	0x0000a7d1

0000ab70 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    ab70:	b590      	push	{r4, r7, lr}
    ab72:	b087      	sub	sp, #28
    ab74:	af00      	add	r7, sp, #0
    ab76:	60f8      	str	r0, [r7, #12]
    ab78:	60b9      	str	r1, [r7, #8]
    ab7a:	0019      	movs	r1, r3
    ab7c:	1dbb      	adds	r3, r7, #6
    ab7e:	801a      	strh	r2, [r3, #0]
    ab80:	1d3b      	adds	r3, r7, #4
    ab82:	1c0a      	adds	r2, r1, #0
    ab84:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    ab86:	68fb      	ldr	r3, [r7, #12]
    ab88:	2238      	movs	r2, #56	; 0x38
    ab8a:	5c9b      	ldrb	r3, [r3, r2]
    ab8c:	b2db      	uxtb	r3, r3
    ab8e:	2b05      	cmp	r3, #5
    ab90:	d101      	bne.n	ab96 <spi_read_buffer_wait+0x26>
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
    ab92:	2305      	movs	r3, #5
    ab94:	e07a      	b.n	ac8c <spi_read_buffer_wait+0x11c>
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    ab96:	1dbb      	adds	r3, r7, #6
    ab98:	881b      	ldrh	r3, [r3, #0]
    ab9a:	2b00      	cmp	r3, #0
    ab9c:	d101      	bne.n	aba2 <spi_read_buffer_wait+0x32>
		return STATUS_ERR_INVALID_ARG;
    ab9e:	2317      	movs	r3, #23
    aba0:	e074      	b.n	ac8c <spi_read_buffer_wait+0x11c>
	}

	if (!(module->receiver_enabled)) {
    aba2:	68fb      	ldr	r3, [r7, #12]
    aba4:	79db      	ldrb	r3, [r3, #7]
    aba6:	2201      	movs	r2, #1
    aba8:	4053      	eors	r3, r2
    abaa:	b2db      	uxtb	r3, r3
    abac:	2b00      	cmp	r3, #0
    abae:	d001      	beq.n	abb4 <spi_read_buffer_wait+0x44>
		return STATUS_ERR_DENIED;
    abb0:	231c      	movs	r3, #28
    abb2:	e06b      	b.n	ac8c <spi_read_buffer_wait+0x11c>
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
		/* Clear TX complete flag */
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;
    abb4:	2316      	movs	r3, #22
    abb6:	18fb      	adds	r3, r7, r3
    abb8:	2200      	movs	r2, #0
    abba:	801a      	strh	r2, [r3, #0]

	while (length--) {
    abbc:	e05e      	b.n	ac7c <spi_read_buffer_wait+0x10c>
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    abbe:	68fb      	ldr	r3, [r7, #12]
    abc0:	795b      	ldrb	r3, [r3, #5]
    abc2:	2b01      	cmp	r3, #1
    abc4:	d112      	bne.n	abec <spi_read_buffer_wait+0x7c>
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    abc6:	46c0      	nop			; (mov r8, r8)
    abc8:	68fb      	ldr	r3, [r7, #12]
    abca:	0018      	movs	r0, r3
    abcc:	4b31      	ldr	r3, [pc, #196]	; (ac94 <spi_read_buffer_wait+0x124>)
    abce:	4798      	blx	r3
    abd0:	0003      	movs	r3, r0
    abd2:	001a      	movs	r2, r3
    abd4:	2301      	movs	r3, #1
    abd6:	4053      	eors	r3, r2
    abd8:	b2db      	uxtb	r3, r3
    abda:	2b00      	cmp	r3, #0
    abdc:	d1f4      	bne.n	abc8 <spi_read_buffer_wait+0x58>
			}

			/* Send dummy SPI character to read in master mode */
			spi_write(module, dummy);
    abde:	1d3b      	adds	r3, r7, #4
    abe0:	881a      	ldrh	r2, [r3, #0]
    abe2:	68fb      	ldr	r3, [r7, #12]
    abe4:	0011      	movs	r1, r2
    abe6:	0018      	movs	r0, r3
    abe8:	4b2b      	ldr	r3, [pc, #172]	; (ac98 <spi_read_buffer_wait+0x128>)
    abea:	4798      	blx	r3
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    abec:	46c0      	nop			; (mov r8, r8)
    abee:	68fb      	ldr	r3, [r7, #12]
    abf0:	0018      	movs	r0, r3
    abf2:	4b2a      	ldr	r3, [pc, #168]	; (ac9c <spi_read_buffer_wait+0x12c>)
    abf4:	4798      	blx	r3
    abf6:	0003      	movs	r3, r0
    abf8:	001a      	movs	r2, r3
    abfa:	2301      	movs	r3, #1
    abfc:	4053      	eors	r3, r2
    abfe:	b2db      	uxtb	r3, r3
    ac00:	2b00      	cmp	r3, #0
    ac02:	d1f4      	bne.n	abee <spi_read_buffer_wait+0x7e>
		}

		uint16_t received_data = 0;
    ac04:	2312      	movs	r3, #18
    ac06:	18fb      	adds	r3, r7, r3
    ac08:	2200      	movs	r2, #0
    ac0a:	801a      	strh	r2, [r3, #0]
		enum status_code retval = spi_read(module, &received_data);
    ac0c:	2315      	movs	r3, #21
    ac0e:	18fc      	adds	r4, r7, r3
    ac10:	2312      	movs	r3, #18
    ac12:	18fa      	adds	r2, r7, r3
    ac14:	68fb      	ldr	r3, [r7, #12]
    ac16:	0011      	movs	r1, r2
    ac18:	0018      	movs	r0, r3
    ac1a:	4b21      	ldr	r3, [pc, #132]	; (aca0 <spi_read_buffer_wait+0x130>)
    ac1c:	4798      	blx	r3
    ac1e:	0003      	movs	r3, r0
    ac20:	7023      	strb	r3, [r4, #0]

		if (retval != STATUS_OK) {
    ac22:	2315      	movs	r3, #21
    ac24:	18fb      	adds	r3, r7, r3
    ac26:	781b      	ldrb	r3, [r3, #0]
    ac28:	2b00      	cmp	r3, #0
    ac2a:	d003      	beq.n	ac34 <spi_read_buffer_wait+0xc4>
			/* Overflow, abort */
			return retval;
    ac2c:	2315      	movs	r3, #21
    ac2e:	18fb      	adds	r3, r7, r3
    ac30:	781b      	ldrb	r3, [r3, #0]
    ac32:	e02b      	b.n	ac8c <spi_read_buffer_wait+0x11c>
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    ac34:	2316      	movs	r3, #22
    ac36:	18fb      	adds	r3, r7, r3
    ac38:	881b      	ldrh	r3, [r3, #0]
    ac3a:	2216      	movs	r2, #22
    ac3c:	18ba      	adds	r2, r7, r2
    ac3e:	1c59      	adds	r1, r3, #1
    ac40:	8011      	strh	r1, [r2, #0]
    ac42:	001a      	movs	r2, r3
    ac44:	68bb      	ldr	r3, [r7, #8]
    ac46:	189b      	adds	r3, r3, r2
    ac48:	2212      	movs	r2, #18
    ac4a:	18ba      	adds	r2, r7, r2
    ac4c:	8812      	ldrh	r2, [r2, #0]
    ac4e:	b2d2      	uxtb	r2, r2
    ac50:	701a      	strb	r2, [r3, #0]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    ac52:	68fb      	ldr	r3, [r7, #12]
    ac54:	799b      	ldrb	r3, [r3, #6]
    ac56:	2b01      	cmp	r3, #1
    ac58:	d110      	bne.n	ac7c <spi_read_buffer_wait+0x10c>
			rx_data[rx_pos++] = (received_data >> 8);
    ac5a:	2316      	movs	r3, #22
    ac5c:	18fb      	adds	r3, r7, r3
    ac5e:	881b      	ldrh	r3, [r3, #0]
    ac60:	2216      	movs	r2, #22
    ac62:	18ba      	adds	r2, r7, r2
    ac64:	1c59      	adds	r1, r3, #1
    ac66:	8011      	strh	r1, [r2, #0]
    ac68:	001a      	movs	r2, r3
    ac6a:	68bb      	ldr	r3, [r7, #8]
    ac6c:	189b      	adds	r3, r3, r2
    ac6e:	2212      	movs	r2, #18
    ac70:	18ba      	adds	r2, r7, r2
    ac72:	8812      	ldrh	r2, [r2, #0]
    ac74:	0a12      	lsrs	r2, r2, #8
    ac76:	b292      	uxth	r2, r2
    ac78:	b2d2      	uxtb	r2, r2
    ac7a:	701a      	strb	r2, [r3, #0]
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    ac7c:	1dbb      	adds	r3, r7, #6
    ac7e:	881b      	ldrh	r3, [r3, #0]
    ac80:	1dba      	adds	r2, r7, #6
    ac82:	1e59      	subs	r1, r3, #1
    ac84:	8011      	strh	r1, [r2, #0]
    ac86:	2b00      	cmp	r3, #0
    ac88:	d199      	bne.n	abbe <spi_read_buffer_wait+0x4e>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    ac8a:	2300      	movs	r3, #0
}
    ac8c:	0018      	movs	r0, r3
    ac8e:	46bd      	mov	sp, r7
    ac90:	b007      	add	sp, #28
    ac92:	bd90      	pop	{r4, r7, pc}
    ac94:	0000a6b1 	.word	0x0000a6b1
    ac98:	0000a701 	.word	0x0000a701
    ac9c:	0000a6d9 	.word	0x0000a6d9
    aca0:	0000a749 	.word	0x0000a749

0000aca4 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    aca4:	b580      	push	{r7, lr}
    aca6:	b086      	sub	sp, #24
    aca8:	af00      	add	r7, sp, #0
    acaa:	60f8      	str	r0, [r7, #12]
    acac:	60b9      	str	r1, [r7, #8]
    acae:	1dfb      	adds	r3, r7, #7
    acb0:	701a      	strb	r2, [r3, #0]
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    acb2:	68fb      	ldr	r3, [r7, #12]
    acb4:	795b      	ldrb	r3, [r3, #5]
    acb6:	2b01      	cmp	r3, #1
    acb8:	d001      	beq.n	acbe <spi_select_slave+0x1a>
		return STATUS_ERR_UNSUPPORTED_DEV;
    acba:	2315      	movs	r3, #21
    acbc:	e05c      	b.n	ad78 <spi_select_slave+0xd4>
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    acbe:	68fb      	ldr	r3, [r7, #12]
    acc0:	7a1b      	ldrb	r3, [r3, #8]
    acc2:	2201      	movs	r2, #1
    acc4:	4053      	eors	r3, r2
    acc6:	b2db      	uxtb	r3, r3
    acc8:	2b00      	cmp	r3, #0
    acca:	d054      	beq.n	ad76 <spi_select_slave+0xd2>
#  endif
	{
		if (select) {
    accc:	1dfb      	adds	r3, r7, #7
    acce:	781b      	ldrb	r3, [r3, #0]
    acd0:	2b00      	cmp	r3, #0
    acd2:	d04a      	beq.n	ad6a <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    acd4:	68bb      	ldr	r3, [r7, #8]
    acd6:	785b      	ldrb	r3, [r3, #1]
    acd8:	2b00      	cmp	r3, #0
    acda:	d03f      	beq.n	ad5c <spi_select_slave+0xb8>
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    acdc:	68fb      	ldr	r3, [r7, #12]
    acde:	0018      	movs	r0, r3
    ace0:	4b27      	ldr	r3, [pc, #156]	; (ad80 <spi_select_slave+0xdc>)
    ace2:	4798      	blx	r3
    ace4:	0003      	movs	r3, r0
    ace6:	001a      	movs	r2, r3
    ace8:	2301      	movs	r3, #1
    acea:	4053      	eors	r3, r2
    acec:	b2db      	uxtb	r3, r3
    acee:	2b00      	cmp	r3, #0
    acf0:	d007      	beq.n	ad02 <spi_select_slave+0x5e>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    acf2:	68bb      	ldr	r3, [r7, #8]
    acf4:	781b      	ldrb	r3, [r3, #0]
    acf6:	2101      	movs	r1, #1
    acf8:	0018      	movs	r0, r3
    acfa:	4b22      	ldr	r3, [pc, #136]	; (ad84 <spi_select_slave+0xe0>)
    acfc:	4798      	blx	r3
					return STATUS_BUSY;
    acfe:	2305      	movs	r3, #5
    ad00:	e03a      	b.n	ad78 <spi_select_slave+0xd4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    ad02:	68bb      	ldr	r3, [r7, #8]
    ad04:	781b      	ldrb	r3, [r3, #0]
    ad06:	2100      	movs	r1, #0
    ad08:	0018      	movs	r0, r3
    ad0a:	4b1e      	ldr	r3, [pc, #120]	; (ad84 <spi_select_slave+0xe0>)
    ad0c:	4798      	blx	r3

				/* Write address to slave */
				spi_write(module, slave->address);
    ad0e:	68bb      	ldr	r3, [r7, #8]
    ad10:	789b      	ldrb	r3, [r3, #2]
    ad12:	b29a      	uxth	r2, r3
    ad14:	68fb      	ldr	r3, [r7, #12]
    ad16:	0011      	movs	r1, r2
    ad18:	0018      	movs	r0, r3
    ad1a:	4b1b      	ldr	r3, [pc, #108]	; (ad88 <spi_select_slave+0xe4>)
    ad1c:	4798      	blx	r3

				if (!(module->receiver_enabled)) {
    ad1e:	68fb      	ldr	r3, [r7, #12]
    ad20:	79db      	ldrb	r3, [r3, #7]
    ad22:	2201      	movs	r2, #1
    ad24:	4053      	eors	r3, r2
    ad26:	b2db      	uxtb	r3, r3
    ad28:	2b00      	cmp	r3, #0
    ad2a:	d024      	beq.n	ad76 <spi_select_slave+0xd2>
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    ad2c:	46c0      	nop			; (mov r8, r8)
    ad2e:	68fb      	ldr	r3, [r7, #12]
    ad30:	0018      	movs	r0, r3
    ad32:	4b16      	ldr	r3, [pc, #88]	; (ad8c <spi_select_slave+0xe8>)
    ad34:	4798      	blx	r3
    ad36:	0003      	movs	r3, r0
    ad38:	001a      	movs	r2, r3
    ad3a:	2301      	movs	r3, #1
    ad3c:	4053      	eors	r3, r2
    ad3e:	b2db      	uxtb	r3, r3
    ad40:	2b00      	cmp	r3, #0
    ad42:	d1f4      	bne.n	ad2e <spi_select_slave+0x8a>
					}
					uint16_t flush = 0;
    ad44:	2316      	movs	r3, #22
    ad46:	18fb      	adds	r3, r7, r3
    ad48:	2200      	movs	r2, #0
    ad4a:	801a      	strh	r2, [r3, #0]
					spi_read(module, &flush);
    ad4c:	2316      	movs	r3, #22
    ad4e:	18fa      	adds	r2, r7, r3
    ad50:	68fb      	ldr	r3, [r7, #12]
    ad52:	0011      	movs	r1, r2
    ad54:	0018      	movs	r0, r3
    ad56:	4b0e      	ldr	r3, [pc, #56]	; (ad90 <spi_select_slave+0xec>)
    ad58:	4798      	blx	r3
    ad5a:	e00c      	b.n	ad76 <spi_select_slave+0xd2>
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    ad5c:	68bb      	ldr	r3, [r7, #8]
    ad5e:	781b      	ldrb	r3, [r3, #0]
    ad60:	2100      	movs	r1, #0
    ad62:	0018      	movs	r0, r3
    ad64:	4b07      	ldr	r3, [pc, #28]	; (ad84 <spi_select_slave+0xe0>)
    ad66:	4798      	blx	r3
    ad68:	e005      	b.n	ad76 <spi_select_slave+0xd2>
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    ad6a:	68bb      	ldr	r3, [r7, #8]
    ad6c:	781b      	ldrb	r3, [r3, #0]
    ad6e:	2101      	movs	r1, #1
    ad70:	0018      	movs	r0, r3
    ad72:	4b04      	ldr	r3, [pc, #16]	; (ad84 <spi_select_slave+0xe0>)
    ad74:	4798      	blx	r3
		}
	}
	return STATUS_OK;
    ad76:	2300      	movs	r3, #0
}
    ad78:	0018      	movs	r0, r3
    ad7a:	46bd      	mov	sp, r7
    ad7c:	b006      	add	sp, #24
    ad7e:	bd80      	pop	{r7, pc}
    ad80:	0000a6b1 	.word	0x0000a6b1
    ad84:	0000a5c9 	.word	0x0000a5c9
    ad88:	0000a701 	.word	0x0000a701
    ad8c:	0000a6d9 	.word	0x0000a6d9
    ad90:	0000a749 	.word	0x0000a749

0000ad94 <_spi_write>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write(
		struct spi_module *const module)
{
    ad94:	b580      	push	{r7, lr}
    ad96:	b084      	sub	sp, #16
    ad98:	af00      	add	r7, sp, #0
    ad9a:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    ad9c:	687b      	ldr	r3, [r7, #4]
    ad9e:	681b      	ldr	r3, [r3, #0]
    ada0:	60bb      	str	r3, [r7, #8]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    ada2:	687b      	ldr	r3, [r7, #4]
    ada4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    ada6:	781b      	ldrb	r3, [r3, #0]
    ada8:	b2da      	uxtb	r2, r3
    adaa:	230e      	movs	r3, #14
    adac:	18fb      	adds	r3, r7, r3
    adae:	801a      	strh	r2, [r3, #0]
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    adb0:	687b      	ldr	r3, [r7, #4]
    adb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    adb4:	1c5a      	adds	r2, r3, #1
    adb6:	687b      	ldr	r3, [r7, #4]
    adb8:	62da      	str	r2, [r3, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    adba:	687b      	ldr	r3, [r7, #4]
    adbc:	799b      	ldrb	r3, [r3, #6]
    adbe:	2b01      	cmp	r3, #1
    adc0:	d113      	bne.n	adea <_spi_write+0x56>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    adc2:	687b      	ldr	r3, [r7, #4]
    adc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    adc6:	781b      	ldrb	r3, [r3, #0]
    adc8:	b2db      	uxtb	r3, r3
    adca:	021b      	lsls	r3, r3, #8
    adcc:	b21a      	sxth	r2, r3
    adce:	230e      	movs	r3, #14
    add0:	18fb      	adds	r3, r7, r3
    add2:	2100      	movs	r1, #0
    add4:	5e5b      	ldrsh	r3, [r3, r1]
    add6:	4313      	orrs	r3, r2
    add8:	b21a      	sxth	r2, r3
    adda:	230e      	movs	r3, #14
    addc:	18fb      	adds	r3, r7, r3
    adde:	801a      	strh	r2, [r3, #0]
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    ade0:	687b      	ldr	r3, [r7, #4]
    ade2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    ade4:	1c5a      	adds	r2, r3, #1
    ade6:	687b      	ldr	r3, [r7, #4]
    ade8:	62da      	str	r2, [r3, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    adea:	230e      	movs	r3, #14
    adec:	18fb      	adds	r3, r7, r3
    adee:	881b      	ldrh	r3, [r3, #0]
    adf0:	05db      	lsls	r3, r3, #23
    adf2:	0dda      	lsrs	r2, r3, #23
    adf4:	68bb      	ldr	r3, [r7, #8]
    adf6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    adf8:	687b      	ldr	r3, [r7, #4]
    adfa:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    adfc:	b29b      	uxth	r3, r3
    adfe:	3b01      	subs	r3, #1
    ae00:	b29a      	uxth	r2, r3
    ae02:	687b      	ldr	r3, [r7, #4]
    ae04:	869a      	strh	r2, [r3, #52]	; 0x34
}
    ae06:	46c0      	nop			; (mov r8, r8)
    ae08:	46bd      	mov	sp, r7
    ae0a:	b004      	add	sp, #16
    ae0c:	bd80      	pop	{r7, pc}
    ae0e:	46c0      	nop			; (mov r8, r8)

0000ae10 <_spi_write_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_write_dummy(
		struct spi_module *const module)
{
    ae10:	b580      	push	{r7, lr}
    ae12:	b084      	sub	sp, #16
    ae14:	af00      	add	r7, sp, #0
    ae16:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    ae18:	687b      	ldr	r3, [r7, #4]
    ae1a:	681b      	ldr	r3, [r3, #0]
    ae1c:	60fb      	str	r3, [r7, #12]

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    ae1e:	4b08      	ldr	r3, [pc, #32]	; (ae40 <_spi_write_dummy+0x30>)
    ae20:	881b      	ldrh	r3, [r3, #0]
    ae22:	001a      	movs	r2, r3
    ae24:	68fb      	ldr	r3, [r7, #12]
    ae26:	629a      	str	r2, [r3, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    ae28:	687b      	ldr	r3, [r7, #4]
    ae2a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    ae2c:	b29b      	uxth	r3, r3
    ae2e:	3b01      	subs	r3, #1
    ae30:	b29a      	uxth	r2, r3
    ae32:	687b      	ldr	r3, [r7, #4]
    ae34:	865a      	strh	r2, [r3, #50]	; 0x32
}
    ae36:	46c0      	nop			; (mov r8, r8)
    ae38:	46bd      	mov	sp, r7
    ae3a:	b004      	add	sp, #16
    ae3c:	bd80      	pop	{r7, pc}
    ae3e:	46c0      	nop			; (mov r8, r8)
    ae40:	200047bc 	.word	0x200047bc

0000ae44 <_spi_read_dummy>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
    ae44:	b580      	push	{r7, lr}
    ae46:	b084      	sub	sp, #16
    ae48:	af00      	add	r7, sp, #0
    ae4a:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    ae4c:	687b      	ldr	r3, [r7, #4]
    ae4e:	681b      	ldr	r3, [r3, #0]
    ae50:	60fb      	str	r3, [r7, #12]
	uint16_t flush = 0;
    ae52:	230a      	movs	r3, #10
    ae54:	18fb      	adds	r3, r7, r3
    ae56:	2200      	movs	r2, #0
    ae58:	801a      	strh	r2, [r3, #0]

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    ae5a:	68fb      	ldr	r3, [r7, #12]
    ae5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    ae5e:	230a      	movs	r3, #10
    ae60:	18fb      	adds	r3, r7, r3
    ae62:	801a      	strh	r2, [r3, #0]
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    ae64:	687b      	ldr	r3, [r7, #4]
    ae66:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    ae68:	b29b      	uxth	r3, r3
    ae6a:	3b01      	subs	r3, #1
    ae6c:	b29a      	uxth	r2, r3
    ae6e:	687b      	ldr	r3, [r7, #4]
    ae70:	865a      	strh	r2, [r3, #50]	; 0x32
}
    ae72:	46c0      	nop			; (mov r8, r8)
    ae74:	46bd      	mov	sp, r7
    ae76:	b004      	add	sp, #16
    ae78:	bd80      	pop	{r7, pc}
    ae7a:	46c0      	nop			; (mov r8, r8)

0000ae7c <_spi_read>:
 *
 * \param[in,out]  module  Pointer to SPI software instance struct
 */
static void _spi_read(
		struct spi_module *const module)
{
    ae7c:	b580      	push	{r7, lr}
    ae7e:	b084      	sub	sp, #16
    ae80:	af00      	add	r7, sp, #0
    ae82:	6078      	str	r0, [r7, #4]
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    ae84:	687b      	ldr	r3, [r7, #4]
    ae86:	681b      	ldr	r3, [r3, #0]
    ae88:	60fb      	str	r3, [r7, #12]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    ae8a:	68fb      	ldr	r3, [r7, #12]
    ae8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    ae8e:	b29a      	uxth	r2, r3
    ae90:	230a      	movs	r3, #10
    ae92:	18fb      	adds	r3, r7, r3
    ae94:	05d2      	lsls	r2, r2, #23
    ae96:	0dd2      	lsrs	r2, r2, #23
    ae98:	801a      	strh	r2, [r3, #0]

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    ae9a:	687b      	ldr	r3, [r7, #4]
    ae9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    ae9e:	220a      	movs	r2, #10
    aea0:	18ba      	adds	r2, r7, r2
    aea2:	8812      	ldrh	r2, [r2, #0]
    aea4:	b2d2      	uxtb	r2, r2
    aea6:	701a      	strb	r2, [r3, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    aea8:	687b      	ldr	r3, [r7, #4]
    aeaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    aeac:	1c5a      	adds	r2, r3, #1
    aeae:	687b      	ldr	r3, [r7, #4]
    aeb0:	629a      	str	r2, [r3, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    aeb2:	687b      	ldr	r3, [r7, #4]
    aeb4:	799b      	ldrb	r3, [r3, #6]
    aeb6:	2b01      	cmp	r3, #1
    aeb8:	d10d      	bne.n	aed6 <_spi_read+0x5a>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    aeba:	687b      	ldr	r3, [r7, #4]
    aebc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    aebe:	220a      	movs	r2, #10
    aec0:	18ba      	adds	r2, r7, r2
    aec2:	8812      	ldrh	r2, [r2, #0]
    aec4:	0a12      	lsrs	r2, r2, #8
    aec6:	b292      	uxth	r2, r2
    aec8:	b2d2      	uxtb	r2, r2
    aeca:	701a      	strb	r2, [r3, #0]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    aecc:	687b      	ldr	r3, [r7, #4]
    aece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    aed0:	1c5a      	adds	r2, r3, #1
    aed2:	687b      	ldr	r3, [r7, #4]
    aed4:	629a      	str	r2, [r3, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    aed6:	687b      	ldr	r3, [r7, #4]
    aed8:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    aeda:	b29b      	uxth	r3, r3
    aedc:	3b01      	subs	r3, #1
    aede:	b29a      	uxth	r2, r3
    aee0:	687b      	ldr	r3, [r7, #4]
    aee2:	861a      	strh	r2, [r3, #48]	; 0x30
}
    aee4:	46c0      	nop			; (mov r8, r8)
    aee6:	46bd      	mov	sp, r7
    aee8:	b004      	add	sp, #16
    aeea:	bd80      	pop	{r7, pc}

0000aeec <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    aeec:	b580      	push	{r7, lr}
    aeee:	b086      	sub	sp, #24
    aef0:	af00      	add	r7, sp, #0
    aef2:	0002      	movs	r2, r0
    aef4:	1dfb      	adds	r3, r7, #7
    aef6:	701a      	strb	r2, [r3, #0]
	/* Get device instance from the look-up table */
	struct spi_module *module
		= (struct spi_module *)_sercom_instances[instance];
    aef8:	1dfb      	adds	r3, r7, #7
    aefa:	781a      	ldrb	r2, [r3, #0]
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
	/* Get device instance from the look-up table */
	struct spi_module *module
    aefc:	4b96      	ldr	r3, [pc, #600]	; (b158 <_spi_interrupt_handler+0x26c>)
    aefe:	0092      	lsls	r2, r2, #2
    af00:	58d3      	ldr	r3, [r2, r3]
    af02:	617b      	str	r3, [r7, #20]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    af04:	697b      	ldr	r3, [r7, #20]
    af06:	681b      	ldr	r3, [r3, #0]
    af08:	613b      	str	r3, [r7, #16]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    af0a:	697b      	ldr	r3, [r7, #20]
    af0c:	2237      	movs	r2, #55	; 0x37
    af0e:	5c9a      	ldrb	r2, [r3, r2]
    af10:	697b      	ldr	r3, [r7, #20]
    af12:	2136      	movs	r1, #54	; 0x36
    af14:	5c59      	ldrb	r1, [r3, r1]

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    af16:	230f      	movs	r3, #15
    af18:	18fb      	adds	r3, r7, r3
    af1a:	400a      	ands	r2, r1
    af1c:	701a      	strb	r2, [r3, #0]
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    af1e:	693b      	ldr	r3, [r7, #16]
    af20:	7e1b      	ldrb	r3, [r3, #24]
    af22:	b2da      	uxtb	r2, r3
    af24:	230c      	movs	r3, #12
    af26:	18fb      	adds	r3, r7, r3
    af28:	801a      	strh	r2, [r3, #0]
	interrupt_status &= spi_hw->INTENSET.reg;
    af2a:	693b      	ldr	r3, [r7, #16]
    af2c:	7d9b      	ldrb	r3, [r3, #22]
    af2e:	b2db      	uxtb	r3, r3
    af30:	b29a      	uxth	r2, r3
    af32:	230c      	movs	r3, #12
    af34:	18fb      	adds	r3, r7, r3
    af36:	210c      	movs	r1, #12
    af38:	1879      	adds	r1, r7, r1
    af3a:	8809      	ldrh	r1, [r1, #0]
    af3c:	400a      	ands	r2, r1
    af3e:	801a      	strh	r2, [r3, #0]

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    af40:	230c      	movs	r3, #12
    af42:	18fb      	adds	r3, r7, r3
    af44:	881b      	ldrh	r3, [r3, #0]
    af46:	2201      	movs	r2, #1
    af48:	4013      	ands	r3, r2
    af4a:	d038      	beq.n	afbe <_spi_interrupt_handler+0xd2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    af4c:	697b      	ldr	r3, [r7, #20]
    af4e:	795b      	ldrb	r3, [r3, #5]
    af50:	2b01      	cmp	r3, #1
    af52:	d110      	bne.n	af76 <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
    af54:	697b      	ldr	r3, [r7, #20]
    af56:	7a5b      	ldrb	r3, [r3, #9]
    af58:	b2db      	uxtb	r3, r3
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    af5a:	2b00      	cmp	r3, #0
    af5c:	d10b      	bne.n	af76 <_spi_interrupt_handler+0x8a>
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
    af5e:	697b      	ldr	r3, [r7, #20]
    af60:	0018      	movs	r0, r3
    af62:	4b7e      	ldr	r3, [pc, #504]	; (b15c <_spi_interrupt_handler+0x270>)
    af64:	4798      	blx	r3
			if (module->remaining_dummy_buffer_length == 0) {
    af66:	697b      	ldr	r3, [r7, #20]
    af68:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    af6a:	b29b      	uxth	r3, r3
    af6c:	2b00      	cmp	r3, #0
    af6e:	d102      	bne.n	af76 <_spi_interrupt_handler+0x8a>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    af70:	693b      	ldr	r3, [r7, #16]
    af72:	2201      	movs	r2, #1
    af74:	751a      	strb	r2, [r3, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    af76:	697b      	ldr	r3, [r7, #20]
    af78:	795b      	ldrb	r3, [r3, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    af7a:	2b01      	cmp	r3, #1
    af7c:	d11f      	bne.n	afbe <_spi_interrupt_handler+0xd2>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    af7e:	697b      	ldr	r3, [r7, #20]
    af80:	7a5b      	ldrb	r3, [r3, #9]
    af82:	b2db      	uxtb	r3, r3
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    af84:	2b00      	cmp	r3, #0
    af86:	d01a      	beq.n	afbe <_spi_interrupt_handler+0xd2>
		|| ((module->mode == SPI_MODE_SLAVE) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
    af88:	697b      	ldr	r3, [r7, #20]
    af8a:	0018      	movs	r0, r3
    af8c:	4b74      	ldr	r3, [pc, #464]	; (b160 <_spi_interrupt_handler+0x274>)
    af8e:	4798      	blx	r3
			if (module->remaining_tx_buffer_length == 0) {
    af90:	697b      	ldr	r3, [r7, #20]
    af92:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
    af94:	b29b      	uxth	r3, r3
    af96:	2b00      	cmp	r3, #0
    af98:	d111      	bne.n	afbe <_spi_interrupt_handler+0xd2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    af9a:	693b      	ldr	r3, [r7, #16]
    af9c:	2201      	movs	r2, #1
    af9e:	751a      	strb	r2, [r3, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    afa0:	697b      	ldr	r3, [r7, #20]
    afa2:	7a5b      	ldrb	r3, [r3, #9]
    afa4:	b2db      	uxtb	r3, r3
    afa6:	2b01      	cmp	r3, #1
    afa8:	d109      	bne.n	afbe <_spi_interrupt_handler+0xd2>
						!(module->receiver_enabled)) {
    afaa:	697b      	ldr	r3, [r7, #20]
    afac:	79db      	ldrb	r3, [r3, #7]
    afae:	2201      	movs	r2, #1
    afb0:	4053      	eors	r3, r2
    afb2:	b2db      	uxtb	r3, r3
			if (module->remaining_tx_buffer_length == 0) {
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;

				if (module->dir == SPI_DIRECTION_WRITE &&
    afb4:	2b00      	cmp	r3, #0
    afb6:	d002      	beq.n	afbe <_spi_interrupt_handler+0xd2>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    afb8:	693b      	ldr	r3, [r7, #16]
    afba:	2202      	movs	r2, #2
    afbc:	759a      	strb	r2, [r3, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    afbe:	230c      	movs	r3, #12
    afc0:	18fb      	adds	r3, r7, r3
    afc2:	881b      	ldrh	r3, [r3, #0]
    afc4:	2204      	movs	r2, #4
    afc6:	4013      	ands	r3, r2
    afc8:	d100      	bne.n	afcc <_spi_interrupt_handler+0xe0>
    afca:	e07e      	b.n	b0ca <_spi_interrupt_handler+0x1de>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    afcc:	693b      	ldr	r3, [r7, #16]
    afce:	8b5b      	ldrh	r3, [r3, #26]
    afd0:	b29b      	uxth	r3, r3
    afd2:	001a      	movs	r2, r3
    afd4:	2304      	movs	r3, #4
    afd6:	4013      	ands	r3, r2
    afd8:	d022      	beq.n	b020 <_spi_interrupt_handler+0x134>
			if (module->dir != SPI_DIRECTION_WRITE) {
    afda:	697b      	ldr	r3, [r7, #20]
    afdc:	7a5b      	ldrb	r3, [r3, #9]
    afde:	b2db      	uxtb	r3, r3
    afe0:	2b01      	cmp	r3, #1
    afe2:	d014      	beq.n	b00e <_spi_interrupt_handler+0x122>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    afe4:	697b      	ldr	r3, [r7, #20]
    afe6:	2238      	movs	r2, #56	; 0x38
    afe8:	211e      	movs	r1, #30
    afea:	5499      	strb	r1, [r3, r2]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    afec:	697b      	ldr	r3, [r7, #20]
    afee:	2203      	movs	r2, #3
    aff0:	725a      	strb	r2, [r3, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    aff2:	693b      	ldr	r3, [r7, #16]
    aff4:	2205      	movs	r2, #5
    aff6:	751a      	strb	r2, [r3, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    aff8:	230f      	movs	r3, #15
    affa:	18fb      	adds	r3, r7, r3
    affc:	781b      	ldrb	r3, [r3, #0]
    affe:	2208      	movs	r2, #8
    b000:	4013      	ands	r3, r2
    b002:	d004      	beq.n	b00e <_spi_interrupt_handler+0x122>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    b004:	697b      	ldr	r3, [r7, #20]
    b006:	699b      	ldr	r3, [r3, #24]
    b008:	697a      	ldr	r2, [r7, #20]
    b00a:	0010      	movs	r0, r2
    b00c:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    b00e:	693b      	ldr	r3, [r7, #16]
    b010:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    b012:	230a      	movs	r3, #10
    b014:	18fb      	adds	r3, r7, r3
    b016:	801a      	strh	r2, [r3, #0]
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    b018:	693b      	ldr	r3, [r7, #16]
    b01a:	2204      	movs	r2, #4
    b01c:	835a      	strh	r2, [r3, #26]
    b01e:	e054      	b.n	b0ca <_spi_interrupt_handler+0x1de>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    b020:	697b      	ldr	r3, [r7, #20]
    b022:	7a5b      	ldrb	r3, [r3, #9]
    b024:	b2db      	uxtb	r3, r3
    b026:	2b01      	cmp	r3, #1
    b028:	d11e      	bne.n	b068 <_spi_interrupt_handler+0x17c>
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
    b02a:	697b      	ldr	r3, [r7, #20]
    b02c:	0018      	movs	r0, r3
    b02e:	4b4d      	ldr	r3, [pc, #308]	; (b164 <_spi_interrupt_handler+0x278>)
    b030:	4798      	blx	r3
				if (module->remaining_dummy_buffer_length == 0) {
    b032:	697b      	ldr	r3, [r7, #20]
    b034:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
    b036:	b29b      	uxth	r3, r3
    b038:	2b00      	cmp	r3, #0
    b03a:	d146      	bne.n	b0ca <_spi_interrupt_handler+0x1de>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    b03c:	693b      	ldr	r3, [r7, #16]
    b03e:	2204      	movs	r2, #4
    b040:	751a      	strb	r2, [r3, #20]
					module->status = STATUS_OK;
    b042:	697b      	ldr	r3, [r7, #20]
    b044:	2238      	movs	r2, #56	; 0x38
    b046:	2100      	movs	r1, #0
    b048:	5499      	strb	r1, [r3, r2]
					module->dir = SPI_DIRECTION_IDLE;
    b04a:	697b      	ldr	r3, [r7, #20]
    b04c:	2203      	movs	r2, #3
    b04e:	725a      	strb	r2, [r3, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    b050:	230f      	movs	r3, #15
    b052:	18fb      	adds	r3, r7, r3
    b054:	781b      	ldrb	r3, [r3, #0]
    b056:	2201      	movs	r2, #1
    b058:	4013      	ands	r3, r2
    b05a:	d036      	beq.n	b0ca <_spi_interrupt_handler+0x1de>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    b05c:	697b      	ldr	r3, [r7, #20]
    b05e:	68db      	ldr	r3, [r3, #12]
    b060:	697a      	ldr	r2, [r7, #20]
    b062:	0010      	movs	r0, r2
    b064:	4798      	blx	r3
    b066:	e030      	b.n	b0ca <_spi_interrupt_handler+0x1de>
					}
				}
			} else {
				/* Read data register */
				_spi_read(module);
    b068:	697b      	ldr	r3, [r7, #20]
    b06a:	0018      	movs	r0, r3
    b06c:	4b3e      	ldr	r3, [pc, #248]	; (b168 <_spi_interrupt_handler+0x27c>)
    b06e:	4798      	blx	r3

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    b070:	697b      	ldr	r3, [r7, #20]
    b072:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
    b074:	b29b      	uxth	r3, r3
    b076:	2b00      	cmp	r3, #0
    b078:	d127      	bne.n	b0ca <_spi_interrupt_handler+0x1de>
					module->status = STATUS_OK;
    b07a:	697b      	ldr	r3, [r7, #20]
    b07c:	2238      	movs	r2, #56	; 0x38
    b07e:	2100      	movs	r1, #0
    b080:	5499      	strb	r1, [r3, r2]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    b082:	693b      	ldr	r3, [r7, #16]
    b084:	2204      	movs	r2, #4
    b086:	751a      	strb	r2, [r3, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    b088:	697b      	ldr	r3, [r7, #20]
    b08a:	7a5b      	ldrb	r3, [r3, #9]
    b08c:	b2db      	uxtb	r3, r3
    b08e:	2b02      	cmp	r3, #2
    b090:	d10b      	bne.n	b0aa <_spi_interrupt_handler+0x1be>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    b092:	230f      	movs	r3, #15
    b094:	18fb      	adds	r3, r7, r3
    b096:	781b      	ldrb	r3, [r3, #0]
    b098:	2204      	movs	r2, #4
    b09a:	4013      	ands	r3, r2
    b09c:	d015      	beq.n	b0ca <_spi_interrupt_handler+0x1de>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    b09e:	697b      	ldr	r3, [r7, #20]
    b0a0:	695b      	ldr	r3, [r3, #20]
    b0a2:	697a      	ldr	r2, [r7, #20]
    b0a4:	0010      	movs	r0, r2
    b0a6:	4798      	blx	r3
    b0a8:	e00f      	b.n	b0ca <_spi_interrupt_handler+0x1de>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    b0aa:	697b      	ldr	r3, [r7, #20]
    b0ac:	7a5b      	ldrb	r3, [r3, #9]
    b0ae:	b2db      	uxtb	r3, r3
    b0b0:	2b00      	cmp	r3, #0
    b0b2:	d10a      	bne.n	b0ca <_spi_interrupt_handler+0x1de>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    b0b4:	230f      	movs	r3, #15
    b0b6:	18fb      	adds	r3, r7, r3
    b0b8:	781b      	ldrb	r3, [r3, #0]
    b0ba:	2202      	movs	r2, #2
    b0bc:	4013      	ands	r3, r2
    b0be:	d004      	beq.n	b0ca <_spi_interrupt_handler+0x1de>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    b0c0:	697b      	ldr	r3, [r7, #20]
    b0c2:	691b      	ldr	r3, [r3, #16]
    b0c4:	697a      	ldr	r2, [r7, #20]
    b0c6:	0010      	movs	r0, r2
    b0c8:	4798      	blx	r3
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    b0ca:	230c      	movs	r3, #12
    b0cc:	18fb      	adds	r3, r7, r3
    b0ce:	881b      	ldrh	r3, [r3, #0]
    b0d0:	2202      	movs	r2, #2
    b0d2:	4013      	ands	r3, r2
    b0d4:	d024      	beq.n	b120 <_spi_interrupt_handler+0x234>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    b0d6:	697b      	ldr	r3, [r7, #20]
    b0d8:	795b      	ldrb	r3, [r3, #5]
    b0da:	2b01      	cmp	r3, #1
    b0dc:	d120      	bne.n	b120 <_spi_interrupt_handler+0x234>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    b0de:	697b      	ldr	r3, [r7, #20]
    b0e0:	7a5b      	ldrb	r3, [r3, #9]
    b0e2:	b2db      	uxtb	r3, r3
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    b0e4:	2b01      	cmp	r3, #1
    b0e6:	d11b      	bne.n	b120 <_spi_interrupt_handler+0x234>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    b0e8:	697b      	ldr	r3, [r7, #20]
    b0ea:	79db      	ldrb	r3, [r3, #7]
    b0ec:	2201      	movs	r2, #1
    b0ee:	4053      	eors	r3, r2
    b0f0:	b2db      	uxtb	r3, r3
    b0f2:	2b00      	cmp	r3, #0
    b0f4:	d014      	beq.n	b120 <_spi_interrupt_handler+0x234>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    b0f6:	693b      	ldr	r3, [r7, #16]
    b0f8:	2202      	movs	r2, #2
    b0fa:	751a      	strb	r2, [r3, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    b0fc:	697b      	ldr	r3, [r7, #20]
    b0fe:	2203      	movs	r2, #3
    b100:	725a      	strb	r2, [r3, #9]
			module->status = STATUS_OK;
    b102:	697b      	ldr	r3, [r7, #20]
    b104:	2238      	movs	r2, #56	; 0x38
    b106:	2100      	movs	r1, #0
    b108:	5499      	strb	r1, [r3, r2]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    b10a:	230f      	movs	r3, #15
    b10c:	18fb      	adds	r3, r7, r3
    b10e:	781b      	ldrb	r3, [r3, #0]
    b110:	2201      	movs	r2, #1
    b112:	4013      	ands	r3, r2
    b114:	d004      	beq.n	b120 <_spi_interrupt_handler+0x234>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
    b116:	697b      	ldr	r3, [r7, #20]
    b118:	68db      	ldr	r3, [r3, #12]
    b11a:	697a      	ldr	r2, [r7, #20]
    b11c:	0010      	movs	r0, r2
    b11e:	4798      	blx	r3
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    b120:	230c      	movs	r3, #12
    b122:	18fb      	adds	r3, r7, r3
    b124:	881b      	ldrh	r3, [r3, #0]
    b126:	2280      	movs	r2, #128	; 0x80
    b128:	4013      	ands	r3, r2
    b12a:	d010      	beq.n	b14e <_spi_interrupt_handler+0x262>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    b12c:	693b      	ldr	r3, [r7, #16]
    b12e:	2280      	movs	r2, #128	; 0x80
    b130:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    b132:	693b      	ldr	r3, [r7, #16]
    b134:	2280      	movs	r2, #128	; 0x80
    b136:	761a      	strb	r2, [r3, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    b138:	230f      	movs	r3, #15
    b13a:	18fb      	adds	r3, r7, r3
    b13c:	781b      	ldrb	r3, [r3, #0]
    b13e:	2240      	movs	r2, #64	; 0x40
    b140:	4013      	ands	r3, r2
    b142:	d004      	beq.n	b14e <_spi_interrupt_handler+0x262>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    b144:	697b      	ldr	r3, [r7, #20]
    b146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b148:	697a      	ldr	r2, [r7, #20]
    b14a:	0010      	movs	r0, r2
    b14c:	4798      	blx	r3
		}
	}
#  endif
}
    b14e:	46c0      	nop			; (mov r8, r8)
    b150:	46bd      	mov	sp, r7
    b152:	b006      	add	sp, #24
    b154:	bd80      	pop	{r7, pc}
    b156:	46c0      	nop			; (mov r8, r8)
    b158:	200047a4 	.word	0x200047a4
    b15c:	0000ae11 	.word	0x0000ae11
    b160:	0000ad95 	.word	0x0000ad95
    b164:	0000ae45 	.word	0x0000ae45
    b168:	0000ae7d 	.word	0x0000ae7d

0000b16c <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    b16c:	b580      	push	{r7, lr}
    b16e:	b082      	sub	sp, #8
    b170:	af00      	add	r7, sp, #0
    b172:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    b174:	687b      	ldr	r3, [r7, #4]
    b176:	2200      	movs	r2, #0
    b178:	701a      	strb	r2, [r3, #0]
}
    b17a:	46c0      	nop			; (mov r8, r8)
    b17c:	46bd      	mov	sp, r7
    b17e:	b002      	add	sp, #8
    b180:	bd80      	pop	{r7, pc}
    b182:	46c0      	nop			; (mov r8, r8)

0000b184 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    b184:	b580      	push	{r7, lr}
    b186:	b082      	sub	sp, #8
    b188:	af00      	add	r7, sp, #0
    b18a:	0002      	movs	r2, r0
    b18c:	6039      	str	r1, [r7, #0]
    b18e:	1dfb      	adds	r3, r7, #7
    b190:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    b192:	1dfb      	adds	r3, r7, #7
    b194:	781b      	ldrb	r3, [r3, #0]
    b196:	2b01      	cmp	r3, #1
    b198:	d00a      	beq.n	b1b0 <system_apb_clock_set_mask+0x2c>
    b19a:	2b02      	cmp	r3, #2
    b19c:	d00f      	beq.n	b1be <system_apb_clock_set_mask+0x3a>
    b19e:	2b00      	cmp	r3, #0
    b1a0:	d114      	bne.n	b1cc <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    b1a2:	4b0e      	ldr	r3, [pc, #56]	; (b1dc <system_apb_clock_set_mask+0x58>)
    b1a4:	4a0d      	ldr	r2, [pc, #52]	; (b1dc <system_apb_clock_set_mask+0x58>)
    b1a6:	6991      	ldr	r1, [r2, #24]
    b1a8:	683a      	ldr	r2, [r7, #0]
    b1aa:	430a      	orrs	r2, r1
    b1ac:	619a      	str	r2, [r3, #24]
			break;
    b1ae:	e00f      	b.n	b1d0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    b1b0:	4b0a      	ldr	r3, [pc, #40]	; (b1dc <system_apb_clock_set_mask+0x58>)
    b1b2:	4a0a      	ldr	r2, [pc, #40]	; (b1dc <system_apb_clock_set_mask+0x58>)
    b1b4:	69d1      	ldr	r1, [r2, #28]
    b1b6:	683a      	ldr	r2, [r7, #0]
    b1b8:	430a      	orrs	r2, r1
    b1ba:	61da      	str	r2, [r3, #28]
			break;
    b1bc:	e008      	b.n	b1d0 <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    b1be:	4b07      	ldr	r3, [pc, #28]	; (b1dc <system_apb_clock_set_mask+0x58>)
    b1c0:	4a06      	ldr	r2, [pc, #24]	; (b1dc <system_apb_clock_set_mask+0x58>)
    b1c2:	6a11      	ldr	r1, [r2, #32]
    b1c4:	683a      	ldr	r2, [r7, #0]
    b1c6:	430a      	orrs	r2, r1
    b1c8:	621a      	str	r2, [r3, #32]
			break;
    b1ca:	e001      	b.n	b1d0 <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    b1cc:	2317      	movs	r3, #23
    b1ce:	e000      	b.n	b1d2 <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    b1d0:	2300      	movs	r3, #0
}
    b1d2:	0018      	movs	r0, r3
    b1d4:	46bd      	mov	sp, r7
    b1d6:	b002      	add	sp, #8
    b1d8:	bd80      	pop	{r7, pc}
    b1da:	46c0      	nop			; (mov r8, r8)
    b1dc:	40000400 	.word	0x40000400

0000b1e0 <system_pinmux_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_pinmux_get_config_defaults(
		struct system_pinmux_config *const config)
{
    b1e0:	b580      	push	{r7, lr}
    b1e2:	b082      	sub	sp, #8
    b1e4:	af00      	add	r7, sp, #0
    b1e6:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    b1e8:	687b      	ldr	r3, [r7, #4]
    b1ea:	2280      	movs	r2, #128	; 0x80
    b1ec:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    b1ee:	687b      	ldr	r3, [r7, #4]
    b1f0:	2200      	movs	r2, #0
    b1f2:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    b1f4:	687b      	ldr	r3, [r7, #4]
    b1f6:	2201      	movs	r2, #1
    b1f8:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    b1fa:	687b      	ldr	r3, [r7, #4]
    b1fc:	2200      	movs	r2, #0
    b1fe:	70da      	strb	r2, [r3, #3]
}
    b200:	46c0      	nop			; (mov r8, r8)
    b202:	46bd      	mov	sp, r7
    b204:	b002      	add	sp, #8
    b206:	bd80      	pop	{r7, pc}

0000b208 <system_is_debugger_present>:
 * \retval true  Debugger is connected to the system
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
    b208:	b580      	push	{r7, lr}
    b20a:	af00      	add	r7, sp, #0
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    b20c:	4b05      	ldr	r3, [pc, #20]	; (b224 <system_is_debugger_present+0x1c>)
    b20e:	789b      	ldrb	r3, [r3, #2]
    b210:	b2db      	uxtb	r3, r3
    b212:	001a      	movs	r2, r3
    b214:	2302      	movs	r3, #2
    b216:	4013      	ands	r3, r2
    b218:	1e5a      	subs	r2, r3, #1
    b21a:	4193      	sbcs	r3, r2
    b21c:	b2db      	uxtb	r3, r3
}
    b21e:	0018      	movs	r0, r3
    b220:	46bd      	mov	sp, r7
    b222:	bd80      	pop	{r7, pc}
    b224:	41002000 	.word	0x41002000

0000b228 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    b228:	b580      	push	{r7, lr}
    b22a:	b084      	sub	sp, #16
    b22c:	af00      	add	r7, sp, #0
    b22e:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    b230:	687b      	ldr	r3, [r7, #4]
    b232:	681b      	ldr	r3, [r3, #0]
    b234:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    b236:	68fb      	ldr	r3, [r7, #12]
    b238:	69db      	ldr	r3, [r3, #28]
    b23a:	1e5a      	subs	r2, r3, #1
    b23c:	4193      	sbcs	r3, r2
    b23e:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    b240:	0018      	movs	r0, r3
    b242:	46bd      	mov	sp, r7
    b244:	b004      	add	sp, #16
    b246:	bd80      	pop	{r7, pc}

0000b248 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    b248:	b580      	push	{r7, lr}
    b24a:	b082      	sub	sp, #8
    b24c:	af00      	add	r7, sp, #0
    b24e:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    b250:	46c0      	nop			; (mov r8, r8)
    b252:	687b      	ldr	r3, [r7, #4]
    b254:	0018      	movs	r0, r3
    b256:	4b04      	ldr	r3, [pc, #16]	; (b268 <_usart_wait_for_sync+0x20>)
    b258:	4798      	blx	r3
    b25a:	1e03      	subs	r3, r0, #0
    b25c:	d1f9      	bne.n	b252 <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    b25e:	46c0      	nop			; (mov r8, r8)
    b260:	46bd      	mov	sp, r7
    b262:	b002      	add	sp, #8
    b264:	bd80      	pop	{r7, pc}
    b266:	46c0      	nop			; (mov r8, r8)
    b268:	0000b229 	.word	0x0000b229

0000b26c <_usart_set_config>:
 * Set Configuration of the USART module
 */
static enum status_code _usart_set_config(
		struct usart_module *const module,
		const struct usart_config *const config)
{
    b26c:	b5b0      	push	{r4, r5, r7, lr}
    b26e:	b08c      	sub	sp, #48	; 0x30
    b270:	af02      	add	r7, sp, #8
    b272:	6078      	str	r0, [r7, #4]
    b274:	6039      	str	r1, [r7, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    b276:	687b      	ldr	r3, [r7, #4]
    b278:	681b      	ldr	r3, [r3, #0]
    b27a:	61bb      	str	r3, [r7, #24]

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    b27c:	687b      	ldr	r3, [r7, #4]
    b27e:	681b      	ldr	r3, [r3, #0]
    b280:	0018      	movs	r0, r3
    b282:	4ba8      	ldr	r3, [pc, #672]	; (b524 <_usart_set_config+0x2b8>)
    b284:	4798      	blx	r3
    b286:	0003      	movs	r3, r0
    b288:	617b      	str	r3, [r7, #20]
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    b28a:	697b      	ldr	r3, [r7, #20]
    b28c:	3314      	adds	r3, #20
    b28e:	613b      	str	r3, [r7, #16]

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
    b290:	2300      	movs	r3, #0
    b292:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ctrlb = 0;
    b294:	2300      	movs	r3, #0
    b296:	623b      	str	r3, [r7, #32]
#ifdef FEATURE_USART_ISO7816
	uint32_t ctrlc = 0;
#endif
	uint16_t baud  = 0;
    b298:	230a      	movs	r3, #10
    b29a:	18fb      	adds	r3, r7, r3
    b29c:	2200      	movs	r2, #0
    b29e:	801a      	strh	r2, [r3, #0]
	uint32_t transfer_mode;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    b2a0:	231f      	movs	r3, #31
    b2a2:	18fb      	adds	r3, r7, r3
    b2a4:	2200      	movs	r2, #0
    b2a6:	701a      	strb	r2, [r3, #0]
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    b2a8:	231e      	movs	r3, #30
    b2aa:	18fb      	adds	r3, r7, r3
    b2ac:	2210      	movs	r2, #16
    b2ae:	701a      	strb	r2, [r3, #0]

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    b2b0:	683b      	ldr	r3, [r7, #0]
    b2b2:	8a1b      	ldrh	r3, [r3, #16]
    b2b4:	2280      	movs	r2, #128	; 0x80
    b2b6:	01d2      	lsls	r2, r2, #7
    b2b8:	4293      	cmp	r3, r2
    b2ba:	d01c      	beq.n	b2f6 <_usart_set_config+0x8a>
    b2bc:	2280      	movs	r2, #128	; 0x80
    b2be:	01d2      	lsls	r2, r2, #7
    b2c0:	4293      	cmp	r3, r2
    b2c2:	dc06      	bgt.n	b2d2 <_usart_set_config+0x66>
    b2c4:	2b00      	cmp	r3, #0
    b2c6:	d00d      	beq.n	b2e4 <_usart_set_config+0x78>
    b2c8:	2280      	movs	r2, #128	; 0x80
    b2ca:	0192      	lsls	r2, r2, #6
    b2cc:	4293      	cmp	r3, r2
    b2ce:	d024      	beq.n	b31a <_usart_set_config+0xae>
    b2d0:	e035      	b.n	b33e <_usart_set_config+0xd2>
    b2d2:	22c0      	movs	r2, #192	; 0xc0
    b2d4:	01d2      	lsls	r2, r2, #7
    b2d6:	4293      	cmp	r3, r2
    b2d8:	d028      	beq.n	b32c <_usart_set_config+0xc0>
    b2da:	2280      	movs	r2, #128	; 0x80
    b2dc:	0212      	lsls	r2, r2, #8
    b2de:	4293      	cmp	r3, r2
    b2e0:	d012      	beq.n	b308 <_usart_set_config+0x9c>
    b2e2:	e02c      	b.n	b33e <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    b2e4:	231f      	movs	r3, #31
    b2e6:	18fb      	adds	r3, r7, r3
    b2e8:	2200      	movs	r2, #0
    b2ea:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    b2ec:	231e      	movs	r3, #30
    b2ee:	18fb      	adds	r3, r7, r3
    b2f0:	2210      	movs	r2, #16
    b2f2:	701a      	strb	r2, [r3, #0]
			break;
    b2f4:	e023      	b.n	b33e <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    b2f6:	231f      	movs	r3, #31
    b2f8:	18fb      	adds	r3, r7, r3
    b2fa:	2200      	movs	r2, #0
    b2fc:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    b2fe:	231e      	movs	r3, #30
    b300:	18fb      	adds	r3, r7, r3
    b302:	2208      	movs	r2, #8
    b304:	701a      	strb	r2, [r3, #0]
			break;
    b306:	e01a      	b.n	b33e <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    b308:	231f      	movs	r3, #31
    b30a:	18fb      	adds	r3, r7, r3
    b30c:	2200      	movs	r2, #0
    b30e:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    b310:	231e      	movs	r3, #30
    b312:	18fb      	adds	r3, r7, r3
    b314:	2203      	movs	r2, #3
    b316:	701a      	strb	r2, [r3, #0]
			break;
    b318:	e011      	b.n	b33e <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    b31a:	231f      	movs	r3, #31
    b31c:	18fb      	adds	r3, r7, r3
    b31e:	2201      	movs	r2, #1
    b320:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    b322:	231e      	movs	r3, #30
    b324:	18fb      	adds	r3, r7, r3
    b326:	2210      	movs	r2, #16
    b328:	701a      	strb	r2, [r3, #0]
			break;
    b32a:	e008      	b.n	b33e <_usart_set_config+0xd2>
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    b32c:	231f      	movs	r3, #31
    b32e:	18fb      	adds	r3, r7, r3
    b330:	2201      	movs	r2, #1
    b332:	701a      	strb	r2, [r3, #0]
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    b334:	231e      	movs	r3, #30
    b336:	18fb      	adds	r3, r7, r3
    b338:	2208      	movs	r2, #8
    b33a:	701a      	strb	r2, [r3, #0]
			break;
    b33c:	46c0      	nop			; (mov r8, r8)
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    b33e:	683b      	ldr	r3, [r7, #0]
    b340:	681a      	ldr	r2, [r3, #0]
		(uint32_t)config->mux_setting |
    b342:	683b      	ldr	r3, [r7, #0]
    b344:	68db      	ldr	r3, [r3, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    b346:	431a      	orrs	r2, r3
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    b348:	683b      	ldr	r3, [r7, #0]
    b34a:	695b      	ldr	r3, [r3, #20]
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
    b34c:	4313      	orrs	r3, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
    b34e:	683a      	ldr	r2, [r7, #0]
    b350:	8a12      	ldrh	r2, [r2, #16]

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    b352:	4313      	orrs	r3, r2
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    b354:	683a      	ldr	r2, [r7, #0]
    b356:	7e12      	ldrb	r2, [r2, #24]
    b358:	0212      	lsls	r2, r2, #8
	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
		(uint32_t)config->mux_setting |
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
		config->sample_rate |
    b35a:	4313      	orrs	r3, r2
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    b35c:	683a      	ldr	r2, [r7, #0]
    b35e:	2126      	movs	r1, #38	; 0x26
    b360:	5c52      	ldrb	r2, [r2, r1]
    b362:	0752      	lsls	r2, r2, #29
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    b364:	4313      	orrs	r3, r2
    b366:	627b      	str	r3, [r7, #36]	; 0x24
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    b368:	231d      	movs	r3, #29
    b36a:	18fb      	adds	r3, r7, r3
    b36c:	2200      	movs	r2, #0
    b36e:	701a      	strb	r2, [r3, #0]

	transfer_mode = (uint32_t)config->transfer_mode;
    b370:	683b      	ldr	r3, [r7, #0]
    b372:	685b      	ldr	r3, [r3, #4]
    b374:	60fb      	str	r3, [r7, #12]
#ifdef FEATURE_USART_ISO7816
	if(config->iso7816_config.enabled) {
		baud = config->baudrate;
	} else {
#endif
	switch (transfer_mode)
    b376:	68fb      	ldr	r3, [r7, #12]
    b378:	2b00      	cmp	r3, #0
    b37a:	d01e      	beq.n	b3ba <_usart_set_config+0x14e>
    b37c:	2280      	movs	r2, #128	; 0x80
    b37e:	0552      	lsls	r2, r2, #21
    b380:	4293      	cmp	r3, r2
    b382:	d14f      	bne.n	b424 <_usart_set_config+0x1b8>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    b384:	683b      	ldr	r3, [r7, #0]
    b386:	2227      	movs	r2, #39	; 0x27
    b388:	5c9b      	ldrb	r3, [r3, r2]
    b38a:	2201      	movs	r2, #1
    b38c:	4053      	eors	r3, r2
    b38e:	b2db      	uxtb	r3, r3
    b390:	2b00      	cmp	r3, #0
    b392:	d046      	beq.n	b422 <_usart_set_config+0x1b6>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    b394:	683b      	ldr	r3, [r7, #0]
    b396:	6a1d      	ldr	r5, [r3, #32]
    b398:	693b      	ldr	r3, [r7, #16]
    b39a:	b2db      	uxtb	r3, r3
    b39c:	0018      	movs	r0, r3
    b39e:	4b62      	ldr	r3, [pc, #392]	; (b528 <_usart_set_config+0x2bc>)
    b3a0:	4798      	blx	r3
    b3a2:	0001      	movs	r1, r0
    b3a4:	231d      	movs	r3, #29
    b3a6:	18fc      	adds	r4, r7, r3
    b3a8:	230a      	movs	r3, #10
    b3aa:	18fb      	adds	r3, r7, r3
    b3ac:	001a      	movs	r2, r3
    b3ae:	0028      	movs	r0, r5
    b3b0:	4b5e      	ldr	r3, [pc, #376]	; (b52c <_usart_set_config+0x2c0>)
    b3b2:	4798      	blx	r3
    b3b4:	0003      	movs	r3, r0
    b3b6:	7023      	strb	r3, [r4, #0]
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    b3b8:	e033      	b.n	b422 <_usart_set_config+0x1b6>

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    b3ba:	683b      	ldr	r3, [r7, #0]
    b3bc:	2227      	movs	r2, #39	; 0x27
    b3be:	5c9b      	ldrb	r3, [r3, r2]
    b3c0:	2b00      	cmp	r3, #0
    b3c2:	d014      	beq.n	b3ee <_usart_set_config+0x182>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    b3c4:	683b      	ldr	r3, [r7, #0]
    b3c6:	6a18      	ldr	r0, [r3, #32]
    b3c8:	683b      	ldr	r3, [r7, #0]
    b3ca:	6a99      	ldr	r1, [r3, #40]	; 0x28

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
				status_code =
    b3cc:	231d      	movs	r3, #29
    b3ce:	18fc      	adds	r4, r7, r3
    b3d0:	231f      	movs	r3, #31
    b3d2:	18fb      	adds	r3, r7, r3
    b3d4:	781d      	ldrb	r5, [r3, #0]
    b3d6:	230a      	movs	r3, #10
    b3d8:	18fa      	adds	r2, r7, r3
    b3da:	231e      	movs	r3, #30
    b3dc:	18fb      	adds	r3, r7, r3
    b3de:	781b      	ldrb	r3, [r3, #0]
    b3e0:	9300      	str	r3, [sp, #0]
    b3e2:	002b      	movs	r3, r5
    b3e4:	4d52      	ldr	r5, [pc, #328]	; (b530 <_usart_set_config+0x2c4>)
    b3e6:	47a8      	blx	r5
    b3e8:	0003      	movs	r3, r0
    b3ea:	7023      	strb	r3, [r4, #0]
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    b3ec:	e01a      	b.n	b424 <_usart_set_config+0x1b8>
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    b3ee:	683b      	ldr	r3, [r7, #0]
    b3f0:	6a1d      	ldr	r5, [r3, #32]
    b3f2:	693b      	ldr	r3, [r7, #16]
    b3f4:	b2db      	uxtb	r3, r3
    b3f6:	0018      	movs	r0, r3
    b3f8:	4b4b      	ldr	r3, [pc, #300]	; (b528 <_usart_set_config+0x2bc>)
    b3fa:	4798      	blx	r3
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    b3fc:	231d      	movs	r3, #29
    b3fe:	18fc      	adds	r4, r7, r3
    b400:	231f      	movs	r3, #31
    b402:	18fb      	adds	r3, r7, r3
    b404:	7819      	ldrb	r1, [r3, #0]
    b406:	230a      	movs	r3, #10
    b408:	18fa      	adds	r2, r7, r3
    b40a:	231e      	movs	r3, #30
    b40c:	18fb      	adds	r3, r7, r3
    b40e:	781b      	ldrb	r3, [r3, #0]
    b410:	9300      	str	r3, [sp, #0]
    b412:	000b      	movs	r3, r1
    b414:	0001      	movs	r1, r0
    b416:	0028      	movs	r0, r5
    b418:	4d45      	ldr	r5, [pc, #276]	; (b530 <_usart_set_config+0x2c4>)
    b41a:	47a8      	blx	r5
    b41c:	0003      	movs	r3, r0
    b41e:	7023      	strb	r3, [r4, #0]
						_sercom_get_async_baud_val(config->baudrate,
							system_gclk_chan_get_hz(gclk_index), &baud, mode, sample_num);
			}

			break;
    b420:	e000      	b.n	b424 <_usart_set_config+0x1b8>
			if (!config->use_external_clock) {
				status_code = _sercom_get_sync_baud_val(config->baudrate,
						system_gclk_chan_get_hz(gclk_index), &baud);
			}

			break;
    b422:	46c0      	nop			; (mov r8, r8)

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    b424:	231d      	movs	r3, #29
    b426:	18fb      	adds	r3, r7, r3
    b428:	781b      	ldrb	r3, [r3, #0]
    b42a:	2b00      	cmp	r3, #0
    b42c:	d003      	beq.n	b436 <_usart_set_config+0x1ca>
		/* Abort */
		return status_code;
    b42e:	231d      	movs	r3, #29
    b430:	18fb      	adds	r3, r7, r3
    b432:	781b      	ldrb	r3, [r3, #0]
    b434:	e071      	b.n	b51a <_usart_set_config+0x2ae>
#ifdef FEATURE_USART_ISO7816
	}
#endif

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    b436:	683b      	ldr	r3, [r7, #0]
    b438:	7e5b      	ldrb	r3, [r3, #25]
    b43a:	2b00      	cmp	r3, #0
    b43c:	d003      	beq.n	b446 <_usart_set_config+0x1da>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    b43e:	683b      	ldr	r3, [r7, #0]
    b440:	7e9a      	ldrb	r2, [r3, #26]
    b442:	69bb      	ldr	r3, [r7, #24]
    b444:	739a      	strb	r2, [r3, #14]
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    b446:	687b      	ldr	r3, [r7, #4]
    b448:	0018      	movs	r0, r3
    b44a:	4b3a      	ldr	r3, [pc, #232]	; (b534 <_usart_set_config+0x2c8>)
    b44c:	4798      	blx	r3

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    b44e:	230a      	movs	r3, #10
    b450:	18fb      	adds	r3, r7, r3
    b452:	881a      	ldrh	r2, [r3, #0]
    b454:	69bb      	ldr	r3, [r7, #24]
    b456:	819a      	strh	r2, [r3, #12]

	/* Set sample mode */
	ctrla |= transfer_mode;
    b458:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    b45a:	68fb      	ldr	r3, [r7, #12]
    b45c:	4313      	orrs	r3, r2
    b45e:	627b      	str	r3, [r7, #36]	; 0x24

	if (config->use_external_clock == false) {
    b460:	683b      	ldr	r3, [r7, #0]
    b462:	2227      	movs	r2, #39	; 0x27
    b464:	5c9b      	ldrb	r3, [r3, r2]
    b466:	2201      	movs	r2, #1
    b468:	4053      	eors	r3, r2
    b46a:	b2db      	uxtb	r3, r3
    b46c:	2b00      	cmp	r3, #0
    b46e:	d003      	beq.n	b478 <_usart_set_config+0x20c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    b470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    b472:	2204      	movs	r2, #4
    b474:	4313      	orrs	r3, r2
    b476:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    b478:	683b      	ldr	r3, [r7, #0]
    b47a:	7e5b      	ldrb	r3, [r3, #25]
    b47c:	029a      	lsls	r2, r3, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    b47e:	683b      	ldr	r3, [r7, #0]
    b480:	7f1b      	ldrb	r3, [r3, #28]
    b482:	025b      	lsls	r3, r3, #9
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    b484:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    b486:	683b      	ldr	r3, [r7, #0]
    b488:	7f5b      	ldrb	r3, [r3, #29]
    b48a:	021b      	lsls	r3, r3, #8
	ctrlb =  
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    b48c:	431a      	orrs	r2, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    b48e:	683b      	ldr	r3, [r7, #0]
    b490:	2124      	movs	r1, #36	; 0x24
    b492:	5c5b      	ldrb	r3, [r3, r1]
    b494:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    b496:	431a      	orrs	r2, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    b498:	683b      	ldr	r3, [r7, #0]
    b49a:	2125      	movs	r1, #37	; 0x25
    b49c:	5c5b      	ldrb	r3, [r3, r1]
    b49e:	041b      	lsls	r3, r3, #16
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    b4a0:	4313      	orrs	r3, r2
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits and enable transceivers */
	ctrlb =  
    b4a2:	623b      	str	r3, [r7, #32]
				ctrlb |= USART_STOPBITS_1;
				break;		
		}
	} else {
#endif
	ctrlb |= (uint32_t)config->character_size;
    b4a4:	683b      	ldr	r3, [r7, #0]
    b4a6:	7adb      	ldrb	r3, [r3, #11]
    b4a8:	001a      	movs	r2, r3
    b4aa:	6a3b      	ldr	r3, [r7, #32]
    b4ac:	4313      	orrs	r3, r2
    b4ae:	623b      	str	r3, [r7, #32]
	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    b4b0:	683b      	ldr	r3, [r7, #0]
    b4b2:	891b      	ldrh	r3, [r3, #8]
    b4b4:	2bff      	cmp	r3, #255	; 0xff
    b4b6:	d00b      	beq.n	b4d0 <_usart_set_config+0x264>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    b4b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    b4ba:	2280      	movs	r2, #128	; 0x80
    b4bc:	0452      	lsls	r2, r2, #17
    b4be:	4313      	orrs	r3, r2
    b4c0:	627b      	str	r3, [r7, #36]	; 0x24
		ctrlb |= config->parity;
    b4c2:	683b      	ldr	r3, [r7, #0]
    b4c4:	891b      	ldrh	r3, [r3, #8]
    b4c6:	001a      	movs	r2, r3
    b4c8:	6a3b      	ldr	r3, [r7, #32]
    b4ca:	4313      	orrs	r3, r2
    b4cc:	623b      	str	r3, [r7, #32]
    b4ce:	e008      	b.n	b4e2 <_usart_set_config+0x276>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    b4d0:	683b      	ldr	r3, [r7, #0]
    b4d2:	7edb      	ldrb	r3, [r3, #27]
    b4d4:	2b00      	cmp	r3, #0
    b4d6:	d004      	beq.n	b4e2 <_usart_set_config+0x276>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    b4d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    b4da:	2280      	movs	r2, #128	; 0x80
    b4dc:	04d2      	lsls	r2, r2, #19
    b4de:	4313      	orrs	r3, r2
    b4e0:	627b      	str	r3, [r7, #36]	; 0x24
		ctrla |= config->lin_node;
	}
#endif

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    b4e2:	683b      	ldr	r3, [r7, #0]
    b4e4:	222c      	movs	r2, #44	; 0x2c
    b4e6:	5c9b      	ldrb	r3, [r3, r2]
    b4e8:	2b00      	cmp	r3, #0
    b4ea:	d103      	bne.n	b4f4 <_usart_set_config+0x288>
    b4ec:	4b12      	ldr	r3, [pc, #72]	; (b538 <_usart_set_config+0x2cc>)
    b4ee:	4798      	blx	r3
    b4f0:	1e03      	subs	r3, r0, #0
    b4f2:	d003      	beq.n	b4fc <_usart_set_config+0x290>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    b4f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    b4f6:	2280      	movs	r2, #128	; 0x80
    b4f8:	4313      	orrs	r3, r2
    b4fa:	627b      	str	r3, [r7, #36]	; 0x24
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    b4fc:	687b      	ldr	r3, [r7, #4]
    b4fe:	0018      	movs	r0, r3
    b500:	4b0c      	ldr	r3, [pc, #48]	; (b534 <_usart_set_config+0x2c8>)
    b502:	4798      	blx	r3

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    b504:	69bb      	ldr	r3, [r7, #24]
    b506:	6a3a      	ldr	r2, [r7, #32]
    b508:	605a      	str	r2, [r3, #4]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    b50a:	687b      	ldr	r3, [r7, #4]
    b50c:	0018      	movs	r0, r3
    b50e:	4b09      	ldr	r3, [pc, #36]	; (b534 <_usart_set_config+0x2c8>)
    b510:	4798      	blx	r3

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    b512:	69bb      	ldr	r3, [r7, #24]
    b514:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    b516:	601a      	str	r2, [r3, #0]
		_usart_wait_for_sync(module);
		usart_hw->CTRLC.reg = ctrlc;
	}
#endif

	return STATUS_OK;
    b518:	2300      	movs	r3, #0
}
    b51a:	0018      	movs	r0, r3
    b51c:	46bd      	mov	sp, r7
    b51e:	b00a      	add	sp, #40	; 0x28
    b520:	bdb0      	pop	{r4, r5, r7, pc}
    b522:	46c0      	nop			; (mov r8, r8)
    b524:	0000a371 	.word	0x0000a371
    b528:	0000caa1 	.word	0x0000caa1
    b52c:	00009ec1 	.word	0x00009ec1
    b530:	00009f3d 	.word	0x00009f3d
    b534:	0000b249 	.word	0x0000b249
    b538:	0000b209 	.word	0x0000b209

0000b53c <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    b53c:	b590      	push	{r4, r7, lr}
    b53e:	b093      	sub	sp, #76	; 0x4c
    b540:	af00      	add	r7, sp, #0
    b542:	60f8      	str	r0, [r7, #12]
    b544:	60b9      	str	r1, [r7, #8]
    b546:	607a      	str	r2, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(hw);
	Assert(config);

	enum status_code status_code = STATUS_OK;
    b548:	233b      	movs	r3, #59	; 0x3b
    b54a:	18fb      	adds	r3, r7, r3
    b54c:	2200      	movs	r2, #0
    b54e:	701a      	strb	r2, [r3, #0]

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    b550:	68fb      	ldr	r3, [r7, #12]
    b552:	68ba      	ldr	r2, [r7, #8]
    b554:	601a      	str	r2, [r3, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    b556:	68fb      	ldr	r3, [r7, #12]
    b558:	681b      	ldr	r3, [r3, #0]
    b55a:	637b      	str	r3, [r7, #52]	; 0x34

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    b55c:	68fb      	ldr	r3, [r7, #12]
    b55e:	681b      	ldr	r3, [r3, #0]
    b560:	0018      	movs	r0, r3
    b562:	4b86      	ldr	r3, [pc, #536]	; (b77c <usart_init+0x240>)
    b564:	4798      	blx	r3
    b566:	0003      	movs	r3, r0
    b568:	633b      	str	r3, [r7, #48]	; 0x30
		gclk_index	= SERCOM5_GCLK_ID_CORE;
    } else {
    	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
    }
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    b56a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    b56c:	3302      	adds	r3, #2
    b56e:	62fb      	str	r3, [r7, #44]	; 0x2c
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    b570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    b572:	3314      	adds	r3, #20
    b574:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    b576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    b578:	681b      	ldr	r3, [r3, #0]
    b57a:	2201      	movs	r2, #1
    b57c:	4013      	ands	r3, r2
    b57e:	d001      	beq.n	b584 <usart_init+0x48>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    b580:	2305      	movs	r3, #5
    b582:	e0f6      	b.n	b772 <usart_init+0x236>
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    b584:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    b586:	681b      	ldr	r3, [r3, #0]
    b588:	2202      	movs	r2, #2
    b58a:	4013      	ands	r3, r2
    b58c:	d001      	beq.n	b592 <usart_init+0x56>
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    b58e:	231c      	movs	r3, #28
    b590:	e0ef      	b.n	b772 <usart_init+0x236>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    b592:	2201      	movs	r2, #1
    b594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    b596:	409a      	lsls	r2, r3
    b598:	0013      	movs	r3, r2
    b59a:	0019      	movs	r1, r3
    b59c:	2002      	movs	r0, #2
    b59e:	4b78      	ldr	r3, [pc, #480]	; (b780 <usart_init+0x244>)
    b5a0:	4798      	blx	r3
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
    b5a2:	2324      	movs	r3, #36	; 0x24
    b5a4:	18fb      	adds	r3, r7, r3
    b5a6:	0018      	movs	r0, r3
    b5a8:	4b76      	ldr	r3, [pc, #472]	; (b784 <usart_init+0x248>)
    b5aa:	4798      	blx	r3
	gclk_chan_conf.source_generator = config->generator_source;
    b5ac:	687b      	ldr	r3, [r7, #4]
    b5ae:	222d      	movs	r2, #45	; 0x2d
    b5b0:	5c9a      	ldrb	r2, [r3, r2]
    b5b2:	2324      	movs	r3, #36	; 0x24
    b5b4:	18fb      	adds	r3, r7, r3
    b5b6:	701a      	strb	r2, [r3, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    b5b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b5ba:	b2db      	uxtb	r3, r3
    b5bc:	2224      	movs	r2, #36	; 0x24
    b5be:	18ba      	adds	r2, r7, r2
    b5c0:	0011      	movs	r1, r2
    b5c2:	0018      	movs	r0, r3
    b5c4:	4b70      	ldr	r3, [pc, #448]	; (b788 <usart_init+0x24c>)
    b5c6:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    b5c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    b5ca:	b2db      	uxtb	r3, r3
    b5cc:	0018      	movs	r0, r3
    b5ce:	4b6f      	ldr	r3, [pc, #444]	; (b78c <usart_init+0x250>)
    b5d0:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    b5d2:	687b      	ldr	r3, [r7, #4]
    b5d4:	222d      	movs	r2, #45	; 0x2d
    b5d6:	5c9b      	ldrb	r3, [r3, r2]
    b5d8:	2100      	movs	r1, #0
    b5da:	0018      	movs	r0, r3
    b5dc:	4b6c      	ldr	r3, [pc, #432]	; (b790 <usart_init+0x254>)
    b5de:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    b5e0:	687b      	ldr	r3, [r7, #4]
    b5e2:	7ada      	ldrb	r2, [r3, #11]
    b5e4:	68fb      	ldr	r3, [r7, #12]
    b5e6:	715a      	strb	r2, [r3, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    b5e8:	687b      	ldr	r3, [r7, #4]
    b5ea:	2224      	movs	r2, #36	; 0x24
    b5ec:	5c9a      	ldrb	r2, [r3, r2]
    b5ee:	68fb      	ldr	r3, [r7, #12]
    b5f0:	719a      	strb	r2, [r3, #6]
	module->transmitter_enabled = config->transmitter_enable;
    b5f2:	687b      	ldr	r3, [r7, #4]
    b5f4:	2225      	movs	r2, #37	; 0x25
    b5f6:	5c9a      	ldrb	r2, [r3, r2]
    b5f8:	68fb      	ldr	r3, [r7, #12]
    b5fa:	71da      	strb	r2, [r3, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    b5fc:	687b      	ldr	r3, [r7, #4]
    b5fe:	7eda      	ldrb	r2, [r3, #27]
    b600:	68fb      	ldr	r3, [r7, #12]
    b602:	721a      	strb	r2, [r3, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    b604:	687b      	ldr	r3, [r7, #4]
    b606:	7f1a      	ldrb	r2, [r3, #28]
    b608:	68fb      	ldr	r3, [r7, #12]
    b60a:	725a      	strb	r2, [r3, #9]
#endif
#ifdef FEATURE_USART_ISO7816
	module->iso7816_mode_enabled = config->iso7816_config.enabled;
#endif
	/* Set configuration according to the config struct */
	status_code = _usart_set_config(module, config);
    b60c:	233b      	movs	r3, #59	; 0x3b
    b60e:	18fc      	adds	r4, r7, r3
    b610:	687a      	ldr	r2, [r7, #4]
    b612:	68fb      	ldr	r3, [r7, #12]
    b614:	0011      	movs	r1, r2
    b616:	0018      	movs	r0, r3
    b618:	4b5e      	ldr	r3, [pc, #376]	; (b794 <usart_init+0x258>)
    b61a:	4798      	blx	r3
    b61c:	0003      	movs	r3, r0
    b61e:	7023      	strb	r3, [r4, #0]
	if(status_code != STATUS_OK) {
    b620:	233b      	movs	r3, #59	; 0x3b
    b622:	18fb      	adds	r3, r7, r3
    b624:	781b      	ldrb	r3, [r3, #0]
    b626:	2b00      	cmp	r3, #0
    b628:	d003      	beq.n	b632 <usart_init+0xf6>
		return status_code;
    b62a:	233b      	movs	r3, #59	; 0x3b
    b62c:	18fb      	adds	r3, r7, r3
    b62e:	781b      	ldrb	r3, [r3, #0]
    b630:	e09f      	b.n	b772 <usart_init+0x236>
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
    b632:	2320      	movs	r3, #32
    b634:	18fb      	adds	r3, r7, r3
    b636:	0018      	movs	r0, r3
    b638:	4b57      	ldr	r3, [pc, #348]	; (b798 <usart_init+0x25c>)
    b63a:	4798      	blx	r3
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
    b63c:	2320      	movs	r3, #32
    b63e:	18fb      	adds	r3, r7, r3
    b640:	2200      	movs	r2, #0
    b642:	705a      	strb	r2, [r3, #1]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    b644:	2320      	movs	r3, #32
    b646:	18fb      	adds	r3, r7, r3
    b648:	2200      	movs	r2, #0
    b64a:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
			config->pinmux_pad0, config->pinmux_pad1,
    b64c:	687b      	ldr	r3, [r7, #4]
    b64e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    b650:	2310      	movs	r3, #16
    b652:	18fb      	adds	r3, r7, r3
    b654:	601a      	str	r2, [r3, #0]
			config->pinmux_pad0, config->pinmux_pad1,
    b656:	687b      	ldr	r3, [r7, #4]
    b658:	6b5a      	ldr	r2, [r3, #52]	; 0x34
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    b65a:	2310      	movs	r3, #16
    b65c:	18fb      	adds	r3, r7, r3
    b65e:	605a      	str	r2, [r3, #4]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    b660:	687b      	ldr	r3, [r7, #4]
    b662:	6b9a      	ldr	r2, [r3, #56]	; 0x38
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    b664:	2310      	movs	r3, #16
    b666:	18fb      	adds	r3, r7, r3
    b668:	609a      	str	r2, [r3, #8]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
    b66a:	687b      	ldr	r3, [r7, #4]
    b66c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;

	uint32_t pad_pinmuxes[] = {
    b66e:	2310      	movs	r3, #16
    b670:	18fb      	adds	r3, r7, r3
    b672:	60da      	str	r2, [r3, #12]
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    b674:	2347      	movs	r3, #71	; 0x47
    b676:	18fb      	adds	r3, r7, r3
    b678:	2200      	movs	r2, #0
    b67a:	701a      	strb	r2, [r3, #0]
    b67c:	e02c      	b.n	b6d8 <usart_init+0x19c>
		uint32_t current_pinmux = pad_pinmuxes[pad];
    b67e:	2347      	movs	r3, #71	; 0x47
    b680:	18fb      	adds	r3, r7, r3
    b682:	781a      	ldrb	r2, [r3, #0]
    b684:	2310      	movs	r3, #16
    b686:	18fb      	adds	r3, r7, r3
    b688:	0092      	lsls	r2, r2, #2
    b68a:	58d3      	ldr	r3, [r2, r3]
    b68c:	643b      	str	r3, [r7, #64]	; 0x40

		if (current_pinmux == PINMUX_DEFAULT) {
    b68e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    b690:	2b00      	cmp	r3, #0
    b692:	d109      	bne.n	b6a8 <usart_init+0x16c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    b694:	2347      	movs	r3, #71	; 0x47
    b696:	18fb      	adds	r3, r7, r3
    b698:	781a      	ldrb	r2, [r3, #0]
    b69a:	68bb      	ldr	r3, [r7, #8]
    b69c:	0011      	movs	r1, r2
    b69e:	0018      	movs	r0, r3
    b6a0:	4b3e      	ldr	r3, [pc, #248]	; (b79c <usart_init+0x260>)
    b6a2:	4798      	blx	r3
    b6a4:	0003      	movs	r3, r0
    b6a6:	643b      	str	r3, [r7, #64]	; 0x40
		}

		if (current_pinmux != PINMUX_UNUSED) {
    b6a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    b6aa:	3301      	adds	r3, #1
    b6ac:	d00d      	beq.n	b6ca <usart_init+0x18e>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    b6ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    b6b0:	b2da      	uxtb	r2, r3
    b6b2:	2320      	movs	r3, #32
    b6b4:	18fb      	adds	r3, r7, r3
    b6b6:	701a      	strb	r2, [r3, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    b6b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    b6ba:	0c1b      	lsrs	r3, r3, #16
    b6bc:	b2db      	uxtb	r3, r3
    b6be:	2220      	movs	r2, #32
    b6c0:	18ba      	adds	r2, r7, r2
    b6c2:	0011      	movs	r1, r2
    b6c4:	0018      	movs	r0, r3
    b6c6:	4b36      	ldr	r3, [pc, #216]	; (b7a0 <usart_init+0x264>)
    b6c8:	4798      	blx	r3
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    b6ca:	2347      	movs	r3, #71	; 0x47
    b6cc:	18fb      	adds	r3, r7, r3
    b6ce:	781a      	ldrb	r2, [r3, #0]
    b6d0:	2347      	movs	r3, #71	; 0x47
    b6d2:	18fb      	adds	r3, r7, r3
    b6d4:	3201      	adds	r2, #1
    b6d6:	701a      	strb	r2, [r3, #0]
    b6d8:	2347      	movs	r3, #71	; 0x47
    b6da:	18fb      	adds	r3, r7, r3
    b6dc:	781b      	ldrb	r3, [r3, #0]
    b6de:	2b03      	cmp	r3, #3
    b6e0:	d9cd      	bls.n	b67e <usart_init+0x142>
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    b6e2:	2300      	movs	r3, #0
    b6e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    b6e6:	e00a      	b.n	b6fe <usart_init+0x1c2>
		module->callback[i]            = NULL;
    b6e8:	68fa      	ldr	r2, [r7, #12]
    b6ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    b6ec:	3302      	adds	r3, #2
    b6ee:	009b      	lsls	r3, r3, #2
    b6f0:	18d3      	adds	r3, r2, r3
    b6f2:	3304      	adds	r3, #4
    b6f4:	2200      	movs	r2, #0
    b6f6:	601a      	str	r2, [r3, #0]
		}
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
    b6f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    b6fa:	3301      	adds	r3, #1
    b6fc:	63fb      	str	r3, [r7, #60]	; 0x3c
    b6fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    b700:	2b05      	cmp	r3, #5
    b702:	d9f1      	bls.n	b6e8 <usart_init+0x1ac>
		module->callback[i]            = NULL;
	}

	module->tx_buffer_ptr              = NULL;
    b704:	68fb      	ldr	r3, [r7, #12]
    b706:	2200      	movs	r2, #0
    b708:	629a      	str	r2, [r3, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    b70a:	68fb      	ldr	r3, [r7, #12]
    b70c:	2200      	movs	r2, #0
    b70e:	625a      	str	r2, [r3, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    b710:	68fb      	ldr	r3, [r7, #12]
    b712:	2200      	movs	r2, #0
    b714:	85da      	strh	r2, [r3, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    b716:	68fb      	ldr	r3, [r7, #12]
    b718:	2200      	movs	r2, #0
    b71a:	859a      	strh	r2, [r3, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    b71c:	68fb      	ldr	r3, [r7, #12]
    b71e:	2230      	movs	r2, #48	; 0x30
    b720:	2100      	movs	r1, #0
    b722:	5499      	strb	r1, [r3, r2]
	module->callback_enable_mask       = 0x00;
    b724:	68fb      	ldr	r3, [r7, #12]
    b726:	2231      	movs	r2, #49	; 0x31
    b728:	2100      	movs	r1, #0
    b72a:	5499      	strb	r1, [r3, r2]
	module->rx_status                  = STATUS_OK;
    b72c:	68fb      	ldr	r3, [r7, #12]
    b72e:	2232      	movs	r2, #50	; 0x32
    b730:	2100      	movs	r1, #0
    b732:	5499      	strb	r1, [r3, r2]
	module->tx_status                  = STATUS_OK;
    b734:	68fb      	ldr	r3, [r7, #12]
    b736:	2233      	movs	r2, #51	; 0x33
    b738:	2100      	movs	r1, #0
    b73a:	5499      	strb	r1, [r3, r2]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    b73c:	68fb      	ldr	r3, [r7, #12]
    b73e:	681b      	ldr	r3, [r3, #0]
    b740:	2227      	movs	r2, #39	; 0x27
    b742:	18bc      	adds	r4, r7, r2
    b744:	0018      	movs	r0, r3
    b746:	4b0d      	ldr	r3, [pc, #52]	; (b77c <usart_init+0x240>)
    b748:	4798      	blx	r3
    b74a:	0003      	movs	r3, r0
    b74c:	7023      	strb	r3, [r4, #0]
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    b74e:	4a15      	ldr	r2, [pc, #84]	; (b7a4 <usart_init+0x268>)
    b750:	2327      	movs	r3, #39	; 0x27
    b752:	18fb      	adds	r3, r7, r3
    b754:	781b      	ldrb	r3, [r3, #0]
    b756:	0011      	movs	r1, r2
    b758:	0018      	movs	r0, r3
    b75a:	4b13      	ldr	r3, [pc, #76]	; (b7a8 <usart_init+0x26c>)
    b75c:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    b75e:	2327      	movs	r3, #39	; 0x27
    b760:	18fb      	adds	r3, r7, r3
    b762:	781a      	ldrb	r2, [r3, #0]
    b764:	4b11      	ldr	r3, [pc, #68]	; (b7ac <usart_init+0x270>)
    b766:	0092      	lsls	r2, r2, #2
    b768:	68f9      	ldr	r1, [r7, #12]
    b76a:	50d1      	str	r1, [r2, r3]
#endif

	return status_code;
    b76c:	233b      	movs	r3, #59	; 0x3b
    b76e:	18fb      	adds	r3, r7, r3
    b770:	781b      	ldrb	r3, [r3, #0]
}
    b772:	0018      	movs	r0, r3
    b774:	46bd      	mov	sp, r7
    b776:	b013      	add	sp, #76	; 0x4c
    b778:	bd90      	pop	{r4, r7, pc}
    b77a:	46c0      	nop			; (mov r8, r8)
    b77c:	0000a371 	.word	0x0000a371
    b780:	0000b185 	.word	0x0000b185
    b784:	0000b16d 	.word	0x0000b16d
    b788:	0000c97d 	.word	0x0000c97d
    b78c:	0000c9c1 	.word	0x0000c9c1
    b790:	0000a129 	.word	0x0000a129
    b794:	0000b26d 	.word	0x0000b26d
    b798:	0000b1e1 	.word	0x0000b1e1
    b79c:	0000a1b5 	.word	0x0000a1b5
    b7a0:	0000cc69 	.word	0x0000cc69
    b7a4:	0000b945 	.word	0x0000b945
    b7a8:	0000a3d5 	.word	0x0000a3d5
    b7ac:	200047a4 	.word	0x200047a4

0000b7b0 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    b7b0:	b580      	push	{r7, lr}
    b7b2:	b084      	sub	sp, #16
    b7b4:	af00      	add	r7, sp, #0
    b7b6:	6078      	str	r0, [r7, #4]
    b7b8:	000a      	movs	r2, r1
    b7ba:	1cbb      	adds	r3, r7, #2
    b7bc:	801a      	strh	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    b7be:	687b      	ldr	r3, [r7, #4]
    b7c0:	681b      	ldr	r3, [r3, #0]
    b7c2:	60fb      	str	r3, [r7, #12]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    b7c4:	687b      	ldr	r3, [r7, #4]
    b7c6:	79db      	ldrb	r3, [r3, #7]
    b7c8:	2201      	movs	r2, #1
    b7ca:	4053      	eors	r3, r2
    b7cc:	b2db      	uxtb	r3, r3
    b7ce:	2b00      	cmp	r3, #0
    b7d0:	d001      	beq.n	b7d6 <usart_write_wait+0x26>
		return STATUS_ERR_DENIED;
    b7d2:	231c      	movs	r3, #28
    b7d4:	e017      	b.n	b806 <usart_write_wait+0x56>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    b7d6:	687b      	ldr	r3, [r7, #4]
    b7d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    b7da:	b29b      	uxth	r3, r3
    b7dc:	2b00      	cmp	r3, #0
    b7de:	d001      	beq.n	b7e4 <usart_write_wait+0x34>
		return STATUS_BUSY;
    b7e0:	2305      	movs	r3, #5
    b7e2:	e010      	b.n	b806 <usart_write_wait+0x56>
		return STATUS_BUSY;
	}
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    b7e4:	687b      	ldr	r3, [r7, #4]
    b7e6:	0018      	movs	r0, r3
    b7e8:	4b09      	ldr	r3, [pc, #36]	; (b810 <usart_write_wait+0x60>)
    b7ea:	4798      	blx	r3

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    b7ec:	68fb      	ldr	r3, [r7, #12]
    b7ee:	1cba      	adds	r2, r7, #2
    b7f0:	8812      	ldrh	r2, [r2, #0]
    b7f2:	851a      	strh	r2, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    b7f4:	46c0      	nop			; (mov r8, r8)
    b7f6:	68fb      	ldr	r3, [r7, #12]
    b7f8:	7e1b      	ldrb	r3, [r3, #24]
    b7fa:	b2db      	uxtb	r3, r3
    b7fc:	001a      	movs	r2, r3
    b7fe:	2302      	movs	r3, #2
    b800:	4013      	ands	r3, r2
    b802:	d0f8      	beq.n	b7f6 <usart_write_wait+0x46>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    b804:	2300      	movs	r3, #0
}
    b806:	0018      	movs	r0, r3
    b808:	46bd      	mov	sp, r7
    b80a:	b004      	add	sp, #16
    b80c:	bd80      	pop	{r7, pc}
    b80e:	46c0      	nop			; (mov r8, r8)
    b810:	0000b249 	.word	0x0000b249

0000b814 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    b814:	b580      	push	{r7, lr}
    b816:	b084      	sub	sp, #16
    b818:	af00      	add	r7, sp, #0
    b81a:	6078      	str	r0, [r7, #4]
    b81c:	6039      	str	r1, [r7, #0]

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    b81e:	687b      	ldr	r3, [r7, #4]
    b820:	681b      	ldr	r3, [r3, #0]
    b822:	60fb      	str	r3, [r7, #12]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    b824:	687b      	ldr	r3, [r7, #4]
    b826:	799b      	ldrb	r3, [r3, #6]
    b828:	2201      	movs	r2, #1
    b82a:	4053      	eors	r3, r2
    b82c:	b2db      	uxtb	r3, r3
    b82e:	2b00      	cmp	r3, #0
    b830:	d001      	beq.n	b836 <usart_read_wait+0x22>
		return STATUS_ERR_DENIED;
    b832:	231c      	movs	r3, #28
    b834:	e05e      	b.n	b8f4 <usart_read_wait+0xe0>
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    b836:	687b      	ldr	r3, [r7, #4]
    b838:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    b83a:	b29b      	uxth	r3, r3
    b83c:	2b00      	cmp	r3, #0
    b83e:	d001      	beq.n	b844 <usart_read_wait+0x30>
		return STATUS_BUSY;
    b840:	2305      	movs	r3, #5
    b842:	e057      	b.n	b8f4 <usart_read_wait+0xe0>
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    b844:	68fb      	ldr	r3, [r7, #12]
    b846:	7e1b      	ldrb	r3, [r3, #24]
    b848:	b2db      	uxtb	r3, r3
    b84a:	001a      	movs	r2, r3
    b84c:	2304      	movs	r3, #4
    b84e:	4013      	ands	r3, r2
    b850:	d101      	bne.n	b856 <usart_read_wait+0x42>
		/* Return error code */
		return STATUS_BUSY;
    b852:	2305      	movs	r3, #5
    b854:	e04e      	b.n	b8f4 <usart_read_wait+0xe0>
	}

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    b856:	687b      	ldr	r3, [r7, #4]
    b858:	0018      	movs	r0, r3
    b85a:	4b28      	ldr	r3, [pc, #160]	; (b8fc <usart_read_wait+0xe8>)
    b85c:	4798      	blx	r3

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    b85e:	68fb      	ldr	r3, [r7, #12]
    b860:	8b5b      	ldrh	r3, [r3, #26]
    b862:	b29b      	uxth	r3, r3
    b864:	b2da      	uxtb	r2, r3
    b866:	230b      	movs	r3, #11
    b868:	18fb      	adds	r3, r7, r3
    b86a:	213f      	movs	r1, #63	; 0x3f
    b86c:	400a      	ands	r2, r1
    b86e:	701a      	strb	r2, [r3, #0]

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    b870:	230b      	movs	r3, #11
    b872:	18fb      	adds	r3, r7, r3
    b874:	781b      	ldrb	r3, [r3, #0]
    b876:	2b00      	cmp	r3, #0
    b878:	d036      	beq.n	b8e8 <usart_read_wait+0xd4>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    b87a:	230b      	movs	r3, #11
    b87c:	18fb      	adds	r3, r7, r3
    b87e:	781b      	ldrb	r3, [r3, #0]
    b880:	2202      	movs	r2, #2
    b882:	4013      	ands	r3, r2
    b884:	d004      	beq.n	b890 <usart_read_wait+0x7c>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    b886:	68fb      	ldr	r3, [r7, #12]
    b888:	2202      	movs	r2, #2
    b88a:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_FORMAT;
    b88c:	231a      	movs	r3, #26
    b88e:	e031      	b.n	b8f4 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    b890:	230b      	movs	r3, #11
    b892:	18fb      	adds	r3, r7, r3
    b894:	781b      	ldrb	r3, [r3, #0]
    b896:	2204      	movs	r2, #4
    b898:	4013      	ands	r3, r2
    b89a:	d004      	beq.n	b8a6 <usart_read_wait+0x92>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    b89c:	68fb      	ldr	r3, [r7, #12]
    b89e:	2204      	movs	r2, #4
    b8a0:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_OVERFLOW;
    b8a2:	231e      	movs	r3, #30
    b8a4:	e026      	b.n	b8f4 <usart_read_wait+0xe0>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    b8a6:	230b      	movs	r3, #11
    b8a8:	18fb      	adds	r3, r7, r3
    b8aa:	781b      	ldrb	r3, [r3, #0]
    b8ac:	2201      	movs	r2, #1
    b8ae:	4013      	ands	r3, r2
    b8b0:	d004      	beq.n	b8bc <usart_read_wait+0xa8>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    b8b2:	68fb      	ldr	r3, [r7, #12]
    b8b4:	2201      	movs	r2, #1
    b8b6:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_BAD_DATA;
    b8b8:	2313      	movs	r3, #19
    b8ba:	e01b      	b.n	b8f4 <usart_read_wait+0xe0>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    b8bc:	230b      	movs	r3, #11
    b8be:	18fb      	adds	r3, r7, r3
    b8c0:	781b      	ldrb	r3, [r3, #0]
    b8c2:	2210      	movs	r2, #16
    b8c4:	4013      	ands	r3, r2
    b8c6:	d004      	beq.n	b8d2 <usart_read_wait+0xbe>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    b8c8:	68fb      	ldr	r3, [r7, #12]
    b8ca:	2210      	movs	r2, #16
    b8cc:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PROTOCOL;
    b8ce:	2342      	movs	r3, #66	; 0x42
    b8d0:	e010      	b.n	b8f4 <usart_read_wait+0xe0>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    b8d2:	230b      	movs	r3, #11
    b8d4:	18fb      	adds	r3, r7, r3
    b8d6:	781b      	ldrb	r3, [r3, #0]
    b8d8:	2220      	movs	r2, #32
    b8da:	4013      	ands	r3, r2
    b8dc:	d004      	beq.n	b8e8 <usart_read_wait+0xd4>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    b8de:	68fb      	ldr	r3, [r7, #12]
    b8e0:	2220      	movs	r2, #32
    b8e2:	835a      	strh	r2, [r3, #26]

			return STATUS_ERR_PACKET_COLLISION;
    b8e4:	2341      	movs	r3, #65	; 0x41
    b8e6:	e005      	b.n	b8f4 <usart_read_wait+0xe0>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    b8e8:	68fb      	ldr	r3, [r7, #12]
    b8ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    b8ec:	b29a      	uxth	r2, r3
    b8ee:	683b      	ldr	r3, [r7, #0]
    b8f0:	801a      	strh	r2, [r3, #0]

	return STATUS_OK;
    b8f2:	2300      	movs	r3, #0
}
    b8f4:	0018      	movs	r0, r3
    b8f6:	46bd      	mov	sp, r7
    b8f8:	b004      	add	sp, #16
    b8fa:	bd80      	pop	{r7, pc}
    b8fc:	0000b249 	.word	0x0000b249

0000b900 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    b900:	b580      	push	{r7, lr}
    b902:	b084      	sub	sp, #16
    b904:	af00      	add	r7, sp, #0
    b906:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    b908:	687b      	ldr	r3, [r7, #4]
    b90a:	681b      	ldr	r3, [r3, #0]
    b90c:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    b90e:	68fb      	ldr	r3, [r7, #12]
    b910:	69db      	ldr	r3, [r3, #28]
    b912:	1e5a      	subs	r2, r3, #1
    b914:	4193      	sbcs	r3, r2
    b916:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    b918:	0018      	movs	r0, r3
    b91a:	46bd      	mov	sp, r7
    b91c:	b004      	add	sp, #16
    b91e:	bd80      	pop	{r7, pc}

0000b920 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    b920:	b580      	push	{r7, lr}
    b922:	b082      	sub	sp, #8
    b924:	af00      	add	r7, sp, #0
    b926:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    b928:	46c0      	nop			; (mov r8, r8)
    b92a:	687b      	ldr	r3, [r7, #4]
    b92c:	0018      	movs	r0, r3
    b92e:	4b04      	ldr	r3, [pc, #16]	; (b940 <_usart_wait_for_sync+0x20>)
    b930:	4798      	blx	r3
    b932:	1e03      	subs	r3, r0, #0
    b934:	d1f9      	bne.n	b92a <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    b936:	46c0      	nop			; (mov r8, r8)
    b938:	46bd      	mov	sp, r7
    b93a:	b002      	add	sp, #8
    b93c:	bd80      	pop	{r7, pc}
    b93e:	46c0      	nop			; (mov r8, r8)
    b940:	0000b901 	.word	0x0000b901

0000b944 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    b944:	b580      	push	{r7, lr}
    b946:	b088      	sub	sp, #32
    b948:	af00      	add	r7, sp, #0
    b94a:	0002      	movs	r2, r0
    b94c:	1dfb      	adds	r3, r7, #7
    b94e:	701a      	strb	r2, [r3, #0]
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];
    b950:	1dfb      	adds	r3, r7, #7
    b952:	781a      	ldrb	r2, [r3, #0]
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    b954:	4ba3      	ldr	r3, [pc, #652]	; (bbe4 <_usart_interrupt_handler+0x2a0>)
    b956:	0092      	lsls	r2, r2, #2
    b958:	58d3      	ldr	r3, [r2, r3]
    b95a:	61bb      	str	r3, [r7, #24]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    b95c:	69bb      	ldr	r3, [r7, #24]
    b95e:	681b      	ldr	r3, [r3, #0]
	/* Get device instance from the look-up table */
	struct usart_module *module
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
    b960:	617b      	str	r3, [r7, #20]
		= &(module->hw->USART);

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);
    b962:	69bb      	ldr	r3, [r7, #24]
    b964:	0018      	movs	r0, r3
    b966:	4ba0      	ldr	r3, [pc, #640]	; (bbe8 <_usart_interrupt_handler+0x2a4>)
    b968:	4798      	blx	r3

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    b96a:	697b      	ldr	r3, [r7, #20]
    b96c:	7e1b      	ldrb	r3, [r3, #24]
    b96e:	b2da      	uxtb	r2, r3
    b970:	2312      	movs	r3, #18
    b972:	18fb      	adds	r3, r7, r3
    b974:	801a      	strh	r2, [r3, #0]
	interrupt_status &= usart_hw->INTENSET.reg;
    b976:	697b      	ldr	r3, [r7, #20]
    b978:	7d9b      	ldrb	r3, [r3, #22]
    b97a:	b2db      	uxtb	r3, r3
    b97c:	b29a      	uxth	r2, r3
    b97e:	2312      	movs	r3, #18
    b980:	18fb      	adds	r3, r7, r3
    b982:	2112      	movs	r1, #18
    b984:	1879      	adds	r1, r7, r1
    b986:	8809      	ldrh	r1, [r1, #0]
    b988:	400a      	ands	r2, r1
    b98a:	801a      	strh	r2, [r3, #0]
	callback_status = module->callback_reg_mask &
    b98c:	69bb      	ldr	r3, [r7, #24]
    b98e:	2230      	movs	r2, #48	; 0x30
    b990:	5c9b      	ldrb	r3, [r3, r2]
			module->callback_enable_mask;
    b992:	69ba      	ldr	r2, [r7, #24]
    b994:	2131      	movs	r1, #49	; 0x31
    b996:	5c52      	ldrb	r2, [r2, r1]
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    b998:	4013      	ands	r3, r2
    b99a:	b2da      	uxtb	r2, r3
    b99c:	2310      	movs	r3, #16
    b99e:	18fb      	adds	r3, r7, r3
    b9a0:	801a      	strh	r2, [r3, #0]
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    b9a2:	2312      	movs	r3, #18
    b9a4:	18fb      	adds	r3, r7, r3
    b9a6:	881b      	ldrh	r3, [r3, #0]
    b9a8:	2201      	movs	r2, #1
    b9aa:	4013      	ands	r3, r2
    b9ac:	d044      	beq.n	ba38 <_usart_interrupt_handler+0xf4>
		if (module->remaining_tx_buffer_length) {
    b9ae:	69bb      	ldr	r3, [r7, #24]
    b9b0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    b9b2:	b29b      	uxth	r3, r3
    b9b4:	2b00      	cmp	r3, #0
    b9b6:	d03c      	beq.n	ba32 <_usart_interrupt_handler+0xee>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    b9b8:	69bb      	ldr	r3, [r7, #24]
    b9ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b9bc:	781b      	ldrb	r3, [r3, #0]
    b9be:	b2da      	uxtb	r2, r3
    b9c0:	231c      	movs	r3, #28
    b9c2:	18fb      	adds	r3, r7, r3
    b9c4:	801a      	strh	r2, [r3, #0]
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    b9c6:	69bb      	ldr	r3, [r7, #24]
    b9c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b9ca:	1c5a      	adds	r2, r3, #1
    b9cc:	69bb      	ldr	r3, [r7, #24]
    b9ce:	629a      	str	r2, [r3, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    b9d0:	69bb      	ldr	r3, [r7, #24]
    b9d2:	795b      	ldrb	r3, [r3, #5]
    b9d4:	2b01      	cmp	r3, #1
    b9d6:	d113      	bne.n	ba00 <_usart_interrupt_handler+0xbc>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    b9d8:	69bb      	ldr	r3, [r7, #24]
    b9da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b9dc:	781b      	ldrb	r3, [r3, #0]
    b9de:	b2db      	uxtb	r3, r3
    b9e0:	021b      	lsls	r3, r3, #8
    b9e2:	b21a      	sxth	r2, r3
    b9e4:	231c      	movs	r3, #28
    b9e6:	18fb      	adds	r3, r7, r3
    b9e8:	2100      	movs	r1, #0
    b9ea:	5e5b      	ldrsh	r3, [r3, r1]
    b9ec:	4313      	orrs	r3, r2
    b9ee:	b21a      	sxth	r2, r3
    b9f0:	231c      	movs	r3, #28
    b9f2:	18fb      	adds	r3, r7, r3
    b9f4:	801a      	strh	r2, [r3, #0]
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    b9f6:	69bb      	ldr	r3, [r7, #24]
    b9f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    b9fa:	1c5a      	adds	r2, r3, #1
    b9fc:	69bb      	ldr	r3, [r7, #24]
    b9fe:	629a      	str	r2, [r3, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    ba00:	231c      	movs	r3, #28
    ba02:	18fb      	adds	r3, r7, r3
    ba04:	881b      	ldrh	r3, [r3, #0]
    ba06:	05db      	lsls	r3, r3, #23
    ba08:	0ddb      	lsrs	r3, r3, #23
    ba0a:	b29a      	uxth	r2, r3
    ba0c:	697b      	ldr	r3, [r7, #20]
    ba0e:	851a      	strh	r2, [r3, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    ba10:	69bb      	ldr	r3, [r7, #24]
    ba12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    ba14:	b29b      	uxth	r3, r3
    ba16:	3b01      	subs	r3, #1
    ba18:	b29b      	uxth	r3, r3
    ba1a:	69ba      	ldr	r2, [r7, #24]
    ba1c:	1c19      	adds	r1, r3, #0
    ba1e:	85d1      	strh	r1, [r2, #46]	; 0x2e
    ba20:	2b00      	cmp	r3, #0
    ba22:	d109      	bne.n	ba38 <_usart_interrupt_handler+0xf4>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    ba24:	697b      	ldr	r3, [r7, #20]
    ba26:	2201      	movs	r2, #1
    ba28:	751a      	strb	r2, [r3, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    ba2a:	697b      	ldr	r3, [r7, #20]
    ba2c:	2202      	movs	r2, #2
    ba2e:	759a      	strb	r2, [r3, #22]
    ba30:	e002      	b.n	ba38 <_usart_interrupt_handler+0xf4>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    ba32:	697b      	ldr	r3, [r7, #20]
    ba34:	2201      	movs	r2, #1
    ba36:	751a      	strb	r2, [r3, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    ba38:	2312      	movs	r3, #18
    ba3a:	18fb      	adds	r3, r7, r3
    ba3c:	881b      	ldrh	r3, [r3, #0]
    ba3e:	2202      	movs	r2, #2
    ba40:	4013      	ands	r3, r2
    ba42:	d011      	beq.n	ba68 <_usart_interrupt_handler+0x124>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    ba44:	697b      	ldr	r3, [r7, #20]
    ba46:	2202      	movs	r2, #2
    ba48:	751a      	strb	r2, [r3, #20]
		module->tx_status = STATUS_OK;
    ba4a:	69bb      	ldr	r3, [r7, #24]
    ba4c:	2233      	movs	r2, #51	; 0x33
    ba4e:	2100      	movs	r1, #0
    ba50:	5499      	strb	r1, [r3, r2]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    ba52:	2310      	movs	r3, #16
    ba54:	18fb      	adds	r3, r7, r3
    ba56:	881b      	ldrh	r3, [r3, #0]
    ba58:	2201      	movs	r2, #1
    ba5a:	4013      	ands	r3, r2
    ba5c:	d004      	beq.n	ba68 <_usart_interrupt_handler+0x124>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    ba5e:	69bb      	ldr	r3, [r7, #24]
    ba60:	68db      	ldr	r3, [r3, #12]
    ba62:	69ba      	ldr	r2, [r7, #24]
    ba64:	0010      	movs	r0, r2
    ba66:	4798      	blx	r3
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    ba68:	2312      	movs	r3, #18
    ba6a:	18fb      	adds	r3, r7, r3
    ba6c:	881b      	ldrh	r3, [r3, #0]
    ba6e:	2204      	movs	r2, #4
    ba70:	4013      	ands	r3, r2
    ba72:	d100      	bne.n	ba76 <_usart_interrupt_handler+0x132>
    ba74:	e0bd      	b.n	bbf2 <_usart_interrupt_handler+0x2ae>

		if (module->remaining_rx_buffer_length) {
    ba76:	69bb      	ldr	r3, [r7, #24]
    ba78:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    ba7a:	b29b      	uxth	r3, r3
    ba7c:	2b00      	cmp	r3, #0
    ba7e:	d100      	bne.n	ba82 <_usart_interrupt_handler+0x13e>
    ba80:	e0b4      	b.n	bbec <_usart_interrupt_handler+0x2a8>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    ba82:	697b      	ldr	r3, [r7, #20]
    ba84:	8b5b      	ldrh	r3, [r3, #26]
    ba86:	b29b      	uxth	r3, r3
    ba88:	b2da      	uxtb	r2, r3
    ba8a:	231f      	movs	r3, #31
    ba8c:	18fb      	adds	r3, r7, r3
    ba8e:	213f      	movs	r1, #63	; 0x3f
    ba90:	400a      	ands	r2, r1
    ba92:	701a      	strb	r2, [r3, #0]
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    ba94:	231f      	movs	r3, #31
    ba96:	18fb      	adds	r3, r7, r3
    ba98:	781b      	ldrb	r3, [r3, #0]
    ba9a:	2208      	movs	r2, #8
    ba9c:	4013      	ands	r3, r2
    ba9e:	d007      	beq.n	bab0 <_usart_interrupt_handler+0x16c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    baa0:	231f      	movs	r3, #31
    baa2:	18fb      	adds	r3, r7, r3
    baa4:	221f      	movs	r2, #31
    baa6:	18ba      	adds	r2, r7, r2
    baa8:	7812      	ldrb	r2, [r2, #0]
    baaa:	2108      	movs	r1, #8
    baac:	438a      	bics	r2, r1
    baae:	701a      	strb	r2, [r3, #0]
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    bab0:	231f      	movs	r3, #31
    bab2:	18fb      	adds	r3, r7, r3
    bab4:	781b      	ldrb	r3, [r3, #0]
    bab6:	2b00      	cmp	r3, #0
    bab8:	d050      	beq.n	bb5c <_usart_interrupt_handler+0x218>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    baba:	231f      	movs	r3, #31
    babc:	18fb      	adds	r3, r7, r3
    babe:	781b      	ldrb	r3, [r3, #0]
    bac0:	2202      	movs	r2, #2
    bac2:	4013      	ands	r3, r2
    bac4:	d007      	beq.n	bad6 <_usart_interrupt_handler+0x192>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    bac6:	69bb      	ldr	r3, [r7, #24]
    bac8:	2232      	movs	r2, #50	; 0x32
    baca:	211a      	movs	r1, #26
    bacc:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    bace:	697b      	ldr	r3, [r7, #20]
    bad0:	2202      	movs	r2, #2
    bad2:	835a      	strh	r2, [r3, #26]
    bad4:	e036      	b.n	bb44 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    bad6:	231f      	movs	r3, #31
    bad8:	18fb      	adds	r3, r7, r3
    bada:	781b      	ldrb	r3, [r3, #0]
    badc:	2204      	movs	r2, #4
    bade:	4013      	ands	r3, r2
    bae0:	d007      	beq.n	baf2 <_usart_interrupt_handler+0x1ae>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    bae2:	69bb      	ldr	r3, [r7, #24]
    bae4:	2232      	movs	r2, #50	; 0x32
    bae6:	211e      	movs	r1, #30
    bae8:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    baea:	697b      	ldr	r3, [r7, #20]
    baec:	2204      	movs	r2, #4
    baee:	835a      	strh	r2, [r3, #26]
    baf0:	e028      	b.n	bb44 <_usart_interrupt_handler+0x200>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    baf2:	231f      	movs	r3, #31
    baf4:	18fb      	adds	r3, r7, r3
    baf6:	781b      	ldrb	r3, [r3, #0]
    baf8:	2201      	movs	r2, #1
    bafa:	4013      	ands	r3, r2
    bafc:	d007      	beq.n	bb0e <_usart_interrupt_handler+0x1ca>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    bafe:	69bb      	ldr	r3, [r7, #24]
    bb00:	2232      	movs	r2, #50	; 0x32
    bb02:	2113      	movs	r1, #19
    bb04:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    bb06:	697b      	ldr	r3, [r7, #20]
    bb08:	2201      	movs	r2, #1
    bb0a:	835a      	strh	r2, [r3, #26]
    bb0c:	e01a      	b.n	bb44 <_usart_interrupt_handler+0x200>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    bb0e:	231f      	movs	r3, #31
    bb10:	18fb      	adds	r3, r7, r3
    bb12:	781b      	ldrb	r3, [r3, #0]
    bb14:	2210      	movs	r2, #16
    bb16:	4013      	ands	r3, r2
    bb18:	d007      	beq.n	bb2a <_usart_interrupt_handler+0x1e6>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    bb1a:	69bb      	ldr	r3, [r7, #24]
    bb1c:	2232      	movs	r2, #50	; 0x32
    bb1e:	2142      	movs	r1, #66	; 0x42
    bb20:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    bb22:	697b      	ldr	r3, [r7, #20]
    bb24:	2210      	movs	r2, #16
    bb26:	835a      	strh	r2, [r3, #26]
    bb28:	e00c      	b.n	bb44 <_usart_interrupt_handler+0x200>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    bb2a:	231f      	movs	r3, #31
    bb2c:	18fb      	adds	r3, r7, r3
    bb2e:	781b      	ldrb	r3, [r3, #0]
    bb30:	2220      	movs	r2, #32
    bb32:	4013      	ands	r3, r2
    bb34:	d006      	beq.n	bb44 <_usart_interrupt_handler+0x200>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    bb36:	69bb      	ldr	r3, [r7, #24]
    bb38:	2232      	movs	r2, #50	; 0x32
    bb3a:	2141      	movs	r1, #65	; 0x41
    bb3c:	5499      	strb	r1, [r3, r2]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    bb3e:	697b      	ldr	r3, [r7, #20]
    bb40:	2220      	movs	r2, #32
    bb42:	835a      	strh	r2, [r3, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
						& (1 << USART_CALLBACK_ERROR)) {
    bb44:	2310      	movs	r3, #16
    bb46:	18fb      	adds	r3, r7, r3
    bb48:	881b      	ldrh	r3, [r3, #0]
    bb4a:	2204      	movs	r2, #4
    bb4c:	4013      	ands	r3, r2
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    bb4e:	d050      	beq.n	bbf2 <_usart_interrupt_handler+0x2ae>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    bb50:	69bb      	ldr	r3, [r7, #24]
    bb52:	695b      	ldr	r3, [r3, #20]
    bb54:	69ba      	ldr	r2, [r7, #24]
    bb56:	0010      	movs	r0, r2
    bb58:	4798      	blx	r3
    bb5a:	e04a      	b.n	bbf2 <_usart_interrupt_handler+0x2ae>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    bb5c:	697b      	ldr	r3, [r7, #20]
    bb5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    bb60:	b29a      	uxth	r2, r3
    bb62:	230e      	movs	r3, #14
    bb64:	18fb      	adds	r3, r7, r3
    bb66:	05d2      	lsls	r2, r2, #23
    bb68:	0dd2      	lsrs	r2, r2, #23
    bb6a:	801a      	strh	r2, [r3, #0]

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    bb6c:	69bb      	ldr	r3, [r7, #24]
    bb6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    bb70:	220e      	movs	r2, #14
    bb72:	18ba      	adds	r2, r7, r2
    bb74:	8812      	ldrh	r2, [r2, #0]
    bb76:	b2d2      	uxtb	r2, r2
    bb78:	701a      	strb	r2, [r3, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    bb7a:	69bb      	ldr	r3, [r7, #24]
    bb7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    bb7e:	1c5a      	adds	r2, r3, #1
    bb80:	69bb      	ldr	r3, [r7, #24]
    bb82:	625a      	str	r2, [r3, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    bb84:	69bb      	ldr	r3, [r7, #24]
    bb86:	795b      	ldrb	r3, [r3, #5]
    bb88:	2b01      	cmp	r3, #1
    bb8a:	d10d      	bne.n	bba8 <_usart_interrupt_handler+0x264>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    bb8c:	69bb      	ldr	r3, [r7, #24]
    bb8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    bb90:	220e      	movs	r2, #14
    bb92:	18ba      	adds	r2, r7, r2
    bb94:	8812      	ldrh	r2, [r2, #0]
    bb96:	0a12      	lsrs	r2, r2, #8
    bb98:	b292      	uxth	r2, r2
    bb9a:	b2d2      	uxtb	r2, r2
    bb9c:	701a      	strb	r2, [r3, #0]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    bb9e:	69bb      	ldr	r3, [r7, #24]
    bba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    bba2:	1c5a      	adds	r2, r3, #1
    bba4:	69bb      	ldr	r3, [r7, #24]
    bba6:	625a      	str	r2, [r3, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    bba8:	69bb      	ldr	r3, [r7, #24]
    bbaa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    bbac:	b29b      	uxth	r3, r3
    bbae:	3b01      	subs	r3, #1
    bbb0:	b29b      	uxth	r3, r3
    bbb2:	69ba      	ldr	r2, [r7, #24]
    bbb4:	1c19      	adds	r1, r3, #0
    bbb6:	8591      	strh	r1, [r2, #44]	; 0x2c
    bbb8:	2b00      	cmp	r3, #0
    bbba:	d11a      	bne.n	bbf2 <_usart_interrupt_handler+0x2ae>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    bbbc:	697b      	ldr	r3, [r7, #20]
    bbbe:	2204      	movs	r2, #4
    bbc0:	751a      	strb	r2, [r3, #20]
					module->rx_status = STATUS_OK;
    bbc2:	69bb      	ldr	r3, [r7, #24]
    bbc4:	2232      	movs	r2, #50	; 0x32
    bbc6:	2100      	movs	r1, #0
    bbc8:	5499      	strb	r1, [r3, r2]

					/* Run callback if registered and enabled */
					if (callback_status
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
    bbca:	2310      	movs	r3, #16
    bbcc:	18fb      	adds	r3, r7, r3
    bbce:	881b      	ldrh	r3, [r3, #0]
    bbd0:	2202      	movs	r2, #2
    bbd2:	4013      	ands	r3, r2
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
					module->rx_status = STATUS_OK;

					/* Run callback if registered and enabled */
					if (callback_status
    bbd4:	d00d      	beq.n	bbf2 <_usart_interrupt_handler+0x2ae>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    bbd6:	69bb      	ldr	r3, [r7, #24]
    bbd8:	691b      	ldr	r3, [r3, #16]
    bbda:	69ba      	ldr	r2, [r7, #24]
    bbdc:	0010      	movs	r0, r2
    bbde:	4798      	blx	r3
    bbe0:	e007      	b.n	bbf2 <_usart_interrupt_handler+0x2ae>
    bbe2:	46c0      	nop			; (mov r8, r8)
    bbe4:	200047a4 	.word	0x200047a4
    bbe8:	0000b921 	.word	0x0000b921
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    bbec:	697b      	ldr	r3, [r7, #20]
    bbee:	2204      	movs	r2, #4
    bbf0:	751a      	strb	r2, [r3, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    bbf2:	2312      	movs	r3, #18
    bbf4:	18fb      	adds	r3, r7, r3
    bbf6:	881b      	ldrh	r3, [r3, #0]
    bbf8:	2210      	movs	r2, #16
    bbfa:	4013      	ands	r3, r2
    bbfc:	d010      	beq.n	bc20 <_usart_interrupt_handler+0x2dc>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    bbfe:	697b      	ldr	r3, [r7, #20]
    bc00:	2210      	movs	r2, #16
    bc02:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    bc04:	697b      	ldr	r3, [r7, #20]
    bc06:	2210      	movs	r2, #16
    bc08:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    bc0a:	2310      	movs	r3, #16
    bc0c:	18fb      	adds	r3, r7, r3
    bc0e:	881b      	ldrh	r3, [r3, #0]
    bc10:	2210      	movs	r2, #16
    bc12:	4013      	ands	r3, r2
    bc14:	d004      	beq.n	bc20 <_usart_interrupt_handler+0x2dc>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    bc16:	69bb      	ldr	r3, [r7, #24]
    bc18:	69db      	ldr	r3, [r3, #28]
    bc1a:	69ba      	ldr	r2, [r7, #24]
    bc1c:	0010      	movs	r0, r2
    bc1e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    bc20:	2312      	movs	r3, #18
    bc22:	18fb      	adds	r3, r7, r3
    bc24:	881b      	ldrh	r3, [r3, #0]
    bc26:	2220      	movs	r2, #32
    bc28:	4013      	ands	r3, r2
    bc2a:	d010      	beq.n	bc4e <_usart_interrupt_handler+0x30a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    bc2c:	697b      	ldr	r3, [r7, #20]
    bc2e:	2220      	movs	r2, #32
    bc30:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    bc32:	697b      	ldr	r3, [r7, #20]
    bc34:	2220      	movs	r2, #32
    bc36:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    bc38:	2310      	movs	r3, #16
    bc3a:	18fb      	adds	r3, r7, r3
    bc3c:	881b      	ldrh	r3, [r3, #0]
    bc3e:	2208      	movs	r2, #8
    bc40:	4013      	ands	r3, r2
    bc42:	d004      	beq.n	bc4e <_usart_interrupt_handler+0x30a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    bc44:	69bb      	ldr	r3, [r7, #24]
    bc46:	699b      	ldr	r3, [r3, #24]
    bc48:	69ba      	ldr	r2, [r7, #24]
    bc4a:	0010      	movs	r0, r2
    bc4c:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    bc4e:	2312      	movs	r3, #18
    bc50:	18fb      	adds	r3, r7, r3
    bc52:	881b      	ldrh	r3, [r3, #0]
    bc54:	2208      	movs	r2, #8
    bc56:	4013      	ands	r3, r2
    bc58:	d010      	beq.n	bc7c <_usart_interrupt_handler+0x338>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    bc5a:	697b      	ldr	r3, [r7, #20]
    bc5c:	2208      	movs	r2, #8
    bc5e:	751a      	strb	r2, [r3, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    bc60:	697b      	ldr	r3, [r7, #20]
    bc62:	2208      	movs	r2, #8
    bc64:	761a      	strb	r2, [r3, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    bc66:	2310      	movs	r3, #16
    bc68:	18fb      	adds	r3, r7, r3
    bc6a:	881b      	ldrh	r3, [r3, #0]
    bc6c:	2220      	movs	r2, #32
    bc6e:	4013      	ands	r3, r2
    bc70:	d004      	beq.n	bc7c <_usart_interrupt_handler+0x338>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    bc72:	69bb      	ldr	r3, [r7, #24]
    bc74:	6a1b      	ldr	r3, [r3, #32]
    bc76:	69ba      	ldr	r2, [r7, #24]
    bc78:	0010      	movs	r0, r2
    bc7a:	4798      	blx	r3
		}
	}
#endif
}
    bc7c:	46c0      	nop			; (mov r8, r8)
    bc7e:	46bd      	mov	sp, r7
    bc80:	b008      	add	sp, #32
    bc82:	bd80      	pop	{r7, pc}

0000bc84 <system_gclk_gen_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_gen_get_config_defaults(
		struct system_gclk_gen_config *const config)
{
    bc84:	b580      	push	{r7, lr}
    bc86:	b082      	sub	sp, #8
    bc88:	af00      	add	r7, sp, #0
    bc8a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    bc8c:	687b      	ldr	r3, [r7, #4]
    bc8e:	2201      	movs	r2, #1
    bc90:	605a      	str	r2, [r3, #4]
	config->high_when_disabled = false;
    bc92:	687b      	ldr	r3, [r7, #4]
    bc94:	2200      	movs	r2, #0
    bc96:	705a      	strb	r2, [r3, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    bc98:	687b      	ldr	r3, [r7, #4]
    bc9a:	2206      	movs	r2, #6
    bc9c:	701a      	strb	r2, [r3, #0]
#endif
	config->run_in_standby     = false;
    bc9e:	687b      	ldr	r3, [r7, #4]
    bca0:	2200      	movs	r2, #0
    bca2:	721a      	strb	r2, [r3, #8]
	config->output_enable      = false;
    bca4:	687b      	ldr	r3, [r7, #4]
    bca6:	2200      	movs	r2, #0
    bca8:	725a      	strb	r2, [r3, #9]
}
    bcaa:	46c0      	nop			; (mov r8, r8)
    bcac:	46bd      	mov	sp, r7
    bcae:	b002      	add	sp, #8
    bcb0:	bd80      	pop	{r7, pc}
    bcb2:	46c0      	nop			; (mov r8, r8)

0000bcb4 <system_gclk_chan_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to initialize to default values
 */
static inline void system_gclk_chan_get_config_defaults(
		struct system_gclk_chan_config *const config)
{
    bcb4:	b580      	push	{r7, lr}
    bcb6:	b082      	sub	sp, #8
    bcb8:	af00      	add	r7, sp, #0
    bcba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    bcbc:	687b      	ldr	r3, [r7, #4]
    bcbe:	2200      	movs	r2, #0
    bcc0:	701a      	strb	r2, [r3, #0]
}
    bcc2:	46c0      	nop			; (mov r8, r8)
    bcc4:	46bd      	mov	sp, r7
    bcc6:	b002      	add	sp, #8
    bcc8:	bd80      	pop	{r7, pc}
    bcca:	46c0      	nop			; (mov r8, r8)

0000bccc <system_clock_source_xosc32k_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
    bccc:	b580      	push	{r7, lr}
    bcce:	b082      	sub	sp, #8
    bcd0:	af00      	add	r7, sp, #0
    bcd2:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    bcd4:	687b      	ldr	r3, [r7, #4]
    bcd6:	2200      	movs	r2, #0
    bcd8:	701a      	strb	r2, [r3, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
    bcda:	687b      	ldr	r3, [r7, #4]
    bcdc:	2204      	movs	r2, #4
    bcde:	705a      	strb	r2, [r3, #1]
	config->auto_gain_control   = false;
    bce0:	687b      	ldr	r3, [r7, #4]
    bce2:	2200      	movs	r2, #0
    bce4:	709a      	strb	r2, [r3, #2]
	config->frequency           = 32768UL;
    bce6:	687b      	ldr	r3, [r7, #4]
    bce8:	2280      	movs	r2, #128	; 0x80
    bcea:	0212      	lsls	r2, r2, #8
    bcec:	609a      	str	r2, [r3, #8]
	config->enable_1khz_output  = false;
    bcee:	687b      	ldr	r3, [r7, #4]
    bcf0:	2200      	movs	r2, #0
    bcf2:	70da      	strb	r2, [r3, #3]
	config->enable_32khz_output = true;
    bcf4:	687b      	ldr	r3, [r7, #4]
    bcf6:	2201      	movs	r2, #1
    bcf8:	711a      	strb	r2, [r3, #4]
	config->run_in_standby      = false;
    bcfa:	687b      	ldr	r3, [r7, #4]
    bcfc:	2200      	movs	r2, #0
    bcfe:	731a      	strb	r2, [r3, #12]
	config->on_demand           = true;
    bd00:	687b      	ldr	r3, [r7, #4]
    bd02:	2201      	movs	r2, #1
    bd04:	735a      	strb	r2, [r3, #13]
	config->write_once          = false;
    bd06:	687b      	ldr	r3, [r7, #4]
    bd08:	2200      	movs	r2, #0
    bd0a:	739a      	strb	r2, [r3, #14]
}
    bd0c:	46c0      	nop			; (mov r8, r8)
    bd0e:	46bd      	mov	sp, r7
    bd10:	b002      	add	sp, #8
    bd12:	bd80      	pop	{r7, pc}

0000bd14 <system_clock_source_osc8m_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_osc8m_get_config_defaults(
		struct system_clock_source_osc8m_config *const config)
{
    bd14:	b580      	push	{r7, lr}
    bd16:	b082      	sub	sp, #8
    bd18:	af00      	add	r7, sp, #0
    bd1a:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
    bd1c:	687b      	ldr	r3, [r7, #4]
    bd1e:	2203      	movs	r2, #3
    bd20:	701a      	strb	r2, [r3, #0]
	config->run_in_standby  = false;
    bd22:	687b      	ldr	r3, [r7, #4]
    bd24:	2200      	movs	r2, #0
    bd26:	705a      	strb	r2, [r3, #1]
	config->on_demand       = true;
    bd28:	687b      	ldr	r3, [r7, #4]
    bd2a:	2201      	movs	r2, #1
    bd2c:	709a      	strb	r2, [r3, #2]
}
    bd2e:	46c0      	nop			; (mov r8, r8)
    bd30:	46bd      	mov	sp, r7
    bd32:	b002      	add	sp, #8
    bd34:	bd80      	pop	{r7, pc}
    bd36:	46c0      	nop			; (mov r8, r8)

0000bd38 <system_clock_source_dfll_get_config_defaults>:
 *
 * \param[out] config  Configuration structure to fill with default values
 */
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
    bd38:	b580      	push	{r7, lr}
    bd3a:	b082      	sub	sp, #8
    bd3c:	af00      	add	r7, sp, #0
    bd3e:	6078      	str	r0, [r7, #4]
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    bd40:	687b      	ldr	r3, [r7, #4]
    bd42:	2200      	movs	r2, #0
    bd44:	701a      	strb	r2, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    bd46:	687b      	ldr	r3, [r7, #4]
    bd48:	2200      	movs	r2, #0
    bd4a:	805a      	strh	r2, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    bd4c:	687b      	ldr	r3, [r7, #4]
    bd4e:	2200      	movs	r2, #0
    bd50:	809a      	strh	r2, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    bd52:	687b      	ldr	r3, [r7, #4]
    bd54:	2200      	movs	r2, #0
    bd56:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    bd58:	687b      	ldr	r3, [r7, #4]
    bd5a:	2200      	movs	r2, #0
    bd5c:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;
    bd5e:	687b      	ldr	r3, [r7, #4]
    bd60:	2201      	movs	r2, #1
    bd62:	705a      	strb	r2, [r3, #1]

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    bd64:	687b      	ldr	r3, [r7, #4]
    bd66:	2207      	movs	r2, #7
    bd68:	721a      	strb	r2, [r3, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    bd6a:	687b      	ldr	r3, [r7, #4]
    bd6c:	223f      	movs	r2, #63	; 0x3f
    bd6e:	815a      	strh	r2, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
    bd70:	687b      	ldr	r3, [r7, #4]
    bd72:	2201      	movs	r2, #1
    bd74:	731a      	strb	r2, [r3, #12]
	config->fine_max_step   = 1;
    bd76:	687b      	ldr	r3, [r7, #4]
    bd78:	2201      	movs	r2, #1
    bd7a:	81da      	strh	r2, [r3, #14]
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    bd7c:	687b      	ldr	r3, [r7, #4]
    bd7e:	2206      	movs	r2, #6
    bd80:	821a      	strh	r2, [r3, #16]
}
    bd82:	46c0      	nop			; (mov r8, r8)
    bd84:	46bd      	mov	sp, r7
    bd86:	b002      	add	sp, #8
    bd88:	bd80      	pop	{r7, pc}
    bd8a:	46c0      	nop			; (mov r8, r8)

0000bd8c <system_cpu_clock_set_divider>:
 *
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
    bd8c:	b580      	push	{r7, lr}
    bd8e:	b082      	sub	sp, #8
    bd90:	af00      	add	r7, sp, #0
    bd92:	0002      	movs	r2, r0
    bd94:	1dfb      	adds	r3, r7, #7
    bd96:	701a      	strb	r2, [r3, #0]
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    bd98:	4a03      	ldr	r2, [pc, #12]	; (bda8 <system_cpu_clock_set_divider+0x1c>)
    bd9a:	1dfb      	adds	r3, r7, #7
    bd9c:	781b      	ldrb	r3, [r3, #0]
    bd9e:	7213      	strb	r3, [r2, #8]
}
    bda0:	46c0      	nop			; (mov r8, r8)
    bda2:	46bd      	mov	sp, r7
    bda4:	b002      	add	sp, #8
    bda6:	bd80      	pop	{r7, pc}
    bda8:	40000400 	.word	0x40000400

0000bdac <system_apb_clock_set_divider>:
 * \retval STATUS_OK               The APBx clock was set successfully
 */
static inline enum status_code system_apb_clock_set_divider(
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
    bdac:	b580      	push	{r7, lr}
    bdae:	b082      	sub	sp, #8
    bdb0:	af00      	add	r7, sp, #0
    bdb2:	0002      	movs	r2, r0
    bdb4:	1dfb      	adds	r3, r7, #7
    bdb6:	701a      	strb	r2, [r3, #0]
    bdb8:	1dbb      	adds	r3, r7, #6
    bdba:	1c0a      	adds	r2, r1, #0
    bdbc:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    bdbe:	1dfb      	adds	r3, r7, #7
    bdc0:	781b      	ldrb	r3, [r3, #0]
    bdc2:	2b01      	cmp	r3, #1
    bdc4:	d008      	beq.n	bdd8 <system_apb_clock_set_divider+0x2c>
    bdc6:	2b02      	cmp	r3, #2
    bdc8:	d00b      	beq.n	bde2 <system_apb_clock_set_divider+0x36>
    bdca:	2b00      	cmp	r3, #0
    bdcc:	d10e      	bne.n	bdec <system_apb_clock_set_divider+0x40>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    bdce:	4a0b      	ldr	r2, [pc, #44]	; (bdfc <system_apb_clock_set_divider+0x50>)
    bdd0:	1dbb      	adds	r3, r7, #6
    bdd2:	781b      	ldrb	r3, [r3, #0]
    bdd4:	7253      	strb	r3, [r2, #9]
			break;
    bdd6:	e00b      	b.n	bdf0 <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    bdd8:	4a08      	ldr	r2, [pc, #32]	; (bdfc <system_apb_clock_set_divider+0x50>)
    bdda:	1dbb      	adds	r3, r7, #6
    bddc:	781b      	ldrb	r3, [r3, #0]
    bdde:	7293      	strb	r3, [r2, #10]
			break;
    bde0:	e006      	b.n	bdf0 <system_apb_clock_set_divider+0x44>
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    bde2:	4a06      	ldr	r2, [pc, #24]	; (bdfc <system_apb_clock_set_divider+0x50>)
    bde4:	1dbb      	adds	r3, r7, #6
    bde6:	781b      	ldrb	r3, [r3, #0]
    bde8:	72d3      	strb	r3, [r2, #11]
			break;
    bdea:	e001      	b.n	bdf0 <system_apb_clock_set_divider+0x44>
		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    bdec:	2317      	movs	r3, #23
    bdee:	e000      	b.n	bdf2 <system_apb_clock_set_divider+0x46>
	}

	return STATUS_OK;
    bdf0:	2300      	movs	r3, #0
}
    bdf2:	0018      	movs	r0, r3
    bdf4:	46bd      	mov	sp, r7
    bdf6:	b002      	add	sp, #8
    bdf8:	bd80      	pop	{r7, pc}
    bdfa:	46c0      	nop			; (mov r8, r8)
    bdfc:	40000400 	.word	0x40000400

0000be00 <system_flash_set_waitstates>:
 * can be found in the electrical characteristics of the device.
 *
 * \param[in] wait_states Number of wait states to use for internal flash
 */
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
    be00:	b580      	push	{r7, lr}
    be02:	b082      	sub	sp, #8
    be04:	af00      	add	r7, sp, #0
    be06:	0002      	movs	r2, r0
    be08:	1dfb      	adds	r3, r7, #7
    be0a:	701a      	strb	r2, [r3, #0]
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    be0c:	4a08      	ldr	r2, [pc, #32]	; (be30 <system_flash_set_waitstates+0x30>)
    be0e:	1dfb      	adds	r3, r7, #7
    be10:	781b      	ldrb	r3, [r3, #0]
    be12:	210f      	movs	r1, #15
    be14:	400b      	ands	r3, r1
    be16:	b2d9      	uxtb	r1, r3
    be18:	6853      	ldr	r3, [r2, #4]
    be1a:	200f      	movs	r0, #15
    be1c:	4001      	ands	r1, r0
    be1e:	0049      	lsls	r1, r1, #1
    be20:	201e      	movs	r0, #30
    be22:	4383      	bics	r3, r0
    be24:	430b      	orrs	r3, r1
    be26:	6053      	str	r3, [r2, #4]
}
    be28:	46c0      	nop			; (mov r8, r8)
    be2a:	46bd      	mov	sp, r7
    be2c:	b002      	add	sp, #8
    be2e:	bd80      	pop	{r7, pc}
    be30:	41004000 	.word	0x41004000

0000be34 <_system_dfll_wait_for_sync>:
/**
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
    be34:	b580      	push	{r7, lr}
    be36:	af00      	add	r7, sp, #0
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    be38:	46c0      	nop			; (mov r8, r8)
    be3a:	4b04      	ldr	r3, [pc, #16]	; (be4c <_system_dfll_wait_for_sync+0x18>)
    be3c:	68db      	ldr	r3, [r3, #12]
    be3e:	2210      	movs	r2, #16
    be40:	4013      	ands	r3, r2
    be42:	d0fa      	beq.n	be3a <_system_dfll_wait_for_sync+0x6>
		/* Wait for DFLL sync */
	}
}
    be44:	46c0      	nop			; (mov r8, r8)
    be46:	46bd      	mov	sp, r7
    be48:	bd80      	pop	{r7, pc}
    be4a:	46c0      	nop			; (mov r8, r8)
    be4c:	40000800 	.word	0x40000800

0000be50 <_system_clock_source_dfll_set_config_errata_9905>:
		/* Wait for OSC32K sync */
	}
}

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{
    be50:	b580      	push	{r7, lr}
    be52:	af00      	add	r7, sp, #0

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    be54:	4b0c      	ldr	r3, [pc, #48]	; (be88 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    be56:	2202      	movs	r2, #2
    be58:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    be5a:	4b0c      	ldr	r3, [pc, #48]	; (be8c <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    be5c:	4798      	blx	r3

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    be5e:	4a0a      	ldr	r2, [pc, #40]	; (be88 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    be60:	4b0b      	ldr	r3, [pc, #44]	; (be90 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    be62:	689b      	ldr	r3, [r3, #8]
    be64:	62d3      	str	r3, [r2, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    be66:	4a08      	ldr	r2, [pc, #32]	; (be88 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    be68:	4b09      	ldr	r3, [pc, #36]	; (be90 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    be6a:	685b      	ldr	r3, [r3, #4]
    be6c:	6293      	str	r3, [r2, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    be6e:	4b06      	ldr	r3, [pc, #24]	; (be88 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    be70:	2200      	movs	r2, #0
    be72:	849a      	strh	r2, [r3, #36]	; 0x24
	_system_dfll_wait_for_sync();
    be74:	4b05      	ldr	r3, [pc, #20]	; (be8c <_system_clock_source_dfll_set_config_errata_9905+0x3c>)
    be76:	4798      	blx	r3
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    be78:	4a03      	ldr	r2, [pc, #12]	; (be88 <_system_clock_source_dfll_set_config_errata_9905+0x38>)
    be7a:	4b05      	ldr	r3, [pc, #20]	; (be90 <_system_clock_source_dfll_set_config_errata_9905+0x40>)
    be7c:	681b      	ldr	r3, [r3, #0]
    be7e:	b29b      	uxth	r3, r3
    be80:	8493      	strh	r3, [r2, #36]	; 0x24
}
    be82:	46c0      	nop			; (mov r8, r8)
    be84:	46bd      	mov	sp, r7
    be86:	bd80      	pop	{r7, pc}
    be88:	40000800 	.word	0x40000800
    be8c:	0000be35 	.word	0x0000be35
    be90:	20000138 	.word	0x20000138

0000be94 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    be94:	b580      	push	{r7, lr}
    be96:	b082      	sub	sp, #8
    be98:	af00      	add	r7, sp, #0
    be9a:	0002      	movs	r2, r0
    be9c:	1dfb      	adds	r3, r7, #7
    be9e:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    bea0:	1dfb      	adds	r3, r7, #7
    bea2:	781b      	ldrb	r3, [r3, #0]
    bea4:	2b08      	cmp	r3, #8
    bea6:	d840      	bhi.n	bf2a <system_clock_source_get_hz+0x96>
    bea8:	009a      	lsls	r2, r3, #2
    beaa:	4b22      	ldr	r3, [pc, #136]	; (bf34 <system_clock_source_get_hz+0xa0>)
    beac:	18d3      	adds	r3, r2, r3
    beae:	681b      	ldr	r3, [r3, #0]
    beb0:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    beb2:	4b21      	ldr	r3, [pc, #132]	; (bf38 <system_clock_source_get_hz+0xa4>)
    beb4:	691b      	ldr	r3, [r3, #16]
    beb6:	e039      	b.n	bf2c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    beb8:	4b20      	ldr	r3, [pc, #128]	; (bf3c <system_clock_source_get_hz+0xa8>)
    beba:	6a1b      	ldr	r3, [r3, #32]
    bebc:	059b      	lsls	r3, r3, #22
    bebe:	0f9b      	lsrs	r3, r3, #30
    bec0:	b2db      	uxtb	r3, r3
    bec2:	001a      	movs	r2, r3
    bec4:	4b1e      	ldr	r3, [pc, #120]	; (bf40 <system_clock_source_get_hz+0xac>)
    bec6:	40d3      	lsrs	r3, r2
    bec8:	e030      	b.n	bf2c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    beca:	2380      	movs	r3, #128	; 0x80
    becc:	021b      	lsls	r3, r3, #8
    bece:	e02d      	b.n	bf2c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;
    bed0:	2380      	movs	r3, #128	; 0x80
    bed2:	021b      	lsls	r3, r3, #8
    bed4:	e02a      	b.n	bf2c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    bed6:	4b18      	ldr	r3, [pc, #96]	; (bf38 <system_clock_source_get_hz+0xa4>)
    bed8:	695b      	ldr	r3, [r3, #20]
    beda:	e027      	b.n	bf2c <system_clock_source_get_hz+0x98>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    bedc:	4b16      	ldr	r3, [pc, #88]	; (bf38 <system_clock_source_get_hz+0xa4>)
    bede:	681b      	ldr	r3, [r3, #0]
    bee0:	2202      	movs	r2, #2
    bee2:	4013      	ands	r3, r2
    bee4:	d101      	bne.n	beea <system_clock_source_get_hz+0x56>
			return 0;
    bee6:	2300      	movs	r3, #0
    bee8:	e020      	b.n	bf2c <system_clock_source_get_hz+0x98>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();
    beea:	4b16      	ldr	r3, [pc, #88]	; (bf44 <system_clock_source_get_hz+0xb0>)
    beec:	4798      	blx	r3

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    beee:	4b12      	ldr	r3, [pc, #72]	; (bf38 <system_clock_source_get_hz+0xa4>)
    bef0:	681b      	ldr	r3, [r3, #0]
    bef2:	2204      	movs	r2, #4
    bef4:	4013      	ands	r3, r2
    bef6:	d009      	beq.n	bf0c <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    bef8:	2000      	movs	r0, #0
    befa:	4b13      	ldr	r3, [pc, #76]	; (bf48 <system_clock_source_get_hz+0xb4>)
    befc:	4798      	blx	r3
    befe:	0002      	movs	r2, r0
					(_system_clock_inst.dfll.mul & 0xffff);
    bf00:	4b0d      	ldr	r3, [pc, #52]	; (bf38 <system_clock_source_get_hz+0xa4>)
    bf02:	689b      	ldr	r3, [r3, #8]
    bf04:	041b      	lsls	r3, r3, #16
    bf06:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    bf08:	4353      	muls	r3, r2
    bf0a:	e00f      	b.n	bf2c <system_clock_source_get_hz+0x98>
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    bf0c:	4b0f      	ldr	r3, [pc, #60]	; (bf4c <system_clock_source_get_hz+0xb8>)
    bf0e:	e00d      	b.n	bf2c <system_clock_source_get_hz+0x98>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    bf10:	4a0a      	ldr	r2, [pc, #40]	; (bf3c <system_clock_source_get_hz+0xa8>)
    bf12:	2350      	movs	r3, #80	; 0x50
    bf14:	5cd3      	ldrb	r3, [r2, r3]
    bf16:	b2db      	uxtb	r3, r3
    bf18:	001a      	movs	r2, r3
    bf1a:	2304      	movs	r3, #4
    bf1c:	4013      	ands	r3, r2
    bf1e:	d101      	bne.n	bf24 <system_clock_source_get_hz+0x90>
			return 0;
    bf20:	2300      	movs	r3, #0
    bf22:	e003      	b.n	bf2c <system_clock_source_get_hz+0x98>
		}

		return _system_clock_inst.dpll.frequency;
    bf24:	4b04      	ldr	r3, [pc, #16]	; (bf38 <system_clock_source_get_hz+0xa4>)
    bf26:	68db      	ldr	r3, [r3, #12]
    bf28:	e000      	b.n	bf2c <system_clock_source_get_hz+0x98>
#endif

	default:
		return 0;
    bf2a:	2300      	movs	r3, #0
	}
}
    bf2c:	0018      	movs	r0, r3
    bf2e:	46bd      	mov	sp, r7
    bf30:	b002      	add	sp, #8
    bf32:	bd80      	pop	{r7, pc}
    bf34:	00013da0 	.word	0x00013da0
    bf38:	20000138 	.word	0x20000138
    bf3c:	40000800 	.word	0x40000800
    bf40:	007a1200 	.word	0x007a1200
    bf44:	0000be35 	.word	0x0000be35
    bf48:	0000caa1 	.word	0x0000caa1
    bf4c:	02dc6c00 	.word	0x02dc6c00

0000bf50 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    bf50:	b580      	push	{r7, lr}
    bf52:	b084      	sub	sp, #16
    bf54:	af00      	add	r7, sp, #0
    bf56:	6078      	str	r0, [r7, #4]
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    bf58:	4b1a      	ldr	r3, [pc, #104]	; (bfc4 <system_clock_source_osc8m_set_config+0x74>)
    bf5a:	6a1b      	ldr	r3, [r3, #32]
    bf5c:	60fb      	str	r3, [r7, #12]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    bf5e:	687b      	ldr	r3, [r7, #4]
    bf60:	781b      	ldrb	r3, [r3, #0]
    bf62:	1c1a      	adds	r2, r3, #0
    bf64:	2303      	movs	r3, #3
    bf66:	4013      	ands	r3, r2
    bf68:	b2da      	uxtb	r2, r3
    bf6a:	230d      	movs	r3, #13
    bf6c:	18fb      	adds	r3, r7, r3
    bf6e:	2103      	movs	r1, #3
    bf70:	400a      	ands	r2, r1
    bf72:	0010      	movs	r0, r2
    bf74:	781a      	ldrb	r2, [r3, #0]
    bf76:	2103      	movs	r1, #3
    bf78:	438a      	bics	r2, r1
    bf7a:	1c11      	adds	r1, r2, #0
    bf7c:	1c02      	adds	r2, r0, #0
    bf7e:	430a      	orrs	r2, r1
    bf80:	701a      	strb	r2, [r3, #0]
	temp.bit.ONDEMAND = config->on_demand;
    bf82:	687b      	ldr	r3, [r7, #4]
    bf84:	789a      	ldrb	r2, [r3, #2]
    bf86:	230c      	movs	r3, #12
    bf88:	18fb      	adds	r3, r7, r3
    bf8a:	01d0      	lsls	r0, r2, #7
    bf8c:	781a      	ldrb	r2, [r3, #0]
    bf8e:	217f      	movs	r1, #127	; 0x7f
    bf90:	400a      	ands	r2, r1
    bf92:	1c11      	adds	r1, r2, #0
    bf94:	1c02      	adds	r2, r0, #0
    bf96:	430a      	orrs	r2, r1
    bf98:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    bf9a:	687b      	ldr	r3, [r7, #4]
    bf9c:	785a      	ldrb	r2, [r3, #1]
    bf9e:	230c      	movs	r3, #12
    bfa0:	18fb      	adds	r3, r7, r3
    bfa2:	2101      	movs	r1, #1
    bfa4:	400a      	ands	r2, r1
    bfa6:	0190      	lsls	r0, r2, #6
    bfa8:	781a      	ldrb	r2, [r3, #0]
    bfaa:	2140      	movs	r1, #64	; 0x40
    bfac:	438a      	bics	r2, r1
    bfae:	1c11      	adds	r1, r2, #0
    bfb0:	1c02      	adds	r2, r0, #0
    bfb2:	430a      	orrs	r2, r1
    bfb4:	701a      	strb	r2, [r3, #0]

	SYSCTRL->OSC8M = temp;
    bfb6:	4b03      	ldr	r3, [pc, #12]	; (bfc4 <system_clock_source_osc8m_set_config+0x74>)
    bfb8:	68fa      	ldr	r2, [r7, #12]
    bfba:	621a      	str	r2, [r3, #32]
}
    bfbc:	46c0      	nop			; (mov r8, r8)
    bfbe:	46bd      	mov	sp, r7
    bfc0:	b004      	add	sp, #16
    bfc2:	bd80      	pop	{r7, pc}
    bfc4:	40000800 	.word	0x40000800

0000bfc8 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    bfc8:	b580      	push	{r7, lr}
    bfca:	b084      	sub	sp, #16
    bfcc:	af00      	add	r7, sp, #0
    bfce:	6078      	str	r0, [r7, #4]
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    bfd0:	4a43      	ldr	r2, [pc, #268]	; (c0e0 <system_clock_source_xosc32k_set_config+0x118>)
    bfd2:	230c      	movs	r3, #12
    bfd4:	18fb      	adds	r3, r7, r3
    bfd6:	8a92      	ldrh	r2, [r2, #20]
    bfd8:	801a      	strh	r2, [r3, #0]

	temp.bit.STARTUP = config->startup_time;
    bfda:	687b      	ldr	r3, [r7, #4]
    bfdc:	785b      	ldrb	r3, [r3, #1]
    bfde:	1c1a      	adds	r2, r3, #0
    bfe0:	2307      	movs	r3, #7
    bfe2:	4013      	ands	r3, r2
    bfe4:	b2da      	uxtb	r2, r3
    bfe6:	230c      	movs	r3, #12
    bfe8:	18fb      	adds	r3, r7, r3
    bfea:	2107      	movs	r1, #7
    bfec:	400a      	ands	r2, r1
    bfee:	0010      	movs	r0, r2
    bff0:	785a      	ldrb	r2, [r3, #1]
    bff2:	2107      	movs	r1, #7
    bff4:	438a      	bics	r2, r1
    bff6:	1c11      	adds	r1, r2, #0
    bff8:	1c02      	adds	r2, r0, #0
    bffa:	430a      	orrs	r2, r1
    bffc:	705a      	strb	r2, [r3, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    bffe:	687b      	ldr	r3, [r7, #4]
    c000:	781b      	ldrb	r3, [r3, #0]
    c002:	2b00      	cmp	r3, #0
    c004:	d106      	bne.n	c014 <system_clock_source_xosc32k_set_config+0x4c>
		temp.bit.XTALEN = 1;
    c006:	230c      	movs	r3, #12
    c008:	18fb      	adds	r3, r7, r3
    c00a:	781a      	ldrb	r2, [r3, #0]
    c00c:	2104      	movs	r1, #4
    c00e:	430a      	orrs	r2, r1
    c010:	701a      	strb	r2, [r3, #0]
    c012:	e005      	b.n	c020 <system_clock_source_xosc32k_set_config+0x58>
	} else {
		temp.bit.XTALEN = 0;
    c014:	230c      	movs	r3, #12
    c016:	18fb      	adds	r3, r7, r3
    c018:	781a      	ldrb	r2, [r3, #0]
    c01a:	2104      	movs	r1, #4
    c01c:	438a      	bics	r2, r1
    c01e:	701a      	strb	r2, [r3, #0]
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    c020:	687b      	ldr	r3, [r7, #4]
    c022:	789a      	ldrb	r2, [r3, #2]
    c024:	230c      	movs	r3, #12
    c026:	18fb      	adds	r3, r7, r3
    c028:	2101      	movs	r1, #1
    c02a:	400a      	ands	r2, r1
    c02c:	0150      	lsls	r0, r2, #5
    c02e:	781a      	ldrb	r2, [r3, #0]
    c030:	2120      	movs	r1, #32
    c032:	438a      	bics	r2, r1
    c034:	1c11      	adds	r1, r2, #0
    c036:	1c02      	adds	r2, r0, #0
    c038:	430a      	orrs	r2, r1
    c03a:	701a      	strb	r2, [r3, #0]
	temp.bit.EN1K = config->enable_1khz_output;
    c03c:	687b      	ldr	r3, [r7, #4]
    c03e:	78da      	ldrb	r2, [r3, #3]
    c040:	230c      	movs	r3, #12
    c042:	18fb      	adds	r3, r7, r3
    c044:	2101      	movs	r1, #1
    c046:	400a      	ands	r2, r1
    c048:	0110      	lsls	r0, r2, #4
    c04a:	781a      	ldrb	r2, [r3, #0]
    c04c:	2110      	movs	r1, #16
    c04e:	438a      	bics	r2, r1
    c050:	1c11      	adds	r1, r2, #0
    c052:	1c02      	adds	r2, r0, #0
    c054:	430a      	orrs	r2, r1
    c056:	701a      	strb	r2, [r3, #0]
	temp.bit.EN32K = config->enable_32khz_output;
    c058:	687b      	ldr	r3, [r7, #4]
    c05a:	791a      	ldrb	r2, [r3, #4]
    c05c:	230c      	movs	r3, #12
    c05e:	18fb      	adds	r3, r7, r3
    c060:	2101      	movs	r1, #1
    c062:	400a      	ands	r2, r1
    c064:	00d0      	lsls	r0, r2, #3
    c066:	781a      	ldrb	r2, [r3, #0]
    c068:	2108      	movs	r1, #8
    c06a:	438a      	bics	r2, r1
    c06c:	1c11      	adds	r1, r2, #0
    c06e:	1c02      	adds	r2, r0, #0
    c070:	430a      	orrs	r2, r1
    c072:	701a      	strb	r2, [r3, #0]

	temp.bit.ONDEMAND = config->on_demand;
    c074:	687b      	ldr	r3, [r7, #4]
    c076:	7b5a      	ldrb	r2, [r3, #13]
    c078:	230c      	movs	r3, #12
    c07a:	18fb      	adds	r3, r7, r3
    c07c:	01d0      	lsls	r0, r2, #7
    c07e:	781a      	ldrb	r2, [r3, #0]
    c080:	217f      	movs	r1, #127	; 0x7f
    c082:	400a      	ands	r2, r1
    c084:	1c11      	adds	r1, r2, #0
    c086:	1c02      	adds	r2, r0, #0
    c088:	430a      	orrs	r2, r1
    c08a:	701a      	strb	r2, [r3, #0]
	temp.bit.RUNSTDBY = config->run_in_standby;
    c08c:	687b      	ldr	r3, [r7, #4]
    c08e:	7b1a      	ldrb	r2, [r3, #12]
    c090:	230c      	movs	r3, #12
    c092:	18fb      	adds	r3, r7, r3
    c094:	2101      	movs	r1, #1
    c096:	400a      	ands	r2, r1
    c098:	0190      	lsls	r0, r2, #6
    c09a:	781a      	ldrb	r2, [r3, #0]
    c09c:	2140      	movs	r1, #64	; 0x40
    c09e:	438a      	bics	r2, r1
    c0a0:	1c11      	adds	r1, r2, #0
    c0a2:	1c02      	adds	r2, r0, #0
    c0a4:	430a      	orrs	r2, r1
    c0a6:	701a      	strb	r2, [r3, #0]
	temp.bit.WRTLOCK  = config->write_once;
    c0a8:	687b      	ldr	r3, [r7, #4]
    c0aa:	7b9a      	ldrb	r2, [r3, #14]
    c0ac:	230c      	movs	r3, #12
    c0ae:	18fb      	adds	r3, r7, r3
    c0b0:	2101      	movs	r1, #1
    c0b2:	400a      	ands	r2, r1
    c0b4:	0110      	lsls	r0, r2, #4
    c0b6:	785a      	ldrb	r2, [r3, #1]
    c0b8:	2110      	movs	r1, #16
    c0ba:	438a      	bics	r2, r1
    c0bc:	1c11      	adds	r1, r2, #0
    c0be:	1c02      	adds	r2, r0, #0
    c0c0:	430a      	orrs	r2, r1
    c0c2:	705a      	strb	r2, [r3, #1]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    c0c4:	687b      	ldr	r3, [r7, #4]
    c0c6:	689a      	ldr	r2, [r3, #8]
    c0c8:	4b06      	ldr	r3, [pc, #24]	; (c0e4 <system_clock_source_xosc32k_set_config+0x11c>)
    c0ca:	615a      	str	r2, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    c0cc:	4a04      	ldr	r2, [pc, #16]	; (c0e0 <system_clock_source_xosc32k_set_config+0x118>)
    c0ce:	230c      	movs	r3, #12
    c0d0:	18fb      	adds	r3, r7, r3
    c0d2:	881b      	ldrh	r3, [r3, #0]
    c0d4:	8293      	strh	r3, [r2, #20]
}
    c0d6:	46c0      	nop			; (mov r8, r8)
    c0d8:	46bd      	mov	sp, r7
    c0da:	b004      	add	sp, #16
    c0dc:	bd80      	pop	{r7, pc}
    c0de:	46c0      	nop			; (mov r8, r8)
    c0e0:	40000800 	.word	0x40000800
    c0e4:	20000138 	.word	0x20000138

0000c0e8 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    c0e8:	b580      	push	{r7, lr}
    c0ea:	b082      	sub	sp, #8
    c0ec:	af00      	add	r7, sp, #0
    c0ee:	6078      	str	r0, [r7, #4]
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    c0f0:	687b      	ldr	r3, [r7, #4]
    c0f2:	7a1b      	ldrb	r3, [r3, #8]
    c0f4:	029b      	lsls	r3, r3, #10
    c0f6:	041b      	lsls	r3, r3, #16
    c0f8:	0c1a      	lsrs	r2, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    c0fa:	687b      	ldr	r3, [r7, #4]
    c0fc:	895b      	ldrh	r3, [r3, #10]
    c0fe:	059b      	lsls	r3, r3, #22
    c100:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    c102:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    c104:	4b2a      	ldr	r3, [pc, #168]	; (c1b0 <system_clock_source_dfll_set_config+0xc8>)
    c106:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    c108:	687b      	ldr	r3, [r7, #4]
    c10a:	799a      	ldrb	r2, [r3, #6]
			(uint32_t)config->stable_tracking |
    c10c:	687b      	ldr	r3, [r7, #4]
    c10e:	79db      	ldrb	r3, [r3, #7]
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    c110:	4313      	orrs	r3, r2
    c112:	b2db      	uxtb	r3, r3
    c114:	001a      	movs	r2, r3
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    c116:	687b      	ldr	r3, [r7, #4]
    c118:	885b      	ldrh	r3, [r3, #2]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    c11a:	4313      	orrs	r3, r2
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    c11c:	687a      	ldr	r2, [r7, #4]
    c11e:	8892      	ldrh	r2, [r2, #4]
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    c120:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    c122:	687b      	ldr	r3, [r7, #4]
    c124:	785b      	ldrb	r3, [r3, #1]
    c126:	01db      	lsls	r3, r3, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    c128:	431a      	orrs	r2, r3
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    c12a:	4b21      	ldr	r3, [pc, #132]	; (c1b0 <system_clock_source_dfll_set_config+0xc8>)
    c12c:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    c12e:	687b      	ldr	r3, [r7, #4]
    c130:	781b      	ldrb	r3, [r3, #0]
    c132:	2b04      	cmp	r3, #4
    c134:	d116      	bne.n	c164 <system_clock_source_dfll_set_config+0x7c>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    c136:	687b      	ldr	r3, [r7, #4]
    c138:	7b1b      	ldrb	r3, [r3, #12]
    c13a:	069b      	lsls	r3, r3, #26
    c13c:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    c13e:	687b      	ldr	r3, [r7, #4]
    c140:	89db      	ldrh	r3, [r3, #14]
    c142:	041b      	lsls	r3, r3, #16
    c144:	0019      	movs	r1, r3
    c146:	4b1b      	ldr	r3, [pc, #108]	; (c1b4 <system_clock_source_dfll_set_config+0xcc>)
    c148:	400b      	ands	r3, r1
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    c14a:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    c14c:	687a      	ldr	r2, [r7, #4]
    c14e:	8a12      	ldrh	r2, [r2, #16]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    c150:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    c152:	4b17      	ldr	r3, [pc, #92]	; (c1b0 <system_clock_source_dfll_set_config+0xc8>)
    c154:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    c156:	4b16      	ldr	r3, [pc, #88]	; (c1b0 <system_clock_source_dfll_set_config+0xc8>)
    c158:	681b      	ldr	r3, [r3, #0]
    c15a:	687a      	ldr	r2, [r7, #4]
    c15c:	7812      	ldrb	r2, [r2, #0]
    c15e:	431a      	orrs	r2, r3
    c160:	4b13      	ldr	r3, [pc, #76]	; (c1b0 <system_clock_source_dfll_set_config+0xc8>)
    c162:	601a      	str	r2, [r3, #0]
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    c164:	687b      	ldr	r3, [r7, #4]
    c166:	781b      	ldrb	r3, [r3, #0]
    c168:	2b20      	cmp	r3, #32
    c16a:	d11c      	bne.n	c1a6 <system_clock_source_dfll_set_config+0xbe>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    c16c:	687b      	ldr	r3, [r7, #4]
    c16e:	7b1b      	ldrb	r3, [r3, #12]
    c170:	069b      	lsls	r3, r3, #26
    c172:	001a      	movs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    c174:	687b      	ldr	r3, [r7, #4]
    c176:	89db      	ldrh	r3, [r3, #14]
    c178:	041b      	lsls	r3, r3, #16
    c17a:	0019      	movs	r1, r3
    c17c:	4b0d      	ldr	r3, [pc, #52]	; (c1b4 <system_clock_source_dfll_set_config+0xcc>)
    c17e:	400b      	ands	r3, r1
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    c180:	4313      	orrs	r3, r2
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    c182:	687a      	ldr	r2, [r7, #4]
    c184:	8a12      	ldrh	r2, [r2, #16]
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    c186:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    c188:	4b09      	ldr	r3, [pc, #36]	; (c1b0 <system_clock_source_dfll_set_config+0xc8>)
    c18a:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    c18c:	4b08      	ldr	r3, [pc, #32]	; (c1b0 <system_clock_source_dfll_set_config+0xc8>)
    c18e:	681b      	ldr	r3, [r3, #0]
    c190:	687a      	ldr	r2, [r7, #4]
    c192:	7812      	ldrb	r2, [r2, #0]
    c194:	2104      	movs	r1, #4
    c196:	430a      	orrs	r2, r1
    c198:	b2d2      	uxtb	r2, r2
    c19a:	4313      	orrs	r3, r2
    c19c:	2280      	movs	r2, #128	; 0x80
    c19e:	00d2      	lsls	r2, r2, #3
    c1a0:	431a      	orrs	r2, r3
    c1a2:	4b03      	ldr	r3, [pc, #12]	; (c1b0 <system_clock_source_dfll_set_config+0xc8>)
    c1a4:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    c1a6:	46c0      	nop			; (mov r8, r8)
    c1a8:	46bd      	mov	sp, r7
    c1aa:	b002      	add	sp, #8
    c1ac:	bd80      	pop	{r7, pc}
    c1ae:	46c0      	nop			; (mov r8, r8)
    c1b0:	20000138 	.word	0x20000138
    c1b4:	03ff0000 	.word	0x03ff0000

0000c1b8 <system_clock_source_enable>:
 * \retval STATUS_ERR_INVALID_ARG  The clock source is not available on this
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
    c1b8:	b580      	push	{r7, lr}
    c1ba:	b082      	sub	sp, #8
    c1bc:	af00      	add	r7, sp, #0
    c1be:	0002      	movs	r2, r0
    c1c0:	1dfb      	adds	r3, r7, #7
    c1c2:	701a      	strb	r2, [r3, #0]
	switch (clock_source) {
    c1c4:	1dfb      	adds	r3, r7, #7
    c1c6:	781b      	ldrb	r3, [r3, #0]
    c1c8:	2b08      	cmp	r3, #8
    c1ca:	d83b      	bhi.n	c244 <system_clock_source_enable+0x8c>
    c1cc:	009a      	lsls	r2, r3, #2
    c1ce:	4b21      	ldr	r3, [pc, #132]	; (c254 <system_clock_source_enable+0x9c>)
    c1d0:	18d3      	adds	r3, r2, r3
    c1d2:	681b      	ldr	r3, [r3, #0]
    c1d4:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    c1d6:	4b20      	ldr	r3, [pc, #128]	; (c258 <system_clock_source_enable+0xa0>)
    c1d8:	4a1f      	ldr	r2, [pc, #124]	; (c258 <system_clock_source_enable+0xa0>)
    c1da:	6a12      	ldr	r2, [r2, #32]
    c1dc:	2102      	movs	r1, #2
    c1de:	430a      	orrs	r2, r1
    c1e0:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    c1e2:	2300      	movs	r3, #0
    c1e4:	e031      	b.n	c24a <system_clock_source_enable+0x92>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    c1e6:	4b1c      	ldr	r3, [pc, #112]	; (c258 <system_clock_source_enable+0xa0>)
    c1e8:	4a1b      	ldr	r2, [pc, #108]	; (c258 <system_clock_source_enable+0xa0>)
    c1ea:	6992      	ldr	r2, [r2, #24]
    c1ec:	2102      	movs	r1, #2
    c1ee:	430a      	orrs	r2, r1
    c1f0:	619a      	str	r2, [r3, #24]
		break;
    c1f2:	e029      	b.n	c248 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    c1f4:	4a18      	ldr	r2, [pc, #96]	; (c258 <system_clock_source_enable+0xa0>)
    c1f6:	4b18      	ldr	r3, [pc, #96]	; (c258 <system_clock_source_enable+0xa0>)
    c1f8:	8a1b      	ldrh	r3, [r3, #16]
    c1fa:	b29b      	uxth	r3, r3
    c1fc:	2102      	movs	r1, #2
    c1fe:	430b      	orrs	r3, r1
    c200:	b29b      	uxth	r3, r3
    c202:	8213      	strh	r3, [r2, #16]
		break;
    c204:	e020      	b.n	c248 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    c206:	4a14      	ldr	r2, [pc, #80]	; (c258 <system_clock_source_enable+0xa0>)
    c208:	4b13      	ldr	r3, [pc, #76]	; (c258 <system_clock_source_enable+0xa0>)
    c20a:	8a9b      	ldrh	r3, [r3, #20]
    c20c:	b29b      	uxth	r3, r3
    c20e:	2102      	movs	r1, #2
    c210:	430b      	orrs	r3, r1
    c212:	b29b      	uxth	r3, r3
    c214:	8293      	strh	r3, [r2, #20]
		break;
    c216:	e017      	b.n	c248 <system_clock_source_enable+0x90>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    c218:	4b10      	ldr	r3, [pc, #64]	; (c25c <system_clock_source_enable+0xa4>)
    c21a:	681b      	ldr	r3, [r3, #0]
    c21c:	2202      	movs	r2, #2
    c21e:	431a      	orrs	r2, r3
    c220:	4b0e      	ldr	r3, [pc, #56]	; (c25c <system_clock_source_enable+0xa4>)
    c222:	601a      	str	r2, [r3, #0]
		_system_clock_source_dfll_set_config_errata_9905();
    c224:	4b0e      	ldr	r3, [pc, #56]	; (c260 <system_clock_source_enable+0xa8>)
    c226:	4798      	blx	r3
		break;
    c228:	e00e      	b.n	c248 <system_clock_source_enable+0x90>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    c22a:	4a0b      	ldr	r2, [pc, #44]	; (c258 <system_clock_source_enable+0xa0>)
    c22c:	490a      	ldr	r1, [pc, #40]	; (c258 <system_clock_source_enable+0xa0>)
    c22e:	2344      	movs	r3, #68	; 0x44
    c230:	5ccb      	ldrb	r3, [r1, r3]
    c232:	b2db      	uxtb	r3, r3
    c234:	2102      	movs	r1, #2
    c236:	430b      	orrs	r3, r1
    c238:	b2d9      	uxtb	r1, r3
    c23a:	2344      	movs	r3, #68	; 0x44
    c23c:	54d1      	strb	r1, [r2, r3]
		break;
    c23e:	e003      	b.n	c248 <system_clock_source_enable+0x90>
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    c240:	2300      	movs	r3, #0
    c242:	e002      	b.n	c24a <system_clock_source_enable+0x92>

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    c244:	2317      	movs	r3, #23
    c246:	e000      	b.n	c24a <system_clock_source_enable+0x92>
	}

	return STATUS_OK;
    c248:	2300      	movs	r3, #0
}
    c24a:	0018      	movs	r0, r3
    c24c:	46bd      	mov	sp, r7
    c24e:	b002      	add	sp, #8
    c250:	bd80      	pop	{r7, pc}
    c252:	46c0      	nop			; (mov r8, r8)
    c254:	00013dc4 	.word	0x00013dc4
    c258:	40000800 	.word	0x40000800
    c25c:	20000138 	.word	0x20000138
    c260:	0000be51 	.word	0x0000be51

0000c264 <system_clock_source_is_ready>:
 * \retval true   Clock source is enabled and ready
 * \retval false  Clock source is disabled or not yet ready
 */
bool system_clock_source_is_ready(
		const enum system_clock_source clock_source)
{
    c264:	b580      	push	{r7, lr}
    c266:	b084      	sub	sp, #16
    c268:	af00      	add	r7, sp, #0
    c26a:	0002      	movs	r2, r0
    c26c:	1dfb      	adds	r3, r7, #7
    c26e:	701a      	strb	r2, [r3, #0]
	uint32_t mask = 0;
    c270:	2300      	movs	r3, #0
    c272:	60fb      	str	r3, [r7, #12]

	switch (clock_source) {
    c274:	1dfb      	adds	r3, r7, #7
    c276:	781b      	ldrb	r3, [r3, #0]
    c278:	2b08      	cmp	r3, #8
    c27a:	d821      	bhi.n	c2c0 <system_clock_source_is_ready+0x5c>
    c27c:	009a      	lsls	r2, r3, #2
    c27e:	4b18      	ldr	r3, [pc, #96]	; (c2e0 <system_clock_source_is_ready+0x7c>)
    c280:	18d3      	adds	r3, r2, r3
    c282:	681b      	ldr	r3, [r3, #0]
    c284:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		mask = SYSCTRL_PCLKSR_OSC8MRDY;
    c286:	2308      	movs	r3, #8
    c288:	60fb      	str	r3, [r7, #12]
		break;
    c28a:	e01b      	b.n	c2c4 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		mask = SYSCTRL_PCLKSR_OSC32KRDY;
    c28c:	2304      	movs	r3, #4
    c28e:	60fb      	str	r3, [r7, #12]
		break;
    c290:	e018      	b.n	c2c4 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		mask = SYSCTRL_PCLKSR_XOSCRDY;
    c292:	2301      	movs	r3, #1
    c294:	60fb      	str	r3, [r7, #12]
		break;
    c296:	e015      	b.n	c2c4 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = SYSCTRL_PCLKSR_XOSC32KRDY;
    c298:	2302      	movs	r3, #2
    c29a:	60fb      	str	r3, [r7, #12]
		break;
    c29c:	e012      	b.n	c2c4 <system_clock_source_is_ready+0x60>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
			mask = (SYSCTRL_PCLKSR_DFLLRDY |
    c29e:	23d0      	movs	r3, #208	; 0xd0
    c2a0:	60fb      	str	r3, [r7, #12]
			        SYSCTRL_PCLKSR_DFLLLCKF | SYSCTRL_PCLKSR_DFLLLCKC);
		} else {
			mask = SYSCTRL_PCLKSR_DFLLRDY;
		}
		break;
    c2a2:	e00f      	b.n	c2c4 <system_clock_source_is_ready+0x60>

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		return ((SYSCTRL->DPLLSTATUS.reg &
    c2a4:	4a0f      	ldr	r2, [pc, #60]	; (c2e4 <system_clock_source_is_ready+0x80>)
    c2a6:	2350      	movs	r3, #80	; 0x50
    c2a8:	5cd3      	ldrb	r3, [r2, r3]
    c2aa:	b2db      	uxtb	r3, r3
    c2ac:	001a      	movs	r2, r3
    c2ae:	2303      	movs	r3, #3
    c2b0:	4013      	ands	r3, r2
    c2b2:	3b03      	subs	r3, #3
    c2b4:	425a      	negs	r2, r3
    c2b6:	4153      	adcs	r3, r2
    c2b8:	b2db      	uxtb	r3, r3
    c2ba:	e00c      	b.n	c2d6 <system_clock_source_is_ready+0x72>
				(SYSCTRL_DPLLSTATUS_CLKRDY | SYSCTRL_DPLLSTATUS_LOCK));
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Not possible to disable */
		return true;
    c2bc:	2301      	movs	r3, #1
    c2be:	e00a      	b.n	c2d6 <system_clock_source_is_ready+0x72>

	default:
		return false;
    c2c0:	2300      	movs	r3, #0
    c2c2:	e008      	b.n	c2d6 <system_clock_source_is_ready+0x72>
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    c2c4:	4b07      	ldr	r3, [pc, #28]	; (c2e4 <system_clock_source_is_ready+0x80>)
    c2c6:	68db      	ldr	r3, [r3, #12]
    c2c8:	68fa      	ldr	r2, [r7, #12]
    c2ca:	401a      	ands	r2, r3
    c2cc:	68fb      	ldr	r3, [r7, #12]
    c2ce:	1ad3      	subs	r3, r2, r3
    c2d0:	425a      	negs	r2, r3
    c2d2:	4153      	adcs	r3, r2
    c2d4:	b2db      	uxtb	r3, r3
}
    c2d6:	0018      	movs	r0, r3
    c2d8:	46bd      	mov	sp, r7
    c2da:	b004      	add	sp, #16
    c2dc:	bd80      	pop	{r7, pc}
    c2de:	46c0      	nop			; (mov r8, r8)
    c2e0:	00013de8 	.word	0x00013de8
    c2e4:	40000800 	.word	0x40000800

0000c2e8 <_switch_peripheral_gclk>:
 *
 * Switch all peripheral clock to a not enabled general clock
 * to save power.
 */
static void _switch_peripheral_gclk(void)
{
    c2e8:	b580      	push	{r7, lr}
    c2ea:	b082      	sub	sp, #8
    c2ec:	af00      	add	r7, sp, #0
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    c2ee:	003b      	movs	r3, r7
    c2f0:	2202      	movs	r2, #2
    c2f2:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    c2f4:	2300      	movs	r3, #0
    c2f6:	607b      	str	r3, [r7, #4]
    c2f8:	e009      	b.n	c30e <_switch_peripheral_gclk+0x26>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    c2fa:	687b      	ldr	r3, [r7, #4]
    c2fc:	b2db      	uxtb	r3, r3
    c2fe:	003a      	movs	r2, r7
    c300:	0011      	movs	r1, r2
    c302:	0018      	movs	r0, r3
    c304:	4b05      	ldr	r3, [pc, #20]	; (c31c <_switch_peripheral_gclk+0x34>)
    c306:	4798      	blx	r3
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    c308:	687b      	ldr	r3, [r7, #4]
    c30a:	3301      	adds	r3, #1
    c30c:	607b      	str	r3, [r7, #4]
    c30e:	687b      	ldr	r3, [r7, #4]
    c310:	2b24      	cmp	r3, #36	; 0x24
    c312:	d9f2      	bls.n	c2fa <_switch_peripheral_gclk+0x12>
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
	}
}
    c314:	46c0      	nop			; (mov r8, r8)
    c316:	46bd      	mov	sp, r7
    c318:	b002      	add	sp, #8
    c31a:	bd80      	pop	{r7, pc}
    c31c:	0000c97d 	.word	0x0000c97d

0000c320 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    c320:	b580      	push	{r7, lr}
    c322:	b0aa      	sub	sp, #168	; 0xa8
    c324:	af00      	add	r7, sp, #0
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    c326:	4bb4      	ldr	r3, [pc, #720]	; (c5f8 <system_clock_init+0x2d8>)
    c328:	22c2      	movs	r2, #194	; 0xc2
    c32a:	00d2      	lsls	r2, r2, #3
    c32c:	609a      	str	r2, [r3, #8]
			SYSCTRL_INTFLAG_DFLLRDY;

	system_flash_set_waitstates(CONF_CLOCK_FLASH_WAIT_STATES);
    c32e:	2002      	movs	r0, #2
    c330:	4bb2      	ldr	r3, [pc, #712]	; (c5fc <system_clock_init+0x2dc>)
    c332:	4798      	blx	r3

	/* Switch all peripheral clock to a not enabled general clock to save power. */
	_switch_peripheral_gclk();
    c334:	4bb2      	ldr	r3, [pc, #712]	; (c600 <system_clock_init+0x2e0>)
    c336:	4798      	blx	r3


	/* XOSC32K */
#if CONF_CLOCK_XOSC32K_ENABLE == true
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);
    c338:	2394      	movs	r3, #148	; 0x94
    c33a:	18fb      	adds	r3, r7, r3
    c33c:	0018      	movs	r0, r3
    c33e:	4bb1      	ldr	r3, [pc, #708]	; (c604 <system_clock_init+0x2e4>)
    c340:	4798      	blx	r3

	xosc32k_conf.frequency           = 32768UL;
    c342:	2394      	movs	r3, #148	; 0x94
    c344:	18fb      	adds	r3, r7, r3
    c346:	2280      	movs	r2, #128	; 0x80
    c348:	0212      	lsls	r2, r2, #8
    c34a:	609a      	str	r2, [r3, #8]
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
    c34c:	2394      	movs	r3, #148	; 0x94
    c34e:	18fb      	adds	r3, r7, r3
    c350:	2200      	movs	r2, #0
    c352:	701a      	strb	r2, [r3, #0]
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    c354:	2394      	movs	r3, #148	; 0x94
    c356:	18fb      	adds	r3, r7, r3
    c358:	2203      	movs	r2, #3
    c35a:	705a      	strb	r2, [r3, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
    c35c:	2394      	movs	r3, #148	; 0x94
    c35e:	18fb      	adds	r3, r7, r3
    c360:	2200      	movs	r2, #0
    c362:	709a      	strb	r2, [r3, #2]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
    c364:	2394      	movs	r3, #148	; 0x94
    c366:	18fb      	adds	r3, r7, r3
    c368:	2200      	movs	r2, #0
    c36a:	70da      	strb	r2, [r3, #3]
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
    c36c:	2394      	movs	r3, #148	; 0x94
    c36e:	18fb      	adds	r3, r7, r3
    c370:	2201      	movs	r2, #1
    c372:	711a      	strb	r2, [r3, #4]
	xosc32k_conf.on_demand           = false;
    c374:	2394      	movs	r3, #148	; 0x94
    c376:	18fb      	adds	r3, r7, r3
    c378:	2200      	movs	r2, #0
    c37a:	735a      	strb	r2, [r3, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;
    c37c:	2394      	movs	r3, #148	; 0x94
    c37e:	18fb      	adds	r3, r7, r3
    c380:	2200      	movs	r2, #0
    c382:	731a      	strb	r2, [r3, #12]

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    c384:	2394      	movs	r3, #148	; 0x94
    c386:	18fb      	adds	r3, r7, r3
    c388:	0018      	movs	r0, r3
    c38a:	4b9f      	ldr	r3, [pc, #636]	; (c608 <system_clock_init+0x2e8>)
    c38c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    c38e:	2005      	movs	r0, #5
    c390:	4b9e      	ldr	r3, [pc, #632]	; (c60c <system_clock_init+0x2ec>)
    c392:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    c394:	46c0      	nop			; (mov r8, r8)
    c396:	2005      	movs	r0, #5
    c398:	4b9d      	ldr	r3, [pc, #628]	; (c610 <system_clock_init+0x2f0>)
    c39a:	4798      	blx	r3
    c39c:	0003      	movs	r3, r0
    c39e:	001a      	movs	r2, r3
    c3a0:	2301      	movs	r3, #1
    c3a2:	4053      	eors	r3, r2
    c3a4:	b2db      	uxtb	r3, r3
    c3a6:	2b00      	cmp	r3, #0
    c3a8:	d1f5      	bne.n	c396 <system_clock_init+0x76>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    c3aa:	4a93      	ldr	r2, [pc, #588]	; (c5f8 <system_clock_init+0x2d8>)
    c3ac:	8a93      	ldrh	r3, [r2, #20]
    c3ae:	2180      	movs	r1, #128	; 0x80
    c3b0:	430b      	orrs	r3, r1
    c3b2:	8293      	strh	r3, [r2, #20]


	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);
    c3b4:	2380      	movs	r3, #128	; 0x80
    c3b6:	18fb      	adds	r3, r7, r3
    c3b8:	0018      	movs	r0, r3
    c3ba:	4b96      	ldr	r3, [pc, #600]	; (c614 <system_clock_init+0x2f4>)
    c3bc:	4798      	blx	r3

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    c3be:	2380      	movs	r3, #128	; 0x80
    c3c0:	18fb      	adds	r3, r7, r3
    c3c2:	2204      	movs	r2, #4
    c3c4:	701a      	strb	r2, [r3, #0]
	dfll_conf.on_demand      = false;
    c3c6:	2380      	movs	r3, #128	; 0x80
    c3c8:	18fb      	adds	r3, r7, r3
    c3ca:	2200      	movs	r2, #0
    c3cc:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    c3ce:	4b92      	ldr	r3, [pc, #584]	; (c618 <system_clock_init+0x2f8>)
    c3d0:	681b      	ldr	r3, [r3, #0]
    c3d2:	0e9b      	lsrs	r3, r3, #26
    c3d4:	22a4      	movs	r2, #164	; 0xa4
    c3d6:	18ba      	adds	r2, r7, r2
    c3d8:	6013      	str	r3, [r2, #0]
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    c3da:	23a4      	movs	r3, #164	; 0xa4
    c3dc:	18fb      	adds	r3, r7, r3
    c3de:	681b      	ldr	r3, [r3, #0]
    c3e0:	2b3f      	cmp	r3, #63	; 0x3f
    c3e2:	d103      	bne.n	c3ec <system_clock_init+0xcc>
		coarse = 0x1f;
    c3e4:	231f      	movs	r3, #31
    c3e6:	22a4      	movs	r2, #164	; 0xa4
    c3e8:	18ba      	adds	r2, r7, r2
    c3ea:	6013      	str	r3, [r2, #0]
	}
	dfll_conf.coarse_value = coarse;
    c3ec:	23a4      	movs	r3, #164	; 0xa4
    c3ee:	18fb      	adds	r3, r7, r3
    c3f0:	681b      	ldr	r3, [r3, #0]
    c3f2:	b2da      	uxtb	r2, r3
    c3f4:	2380      	movs	r3, #128	; 0x80
    c3f6:	18fb      	adds	r3, r7, r3
    c3f8:	721a      	strb	r2, [r3, #8]
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN) {
		dfll_conf.fine_value   = CONF_CLOCK_DFLL_FINE_VALUE;
	}

#  if CONF_CLOCK_DFLL_QUICK_LOCK == true
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    c3fa:	2380      	movs	r3, #128	; 0x80
    c3fc:	18fb      	adds	r3, r7, r3
    c3fe:	2200      	movs	r2, #0
    c400:	805a      	strh	r2, [r3, #2]
#  else
	dfll_conf.quick_lock = SYSTEM_CLOCK_DFLL_QUICK_LOCK_DISABLE;
#  endif

#  if CONF_CLOCK_DFLL_TRACK_AFTER_FINE_LOCK == true
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    c402:	2380      	movs	r3, #128	; 0x80
    c404:	18fb      	adds	r3, r7, r3
    c406:	2200      	movs	r2, #0
    c408:	71da      	strb	r2, [r3, #7]
#  else
	dfll_conf.stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_FIX_AFTER_LOCK;
#  endif

#  if CONF_CLOCK_DFLL_KEEP_LOCK_ON_WAKEUP == true
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    c40a:	2380      	movs	r3, #128	; 0x80
    c40c:	18fb      	adds	r3, r7, r3
    c40e:	2200      	movs	r2, #0
    c410:	719a      	strb	r2, [r3, #6]
#  else
	dfll_conf.wakeup_lock = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_LOSE;
#  endif

#  if CONF_CLOCK_DFLL_ENABLE_CHILL_CYCLE == true
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    c412:	2380      	movs	r3, #128	; 0x80
    c414:	18fb      	adds	r3, r7, r3
    c416:	2200      	movs	r2, #0
    c418:	809a      	strh	r2, [r3, #4]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    c41a:	2380      	movs	r3, #128	; 0x80
    c41c:	18fb      	adds	r3, r7, r3
    c41e:	4a7f      	ldr	r2, [pc, #508]	; (c61c <system_clock_init+0x2fc>)
    c420:	821a      	strh	r2, [r3, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    c422:	2380      	movs	r3, #128	; 0x80
    c424:	18fb      	adds	r3, r7, r3
    c426:	2207      	movs	r2, #7
    c428:	731a      	strb	r2, [r3, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    c42a:	2380      	movs	r3, #128	; 0x80
    c42c:	18fb      	adds	r3, r7, r3
    c42e:	223f      	movs	r2, #63	; 0x3f
    c430:	81da      	strh	r2, [r3, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    c432:	2380      	movs	r3, #128	; 0x80
    c434:	18fb      	adds	r3, r7, r3
    c436:	0018      	movs	r0, r3
    c438:	4b79      	ldr	r3, [pc, #484]	; (c620 <system_clock_init+0x300>)
    c43a:	4798      	blx	r3
#endif


	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);
    c43c:	237c      	movs	r3, #124	; 0x7c
    c43e:	18fb      	adds	r3, r7, r3
    c440:	0018      	movs	r0, r3
    c442:	4b78      	ldr	r3, [pc, #480]	; (c624 <system_clock_init+0x304>)
    c444:	4798      	blx	r3

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    c446:	237c      	movs	r3, #124	; 0x7c
    c448:	18fb      	adds	r3, r7, r3
    c44a:	2200      	movs	r2, #0
    c44c:	701a      	strb	r2, [r3, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
    c44e:	237c      	movs	r3, #124	; 0x7c
    c450:	18fb      	adds	r3, r7, r3
    c452:	2201      	movs	r2, #1
    c454:	709a      	strb	r2, [r3, #2]
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;
    c456:	237c      	movs	r3, #124	; 0x7c
    c458:	18fb      	adds	r3, r7, r3
    c45a:	2200      	movs	r2, #0
    c45c:	705a      	strb	r2, [r3, #1]

	system_clock_source_osc8m_set_config(&osc8m_conf);
    c45e:	237c      	movs	r3, #124	; 0x7c
    c460:	18fb      	adds	r3, r7, r3
    c462:	0018      	movs	r0, r3
    c464:	4b70      	ldr	r3, [pc, #448]	; (c628 <system_clock_init+0x308>)
    c466:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    c468:	2006      	movs	r0, #6
    c46a:	4b68      	ldr	r3, [pc, #416]	; (c60c <system_clock_init+0x2ec>)
    c46c:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    c46e:	4b6f      	ldr	r3, [pc, #444]	; (c62c <system_clock_init+0x30c>)
    c470:	4798      	blx	r3

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    c472:	2364      	movs	r3, #100	; 0x64
    c474:	18fb      	adds	r3, r7, r3
    c476:	0018      	movs	r0, r3
    c478:	4b6d      	ldr	r3, [pc, #436]	; (c630 <system_clock_init+0x310>)
    c47a:	4798      	blx	r3
    c47c:	2364      	movs	r3, #100	; 0x64
    c47e:	18fb      	adds	r3, r7, r3
    c480:	2205      	movs	r2, #5
    c482:	701a      	strb	r2, [r3, #0]
    c484:	2364      	movs	r3, #100	; 0x64
    c486:	18fb      	adds	r3, r7, r3
    c488:	2201      	movs	r2, #1
    c48a:	605a      	str	r2, [r3, #4]
    c48c:	2364      	movs	r3, #100	; 0x64
    c48e:	18fb      	adds	r3, r7, r3
    c490:	2200      	movs	r2, #0
    c492:	721a      	strb	r2, [r3, #8]
    c494:	2364      	movs	r3, #100	; 0x64
    c496:	18fb      	adds	r3, r7, r3
    c498:	2200      	movs	r2, #0
    c49a:	725a      	strb	r2, [r3, #9]
    c49c:	2364      	movs	r3, #100	; 0x64
    c49e:	18fb      	adds	r3, r7, r3
    c4a0:	0019      	movs	r1, r3
    c4a2:	2001      	movs	r0, #1
    c4a4:	4b63      	ldr	r3, [pc, #396]	; (c634 <system_clock_init+0x314>)
    c4a6:	4798      	blx	r3
    c4a8:	2001      	movs	r0, #1
    c4aa:	4b63      	ldr	r3, [pc, #396]	; (c638 <system_clock_init+0x318>)
    c4ac:	4798      	blx	r3
    c4ae:	2340      	movs	r3, #64	; 0x40
    c4b0:	18fb      	adds	r3, r7, r3
    c4b2:	0018      	movs	r0, r3
    c4b4:	4b5e      	ldr	r3, [pc, #376]	; (c630 <system_clock_init+0x310>)
    c4b6:	4798      	blx	r3
    c4b8:	2340      	movs	r3, #64	; 0x40
    c4ba:	18fb      	adds	r3, r7, r3
    c4bc:	2206      	movs	r2, #6
    c4be:	701a      	strb	r2, [r3, #0]
    c4c0:	2340      	movs	r3, #64	; 0x40
    c4c2:	18fb      	adds	r3, r7, r3
    c4c4:	2202      	movs	r2, #2
    c4c6:	605a      	str	r2, [r3, #4]
    c4c8:	2340      	movs	r3, #64	; 0x40
    c4ca:	18fb      	adds	r3, r7, r3
    c4cc:	2200      	movs	r2, #0
    c4ce:	721a      	strb	r2, [r3, #8]
    c4d0:	2340      	movs	r3, #64	; 0x40
    c4d2:	18fb      	adds	r3, r7, r3
    c4d4:	2201      	movs	r2, #1
    c4d6:	725a      	strb	r2, [r3, #9]
    c4d8:	2340      	movs	r3, #64	; 0x40
    c4da:	18fb      	adds	r3, r7, r3
    c4dc:	0019      	movs	r1, r3
    c4de:	2004      	movs	r0, #4
    c4e0:	4b54      	ldr	r3, [pc, #336]	; (c634 <system_clock_init+0x314>)
    c4e2:	4798      	blx	r3
    c4e4:	2004      	movs	r0, #4
    c4e6:	4b54      	ldr	r3, [pc, #336]	; (c638 <system_clock_init+0x318>)
    c4e8:	4798      	blx	r3
    c4ea:	2334      	movs	r3, #52	; 0x34
    c4ec:	18fb      	adds	r3, r7, r3
    c4ee:	0018      	movs	r0, r3
    c4f0:	4b4f      	ldr	r3, [pc, #316]	; (c630 <system_clock_init+0x310>)
    c4f2:	4798      	blx	r3
    c4f4:	2334      	movs	r3, #52	; 0x34
    c4f6:	18fb      	adds	r3, r7, r3
    c4f8:	2206      	movs	r2, #6
    c4fa:	701a      	strb	r2, [r3, #0]
    c4fc:	2334      	movs	r3, #52	; 0x34
    c4fe:	18fb      	adds	r3, r7, r3
    c500:	2210      	movs	r2, #16
    c502:	605a      	str	r2, [r3, #4]
    c504:	2334      	movs	r3, #52	; 0x34
    c506:	18fb      	adds	r3, r7, r3
    c508:	2200      	movs	r2, #0
    c50a:	721a      	strb	r2, [r3, #8]
    c50c:	2334      	movs	r3, #52	; 0x34
    c50e:	18fb      	adds	r3, r7, r3
    c510:	2201      	movs	r2, #1
    c512:	725a      	strb	r2, [r3, #9]
    c514:	2334      	movs	r3, #52	; 0x34
    c516:	18fb      	adds	r3, r7, r3
    c518:	0019      	movs	r1, r3
    c51a:	2005      	movs	r0, #5
    c51c:	4b45      	ldr	r3, [pc, #276]	; (c634 <system_clock_init+0x314>)
    c51e:	4798      	blx	r3
    c520:	2005      	movs	r0, #5
    c522:	4b45      	ldr	r3, [pc, #276]	; (c638 <system_clock_init+0x318>)
    c524:	4798      	blx	r3
    c526:	2328      	movs	r3, #40	; 0x28
    c528:	18fb      	adds	r3, r7, r3
    c52a:	0018      	movs	r0, r3
    c52c:	4b40      	ldr	r3, [pc, #256]	; (c630 <system_clock_init+0x310>)
    c52e:	4798      	blx	r3
    c530:	2328      	movs	r3, #40	; 0x28
    c532:	18fb      	adds	r3, r7, r3
    c534:	2206      	movs	r2, #6
    c536:	701a      	strb	r2, [r3, #0]
    c538:	2328      	movs	r3, #40	; 0x28
    c53a:	18fb      	adds	r3, r7, r3
    c53c:	2217      	movs	r2, #23
    c53e:	605a      	str	r2, [r3, #4]
    c540:	2328      	movs	r3, #40	; 0x28
    c542:	18fb      	adds	r3, r7, r3
    c544:	2201      	movs	r2, #1
    c546:	721a      	strb	r2, [r3, #8]
    c548:	2328      	movs	r3, #40	; 0x28
    c54a:	18fb      	adds	r3, r7, r3
    c54c:	2201      	movs	r2, #1
    c54e:	725a      	strb	r2, [r3, #9]
    c550:	2328      	movs	r3, #40	; 0x28
    c552:	18fb      	adds	r3, r7, r3
    c554:	0019      	movs	r1, r3
    c556:	2006      	movs	r0, #6
    c558:	4b36      	ldr	r3, [pc, #216]	; (c634 <system_clock_init+0x314>)
    c55a:	4798      	blx	r3
    c55c:	2006      	movs	r0, #6
    c55e:	4b36      	ldr	r3, [pc, #216]	; (c638 <system_clock_init+0x318>)
    c560:	4798      	blx	r3
#  if CONF_CLOCK_DFLL_ENABLE == true
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
    c562:	230c      	movs	r3, #12
    c564:	18fb      	adds	r3, r7, r3
    c566:	0018      	movs	r0, r3
    c568:	4b34      	ldr	r3, [pc, #208]	; (c63c <system_clock_init+0x31c>)
    c56a:	4798      	blx	r3
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    c56c:	230c      	movs	r3, #12
    c56e:	18fb      	adds	r3, r7, r3
    c570:	2201      	movs	r2, #1
    c572:	701a      	strb	r2, [r3, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    c574:	230c      	movs	r3, #12
    c576:	18fb      	adds	r3, r7, r3
    c578:	0019      	movs	r1, r3
    c57a:	2000      	movs	r0, #0
    c57c:	4b30      	ldr	r3, [pc, #192]	; (c640 <system_clock_init+0x320>)
    c57e:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    c580:	2000      	movs	r0, #0
    c582:	4b30      	ldr	r3, [pc, #192]	; (c644 <system_clock_init+0x324>)
    c584:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    c586:	2007      	movs	r0, #7
    c588:	4b20      	ldr	r3, [pc, #128]	; (c60c <system_clock_init+0x2ec>)
    c58a:	4798      	blx	r3
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    c58c:	46c0      	nop			; (mov r8, r8)
    c58e:	2007      	movs	r0, #7
    c590:	4b1f      	ldr	r3, [pc, #124]	; (c610 <system_clock_init+0x2f0>)
    c592:	4798      	blx	r3
    c594:	0003      	movs	r3, r0
    c596:	001a      	movs	r2, r3
    c598:	2301      	movs	r3, #1
    c59a:	4053      	eors	r3, r2
    c59c:	b2db      	uxtb	r3, r3
    c59e:	2b00      	cmp	r3, #0
    c5a0:	d1f5      	bne.n	c58e <system_clock_init+0x26e>

#  endif
#endif

	/* CPU and BUS clocks */
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);
    c5a2:	2000      	movs	r0, #0
    c5a4:	4b28      	ldr	r3, [pc, #160]	; (c648 <system_clock_init+0x328>)
    c5a6:	4798      	blx	r3

	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBA, CONF_CLOCK_APBA_DIVIDER);
    c5a8:	2100      	movs	r1, #0
    c5aa:	2000      	movs	r0, #0
    c5ac:	4b27      	ldr	r3, [pc, #156]	; (c64c <system_clock_init+0x32c>)
    c5ae:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);
    c5b0:	2100      	movs	r1, #0
    c5b2:	2001      	movs	r0, #1
    c5b4:	4b25      	ldr	r3, [pc, #148]	; (c64c <system_clock_init+0x32c>)
    c5b6:	4798      	blx	r3
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);
    c5b8:	2100      	movs	r1, #0
    c5ba:	2002      	movs	r0, #2
    c5bc:	4b23      	ldr	r3, [pc, #140]	; (c64c <system_clock_init+0x32c>)
    c5be:	4798      	blx	r3

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    c5c0:	003b      	movs	r3, r7
    c5c2:	0018      	movs	r0, r3
    c5c4:	4b1a      	ldr	r3, [pc, #104]	; (c630 <system_clock_init+0x310>)
    c5c6:	4798      	blx	r3
    c5c8:	003b      	movs	r3, r7
    c5ca:	2207      	movs	r2, #7
    c5cc:	701a      	strb	r2, [r3, #0]
    c5ce:	003b      	movs	r3, r7
    c5d0:	2201      	movs	r2, #1
    c5d2:	605a      	str	r2, [r3, #4]
    c5d4:	003b      	movs	r3, r7
    c5d6:	2200      	movs	r2, #0
    c5d8:	721a      	strb	r2, [r3, #8]
    c5da:	003b      	movs	r3, r7
    c5dc:	2200      	movs	r2, #0
    c5de:	725a      	strb	r2, [r3, #9]
    c5e0:	003b      	movs	r3, r7
    c5e2:	0019      	movs	r1, r3
    c5e4:	2000      	movs	r0, #0
    c5e6:	4b13      	ldr	r3, [pc, #76]	; (c634 <system_clock_init+0x314>)
    c5e8:	4798      	blx	r3
    c5ea:	2000      	movs	r0, #0
    c5ec:	4b12      	ldr	r3, [pc, #72]	; (c638 <system_clock_init+0x318>)
    c5ee:	4798      	blx	r3
#endif
}
    c5f0:	46c0      	nop			; (mov r8, r8)
    c5f2:	46bd      	mov	sp, r7
    c5f4:	b02a      	add	sp, #168	; 0xa8
    c5f6:	bd80      	pop	{r7, pc}
    c5f8:	40000800 	.word	0x40000800
    c5fc:	0000be01 	.word	0x0000be01
    c600:	0000c2e9 	.word	0x0000c2e9
    c604:	0000bccd 	.word	0x0000bccd
    c608:	0000bfc9 	.word	0x0000bfc9
    c60c:	0000c1b9 	.word	0x0000c1b9
    c610:	0000c265 	.word	0x0000c265
    c614:	0000bd39 	.word	0x0000bd39
    c618:	00806024 	.word	0x00806024
    c61c:	000005b9 	.word	0x000005b9
    c620:	0000c0e9 	.word	0x0000c0e9
    c624:	0000bd15 	.word	0x0000bd15
    c628:	0000bf51 	.word	0x0000bf51
    c62c:	0000c6f5 	.word	0x0000c6f5
    c630:	0000bc85 	.word	0x0000bc85
    c634:	0000c725 	.word	0x0000c725
    c638:	0000c849 	.word	0x0000c849
    c63c:	0000bcb5 	.word	0x0000bcb5
    c640:	0000c97d 	.word	0x0000c97d
    c644:	0000c9c1 	.word	0x0000c9c1
    c648:	0000bd8d 	.word	0x0000bd8d
    c64c:	0000bdad 	.word	0x0000bdad

0000c650 <system_apb_clock_set_mask>:
 * \retval STATUS_OK               The clock mask was set successfully
 */
static inline enum status_code system_apb_clock_set_mask(
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
    c650:	b580      	push	{r7, lr}
    c652:	b082      	sub	sp, #8
    c654:	af00      	add	r7, sp, #0
    c656:	0002      	movs	r2, r0
    c658:	6039      	str	r1, [r7, #0]
    c65a:	1dfb      	adds	r3, r7, #7
    c65c:	701a      	strb	r2, [r3, #0]
	switch (bus) {
    c65e:	1dfb      	adds	r3, r7, #7
    c660:	781b      	ldrb	r3, [r3, #0]
    c662:	2b01      	cmp	r3, #1
    c664:	d00a      	beq.n	c67c <system_apb_clock_set_mask+0x2c>
    c666:	2b02      	cmp	r3, #2
    c668:	d00f      	beq.n	c68a <system_apb_clock_set_mask+0x3a>
    c66a:	2b00      	cmp	r3, #0
    c66c:	d114      	bne.n	c698 <system_apb_clock_set_mask+0x48>
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    c66e:	4b0e      	ldr	r3, [pc, #56]	; (c6a8 <system_apb_clock_set_mask+0x58>)
    c670:	4a0d      	ldr	r2, [pc, #52]	; (c6a8 <system_apb_clock_set_mask+0x58>)
    c672:	6991      	ldr	r1, [r2, #24]
    c674:	683a      	ldr	r2, [r7, #0]
    c676:	430a      	orrs	r2, r1
    c678:	619a      	str	r2, [r3, #24]
			break;
    c67a:	e00f      	b.n	c69c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
    c67c:	4b0a      	ldr	r3, [pc, #40]	; (c6a8 <system_apb_clock_set_mask+0x58>)
    c67e:	4a0a      	ldr	r2, [pc, #40]	; (c6a8 <system_apb_clock_set_mask+0x58>)
    c680:	69d1      	ldr	r1, [r2, #28]
    c682:	683a      	ldr	r2, [r7, #0]
    c684:	430a      	orrs	r2, r1
    c686:	61da      	str	r2, [r3, #28]
			break;
    c688:	e008      	b.n	c69c <system_apb_clock_set_mask+0x4c>

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    c68a:	4b07      	ldr	r3, [pc, #28]	; (c6a8 <system_apb_clock_set_mask+0x58>)
    c68c:	4a06      	ldr	r2, [pc, #24]	; (c6a8 <system_apb_clock_set_mask+0x58>)
    c68e:	6a11      	ldr	r1, [r2, #32]
    c690:	683a      	ldr	r2, [r7, #0]
    c692:	430a      	orrs	r2, r1
    c694:	621a      	str	r2, [r3, #32]
			break;
    c696:	e001      	b.n	c69c <system_apb_clock_set_mask+0x4c>

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
    c698:	2317      	movs	r3, #23
    c69a:	e000      	b.n	c69e <system_apb_clock_set_mask+0x4e>

	}

	return STATUS_OK;
    c69c:	2300      	movs	r3, #0
}
    c69e:	0018      	movs	r0, r3
    c6a0:	46bd      	mov	sp, r7
    c6a2:	b002      	add	sp, #8
    c6a4:	bd80      	pop	{r7, pc}
    c6a6:	46c0      	nop			; (mov r8, r8)
    c6a8:	40000400 	.word	0x40000400

0000c6ac <system_interrupt_enter_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
    c6ac:	b580      	push	{r7, lr}
    c6ae:	af00      	add	r7, sp, #0
	cpu_irq_enter_critical();
    c6b0:	4b02      	ldr	r3, [pc, #8]	; (c6bc <system_interrupt_enter_critical_section+0x10>)
    c6b2:	4798      	blx	r3
}
    c6b4:	46c0      	nop			; (mov r8, r8)
    c6b6:	46bd      	mov	sp, r7
    c6b8:	bd80      	pop	{r7, pc}
    c6ba:	46c0      	nop			; (mov r8, r8)
    c6bc:	00008a3d 	.word	0x00008a3d

0000c6c0 <system_interrupt_leave_critical_section>:
 * count of the critical section nesting will be kept, so that global interrupts
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
    c6c0:	b580      	push	{r7, lr}
    c6c2:	af00      	add	r7, sp, #0
	cpu_irq_leave_critical();
    c6c4:	4b02      	ldr	r3, [pc, #8]	; (c6d0 <system_interrupt_leave_critical_section+0x10>)
    c6c6:	4798      	blx	r3
}
    c6c8:	46c0      	nop			; (mov r8, r8)
    c6ca:	46bd      	mov	sp, r7
    c6cc:	bd80      	pop	{r7, pc}
    c6ce:	46c0      	nop			; (mov r8, r8)
    c6d0:	00008a91 	.word	0x00008a91

0000c6d4 <system_gclk_is_syncing>:
 *
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
    c6d4:	b580      	push	{r7, lr}
    c6d6:	af00      	add	r7, sp, #0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    c6d8:	4b05      	ldr	r3, [pc, #20]	; (c6f0 <system_gclk_is_syncing+0x1c>)
    c6da:	785b      	ldrb	r3, [r3, #1]
    c6dc:	b2db      	uxtb	r3, r3
    c6de:	b25b      	sxtb	r3, r3
    c6e0:	2b00      	cmp	r3, #0
    c6e2:	da01      	bge.n	c6e8 <system_gclk_is_syncing+0x14>
		return true;
    c6e4:	2301      	movs	r3, #1
    c6e6:	e000      	b.n	c6ea <system_gclk_is_syncing+0x16>
	}

	return false;
    c6e8:	2300      	movs	r3, #0
}
    c6ea:	0018      	movs	r0, r3
    c6ec:	46bd      	mov	sp, r7
    c6ee:	bd80      	pop	{r7, pc}
    c6f0:	40000c00 	.word	0x40000c00

0000c6f4 <system_gclk_init>:
 *
 * Initializes the Generic Clock module, disabling and resetting all active
 * Generic Clock Generators and Channels to their power-on default values.
 */
void system_gclk_init(void)
{
    c6f4:	b580      	push	{r7, lr}
    c6f6:	af00      	add	r7, sp, #0
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);
    c6f8:	2108      	movs	r1, #8
    c6fa:	2000      	movs	r0, #0
    c6fc:	4b07      	ldr	r3, [pc, #28]	; (c71c <system_gclk_init+0x28>)
    c6fe:	4798      	blx	r3

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    c700:	4b07      	ldr	r3, [pc, #28]	; (c720 <system_gclk_init+0x2c>)
    c702:	2201      	movs	r2, #1
    c704:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    c706:	46c0      	nop			; (mov r8, r8)
    c708:	4b05      	ldr	r3, [pc, #20]	; (c720 <system_gclk_init+0x2c>)
    c70a:	781b      	ldrb	r3, [r3, #0]
    c70c:	b2db      	uxtb	r3, r3
    c70e:	001a      	movs	r2, r3
    c710:	2301      	movs	r3, #1
    c712:	4013      	ands	r3, r2
    c714:	d1f8      	bne.n	c708 <system_gclk_init+0x14>
		/* Wait for reset to complete */
	}
}
    c716:	46c0      	nop			; (mov r8, r8)
    c718:	46bd      	mov	sp, r7
    c71a:	bd80      	pop	{r7, pc}
    c71c:	0000c651 	.word	0x0000c651
    c720:	40000c00 	.word	0x40000c00

0000c724 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    c724:	b580      	push	{r7, lr}
    c726:	b086      	sub	sp, #24
    c728:	af00      	add	r7, sp, #0
    c72a:	0002      	movs	r2, r0
    c72c:	6039      	str	r1, [r7, #0]
    c72e:	1dfb      	adds	r3, r7, #7
    c730:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    c732:	1dfb      	adds	r3, r7, #7
    c734:	781b      	ldrb	r3, [r3, #0]
    c736:	617b      	str	r3, [r7, #20]
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);
    c738:	1dfb      	adds	r3, r7, #7
    c73a:	781b      	ldrb	r3, [r3, #0]
    c73c:	613b      	str	r3, [r7, #16]

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    c73e:	683b      	ldr	r3, [r7, #0]
    c740:	781b      	ldrb	r3, [r3, #0]
    c742:	021b      	lsls	r3, r3, #8
    c744:	001a      	movs	r2, r3
    c746:	697b      	ldr	r3, [r7, #20]
    c748:	4313      	orrs	r3, r2
    c74a:	617b      	str	r3, [r7, #20]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    c74c:	683b      	ldr	r3, [r7, #0]
    c74e:	785b      	ldrb	r3, [r3, #1]
    c750:	2b00      	cmp	r3, #0
    c752:	d004      	beq.n	c75e <system_gclk_gen_set_config+0x3a>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    c754:	697b      	ldr	r3, [r7, #20]
    c756:	2280      	movs	r2, #128	; 0x80
    c758:	02d2      	lsls	r2, r2, #11
    c75a:	4313      	orrs	r3, r2
    c75c:	617b      	str	r3, [r7, #20]
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    c75e:	683b      	ldr	r3, [r7, #0]
    c760:	7a5b      	ldrb	r3, [r3, #9]
    c762:	2b00      	cmp	r3, #0
    c764:	d004      	beq.n	c770 <system_gclk_gen_set_config+0x4c>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    c766:	697b      	ldr	r3, [r7, #20]
    c768:	2280      	movs	r2, #128	; 0x80
    c76a:	0312      	lsls	r2, r2, #12
    c76c:	4313      	orrs	r3, r2
    c76e:	617b      	str	r3, [r7, #20]
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    c770:	683b      	ldr	r3, [r7, #0]
    c772:	685b      	ldr	r3, [r3, #4]
    c774:	2b01      	cmp	r3, #1
    c776:	d92c      	bls.n	c7d2 <system_gclk_gen_set_config+0xae>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    c778:	683b      	ldr	r3, [r7, #0]
    c77a:	685a      	ldr	r2, [r3, #4]
    c77c:	683b      	ldr	r3, [r7, #0]
    c77e:	685b      	ldr	r3, [r3, #4]
    c780:	3b01      	subs	r3, #1
    c782:	4013      	ands	r3, r2
    c784:	d11a      	bne.n	c7bc <system_gclk_gen_set_config+0x98>
			/* Determine the index of the highest bit set to get the
			 * division factor that must be loaded into the division
			 * register */

			uint32_t div2_count = 0;
    c786:	2300      	movs	r3, #0
    c788:	60fb      	str	r3, [r7, #12]

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    c78a:	2302      	movs	r3, #2
    c78c:	60bb      	str	r3, [r7, #8]
    c78e:	e005      	b.n	c79c <system_gclk_gen_set_config+0x78>
						mask <<= 1) {
				div2_count++;
    c790:	68fb      	ldr	r3, [r7, #12]
    c792:	3301      	adds	r3, #1
    c794:	60fb      	str	r3, [r7, #12]

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    c796:	68bb      	ldr	r3, [r7, #8]
    c798:	005b      	lsls	r3, r3, #1
    c79a:	60bb      	str	r3, [r7, #8]
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    c79c:	683b      	ldr	r3, [r7, #0]
    c79e:	685a      	ldr	r2, [r3, #4]
    c7a0:	68bb      	ldr	r3, [r7, #8]
    c7a2:	429a      	cmp	r2, r3
    c7a4:	d8f4      	bhi.n	c790 <system_gclk_gen_set_config+0x6c>
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    c7a6:	68fb      	ldr	r3, [r7, #12]
    c7a8:	021b      	lsls	r3, r3, #8
    c7aa:	693a      	ldr	r2, [r7, #16]
    c7ac:	4313      	orrs	r3, r2
    c7ae:	613b      	str	r3, [r7, #16]
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    c7b0:	697b      	ldr	r3, [r7, #20]
    c7b2:	2280      	movs	r2, #128	; 0x80
    c7b4:	0352      	lsls	r2, r2, #13
    c7b6:	4313      	orrs	r3, r2
    c7b8:	617b      	str	r3, [r7, #20]
    c7ba:	e00a      	b.n	c7d2 <system_gclk_gen_set_config+0xae>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    c7bc:	683b      	ldr	r3, [r7, #0]
    c7be:	685b      	ldr	r3, [r3, #4]
    c7c0:	021b      	lsls	r3, r3, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    c7c2:	693a      	ldr	r2, [r7, #16]
    c7c4:	4313      	orrs	r3, r2
    c7c6:	613b      	str	r3, [r7, #16]
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    c7c8:	697b      	ldr	r3, [r7, #20]
    c7ca:	2280      	movs	r2, #128	; 0x80
    c7cc:	0292      	lsls	r2, r2, #10
    c7ce:	4313      	orrs	r3, r2
    c7d0:	617b      	str	r3, [r7, #20]
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    c7d2:	683b      	ldr	r3, [r7, #0]
    c7d4:	7a1b      	ldrb	r3, [r3, #8]
    c7d6:	2b00      	cmp	r3, #0
    c7d8:	d004      	beq.n	c7e4 <system_gclk_gen_set_config+0xc0>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    c7da:	697b      	ldr	r3, [r7, #20]
    c7dc:	2280      	movs	r2, #128	; 0x80
    c7de:	0392      	lsls	r2, r2, #14
    c7e0:	4313      	orrs	r3, r2
    c7e2:	617b      	str	r3, [r7, #20]
	}

	while (system_gclk_is_syncing()) {
    c7e4:	46c0      	nop			; (mov r8, r8)
    c7e6:	4b13      	ldr	r3, [pc, #76]	; (c834 <system_gclk_gen_set_config+0x110>)
    c7e8:	4798      	blx	r3
    c7ea:	1e03      	subs	r3, r0, #0
    c7ec:	d1fb      	bne.n	c7e6 <system_gclk_gen_set_config+0xc2>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    c7ee:	4b12      	ldr	r3, [pc, #72]	; (c838 <system_gclk_gen_set_config+0x114>)
    c7f0:	4798      	blx	r3

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    c7f2:	4a12      	ldr	r2, [pc, #72]	; (c83c <system_gclk_gen_set_config+0x118>)
    c7f4:	1dfb      	adds	r3, r7, #7
    c7f6:	781b      	ldrb	r3, [r3, #0]
    c7f8:	7013      	strb	r3, [r2, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    c7fa:	46c0      	nop			; (mov r8, r8)
    c7fc:	4b0d      	ldr	r3, [pc, #52]	; (c834 <system_gclk_gen_set_config+0x110>)
    c7fe:	4798      	blx	r3
    c800:	1e03      	subs	r3, r0, #0
    c802:	d1fb      	bne.n	c7fc <system_gclk_gen_set_config+0xd8>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    c804:	4b0e      	ldr	r3, [pc, #56]	; (c840 <system_gclk_gen_set_config+0x11c>)
    c806:	693a      	ldr	r2, [r7, #16]
    c808:	609a      	str	r2, [r3, #8]

	while (system_gclk_is_syncing()) {
    c80a:	46c0      	nop			; (mov r8, r8)
    c80c:	4b09      	ldr	r3, [pc, #36]	; (c834 <system_gclk_gen_set_config+0x110>)
    c80e:	4798      	blx	r3
    c810:	1e03      	subs	r3, r0, #0
    c812:	d1fb      	bne.n	c80c <system_gclk_gen_set_config+0xe8>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    c814:	4b0a      	ldr	r3, [pc, #40]	; (c840 <system_gclk_gen_set_config+0x11c>)
    c816:	4a0a      	ldr	r2, [pc, #40]	; (c840 <system_gclk_gen_set_config+0x11c>)
    c818:	6851      	ldr	r1, [r2, #4]
    c81a:	2280      	movs	r2, #128	; 0x80
    c81c:	0252      	lsls	r2, r2, #9
    c81e:	4011      	ands	r1, r2
    c820:	697a      	ldr	r2, [r7, #20]
    c822:	430a      	orrs	r2, r1
    c824:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    c826:	4b07      	ldr	r3, [pc, #28]	; (c844 <system_gclk_gen_set_config+0x120>)
    c828:	4798      	blx	r3
}
    c82a:	46c0      	nop			; (mov r8, r8)
    c82c:	46bd      	mov	sp, r7
    c82e:	b006      	add	sp, #24
    c830:	bd80      	pop	{r7, pc}
    c832:	46c0      	nop			; (mov r8, r8)
    c834:	0000c6d5 	.word	0x0000c6d5
    c838:	0000c6ad 	.word	0x0000c6ad
    c83c:	40000c08 	.word	0x40000c08
    c840:	40000c00 	.word	0x40000c00
    c844:	0000c6c1 	.word	0x0000c6c1

0000c848 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    c848:	b580      	push	{r7, lr}
    c84a:	b082      	sub	sp, #8
    c84c:	af00      	add	r7, sp, #0
    c84e:	0002      	movs	r2, r0
    c850:	1dfb      	adds	r3, r7, #7
    c852:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    c854:	46c0      	nop			; (mov r8, r8)
    c856:	4b0e      	ldr	r3, [pc, #56]	; (c890 <system_gclk_gen_enable+0x48>)
    c858:	4798      	blx	r3
    c85a:	1e03      	subs	r3, r0, #0
    c85c:	d1fb      	bne.n	c856 <system_gclk_gen_enable+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    c85e:	4b0d      	ldr	r3, [pc, #52]	; (c894 <system_gclk_gen_enable+0x4c>)
    c860:	4798      	blx	r3

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    c862:	4a0d      	ldr	r2, [pc, #52]	; (c898 <system_gclk_gen_enable+0x50>)
    c864:	1dfb      	adds	r3, r7, #7
    c866:	781b      	ldrb	r3, [r3, #0]
    c868:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    c86a:	46c0      	nop			; (mov r8, r8)
    c86c:	4b08      	ldr	r3, [pc, #32]	; (c890 <system_gclk_gen_enable+0x48>)
    c86e:	4798      	blx	r3
    c870:	1e03      	subs	r3, r0, #0
    c872:	d1fb      	bne.n	c86c <system_gclk_gen_enable+0x24>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    c874:	4b09      	ldr	r3, [pc, #36]	; (c89c <system_gclk_gen_enable+0x54>)
    c876:	4a09      	ldr	r2, [pc, #36]	; (c89c <system_gclk_gen_enable+0x54>)
    c878:	6852      	ldr	r2, [r2, #4]
    c87a:	2180      	movs	r1, #128	; 0x80
    c87c:	0249      	lsls	r1, r1, #9
    c87e:	430a      	orrs	r2, r1
    c880:	605a      	str	r2, [r3, #4]

	system_interrupt_leave_critical_section();
    c882:	4b07      	ldr	r3, [pc, #28]	; (c8a0 <system_gclk_gen_enable+0x58>)
    c884:	4798      	blx	r3
}
    c886:	46c0      	nop			; (mov r8, r8)
    c888:	46bd      	mov	sp, r7
    c88a:	b002      	add	sp, #8
    c88c:	bd80      	pop	{r7, pc}
    c88e:	46c0      	nop			; (mov r8, r8)
    c890:	0000c6d5 	.word	0x0000c6d5
    c894:	0000c6ad 	.word	0x0000c6ad
    c898:	40000c04 	.word	0x40000c04
    c89c:	40000c00 	.word	0x40000c00
    c8a0:	0000c6c1 	.word	0x0000c6c1

0000c8a4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    c8a4:	b580      	push	{r7, lr}
    c8a6:	b086      	sub	sp, #24
    c8a8:	af00      	add	r7, sp, #0
    c8aa:	0002      	movs	r2, r0
    c8ac:	1dfb      	adds	r3, r7, #7
    c8ae:	701a      	strb	r2, [r3, #0]
	while (system_gclk_is_syncing()) {
    c8b0:	46c0      	nop			; (mov r8, r8)
    c8b2:	4b2a      	ldr	r3, [pc, #168]	; (c95c <system_gclk_gen_get_hz+0xb8>)
    c8b4:	4798      	blx	r3
    c8b6:	1e03      	subs	r3, r0, #0
    c8b8:	d1fb      	bne.n	c8b2 <system_gclk_gen_get_hz+0xe>
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();
    c8ba:	4b29      	ldr	r3, [pc, #164]	; (c960 <system_gclk_gen_get_hz+0xbc>)
    c8bc:	4798      	blx	r3

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    c8be:	4a29      	ldr	r2, [pc, #164]	; (c964 <system_gclk_gen_get_hz+0xc0>)
    c8c0:	1dfb      	adds	r3, r7, #7
    c8c2:	781b      	ldrb	r3, [r3, #0]
    c8c4:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    c8c6:	46c0      	nop			; (mov r8, r8)
    c8c8:	4b24      	ldr	r3, [pc, #144]	; (c95c <system_gclk_gen_get_hz+0xb8>)
    c8ca:	4798      	blx	r3
    c8cc:	1e03      	subs	r3, r0, #0
    c8ce:	d1fb      	bne.n	c8c8 <system_gclk_gen_get_hz+0x24>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    c8d0:	4b25      	ldr	r3, [pc, #148]	; (c968 <system_gclk_gen_get_hz+0xc4>)
    c8d2:	685b      	ldr	r3, [r3, #4]
    c8d4:	04db      	lsls	r3, r3, #19
    c8d6:	0edb      	lsrs	r3, r3, #27
    c8d8:	b2db      	uxtb	r3, r3
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    c8da:	0018      	movs	r0, r3
    c8dc:	4b23      	ldr	r3, [pc, #140]	; (c96c <system_gclk_gen_get_hz+0xc8>)
    c8de:	4798      	blx	r3
    c8e0:	0003      	movs	r3, r0
    c8e2:	617b      	str	r3, [r7, #20]
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    c8e4:	4a1f      	ldr	r2, [pc, #124]	; (c964 <system_gclk_gen_get_hz+0xc0>)
    c8e6:	1dfb      	adds	r3, r7, #7
    c8e8:	781b      	ldrb	r3, [r3, #0]
    c8ea:	7013      	strb	r3, [r2, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    c8ec:	4b1e      	ldr	r3, [pc, #120]	; (c968 <system_gclk_gen_get_hz+0xc4>)
    c8ee:	685b      	ldr	r3, [r3, #4]
    c8f0:	02db      	lsls	r3, r3, #11
    c8f2:	0fdb      	lsrs	r3, r3, #31
    c8f4:	b2da      	uxtb	r2, r3
    c8f6:	2313      	movs	r3, #19
    c8f8:	18fb      	adds	r3, r7, r3
    c8fa:	701a      	strb	r2, [r3, #0]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    c8fc:	4a1c      	ldr	r2, [pc, #112]	; (c970 <system_gclk_gen_get_hz+0xcc>)
    c8fe:	1dfb      	adds	r3, r7, #7
    c900:	781b      	ldrb	r3, [r3, #0]
    c902:	7013      	strb	r3, [r2, #0]
	while (system_gclk_is_syncing()) {
    c904:	46c0      	nop			; (mov r8, r8)
    c906:	4b15      	ldr	r3, [pc, #84]	; (c95c <system_gclk_gen_get_hz+0xb8>)
    c908:	4798      	blx	r3
    c90a:	1e03      	subs	r3, r0, #0
    c90c:	d1fb      	bne.n	c906 <system_gclk_gen_get_hz+0x62>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    c90e:	4b16      	ldr	r3, [pc, #88]	; (c968 <system_gclk_gen_get_hz+0xc4>)
    c910:	689b      	ldr	r3, [r3, #8]
    c912:	021b      	lsls	r3, r3, #8
    c914:	0c1b      	lsrs	r3, r3, #16
    c916:	b29b      	uxth	r3, r3
    c918:	60fb      	str	r3, [r7, #12]

	system_interrupt_leave_critical_section();
    c91a:	4b16      	ldr	r3, [pc, #88]	; (c974 <system_gclk_gen_get_hz+0xd0>)
    c91c:	4798      	blx	r3

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    c91e:	2313      	movs	r3, #19
    c920:	18fb      	adds	r3, r7, r3
    c922:	781b      	ldrb	r3, [r3, #0]
    c924:	2b00      	cmp	r3, #0
    c926:	d109      	bne.n	c93c <system_gclk_gen_get_hz+0x98>
    c928:	68fb      	ldr	r3, [r7, #12]
    c92a:	2b01      	cmp	r3, #1
    c92c:	d906      	bls.n	c93c <system_gclk_gen_get_hz+0x98>
		gen_input_hz /= divider;
    c92e:	4b12      	ldr	r3, [pc, #72]	; (c978 <system_gclk_gen_get_hz+0xd4>)
    c930:	68f9      	ldr	r1, [r7, #12]
    c932:	6978      	ldr	r0, [r7, #20]
    c934:	4798      	blx	r3
    c936:	0003      	movs	r3, r0
    c938:	617b      	str	r3, [r7, #20]
    c93a:	e00a      	b.n	c952 <system_gclk_gen_get_hz+0xae>
	} else if (divsel) {
    c93c:	2313      	movs	r3, #19
    c93e:	18fb      	adds	r3, r7, r3
    c940:	781b      	ldrb	r3, [r3, #0]
    c942:	2b00      	cmp	r3, #0
    c944:	d005      	beq.n	c952 <system_gclk_gen_get_hz+0xae>
		gen_input_hz >>= (divider+1);
    c946:	68fb      	ldr	r3, [r7, #12]
    c948:	3301      	adds	r3, #1
    c94a:	697a      	ldr	r2, [r7, #20]
    c94c:	40da      	lsrs	r2, r3
    c94e:	0013      	movs	r3, r2
    c950:	617b      	str	r3, [r7, #20]
	}

	return gen_input_hz;
    c952:	697b      	ldr	r3, [r7, #20]
}
    c954:	0018      	movs	r0, r3
    c956:	46bd      	mov	sp, r7
    c958:	b006      	add	sp, #24
    c95a:	bd80      	pop	{r7, pc}
    c95c:	0000c6d5 	.word	0x0000c6d5
    c960:	0000c6ad 	.word	0x0000c6ad
    c964:	40000c04 	.word	0x40000c04
    c968:	40000c00 	.word	0x40000c00
    c96c:	0000be95 	.word	0x0000be95
    c970:	40000c08 	.word	0x40000c08
    c974:	0000c6c1 	.word	0x0000c6c1
    c978:	000107e9 	.word	0x000107e9

0000c97c <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    c97c:	b580      	push	{r7, lr}
    c97e:	b084      	sub	sp, #16
    c980:	af00      	add	r7, sp, #0
    c982:	0002      	movs	r2, r0
    c984:	6039      	str	r1, [r7, #0]
    c986:	1dfb      	adds	r3, r7, #7
    c988:	701a      	strb	r2, [r3, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);
    c98a:	1dfb      	adds	r3, r7, #7
    c98c:	781b      	ldrb	r3, [r3, #0]
    c98e:	60fb      	str	r3, [r7, #12]

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    c990:	683b      	ldr	r3, [r7, #0]
    c992:	781b      	ldrb	r3, [r3, #0]
    c994:	021b      	lsls	r3, r3, #8
    c996:	001a      	movs	r2, r3
    c998:	68fb      	ldr	r3, [r7, #12]
    c99a:	4313      	orrs	r3, r2
    c99c:	60fb      	str	r3, [r7, #12]

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    c99e:	1dfb      	adds	r3, r7, #7
    c9a0:	781b      	ldrb	r3, [r3, #0]
    c9a2:	0018      	movs	r0, r3
    c9a4:	4b04      	ldr	r3, [pc, #16]	; (c9b8 <system_gclk_chan_set_config+0x3c>)
    c9a6:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    c9a8:	4b04      	ldr	r3, [pc, #16]	; (c9bc <system_gclk_chan_set_config+0x40>)
    c9aa:	68fa      	ldr	r2, [r7, #12]
    c9ac:	b292      	uxth	r2, r2
    c9ae:	805a      	strh	r2, [r3, #2]
}
    c9b0:	46c0      	nop			; (mov r8, r8)
    c9b2:	46bd      	mov	sp, r7
    c9b4:	b004      	add	sp, #16
    c9b6:	bd80      	pop	{r7, pc}
    c9b8:	0000ca09 	.word	0x0000ca09
    c9bc:	40000c00 	.word	0x40000c00

0000c9c0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    c9c0:	b580      	push	{r7, lr}
    c9c2:	b082      	sub	sp, #8
    c9c4:	af00      	add	r7, sp, #0
    c9c6:	0002      	movs	r2, r0
    c9c8:	1dfb      	adds	r3, r7, #7
    c9ca:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    c9cc:	4b0a      	ldr	r3, [pc, #40]	; (c9f8 <system_gclk_chan_enable+0x38>)
    c9ce:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    c9d0:	4a0a      	ldr	r2, [pc, #40]	; (c9fc <system_gclk_chan_enable+0x3c>)
    c9d2:	1dfb      	adds	r3, r7, #7
    c9d4:	781b      	ldrb	r3, [r3, #0]
    c9d6:	7013      	strb	r3, [r2, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    c9d8:	4909      	ldr	r1, [pc, #36]	; (ca00 <system_gclk_chan_enable+0x40>)
    c9da:	4b09      	ldr	r3, [pc, #36]	; (ca00 <system_gclk_chan_enable+0x40>)
    c9dc:	885b      	ldrh	r3, [r3, #2]
    c9de:	b29b      	uxth	r3, r3
    c9e0:	2280      	movs	r2, #128	; 0x80
    c9e2:	01d2      	lsls	r2, r2, #7
    c9e4:	4313      	orrs	r3, r2
    c9e6:	b29b      	uxth	r3, r3
    c9e8:	804b      	strh	r3, [r1, #2]

	system_interrupt_leave_critical_section();
    c9ea:	4b06      	ldr	r3, [pc, #24]	; (ca04 <system_gclk_chan_enable+0x44>)
    c9ec:	4798      	blx	r3
}
    c9ee:	46c0      	nop			; (mov r8, r8)
    c9f0:	46bd      	mov	sp, r7
    c9f2:	b002      	add	sp, #8
    c9f4:	bd80      	pop	{r7, pc}
    c9f6:	46c0      	nop			; (mov r8, r8)
    c9f8:	0000c6ad 	.word	0x0000c6ad
    c9fc:	40000c02 	.word	0x40000c02
    ca00:	40000c00 	.word	0x40000c00
    ca04:	0000c6c1 	.word	0x0000c6c1

0000ca08 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    ca08:	b580      	push	{r7, lr}
    ca0a:	b084      	sub	sp, #16
    ca0c:	af00      	add	r7, sp, #0
    ca0e:	0002      	movs	r2, r0
    ca10:	1dfb      	adds	r3, r7, #7
    ca12:	701a      	strb	r2, [r3, #0]
	system_interrupt_enter_critical_section();
    ca14:	4b1c      	ldr	r3, [pc, #112]	; (ca88 <system_gclk_chan_disable+0x80>)
    ca16:	4798      	blx	r3

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    ca18:	4a1c      	ldr	r2, [pc, #112]	; (ca8c <system_gclk_chan_disable+0x84>)
    ca1a:	1dfb      	adds	r3, r7, #7
    ca1c:	781b      	ldrb	r3, [r3, #0]
    ca1e:	7013      	strb	r3, [r2, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    ca20:	4b1b      	ldr	r3, [pc, #108]	; (ca90 <system_gclk_chan_disable+0x88>)
    ca22:	885b      	ldrh	r3, [r3, #2]
    ca24:	051b      	lsls	r3, r3, #20
    ca26:	0f1b      	lsrs	r3, r3, #28
    ca28:	b2db      	uxtb	r3, r3
    ca2a:	60fb      	str	r3, [r7, #12]
	GCLK->CLKCTRL.bit.GEN = 0;
    ca2c:	4a18      	ldr	r2, [pc, #96]	; (ca90 <system_gclk_chan_disable+0x88>)
    ca2e:	8853      	ldrh	r3, [r2, #2]
    ca30:	4918      	ldr	r1, [pc, #96]	; (ca94 <system_gclk_chan_disable+0x8c>)
    ca32:	400b      	ands	r3, r1
    ca34:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    ca36:	4a16      	ldr	r2, [pc, #88]	; (ca90 <system_gclk_chan_disable+0x88>)
    ca38:	4b15      	ldr	r3, [pc, #84]	; (ca90 <system_gclk_chan_disable+0x88>)
    ca3a:	885b      	ldrh	r3, [r3, #2]
    ca3c:	b29b      	uxth	r3, r3
    ca3e:	4916      	ldr	r1, [pc, #88]	; (ca98 <system_gclk_chan_disable+0x90>)
    ca40:	400b      	ands	r3, r1
    ca42:	b29b      	uxth	r3, r3
    ca44:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    ca46:	46c0      	nop			; (mov r8, r8)
    ca48:	4b11      	ldr	r3, [pc, #68]	; (ca90 <system_gclk_chan_disable+0x88>)
    ca4a:	885b      	ldrh	r3, [r3, #2]
    ca4c:	b29b      	uxth	r3, r3
    ca4e:	001a      	movs	r2, r3
    ca50:	2380      	movs	r3, #128	; 0x80
    ca52:	01db      	lsls	r3, r3, #7
    ca54:	4013      	ands	r3, r2
    ca56:	d1f7      	bne.n	ca48 <system_gclk_chan_disable+0x40>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    ca58:	4a0d      	ldr	r2, [pc, #52]	; (ca90 <system_gclk_chan_disable+0x88>)
    ca5a:	68fb      	ldr	r3, [r7, #12]
    ca5c:	b2db      	uxtb	r3, r3
    ca5e:	1c19      	adds	r1, r3, #0
    ca60:	230f      	movs	r3, #15
    ca62:	400b      	ands	r3, r1
    ca64:	b2d9      	uxtb	r1, r3
    ca66:	8853      	ldrh	r3, [r2, #2]
    ca68:	1c08      	adds	r0, r1, #0
    ca6a:	210f      	movs	r1, #15
    ca6c:	4001      	ands	r1, r0
    ca6e:	0208      	lsls	r0, r1, #8
    ca70:	4908      	ldr	r1, [pc, #32]	; (ca94 <system_gclk_chan_disable+0x8c>)
    ca72:	400b      	ands	r3, r1
    ca74:	1c19      	adds	r1, r3, #0
    ca76:	1c03      	adds	r3, r0, #0
    ca78:	430b      	orrs	r3, r1
    ca7a:	8053      	strh	r3, [r2, #2]

	system_interrupt_leave_critical_section();
    ca7c:	4b07      	ldr	r3, [pc, #28]	; (ca9c <system_gclk_chan_disable+0x94>)
    ca7e:	4798      	blx	r3
}
    ca80:	46c0      	nop			; (mov r8, r8)
    ca82:	46bd      	mov	sp, r7
    ca84:	b004      	add	sp, #16
    ca86:	bd80      	pop	{r7, pc}
    ca88:	0000c6ad 	.word	0x0000c6ad
    ca8c:	40000c02 	.word	0x40000c02
    ca90:	40000c00 	.word	0x40000c00
    ca94:	fffff0ff 	.word	0xfffff0ff
    ca98:	ffffbfff 	.word	0xffffbfff
    ca9c:	0000c6c1 	.word	0x0000c6c1

0000caa0 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    caa0:	b580      	push	{r7, lr}
    caa2:	b084      	sub	sp, #16
    caa4:	af00      	add	r7, sp, #0
    caa6:	0002      	movs	r2, r0
    caa8:	1dfb      	adds	r3, r7, #7
    caaa:	701a      	strb	r2, [r3, #0]
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
    caac:	4b0d      	ldr	r3, [pc, #52]	; (cae4 <system_gclk_chan_get_hz+0x44>)
    caae:	4798      	blx	r3

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    cab0:	4a0d      	ldr	r2, [pc, #52]	; (cae8 <system_gclk_chan_get_hz+0x48>)
    cab2:	1dfb      	adds	r3, r7, #7
    cab4:	781b      	ldrb	r3, [r3, #0]
    cab6:	7013      	strb	r3, [r2, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    cab8:	4b0c      	ldr	r3, [pc, #48]	; (caec <system_gclk_chan_get_hz+0x4c>)
    caba:	885b      	ldrh	r3, [r3, #2]
    cabc:	051b      	lsls	r3, r3, #20
    cabe:	0f1b      	lsrs	r3, r3, #28
    cac0:	b2da      	uxtb	r2, r3
    cac2:	230f      	movs	r3, #15
    cac4:	18fb      	adds	r3, r7, r3
    cac6:	701a      	strb	r2, [r3, #0]

	system_interrupt_leave_critical_section();
    cac8:	4b09      	ldr	r3, [pc, #36]	; (caf0 <system_gclk_chan_get_hz+0x50>)
    caca:	4798      	blx	r3

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    cacc:	230f      	movs	r3, #15
    cace:	18fb      	adds	r3, r7, r3
    cad0:	781b      	ldrb	r3, [r3, #0]
    cad2:	0018      	movs	r0, r3
    cad4:	4b07      	ldr	r3, [pc, #28]	; (caf4 <system_gclk_chan_get_hz+0x54>)
    cad6:	4798      	blx	r3
    cad8:	0003      	movs	r3, r0
}
    cada:	0018      	movs	r0, r3
    cadc:	46bd      	mov	sp, r7
    cade:	b004      	add	sp, #16
    cae0:	bd80      	pop	{r7, pc}
    cae2:	46c0      	nop			; (mov r8, r8)
    cae4:	0000c6ad 	.word	0x0000c6ad
    cae8:	40000c02 	.word	0x40000c02
    caec:	40000c00 	.word	0x40000c00
    caf0:	0000c6c1 	.word	0x0000c6c1
    caf4:	0000c8a5 	.word	0x0000c8a5

0000caf8 <system_pinmux_get_group_from_gpio_pin>:
 *
 * \return Base address of the associated PORT module.
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
    caf8:	b580      	push	{r7, lr}
    cafa:	b084      	sub	sp, #16
    cafc:	af00      	add	r7, sp, #0
    cafe:	0002      	movs	r2, r0
    cb00:	1dfb      	adds	r3, r7, #7
    cb02:	701a      	strb	r2, [r3, #0]
	uint8_t port_index  = (gpio_pin / 128);
    cb04:	230f      	movs	r3, #15
    cb06:	18fb      	adds	r3, r7, r3
    cb08:	1dfa      	adds	r2, r7, #7
    cb0a:	7812      	ldrb	r2, [r2, #0]
    cb0c:	09d2      	lsrs	r2, r2, #7
    cb0e:	701a      	strb	r2, [r3, #0]
	uint8_t group_index = (gpio_pin / 32);
    cb10:	230e      	movs	r3, #14
    cb12:	18fb      	adds	r3, r7, r3
    cb14:	1dfa      	adds	r2, r7, #7
    cb16:	7812      	ldrb	r2, [r2, #0]
    cb18:	0952      	lsrs	r2, r2, #5
    cb1a:	701a      	strb	r2, [r3, #0]

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;
    cb1c:	4b0d      	ldr	r3, [pc, #52]	; (cb54 <system_pinmux_get_group_from_gpio_pin+0x5c>)
    cb1e:	60bb      	str	r3, [r7, #8]

	if (port_index < PORT_INST_NUM) {
    cb20:	230f      	movs	r3, #15
    cb22:	18fb      	adds	r3, r7, r3
    cb24:	781b      	ldrb	r3, [r3, #0]
    cb26:	2b00      	cmp	r3, #0
    cb28:	d10f      	bne.n	cb4a <system_pinmux_get_group_from_gpio_pin+0x52>
		return &(ports[port_index]->Group[group_index]);
    cb2a:	230f      	movs	r3, #15
    cb2c:	18fb      	adds	r3, r7, r3
    cb2e:	781b      	ldrb	r3, [r3, #0]
    cb30:	009b      	lsls	r3, r3, #2
    cb32:	2210      	movs	r2, #16
    cb34:	4694      	mov	ip, r2
    cb36:	44bc      	add	ip, r7
    cb38:	4463      	add	r3, ip
    cb3a:	3b08      	subs	r3, #8
    cb3c:	681a      	ldr	r2, [r3, #0]
    cb3e:	230e      	movs	r3, #14
    cb40:	18fb      	adds	r3, r7, r3
    cb42:	781b      	ldrb	r3, [r3, #0]
    cb44:	01db      	lsls	r3, r3, #7
    cb46:	18d3      	adds	r3, r2, r3
    cb48:	e000      	b.n	cb4c <system_pinmux_get_group_from_gpio_pin+0x54>
	} else {
		Assert(false);
		return NULL;
    cb4a:	2300      	movs	r3, #0
	}
}
    cb4c:	0018      	movs	r0, r3
    cb4e:	46bd      	mov	sp, r7
    cb50:	b004      	add	sp, #16
    cb52:	bd80      	pop	{r7, pc}
    cb54:	41004400 	.word	0x41004400

0000cb58 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    cb58:	b580      	push	{r7, lr}
    cb5a:	b088      	sub	sp, #32
    cb5c:	af00      	add	r7, sp, #0
    cb5e:	60f8      	str	r0, [r7, #12]
    cb60:	60b9      	str	r1, [r7, #8]
    cb62:	607a      	str	r2, [r7, #4]
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    cb64:	2300      	movs	r3, #0
    cb66:	61fb      	str	r3, [r7, #28]

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    cb68:	687b      	ldr	r3, [r7, #4]
    cb6a:	78db      	ldrb	r3, [r3, #3]
    cb6c:	2201      	movs	r2, #1
    cb6e:	4053      	eors	r3, r2
    cb70:	b2db      	uxtb	r3, r3
    cb72:	2b00      	cmp	r3, #0
    cb74:	d035      	beq.n	cbe2 <_system_pinmux_config+0x8a>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    cb76:	687b      	ldr	r3, [r7, #4]
    cb78:	781b      	ldrb	r3, [r3, #0]
    cb7a:	2b80      	cmp	r3, #128	; 0x80
    cb7c:	d00b      	beq.n	cb96 <_system_pinmux_config+0x3e>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
    cb7e:	69fb      	ldr	r3, [r7, #28]
    cb80:	2280      	movs	r2, #128	; 0x80
    cb82:	0252      	lsls	r2, r2, #9
    cb84:	4313      	orrs	r3, r2
    cb86:	61fb      	str	r3, [r7, #28]
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    cb88:	687b      	ldr	r3, [r7, #4]
    cb8a:	781b      	ldrb	r3, [r3, #0]
    cb8c:	061b      	lsls	r3, r3, #24
    cb8e:	001a      	movs	r2, r3
    cb90:	69fb      	ldr	r3, [r7, #28]
    cb92:	4313      	orrs	r3, r2
    cb94:	61fb      	str	r3, [r7, #28]
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    cb96:	687b      	ldr	r3, [r7, #4]
    cb98:	785b      	ldrb	r3, [r3, #1]
    cb9a:	2b00      	cmp	r3, #0
    cb9c:	d003      	beq.n	cba6 <_system_pinmux_config+0x4e>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    cb9e:	687b      	ldr	r3, [r7, #4]
    cba0:	785b      	ldrb	r3, [r3, #1]
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    cba2:	2b02      	cmp	r3, #2
    cba4:	d110      	bne.n	cbc8 <_system_pinmux_config+0x70>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    cba6:	69fb      	ldr	r3, [r7, #28]
    cba8:	2280      	movs	r2, #128	; 0x80
    cbaa:	0292      	lsls	r2, r2, #10
    cbac:	4313      	orrs	r3, r2
    cbae:	61fb      	str	r3, [r7, #28]

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    cbb0:	687b      	ldr	r3, [r7, #4]
    cbb2:	789b      	ldrb	r3, [r3, #2]
    cbb4:	2b00      	cmp	r3, #0
    cbb6:	d004      	beq.n	cbc2 <_system_pinmux_config+0x6a>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    cbb8:	69fb      	ldr	r3, [r7, #28]
    cbba:	2280      	movs	r2, #128	; 0x80
    cbbc:	02d2      	lsls	r2, r2, #11
    cbbe:	4313      	orrs	r3, r2
    cbc0:	61fb      	str	r3, [r7, #28]
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    cbc2:	68fb      	ldr	r3, [r7, #12]
    cbc4:	68ba      	ldr	r2, [r7, #8]
    cbc6:	605a      	str	r2, [r3, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    cbc8:	687b      	ldr	r3, [r7, #4]
    cbca:	785b      	ldrb	r3, [r3, #1]
    cbcc:	2b01      	cmp	r3, #1
    cbce:	d003      	beq.n	cbd8 <_system_pinmux_config+0x80>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    cbd0:	687b      	ldr	r3, [r7, #4]
    cbd2:	785b      	ldrb	r3, [r3, #1]
			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    cbd4:	2b02      	cmp	r3, #2
    cbd6:	d107      	bne.n	cbe8 <_system_pinmux_config+0x90>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    cbd8:	69fb      	ldr	r3, [r7, #28]
    cbda:	4a22      	ldr	r2, [pc, #136]	; (cc64 <_system_pinmux_config+0x10c>)
    cbdc:	4013      	ands	r3, r2
    cbde:	61fb      	str	r3, [r7, #28]
    cbe0:	e002      	b.n	cbe8 <_system_pinmux_config+0x90>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    cbe2:	68fb      	ldr	r3, [r7, #12]
    cbe4:	68ba      	ldr	r2, [r7, #8]
    cbe6:	605a      	str	r2, [r3, #4]
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    cbe8:	68bb      	ldr	r3, [r7, #8]
    cbea:	041b      	lsls	r3, r3, #16
    cbec:	0c1b      	lsrs	r3, r3, #16
    cbee:	61bb      	str	r3, [r7, #24]
	uint32_t upper_pin_mask = (pin_mask >> 16);
    cbf0:	68bb      	ldr	r3, [r7, #8]
    cbf2:	0c1b      	lsrs	r3, r3, #16
    cbf4:	617b      	str	r3, [r7, #20]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    cbf6:	69ba      	ldr	r2, [r7, #24]
    cbf8:	69fb      	ldr	r3, [r7, #28]
    cbfa:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    cbfc:	22a0      	movs	r2, #160	; 0xa0
    cbfe:	05d2      	lsls	r2, r2, #23
    cc00:	431a      	orrs	r2, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    cc02:	68fb      	ldr	r3, [r7, #12]
    cc04:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    cc06:	697a      	ldr	r2, [r7, #20]
    cc08:	69fb      	ldr	r3, [r7, #28]
    cc0a:	4313      	orrs	r3, r2
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    cc0c:	22d0      	movs	r2, #208	; 0xd0
    cc0e:	0612      	lsls	r2, r2, #24
    cc10:	431a      	orrs	r2, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    cc12:	68fb      	ldr	r3, [r7, #12]
    cc14:	629a      	str	r2, [r3, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    cc16:	687b      	ldr	r3, [r7, #4]
    cc18:	78db      	ldrb	r3, [r3, #3]
    cc1a:	2201      	movs	r2, #1
    cc1c:	4053      	eors	r3, r2
    cc1e:	b2db      	uxtb	r3, r3
    cc20:	2b00      	cmp	r3, #0
    cc22:	d01a      	beq.n	cc5a <_system_pinmux_config+0x102>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    cc24:	69fa      	ldr	r2, [r7, #28]
    cc26:	2380      	movs	r3, #128	; 0x80
    cc28:	02db      	lsls	r3, r3, #11
    cc2a:	4013      	ands	r3, r2
    cc2c:	d00a      	beq.n	cc44 <_system_pinmux_config+0xec>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    cc2e:	687b      	ldr	r3, [r7, #4]
    cc30:	789b      	ldrb	r3, [r3, #2]
    cc32:	2b01      	cmp	r3, #1
    cc34:	d103      	bne.n	cc3e <_system_pinmux_config+0xe6>
				port->OUTSET.reg = pin_mask;
    cc36:	68fb      	ldr	r3, [r7, #12]
    cc38:	68ba      	ldr	r2, [r7, #8]
    cc3a:	619a      	str	r2, [r3, #24]
    cc3c:	e002      	b.n	cc44 <_system_pinmux_config+0xec>
			} else {
				port->OUTCLR.reg = pin_mask;
    cc3e:	68fb      	ldr	r3, [r7, #12]
    cc40:	68ba      	ldr	r2, [r7, #8]
    cc42:	615a      	str	r2, [r3, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    cc44:	687b      	ldr	r3, [r7, #4]
    cc46:	785b      	ldrb	r3, [r3, #1]
    cc48:	2b01      	cmp	r3, #1
    cc4a:	d003      	beq.n	cc54 <_system_pinmux_config+0xfc>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
    cc4c:	687b      	ldr	r3, [r7, #4]
    cc4e:	785b      	ldrb	r3, [r3, #1]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    cc50:	2b02      	cmp	r3, #2
    cc52:	d102      	bne.n	cc5a <_system_pinmux_config+0x102>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    cc54:	68fb      	ldr	r3, [r7, #12]
    cc56:	68ba      	ldr	r2, [r7, #8]
    cc58:	609a      	str	r2, [r3, #8]
		}
	}
}
    cc5a:	46c0      	nop			; (mov r8, r8)
    cc5c:	46bd      	mov	sp, r7
    cc5e:	b008      	add	sp, #32
    cc60:	bd80      	pop	{r7, pc}
    cc62:	46c0      	nop			; (mov r8, r8)
    cc64:	fffbffff 	.word	0xfffbffff

0000cc68 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    cc68:	b580      	push	{r7, lr}
    cc6a:	b084      	sub	sp, #16
    cc6c:	af00      	add	r7, sp, #0
    cc6e:	0002      	movs	r2, r0
    cc70:	6039      	str	r1, [r7, #0]
    cc72:	1dfb      	adds	r3, r7, #7
    cc74:	701a      	strb	r2, [r3, #0]
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
    cc76:	1dfb      	adds	r3, r7, #7
    cc78:	781b      	ldrb	r3, [r3, #0]
    cc7a:	0018      	movs	r0, r3
    cc7c:	4b0a      	ldr	r3, [pc, #40]	; (cca8 <system_pinmux_pin_set_config+0x40>)
    cc7e:	4798      	blx	r3
    cc80:	0003      	movs	r3, r0
    cc82:	60fb      	str	r3, [r7, #12]
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    cc84:	1dfb      	adds	r3, r7, #7
    cc86:	781b      	ldrb	r3, [r3, #0]
    cc88:	221f      	movs	r2, #31
    cc8a:	4013      	ands	r3, r2
    cc8c:	2201      	movs	r2, #1
    cc8e:	409a      	lsls	r2, r3
    cc90:	0013      	movs	r3, r2
    cc92:	60bb      	str	r3, [r7, #8]

	_system_pinmux_config(port, pin_mask, config);
    cc94:	683a      	ldr	r2, [r7, #0]
    cc96:	68b9      	ldr	r1, [r7, #8]
    cc98:	68fb      	ldr	r3, [r7, #12]
    cc9a:	0018      	movs	r0, r3
    cc9c:	4b03      	ldr	r3, [pc, #12]	; (ccac <system_pinmux_pin_set_config+0x44>)
    cc9e:	4798      	blx	r3
}
    cca0:	46c0      	nop			; (mov r8, r8)
    cca2:	46bd      	mov	sp, r7
    cca4:	b004      	add	sp, #16
    cca6:	bd80      	pop	{r7, pc}
    cca8:	0000caf9 	.word	0x0000caf9
    ccac:	0000cb59 	.word	0x0000cb59

0000ccb0 <_system_dummy_init>:
 * Dummy initialization function, used as a weak alias target for the various
 * init functions called by \ref system_init().
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
    ccb0:	b580      	push	{r7, lr}
    ccb2:	af00      	add	r7, sp, #0
	return;
    ccb4:	46c0      	nop			; (mov r8, r8)
}
    ccb6:	46bd      	mov	sp, r7
    ccb8:	bd80      	pop	{r7, pc}
    ccba:	46c0      	nop			; (mov r8, r8)

0000ccbc <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    ccbc:	b580      	push	{r7, lr}
    ccbe:	af00      	add	r7, sp, #0
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    ccc0:	4b06      	ldr	r3, [pc, #24]	; (ccdc <system_init+0x20>)
    ccc2:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    ccc4:	4b06      	ldr	r3, [pc, #24]	; (cce0 <system_init+0x24>)
    ccc6:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    ccc8:	4b06      	ldr	r3, [pc, #24]	; (cce4 <system_init+0x28>)
    ccca:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    cccc:	4b06      	ldr	r3, [pc, #24]	; (cce8 <system_init+0x2c>)
    ccce:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    ccd0:	4b06      	ldr	r3, [pc, #24]	; (ccec <system_init+0x30>)
    ccd2:	4798      	blx	r3
}
    ccd4:	46c0      	nop			; (mov r8, r8)
    ccd6:	46bd      	mov	sp, r7
    ccd8:	bd80      	pop	{r7, pc}
    ccda:	46c0      	nop			; (mov r8, r8)
    ccdc:	0000c321 	.word	0x0000c321
    cce0:	00008bcd 	.word	0x00008bcd
    cce4:	0000ccb1 	.word	0x0000ccb1
    cce8:	00009a09 	.word	0x00009a09
    ccec:	0000ccb1 	.word	0x0000ccb1

0000ccf0 <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    ccf0:	b580      	push	{r7, lr}
    ccf2:	af00      	add	r7, sp, #0
    ccf4:	2000      	movs	r0, #0
    ccf6:	4b02      	ldr	r3, [pc, #8]	; (cd00 <TCC0_Handler+0x10>)
    ccf8:	4798      	blx	r3
    ccfa:	46c0      	nop			; (mov r8, r8)
    ccfc:	46bd      	mov	sp, r7
    ccfe:	bd80      	pop	{r7, pc}
    cd00:	0000cd2d 	.word	0x0000cd2d

0000cd04 <TCC1_Handler>:
    cd04:	b580      	push	{r7, lr}
    cd06:	af00      	add	r7, sp, #0
    cd08:	2001      	movs	r0, #1
    cd0a:	4b02      	ldr	r3, [pc, #8]	; (cd14 <TCC1_Handler+0x10>)
    cd0c:	4798      	blx	r3
    cd0e:	46c0      	nop			; (mov r8, r8)
    cd10:	46bd      	mov	sp, r7
    cd12:	bd80      	pop	{r7, pc}
    cd14:	0000cd2d 	.word	0x0000cd2d

0000cd18 <TCC2_Handler>:
    cd18:	b580      	push	{r7, lr}
    cd1a:	af00      	add	r7, sp, #0
    cd1c:	2002      	movs	r0, #2
    cd1e:	4b02      	ldr	r3, [pc, #8]	; (cd28 <TCC2_Handler+0x10>)
    cd20:	4798      	blx	r3
    cd22:	46c0      	nop			; (mov r8, r8)
    cd24:	46bd      	mov	sp, r7
    cd26:	bd80      	pop	{r7, pc}
    cd28:	0000cd2d 	.word	0x0000cd2d

0000cd2c <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    cd2c:	b580      	push	{r7, lr}
    cd2e:	b086      	sub	sp, #24
    cd30:	af00      	add	r7, sp, #0
    cd32:	0002      	movs	r2, r0
    cd34:	1dfb      	adds	r3, r7, #7
    cd36:	701a      	strb	r2, [r3, #0]
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];
    cd38:	1dfb      	adds	r3, r7, #7
    cd3a:	781a      	ldrb	r2, [r3, #0]
{
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    cd3c:	4b18      	ldr	r3, [pc, #96]	; (cda0 <_tcc_interrupt_handler+0x74>)
    cd3e:	0092      	lsls	r2, r2, #2
    cd40:	58d3      	ldr	r3, [r2, r3]
    cd42:	613b      	str	r3, [r7, #16]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    cd44:	693b      	ldr	r3, [r7, #16]
    cd46:	681b      	ldr	r3, [r3, #0]
    cd48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
			module->register_callback_mask &
    cd4a:	693b      	ldr	r3, [r7, #16]
    cd4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    cd4e:	401a      	ands	r2, r3
			module->register_callback_mask &
			module->enable_callback_mask);
    cd50:	693b      	ldr	r3, [r7, #16]
    cd52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    cd54:	4013      	ands	r3, r2
    cd56:	60fb      	str	r3, [r7, #12]
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    cd58:	2300      	movs	r3, #0
    cd5a:	617b      	str	r3, [r7, #20]
    cd5c:	e019      	b.n	cd92 <_tcc_interrupt_handler+0x66>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    cd5e:	4b11      	ldr	r3, [pc, #68]	; (cda4 <_tcc_interrupt_handler+0x78>)
    cd60:	697a      	ldr	r2, [r7, #20]
    cd62:	0092      	lsls	r2, r2, #2
    cd64:	58d3      	ldr	r3, [r2, r3]
    cd66:	68fa      	ldr	r2, [r7, #12]
    cd68:	4013      	ands	r3, r2
    cd6a:	d00f      	beq.n	cd8c <_tcc_interrupt_handler+0x60>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    cd6c:	693a      	ldr	r2, [r7, #16]
    cd6e:	697b      	ldr	r3, [r7, #20]
    cd70:	009b      	lsls	r3, r3, #2
    cd72:	18d3      	adds	r3, r2, r3
    cd74:	3304      	adds	r3, #4
    cd76:	681b      	ldr	r3, [r3, #0]
    cd78:	693a      	ldr	r2, [r7, #16]
    cd7a:	0010      	movs	r0, r2
    cd7c:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    cd7e:	693b      	ldr	r3, [r7, #16]
    cd80:	681b      	ldr	r3, [r3, #0]
    cd82:	4a08      	ldr	r2, [pc, #32]	; (cda4 <_tcc_interrupt_handler+0x78>)
    cd84:	6979      	ldr	r1, [r7, #20]
    cd86:	0089      	lsls	r1, r1, #2
    cd88:	588a      	ldr	r2, [r1, r2]
    cd8a:	62da      	str	r2, [r3, #44]	; 0x2c
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    cd8c:	697b      	ldr	r3, [r7, #20]
    cd8e:	3301      	adds	r3, #1
    cd90:	617b      	str	r3, [r7, #20]
    cd92:	697b      	ldr	r3, [r7, #20]
    cd94:	2b0b      	cmp	r3, #11
    cd96:	dde2      	ble.n	cd5e <_tcc_interrupt_handler+0x32>
			(module->callback[i])(module);
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
		}
	}
}
    cd98:	46c0      	nop			; (mov r8, r8)
    cd9a:	46bd      	mov	sp, r7
    cd9c:	b006      	add	sp, #24
    cd9e:	bd80      	pop	{r7, pc}
    cda0:	200047c0 	.word	0x200047c0
    cda4:	00013e0c 	.word	0x00013e0c

0000cda8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    cda8:	b580      	push	{r7, lr}
    cdaa:	b082      	sub	sp, #8
    cdac:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
    cdae:	4b2f      	ldr	r3, [pc, #188]	; (ce6c <Reset_Handler+0xc4>)
    cdb0:	607b      	str	r3, [r7, #4]
        pDest = &_srelocate;
    cdb2:	4b2f      	ldr	r3, [pc, #188]	; (ce70 <Reset_Handler+0xc8>)
    cdb4:	603b      	str	r3, [r7, #0]

        if (pSrc != pDest) {
    cdb6:	687a      	ldr	r2, [r7, #4]
    cdb8:	683b      	ldr	r3, [r7, #0]
    cdba:	429a      	cmp	r2, r3
    cdbc:	d00c      	beq.n	cdd8 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
    cdbe:	e007      	b.n	cdd0 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
    cdc0:	683b      	ldr	r3, [r7, #0]
    cdc2:	1d1a      	adds	r2, r3, #4
    cdc4:	603a      	str	r2, [r7, #0]
    cdc6:	687a      	ldr	r2, [r7, #4]
    cdc8:	1d11      	adds	r1, r2, #4
    cdca:	6079      	str	r1, [r7, #4]
    cdcc:	6812      	ldr	r2, [r2, #0]
    cdce:	601a      	str	r2, [r3, #0]
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    cdd0:	683a      	ldr	r2, [r7, #0]
    cdd2:	4b28      	ldr	r3, [pc, #160]	; (ce74 <Reset_Handler+0xcc>)
    cdd4:	429a      	cmp	r2, r3
    cdd6:	d3f3      	bcc.n	cdc0 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    cdd8:	4b27      	ldr	r3, [pc, #156]	; (ce78 <Reset_Handler+0xd0>)
    cdda:	603b      	str	r3, [r7, #0]
    cddc:	e004      	b.n	cde8 <Reset_Handler+0x40>
                *pDest++ = 0;
    cdde:	683b      	ldr	r3, [r7, #0]
    cde0:	1d1a      	adds	r2, r3, #4
    cde2:	603a      	str	r2, [r7, #0]
    cde4:	2200      	movs	r2, #0
    cde6:	601a      	str	r2, [r3, #0]
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    cde8:	683a      	ldr	r2, [r7, #0]
    cdea:	4b24      	ldr	r3, [pc, #144]	; (ce7c <Reset_Handler+0xd4>)
    cdec:	429a      	cmp	r2, r3
    cdee:	d3f6      	bcc.n	cdde <Reset_Handler+0x36>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
    cdf0:	4b23      	ldr	r3, [pc, #140]	; (ce80 <Reset_Handler+0xd8>)
    cdf2:	607b      	str	r3, [r7, #4]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    cdf4:	4b23      	ldr	r3, [pc, #140]	; (ce84 <Reset_Handler+0xdc>)
    cdf6:	687a      	ldr	r2, [r7, #4]
    cdf8:	21ff      	movs	r1, #255	; 0xff
    cdfa:	438a      	bics	r2, r1
    cdfc:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    cdfe:	4a22      	ldr	r2, [pc, #136]	; (ce88 <Reset_Handler+0xe0>)
    ce00:	2390      	movs	r3, #144	; 0x90
    ce02:	005b      	lsls	r3, r3, #1
    ce04:	2102      	movs	r1, #2
    ce06:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    ce08:	4a20      	ldr	r2, [pc, #128]	; (ce8c <Reset_Handler+0xe4>)
    ce0a:	78d3      	ldrb	r3, [r2, #3]
    ce0c:	2103      	movs	r1, #3
    ce0e:	438b      	bics	r3, r1
    ce10:	1c19      	adds	r1, r3, #0
    ce12:	2302      	movs	r3, #2
    ce14:	430b      	orrs	r3, r1
    ce16:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    ce18:	4a1c      	ldr	r2, [pc, #112]	; (ce8c <Reset_Handler+0xe4>)
    ce1a:	78d3      	ldrb	r3, [r2, #3]
    ce1c:	210c      	movs	r1, #12
    ce1e:	438b      	bics	r3, r1
    ce20:	1c19      	adds	r1, r3, #0
    ce22:	2308      	movs	r3, #8
    ce24:	430b      	orrs	r3, r1
    ce26:	70d3      	strb	r3, [r2, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    ce28:	4a19      	ldr	r2, [pc, #100]	; (ce90 <Reset_Handler+0xe8>)
    ce2a:	7b93      	ldrb	r3, [r2, #14]
    ce2c:	2130      	movs	r1, #48	; 0x30
    ce2e:	438b      	bics	r3, r1
    ce30:	1c19      	adds	r1, r3, #0
    ce32:	2320      	movs	r3, #32
    ce34:	430b      	orrs	r3, r1
    ce36:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    ce38:	4a15      	ldr	r2, [pc, #84]	; (ce90 <Reset_Handler+0xe8>)
    ce3a:	7b93      	ldrb	r3, [r2, #14]
    ce3c:	210c      	movs	r1, #12
    ce3e:	438b      	bics	r3, r1
    ce40:	1c19      	adds	r1, r3, #0
    ce42:	2308      	movs	r3, #8
    ce44:	430b      	orrs	r3, r1
    ce46:	7393      	strb	r3, [r2, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    ce48:	4a11      	ldr	r2, [pc, #68]	; (ce90 <Reset_Handler+0xe8>)
    ce4a:	7b93      	ldrb	r3, [r2, #14]
    ce4c:	2103      	movs	r1, #3
    ce4e:	438b      	bics	r3, r1
    ce50:	1c19      	adds	r1, r3, #0
    ce52:	2302      	movs	r3, #2
    ce54:	430b      	orrs	r3, r1
    ce56:	7393      	strb	r3, [r2, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    ce58:	4a0e      	ldr	r2, [pc, #56]	; (ce94 <Reset_Handler+0xec>)
    ce5a:	6853      	ldr	r3, [r2, #4]
    ce5c:	2180      	movs	r1, #128	; 0x80
    ce5e:	430b      	orrs	r3, r1
    ce60:	6053      	str	r3, [r2, #4]

        /* Initialize the C library */
        __libc_init_array();
    ce62:	4b0d      	ldr	r3, [pc, #52]	; (ce98 <Reset_Handler+0xf0>)
    ce64:	4798      	blx	r3

        /* Branch to main function */
        main();
    ce66:	4b0d      	ldr	r3, [pc, #52]	; (ce9c <Reset_Handler+0xf4>)
    ce68:	4798      	blx	r3

        /* Infinite loop */
        while (1);
    ce6a:	e7fe      	b.n	ce6a <Reset_Handler+0xc2>
    ce6c:	00014340 	.word	0x00014340
    ce70:	20000000 	.word	0x20000000
    ce74:	200000a0 	.word	0x200000a0
    ce78:	200000a0 	.word	0x200000a0
    ce7c:	20004814 	.word	0x20004814
    ce80:	00000000 	.word	0x00000000
    ce84:	e000ed00 	.word	0xe000ed00
    ce88:	41007000 	.word	0x41007000
    ce8c:	41005000 	.word	0x41005000
    ce90:	41004800 	.word	0x41004800
    ce94:	41004000 	.word	0x41004000
    ce98:	00010dad 	.word	0x00010dad
    ce9c:	0000f979 	.word	0x0000f979

0000cea0 <Dummy_Handler>:
/**
 * \brief Default interrupt handler for unused IRQs.
 */
 uint32_t phantomISR = 9999;
void Dummy_Handler(void)
{
    cea0:	b580      	push	{r7, lr}
    cea2:	b082      	sub	sp, #8
    cea4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    cea6:	f3ef 8305 	mrs	r3, IPSR
    ceaa:	607b      	str	r3, [r7, #4]
  return(result);
    ceac:	687a      	ldr	r2, [r7, #4]
        while (1) {
            phantomISR = __get_IPSR();
    ceae:	4b01      	ldr	r3, [pc, #4]	; (ceb4 <Dummy_Handler+0x14>)
    ceb0:	601a      	str	r2, [r3, #0]
        }
    ceb2:	e7f8      	b.n	cea6 <Dummy_Handler+0x6>
    ceb4:	20000030 	.word	0x20000030

0000ceb8 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    ceb8:	b580      	push	{r7, lr}
    ceba:	b086      	sub	sp, #24
    cebc:	af00      	add	r7, sp, #0
    cebe:	60f8      	str	r0, [r7, #12]
    cec0:	60b9      	str	r1, [r7, #8]
    cec2:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    cec4:	2300      	movs	r3, #0
    cec6:	617b      	str	r3, [r7, #20]

	if (file != 0) {
    cec8:	68fb      	ldr	r3, [r7, #12]
    ceca:	2b00      	cmp	r3, #0
    cecc:	d012      	beq.n	cef4 <_read+0x3c>
		return -1;
    cece:	2301      	movs	r3, #1
    ced0:	425b      	negs	r3, r3
    ced2:	e013      	b.n	cefc <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
    ced4:	4b0b      	ldr	r3, [pc, #44]	; (cf04 <_read+0x4c>)
    ced6:	681a      	ldr	r2, [r3, #0]
    ced8:	4b0b      	ldr	r3, [pc, #44]	; (cf08 <_read+0x50>)
    ceda:	681b      	ldr	r3, [r3, #0]
    cedc:	68b9      	ldr	r1, [r7, #8]
    cede:	0018      	movs	r0, r3
    cee0:	4790      	blx	r2
		ptr++;
    cee2:	68bb      	ldr	r3, [r7, #8]
    cee4:	3301      	adds	r3, #1
    cee6:	60bb      	str	r3, [r7, #8]
		nChars++;
    cee8:	697b      	ldr	r3, [r7, #20]
    ceea:	3301      	adds	r3, #1
    ceec:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    ceee:	687b      	ldr	r3, [r7, #4]
    cef0:	3b01      	subs	r3, #1
    cef2:	607b      	str	r3, [r7, #4]
    cef4:	687b      	ldr	r3, [r7, #4]
    cef6:	2b00      	cmp	r3, #0
    cef8:	dcec      	bgt.n	ced4 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
    cefa:	697b      	ldr	r3, [r7, #20]
}
    cefc:	0018      	movs	r0, r3
    cefe:	46bd      	mov	sp, r7
    cf00:	b006      	add	sp, #24
    cf02:	bd80      	pop	{r7, pc}
    cf04:	200047cc 	.word	0x200047cc
    cf08:	200047d4 	.word	0x200047d4

0000cf0c <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    cf0c:	b580      	push	{r7, lr}
    cf0e:	b086      	sub	sp, #24
    cf10:	af00      	add	r7, sp, #0
    cf12:	60f8      	str	r0, [r7, #12]
    cf14:	60b9      	str	r1, [r7, #8]
    cf16:	607a      	str	r2, [r7, #4]
	int nChars = 0;
    cf18:	2300      	movs	r3, #0
    cf1a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
    cf1c:	68fb      	ldr	r3, [r7, #12]
    cf1e:	2b01      	cmp	r3, #1
    cf20:	d01d      	beq.n	cf5e <_write+0x52>
    cf22:	68fb      	ldr	r3, [r7, #12]
    cf24:	2b02      	cmp	r3, #2
    cf26:	d01a      	beq.n	cf5e <_write+0x52>
    cf28:	68fb      	ldr	r3, [r7, #12]
    cf2a:	2b03      	cmp	r3, #3
    cf2c:	d017      	beq.n	cf5e <_write+0x52>
		return -1;
    cf2e:	2301      	movs	r3, #1
    cf30:	425b      	negs	r3, r3
    cf32:	e018      	b.n	cf66 <_write+0x5a>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
    cf34:	4b0e      	ldr	r3, [pc, #56]	; (cf70 <_write+0x64>)
    cf36:	681a      	ldr	r2, [r3, #0]
    cf38:	4b0e      	ldr	r3, [pc, #56]	; (cf74 <_write+0x68>)
    cf3a:	6818      	ldr	r0, [r3, #0]
    cf3c:	68bb      	ldr	r3, [r7, #8]
    cf3e:	1c59      	adds	r1, r3, #1
    cf40:	60b9      	str	r1, [r7, #8]
    cf42:	781b      	ldrb	r3, [r3, #0]
    cf44:	0019      	movs	r1, r3
    cf46:	4790      	blx	r2
    cf48:	1e03      	subs	r3, r0, #0
    cf4a:	da02      	bge.n	cf52 <_write+0x46>
			return -1;
    cf4c:	2301      	movs	r3, #1
    cf4e:	425b      	negs	r3, r3
    cf50:	e009      	b.n	cf66 <_write+0x5a>
		}
		++nChars;
    cf52:	697b      	ldr	r3, [r7, #20]
    cf54:	3301      	adds	r3, #1
    cf56:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    cf58:	687b      	ldr	r3, [r7, #4]
    cf5a:	3b01      	subs	r3, #1
    cf5c:	607b      	str	r3, [r7, #4]
    cf5e:	687b      	ldr	r3, [r7, #4]
    cf60:	2b00      	cmp	r3, #0
    cf62:	d1e7      	bne.n	cf34 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
    cf64:	697b      	ldr	r3, [r7, #20]
}
    cf66:	0018      	movs	r0, r3
    cf68:	46bd      	mov	sp, r7
    cf6a:	b006      	add	sp, #24
    cf6c:	bd80      	pop	{r7, pc}
    cf6e:	46c0      	nop			; (mov r8, r8)
    cf70:	200047d0 	.word	0x200047d0
    cf74:	200047d4 	.word	0x200047d4

0000cf78 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    cf78:	b580      	push	{r7, lr}
    cf7a:	b084      	sub	sp, #16
    cf7c:	af00      	add	r7, sp, #0
    cf7e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    cf80:	4b0a      	ldr	r3, [pc, #40]	; (cfac <_sbrk+0x34>)
    cf82:	681b      	ldr	r3, [r3, #0]
    cf84:	2b00      	cmp	r3, #0
    cf86:	d102      	bne.n	cf8e <_sbrk+0x16>
		heap = (unsigned char *)&_end;
    cf88:	4b08      	ldr	r3, [pc, #32]	; (cfac <_sbrk+0x34>)
    cf8a:	4a09      	ldr	r2, [pc, #36]	; (cfb0 <_sbrk+0x38>)
    cf8c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    cf8e:	4b07      	ldr	r3, [pc, #28]	; (cfac <_sbrk+0x34>)
    cf90:	681b      	ldr	r3, [r3, #0]
    cf92:	60fb      	str	r3, [r7, #12]

	heap += incr;
    cf94:	4b05      	ldr	r3, [pc, #20]	; (cfac <_sbrk+0x34>)
    cf96:	681a      	ldr	r2, [r3, #0]
    cf98:	687b      	ldr	r3, [r7, #4]
    cf9a:	18d2      	adds	r2, r2, r3
    cf9c:	4b03      	ldr	r3, [pc, #12]	; (cfac <_sbrk+0x34>)
    cf9e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
    cfa0:	68fb      	ldr	r3, [r7, #12]
}
    cfa2:	0018      	movs	r0, r3
    cfa4:	46bd      	mov	sp, r7
    cfa6:	b004      	add	sp, #16
    cfa8:	bd80      	pop	{r7, pc}
    cfaa:	46c0      	nop			; (mov r8, r8)
    cfac:	20000150 	.word	0x20000150
    cfb0:	20006818 	.word	0x20006818

0000cfb4 <_close>:
{
	return -1;
}

extern int _close(int file)
{
    cfb4:	b580      	push	{r7, lr}
    cfb6:	b082      	sub	sp, #8
    cfb8:	af00      	add	r7, sp, #0
    cfba:	6078      	str	r0, [r7, #4]
	return -1;
    cfbc:	2301      	movs	r3, #1
    cfbe:	425b      	negs	r3, r3
}
    cfc0:	0018      	movs	r0, r3
    cfc2:	46bd      	mov	sp, r7
    cfc4:	b002      	add	sp, #8
    cfc6:	bd80      	pop	{r7, pc}

0000cfc8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
    cfc8:	b580      	push	{r7, lr}
    cfca:	b082      	sub	sp, #8
    cfcc:	af00      	add	r7, sp, #0
    cfce:	6078      	str	r0, [r7, #4]
    cfd0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
    cfd2:	683b      	ldr	r3, [r7, #0]
    cfd4:	2280      	movs	r2, #128	; 0x80
    cfd6:	0192      	lsls	r2, r2, #6
    cfd8:	605a      	str	r2, [r3, #4]

	return 0;
    cfda:	2300      	movs	r3, #0
}
    cfdc:	0018      	movs	r0, r3
    cfde:	46bd      	mov	sp, r7
    cfe0:	b002      	add	sp, #8
    cfe2:	bd80      	pop	{r7, pc}

0000cfe4 <_isatty>:

extern int _isatty(int file)
{
    cfe4:	b580      	push	{r7, lr}
    cfe6:	b082      	sub	sp, #8
    cfe8:	af00      	add	r7, sp, #0
    cfea:	6078      	str	r0, [r7, #4]
	return 1;
    cfec:	2301      	movs	r3, #1
}
    cfee:	0018      	movs	r0, r3
    cff0:	46bd      	mov	sp, r7
    cff2:	b002      	add	sp, #8
    cff4:	bd80      	pop	{r7, pc}
    cff6:	46c0      	nop			; (mov r8, r8)

0000cff8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
    cff8:	b580      	push	{r7, lr}
    cffa:	b084      	sub	sp, #16
    cffc:	af00      	add	r7, sp, #0
    cffe:	60f8      	str	r0, [r7, #12]
    d000:	60b9      	str	r1, [r7, #8]
    d002:	607a      	str	r2, [r7, #4]
	return 0;
    d004:	2300      	movs	r3, #0
}
    d006:	0018      	movs	r0, r3
    d008:	46bd      	mov	sp, r7
    d00a:	b004      	add	sp, #16
    d00c:	bd80      	pop	{r7, pc}
    d00e:	46c0      	nop			; (mov r8, r8)

0000d010 <_exit>:

extern void _exit(int status)
{
    d010:	b580      	push	{r7, lr}
    d012:	b082      	sub	sp, #8
    d014:	af00      	add	r7, sp, #0
    d016:	6078      	str	r0, [r7, #4]
	asm("BKPT #0");
    d018:	be00      	bkpt	0x0000
}
    d01a:	46c0      	nop			; (mov r8, r8)
    d01c:	46bd      	mov	sp, r7
    d01e:	b002      	add	sp, #8
    d020:	bd80      	pop	{r7, pc}
    d022:	46c0      	nop			; (mov r8, r8)

0000d024 <_kill>:

extern void _kill(int pid, int sig)
{
    d024:	b580      	push	{r7, lr}
    d026:	b082      	sub	sp, #8
    d028:	af00      	add	r7, sp, #0
    d02a:	6078      	str	r0, [r7, #4]
    d02c:	6039      	str	r1, [r7, #0]
	return;
    d02e:	46c0      	nop			; (mov r8, r8)
}
    d030:	46bd      	mov	sp, r7
    d032:	b002      	add	sp, #8
    d034:	bd80      	pop	{r7, pc}
    d036:	46c0      	nop			; (mov r8, r8)

0000d038 <_getpid>:

extern int _getpid(void)
{
    d038:	b580      	push	{r7, lr}
    d03a:	af00      	add	r7, sp, #0
	return -1;
    d03c:	2301      	movs	r3, #1
    d03e:	425b      	negs	r3, r3
}
    d040:	0018      	movs	r0, r3
    d042:	46bd      	mov	sp, r7
    d044:	bd80      	pop	{r7, pc}
    d046:	46c0      	nop			; (mov r8, r8)

0000d048 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    d048:	b580      	push	{r7, lr}
    d04a:	b082      	sub	sp, #8
    d04c:	af00      	add	r7, sp, #0
    d04e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    d050:	687b      	ldr	r3, [r7, #4]
    d052:	3308      	adds	r3, #8
    d054:	001a      	movs	r2, r3
    d056:	687b      	ldr	r3, [r7, #4]
    d058:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    d05a:	687b      	ldr	r3, [r7, #4]
    d05c:	2201      	movs	r2, #1
    d05e:	4252      	negs	r2, r2
    d060:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    d062:	687b      	ldr	r3, [r7, #4]
    d064:	3308      	adds	r3, #8
    d066:	001a      	movs	r2, r3
    d068:	687b      	ldr	r3, [r7, #4]
    d06a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    d06c:	687b      	ldr	r3, [r7, #4]
    d06e:	3308      	adds	r3, #8
    d070:	001a      	movs	r2, r3
    d072:	687b      	ldr	r3, [r7, #4]
    d074:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    d076:	687b      	ldr	r3, [r7, #4]
    d078:	2200      	movs	r2, #0
    d07a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    d07c:	46c0      	nop			; (mov r8, r8)
    d07e:	46bd      	mov	sp, r7
    d080:	b002      	add	sp, #8
    d082:	bd80      	pop	{r7, pc}

0000d084 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    d084:	b580      	push	{r7, lr}
    d086:	b082      	sub	sp, #8
    d088:	af00      	add	r7, sp, #0
    d08a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    d08c:	687b      	ldr	r3, [r7, #4]
    d08e:	2200      	movs	r2, #0
    d090:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    d092:	46c0      	nop			; (mov r8, r8)
    d094:	46bd      	mov	sp, r7
    d096:	b002      	add	sp, #8
    d098:	bd80      	pop	{r7, pc}
    d09a:	46c0      	nop			; (mov r8, r8)

0000d09c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    d09c:	b580      	push	{r7, lr}
    d09e:	b084      	sub	sp, #16
    d0a0:	af00      	add	r7, sp, #0
    d0a2:	6078      	str	r0, [r7, #4]
    d0a4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    d0a6:	687b      	ldr	r3, [r7, #4]
    d0a8:	685b      	ldr	r3, [r3, #4]
    d0aa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    d0ac:	683b      	ldr	r3, [r7, #0]
    d0ae:	68fa      	ldr	r2, [r7, #12]
    d0b0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    d0b2:	68fb      	ldr	r3, [r7, #12]
    d0b4:	689a      	ldr	r2, [r3, #8]
    d0b6:	683b      	ldr	r3, [r7, #0]
    d0b8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    d0ba:	68fb      	ldr	r3, [r7, #12]
    d0bc:	689b      	ldr	r3, [r3, #8]
    d0be:	683a      	ldr	r2, [r7, #0]
    d0c0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    d0c2:	68fb      	ldr	r3, [r7, #12]
    d0c4:	683a      	ldr	r2, [r7, #0]
    d0c6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    d0c8:	683b      	ldr	r3, [r7, #0]
    d0ca:	687a      	ldr	r2, [r7, #4]
    d0cc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    d0ce:	687b      	ldr	r3, [r7, #4]
    d0d0:	681b      	ldr	r3, [r3, #0]
    d0d2:	1c5a      	adds	r2, r3, #1
    d0d4:	687b      	ldr	r3, [r7, #4]
    d0d6:	601a      	str	r2, [r3, #0]
}
    d0d8:	46c0      	nop			; (mov r8, r8)
    d0da:	46bd      	mov	sp, r7
    d0dc:	b004      	add	sp, #16
    d0de:	bd80      	pop	{r7, pc}

0000d0e0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    d0e0:	b580      	push	{r7, lr}
    d0e2:	b084      	sub	sp, #16
    d0e4:	af00      	add	r7, sp, #0
    d0e6:	6078      	str	r0, [r7, #4]
    d0e8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    d0ea:	683b      	ldr	r3, [r7, #0]
    d0ec:	681b      	ldr	r3, [r3, #0]
    d0ee:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    d0f0:	68bb      	ldr	r3, [r7, #8]
    d0f2:	3301      	adds	r3, #1
    d0f4:	d103      	bne.n	d0fe <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    d0f6:	687b      	ldr	r3, [r7, #4]
    d0f8:	691b      	ldr	r3, [r3, #16]
    d0fa:	60fb      	str	r3, [r7, #12]
    d0fc:	e00c      	b.n	d118 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    d0fe:	687b      	ldr	r3, [r7, #4]
    d100:	3308      	adds	r3, #8
    d102:	60fb      	str	r3, [r7, #12]
    d104:	e002      	b.n	d10c <vListInsert+0x2c>
    d106:	68fb      	ldr	r3, [r7, #12]
    d108:	685b      	ldr	r3, [r3, #4]
    d10a:	60fb      	str	r3, [r7, #12]
    d10c:	68fb      	ldr	r3, [r7, #12]
    d10e:	685b      	ldr	r3, [r3, #4]
    d110:	681a      	ldr	r2, [r3, #0]
    d112:	68bb      	ldr	r3, [r7, #8]
    d114:	429a      	cmp	r2, r3
    d116:	d9f6      	bls.n	d106 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    d118:	68fb      	ldr	r3, [r7, #12]
    d11a:	685a      	ldr	r2, [r3, #4]
    d11c:	683b      	ldr	r3, [r7, #0]
    d11e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    d120:	683b      	ldr	r3, [r7, #0]
    d122:	685b      	ldr	r3, [r3, #4]
    d124:	683a      	ldr	r2, [r7, #0]
    d126:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    d128:	683b      	ldr	r3, [r7, #0]
    d12a:	68fa      	ldr	r2, [r7, #12]
    d12c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    d12e:	68fb      	ldr	r3, [r7, #12]
    d130:	683a      	ldr	r2, [r7, #0]
    d132:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    d134:	683b      	ldr	r3, [r7, #0]
    d136:	687a      	ldr	r2, [r7, #4]
    d138:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    d13a:	687b      	ldr	r3, [r7, #4]
    d13c:	681b      	ldr	r3, [r3, #0]
    d13e:	1c5a      	adds	r2, r3, #1
    d140:	687b      	ldr	r3, [r7, #4]
    d142:	601a      	str	r2, [r3, #0]
}
    d144:	46c0      	nop			; (mov r8, r8)
    d146:	46bd      	mov	sp, r7
    d148:	b004      	add	sp, #16
    d14a:	bd80      	pop	{r7, pc}

0000d14c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    d14c:	b580      	push	{r7, lr}
    d14e:	b084      	sub	sp, #16
    d150:	af00      	add	r7, sp, #0
    d152:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    d154:	687b      	ldr	r3, [r7, #4]
    d156:	691b      	ldr	r3, [r3, #16]
    d158:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    d15a:	687b      	ldr	r3, [r7, #4]
    d15c:	685b      	ldr	r3, [r3, #4]
    d15e:	687a      	ldr	r2, [r7, #4]
    d160:	6892      	ldr	r2, [r2, #8]
    d162:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    d164:	687b      	ldr	r3, [r7, #4]
    d166:	689b      	ldr	r3, [r3, #8]
    d168:	687a      	ldr	r2, [r7, #4]
    d16a:	6852      	ldr	r2, [r2, #4]
    d16c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    d16e:	68fb      	ldr	r3, [r7, #12]
    d170:	685a      	ldr	r2, [r3, #4]
    d172:	687b      	ldr	r3, [r7, #4]
    d174:	429a      	cmp	r2, r3
    d176:	d103      	bne.n	d180 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    d178:	687b      	ldr	r3, [r7, #4]
    d17a:	689a      	ldr	r2, [r3, #8]
    d17c:	68fb      	ldr	r3, [r7, #12]
    d17e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    d180:	687b      	ldr	r3, [r7, #4]
    d182:	2200      	movs	r2, #0
    d184:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    d186:	68fb      	ldr	r3, [r7, #12]
    d188:	681b      	ldr	r3, [r3, #0]
    d18a:	1e5a      	subs	r2, r3, #1
    d18c:	68fb      	ldr	r3, [r7, #12]
    d18e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    d190:	68fb      	ldr	r3, [r7, #12]
    d192:	681b      	ldr	r3, [r3, #0]
}
    d194:	0018      	movs	r0, r3
    d196:	46bd      	mov	sp, r7
    d198:	b004      	add	sp, #16
    d19a:	bd80      	pop	{r7, pc}

0000d19c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
    d19c:	b580      	push	{r7, lr}
    d19e:	b084      	sub	sp, #16
    d1a0:	af00      	add	r7, sp, #0
    d1a2:	60f8      	str	r0, [r7, #12]
    d1a4:	60b9      	str	r1, [r7, #8]
    d1a6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
    d1a8:	68fb      	ldr	r3, [r7, #12]
    d1aa:	3b04      	subs	r3, #4
    d1ac:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
    d1ae:	68fb      	ldr	r3, [r7, #12]
    d1b0:	2280      	movs	r2, #128	; 0x80
    d1b2:	0452      	lsls	r2, r2, #17
    d1b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    d1b6:	68fb      	ldr	r3, [r7, #12]
    d1b8:	3b04      	subs	r3, #4
    d1ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
    d1bc:	68ba      	ldr	r2, [r7, #8]
    d1be:	68fb      	ldr	r3, [r7, #12]
    d1c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    d1c2:	68fb      	ldr	r3, [r7, #12]
    d1c4:	3b04      	subs	r3, #4
    d1c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
    d1c8:	4a08      	ldr	r2, [pc, #32]	; (d1ec <pxPortInitialiseStack+0x50>)
    d1ca:	68fb      	ldr	r3, [r7, #12]
    d1cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
    d1ce:	68fb      	ldr	r3, [r7, #12]
    d1d0:	3b14      	subs	r3, #20
    d1d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
    d1d4:	687a      	ldr	r2, [r7, #4]
    d1d6:	68fb      	ldr	r3, [r7, #12]
    d1d8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
    d1da:	68fb      	ldr	r3, [r7, #12]
    d1dc:	3b20      	subs	r3, #32
    d1de:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
    d1e0:	68fb      	ldr	r3, [r7, #12]
}
    d1e2:	0018      	movs	r0, r3
    d1e4:	46bd      	mov	sp, r7
    d1e6:	b004      	add	sp, #16
    d1e8:	bd80      	pop	{r7, pc}
    d1ea:	46c0      	nop			; (mov r8, r8)
    d1ec:	0000d1f1 	.word	0x0000d1f1

0000d1f0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
    d1f0:	b580      	push	{r7, lr}
    d1f2:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
    d1f4:	4b03      	ldr	r3, [pc, #12]	; (d204 <prvTaskExitError+0x14>)
    d1f6:	681b      	ldr	r3, [r3, #0]
    d1f8:	3301      	adds	r3, #1
    d1fa:	d001      	beq.n	d200 <prvTaskExitError+0x10>
    d1fc:	b672      	cpsid	i
    d1fe:	e7fe      	b.n	d1fe <prvTaskExitError+0xe>
	portDISABLE_INTERRUPTS();
    d200:	b672      	cpsid	i
	for( ;; );
    d202:	e7fe      	b.n	d202 <prvTaskExitError+0x12>
    d204:	20000034 	.word	0x20000034

0000d208 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    d208:	b580      	push	{r7, lr}
    d20a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
    d20c:	46c0      	nop			; (mov r8, r8)
    d20e:	46bd      	mov	sp, r7
    d210:	bd80      	pop	{r7, pc}
    d212:	46c0      	nop			; (mov r8, r8)
	...

0000d220 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
    d220:	4a0b      	ldr	r2, [pc, #44]	; (d250 <pxCurrentTCBConst2>)
    d222:	6813      	ldr	r3, [r2, #0]
    d224:	6818      	ldr	r0, [r3, #0]
    d226:	3020      	adds	r0, #32
    d228:	f380 8809 	msr	PSP, r0
    d22c:	2002      	movs	r0, #2
    d22e:	f380 8814 	msr	CONTROL, r0
    d232:	f3bf 8f6f 	isb	sy
    d236:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
    d238:	46ae      	mov	lr, r5
    d23a:	bc08      	pop	{r3}
    d23c:	bc04      	pop	{r2}
    d23e:	b662      	cpsie	i
    d240:	4718      	bx	r3
    d242:	46c0      	nop			; (mov r8, r8)
    d244:	46c0      	nop			; (mov r8, r8)
    d246:	46c0      	nop			; (mov r8, r8)
    d248:	46c0      	nop			; (mov r8, r8)
    d24a:	46c0      	nop			; (mov r8, r8)
    d24c:	46c0      	nop			; (mov r8, r8)
    d24e:	46c0      	nop			; (mov r8, r8)

0000d250 <pxCurrentTCBConst2>:
    d250:	20003d5c 	.word	0x20003d5c
	"	bx r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
    d254:	46c0      	nop			; (mov r8, r8)
    d256:	46c0      	nop			; (mov r8, r8)

0000d258 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
    d258:	b580      	push	{r7, lr}
    d25a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
    d25c:	4b0d      	ldr	r3, [pc, #52]	; (d294 <xPortStartScheduler+0x3c>)
    d25e:	4a0d      	ldr	r2, [pc, #52]	; (d294 <xPortStartScheduler+0x3c>)
    d260:	6812      	ldr	r2, [r2, #0]
    d262:	21ff      	movs	r1, #255	; 0xff
    d264:	0409      	lsls	r1, r1, #16
    d266:	430a      	orrs	r2, r1
    d268:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
    d26a:	4b0a      	ldr	r3, [pc, #40]	; (d294 <xPortStartScheduler+0x3c>)
    d26c:	4a09      	ldr	r2, [pc, #36]	; (d294 <xPortStartScheduler+0x3c>)
    d26e:	6812      	ldr	r2, [r2, #0]
    d270:	21ff      	movs	r1, #255	; 0xff
    d272:	0609      	lsls	r1, r1, #24
    d274:	430a      	orrs	r2, r1
    d276:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    d278:	4b07      	ldr	r3, [pc, #28]	; (d298 <xPortStartScheduler+0x40>)
    d27a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
    d27c:	4b07      	ldr	r3, [pc, #28]	; (d29c <xPortStartScheduler+0x44>)
    d27e:	2200      	movs	r2, #0
    d280:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
    d282:	4b07      	ldr	r3, [pc, #28]	; (d2a0 <xPortStartScheduler+0x48>)
    d284:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
    d286:	4b07      	ldr	r3, [pc, #28]	; (d2a4 <xPortStartScheduler+0x4c>)
    d288:	4798      	blx	r3

	/* Should not get here! */
	return 0;
    d28a:	2300      	movs	r3, #0
}
    d28c:	0018      	movs	r0, r3
    d28e:	46bd      	mov	sp, r7
    d290:	bd80      	pop	{r7, pc}
    d292:	46c0      	nop			; (mov r8, r8)
    d294:	e000ed20 	.word	0xe000ed20
    d298:	0000d3b9 	.word	0x0000d3b9
    d29c:	20000034 	.word	0x20000034
    d2a0:	0000d221 	.word	0x0000d221
    d2a4:	0000d1f1 	.word	0x0000d1f1

0000d2a8 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
    d2a8:	b580      	push	{r7, lr}
    d2aa:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
    d2ac:	4b05      	ldr	r3, [pc, #20]	; (d2c4 <vPortYield+0x1c>)
    d2ae:	2280      	movs	r2, #128	; 0x80
    d2b0:	0552      	lsls	r2, r2, #21
    d2b2:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
    d2b4:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    d2b8:	f3bf 8f6f 	isb	sy
}
    d2bc:	46c0      	nop			; (mov r8, r8)
    d2be:	46bd      	mov	sp, r7
    d2c0:	bd80      	pop	{r7, pc}
    d2c2:	46c0      	nop			; (mov r8, r8)
    d2c4:	e000ed04 	.word	0xe000ed04

0000d2c8 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
    d2c8:	b580      	push	{r7, lr}
    d2ca:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
    d2cc:	b672      	cpsid	i
    uxCriticalNesting++;
    d2ce:	4b06      	ldr	r3, [pc, #24]	; (d2e8 <vPortEnterCritical+0x20>)
    d2d0:	681b      	ldr	r3, [r3, #0]
    d2d2:	1c5a      	adds	r2, r3, #1
    d2d4:	4b04      	ldr	r3, [pc, #16]	; (d2e8 <vPortEnterCritical+0x20>)
    d2d6:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
    d2d8:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
    d2dc:	f3bf 8f6f 	isb	sy
}
    d2e0:	46c0      	nop			; (mov r8, r8)
    d2e2:	46bd      	mov	sp, r7
    d2e4:	bd80      	pop	{r7, pc}
    d2e6:	46c0      	nop			; (mov r8, r8)
    d2e8:	20000034 	.word	0x20000034

0000d2ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
    d2ec:	b580      	push	{r7, lr}
    d2ee:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
    d2f0:	4b09      	ldr	r3, [pc, #36]	; (d318 <vPortExitCritical+0x2c>)
    d2f2:	681b      	ldr	r3, [r3, #0]
    d2f4:	2b00      	cmp	r3, #0
    d2f6:	d101      	bne.n	d2fc <vPortExitCritical+0x10>
    d2f8:	b672      	cpsid	i
    d2fa:	e7fe      	b.n	d2fa <vPortExitCritical+0xe>
    uxCriticalNesting--;
    d2fc:	4b06      	ldr	r3, [pc, #24]	; (d318 <vPortExitCritical+0x2c>)
    d2fe:	681b      	ldr	r3, [r3, #0]
    d300:	1e5a      	subs	r2, r3, #1
    d302:	4b05      	ldr	r3, [pc, #20]	; (d318 <vPortExitCritical+0x2c>)
    d304:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
    d306:	4b04      	ldr	r3, [pc, #16]	; (d318 <vPortExitCritical+0x2c>)
    d308:	681b      	ldr	r3, [r3, #0]
    d30a:	2b00      	cmp	r3, #0
    d30c:	d100      	bne.n	d310 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
    d30e:	b662      	cpsie	i
    }
}
    d310:	46c0      	nop			; (mov r8, r8)
    d312:	46bd      	mov	sp, r7
    d314:	bd80      	pop	{r7, pc}
    d316:	46c0      	nop			; (mov r8, r8)
    d318:	20000034 	.word	0x20000034

0000d31c <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
    d31c:	f3ef 8010 	mrs	r0, PRIMASK
    d320:	b672      	cpsid	i
    d322:	4770      	bx	lr
					" bx lr				  "
				  );

	/* To avoid compiler warnings.  This line will never be reached. */
	//return 0;
}
    d324:	46c0      	nop			; (mov r8, r8)
    d326:	0018      	movs	r0, r3

0000d328 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( uint32_t ulMask )
{
	__asm volatile(
    d328:	f380 8810 	msr	PRIMASK, r0
    d32c:	4770      	bx	lr
					" bx lr				  "
				  );

	/* Just to avoid compiler warning. */
	//( void ) ulMask;
}
    d32e:	46c0      	nop			; (mov r8, r8)

0000d330 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
    d330:	f3ef 8009 	mrs	r0, PSP
    d334:	4b0e      	ldr	r3, [pc, #56]	; (d370 <pxCurrentTCBConst>)
    d336:	681a      	ldr	r2, [r3, #0]
    d338:	3820      	subs	r0, #32
    d33a:	6010      	str	r0, [r2, #0]
    d33c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    d33e:	4644      	mov	r4, r8
    d340:	464d      	mov	r5, r9
    d342:	4656      	mov	r6, sl
    d344:	465f      	mov	r7, fp
    d346:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
    d348:	b508      	push	{r3, lr}
    d34a:	b672      	cpsid	i
    d34c:	f001 f98c 	bl	e668 <vTaskSwitchContext>
    d350:	b662      	cpsie	i
    d352:	bc0c      	pop	{r2, r3}
    d354:	6811      	ldr	r1, [r2, #0]
    d356:	6808      	ldr	r0, [r1, #0]
    d358:	3010      	adds	r0, #16
    d35a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    d35c:	46a0      	mov	r8, r4
    d35e:	46a9      	mov	r9, r5
    d360:	46b2      	mov	sl, r6
    d362:	46bb      	mov	fp, r7
    d364:	f380 8809 	msr	PSP, r0
    d368:	3820      	subs	r0, #32
    d36a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
    d36c:	4718      	bx	r3
    d36e:	46c0      	nop			; (mov r8, r8)

0000d370 <pxCurrentTCBConst>:
    d370:	20003d5c 	.word	0x20003d5c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
    d374:	46c0      	nop			; (mov r8, r8)
    d376:	46c0      	nop			; (mov r8, r8)

0000d378 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
    d378:	b580      	push	{r7, lr}
    d37a:	b082      	sub	sp, #8
    d37c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
    d37e:	4b0a      	ldr	r3, [pc, #40]	; (d3a8 <SysTick_Handler+0x30>)
    d380:	4798      	blx	r3
    d382:	0003      	movs	r3, r0
    d384:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
    d386:	4b09      	ldr	r3, [pc, #36]	; (d3ac <SysTick_Handler+0x34>)
    d388:	4798      	blx	r3
    d38a:	1e03      	subs	r3, r0, #0
    d38c:	d003      	beq.n	d396 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
    d38e:	4b08      	ldr	r3, [pc, #32]	; (d3b0 <SysTick_Handler+0x38>)
    d390:	2280      	movs	r2, #128	; 0x80
    d392:	0552      	lsls	r2, r2, #21
    d394:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
    d396:	687b      	ldr	r3, [r7, #4]
    d398:	0018      	movs	r0, r3
    d39a:	4b06      	ldr	r3, [pc, #24]	; (d3b4 <SysTick_Handler+0x3c>)
    d39c:	4798      	blx	r3
}
    d39e:	46c0      	nop			; (mov r8, r8)
    d3a0:	46bd      	mov	sp, r7
    d3a2:	b002      	add	sp, #8
    d3a4:	bd80      	pop	{r7, pc}
    d3a6:	46c0      	nop			; (mov r8, r8)
    d3a8:	0000d31d 	.word	0x0000d31d
    d3ac:	0000e511 	.word	0x0000e511
    d3b0:	e000ed04 	.word	0xe000ed04
    d3b4:	0000d329 	.word	0x0000d329

0000d3b8 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    d3b8:	b580      	push	{r7, lr}
    d3ba:	af00      	add	r7, sp, #0
	/* Configure SysTick to interrupt at the requested rate. */
	*(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
    d3bc:	4b04      	ldr	r3, [pc, #16]	; (d3d0 <prvSetupTimerInterrupt+0x18>)
    d3be:	4a05      	ldr	r2, [pc, #20]	; (d3d4 <prvSetupTimerInterrupt+0x1c>)
    d3c0:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
    d3c2:	4b05      	ldr	r3, [pc, #20]	; (d3d8 <prvSetupTimerInterrupt+0x20>)
    d3c4:	2207      	movs	r2, #7
    d3c6:	601a      	str	r2, [r3, #0]
}
    d3c8:	46c0      	nop			; (mov r8, r8)
    d3ca:	46bd      	mov	sp, r7
    d3cc:	bd80      	pop	{r7, pc}
    d3ce:	46c0      	nop			; (mov r8, r8)
    d3d0:	e000e014 	.word	0xe000e014
    d3d4:	000752ff 	.word	0x000752ff
    d3d8:	e000e010 	.word	0xe000e010

0000d3dc <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    d3dc:	b580      	push	{r7, lr}
    d3de:	b084      	sub	sp, #16
    d3e0:	af00      	add	r7, sp, #0
    d3e2:	6078      	str	r0, [r7, #4]
void *pvReturn = NULL;
    d3e4:	2300      	movs	r3, #0
    d3e6:	60fb      	str	r3, [r7, #12]
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if( portBYTE_ALIGNMENT != 1 )
	{
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    d3e8:	687b      	ldr	r3, [r7, #4]
    d3ea:	2207      	movs	r2, #7
    d3ec:	4013      	ands	r3, r2
    d3ee:	d004      	beq.n	d3fa <pvPortMalloc+0x1e>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    d3f0:	687b      	ldr	r3, [r7, #4]
    d3f2:	2207      	movs	r2, #7
    d3f4:	4393      	bics	r3, r2
    d3f6:	3308      	adds	r3, #8
    d3f8:	607b      	str	r3, [r7, #4]
		}
	}
	#endif

	vTaskSuspendAll();
    d3fa:	4b19      	ldr	r3, [pc, #100]	; (d460 <pvPortMalloc+0x84>)
    d3fc:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
    d3fe:	4b19      	ldr	r3, [pc, #100]	; (d464 <pvPortMalloc+0x88>)
    d400:	681b      	ldr	r3, [r3, #0]
    d402:	2b00      	cmp	r3, #0
    d404:	d105      	bne.n	d412 <pvPortMalloc+0x36>
		{
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
    d406:	4b18      	ldr	r3, [pc, #96]	; (d468 <pvPortMalloc+0x8c>)
    d408:	2207      	movs	r2, #7
    d40a:	4393      	bics	r3, r2
    d40c:	001a      	movs	r2, r3
    d40e:	4b15      	ldr	r3, [pc, #84]	; (d464 <pvPortMalloc+0x88>)
    d410:	601a      	str	r2, [r3, #0]
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
    d412:	4b16      	ldr	r3, [pc, #88]	; (d46c <pvPortMalloc+0x90>)
    d414:	681a      	ldr	r2, [r3, #0]
    d416:	687b      	ldr	r3, [r7, #4]
    d418:	18d3      	adds	r3, r2, r3
    d41a:	4a15      	ldr	r2, [pc, #84]	; (d470 <pvPortMalloc+0x94>)
    d41c:	4293      	cmp	r3, r2
    d41e:	d813      	bhi.n	d448 <pvPortMalloc+0x6c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
    d420:	4b12      	ldr	r3, [pc, #72]	; (d46c <pvPortMalloc+0x90>)
    d422:	681a      	ldr	r2, [r3, #0]
    d424:	687b      	ldr	r3, [r7, #4]
    d426:	18d2      	adds	r2, r2, r3
    d428:	4b10      	ldr	r3, [pc, #64]	; (d46c <pvPortMalloc+0x90>)
    d42a:	681b      	ldr	r3, [r3, #0]
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
    d42c:	429a      	cmp	r2, r3
    d42e:	d90b      	bls.n	d448 <pvPortMalloc+0x6c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
    d430:	4b0c      	ldr	r3, [pc, #48]	; (d464 <pvPortMalloc+0x88>)
    d432:	681a      	ldr	r2, [r3, #0]
    d434:	4b0d      	ldr	r3, [pc, #52]	; (d46c <pvPortMalloc+0x90>)
    d436:	681b      	ldr	r3, [r3, #0]
    d438:	18d3      	adds	r3, r2, r3
    d43a:	60fb      	str	r3, [r7, #12]
			xNextFreeByte += xWantedSize;
    d43c:	4b0b      	ldr	r3, [pc, #44]	; (d46c <pvPortMalloc+0x90>)
    d43e:	681a      	ldr	r2, [r3, #0]
    d440:	687b      	ldr	r3, [r7, #4]
    d442:	18d2      	adds	r2, r2, r3
    d444:	4b09      	ldr	r3, [pc, #36]	; (d46c <pvPortMalloc+0x90>)
    d446:	601a      	str	r2, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
    d448:	4b0a      	ldr	r3, [pc, #40]	; (d474 <pvPortMalloc+0x98>)
    d44a:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
    d44c:	68fb      	ldr	r3, [r7, #12]
    d44e:	2b00      	cmp	r3, #0
    d450:	d101      	bne.n	d456 <pvPortMalloc+0x7a>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
    d452:	4b09      	ldr	r3, [pc, #36]	; (d478 <pvPortMalloc+0x9c>)
    d454:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
    d456:	68fb      	ldr	r3, [r7, #12]
}
    d458:	0018      	movs	r0, r3
    d45a:	46bd      	mov	sp, r7
    d45c:	b004      	add	sp, #16
    d45e:	bd80      	pop	{r7, pc}
    d460:	0000e3a9 	.word	0x0000e3a9
    d464:	20003d58 	.word	0x20003d58
    d468:	2000015c 	.word	0x2000015c
    d46c:	20003d54 	.word	0x20003d54
    d470:	00003bf7 	.word	0x00003bf7
    d474:	0000e3c1 	.word	0x0000e3c1
    d478:	0000f961 	.word	0x0000f961

0000d47c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    d47c:	b580      	push	{r7, lr}
    d47e:	b082      	sub	sp, #8
    d480:	af00      	add	r7, sp, #0
    d482:	6078      	str	r0, [r7, #4]
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
    d484:	687b      	ldr	r3, [r7, #4]
    d486:	2b00      	cmp	r3, #0
    d488:	d001      	beq.n	d48e <vPortFree+0x12>
    d48a:	b672      	cpsid	i
    d48c:	e7fe      	b.n	d48c <vPortFree+0x10>
}
    d48e:	46c0      	nop			; (mov r8, r8)
    d490:	46bd      	mov	sp, r7
    d492:	b002      	add	sp, #8
    d494:	bd80      	pop	{r7, pc}
    d496:	46c0      	nop			; (mov r8, r8)

0000d498 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    d498:	b580      	push	{r7, lr}
    d49a:	b084      	sub	sp, #16
    d49c:	af00      	add	r7, sp, #0
    d49e:	6078      	str	r0, [r7, #4]
    d4a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    d4a2:	687b      	ldr	r3, [r7, #4]
    d4a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
    d4a6:	68fb      	ldr	r3, [r7, #12]
    d4a8:	2b00      	cmp	r3, #0
    d4aa:	d101      	bne.n	d4b0 <xQueueGenericReset+0x18>
    d4ac:	b672      	cpsid	i
    d4ae:	e7fe      	b.n	d4ae <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
    d4b0:	4b23      	ldr	r3, [pc, #140]	; (d540 <xQueueGenericReset+0xa8>)
    d4b2:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    d4b4:	68fb      	ldr	r3, [r7, #12]
    d4b6:	681a      	ldr	r2, [r3, #0]
    d4b8:	68fb      	ldr	r3, [r7, #12]
    d4ba:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
    d4bc:	68fb      	ldr	r3, [r7, #12]
    d4be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    d4c0:	434b      	muls	r3, r1
    d4c2:	18d2      	adds	r2, r2, r3
    d4c4:	68fb      	ldr	r3, [r7, #12]
    d4c6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    d4c8:	68fb      	ldr	r3, [r7, #12]
    d4ca:	2200      	movs	r2, #0
    d4cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    d4ce:	68fb      	ldr	r3, [r7, #12]
    d4d0:	681a      	ldr	r2, [r3, #0]
    d4d2:	68fb      	ldr	r3, [r7, #12]
    d4d4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    d4d6:	68fb      	ldr	r3, [r7, #12]
    d4d8:	681a      	ldr	r2, [r3, #0]
    d4da:	68fb      	ldr	r3, [r7, #12]
    d4dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    d4de:	1e59      	subs	r1, r3, #1
    d4e0:	68fb      	ldr	r3, [r7, #12]
    d4e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    d4e4:	434b      	muls	r3, r1
    d4e6:	18d2      	adds	r2, r2, r3
    d4e8:	68fb      	ldr	r3, [r7, #12]
    d4ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    d4ec:	68fb      	ldr	r3, [r7, #12]
    d4ee:	2244      	movs	r2, #68	; 0x44
    d4f0:	21ff      	movs	r1, #255	; 0xff
    d4f2:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
    d4f4:	68fb      	ldr	r3, [r7, #12]
    d4f6:	2245      	movs	r2, #69	; 0x45
    d4f8:	21ff      	movs	r1, #255	; 0xff
    d4fa:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
    d4fc:	683b      	ldr	r3, [r7, #0]
    d4fe:	2b00      	cmp	r3, #0
    d500:	d10d      	bne.n	d51e <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    d502:	68fb      	ldr	r3, [r7, #12]
    d504:	691b      	ldr	r3, [r3, #16]
    d506:	2b00      	cmp	r3, #0
    d508:	d013      	beq.n	d532 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    d50a:	68fb      	ldr	r3, [r7, #12]
    d50c:	3310      	adds	r3, #16
    d50e:	0018      	movs	r0, r3
    d510:	4b0c      	ldr	r3, [pc, #48]	; (d544 <xQueueGenericReset+0xac>)
    d512:	4798      	blx	r3
    d514:	1e03      	subs	r3, r0, #0
    d516:	d00c      	beq.n	d532 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
    d518:	4b0b      	ldr	r3, [pc, #44]	; (d548 <xQueueGenericReset+0xb0>)
    d51a:	4798      	blx	r3
    d51c:	e009      	b.n	d532 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    d51e:	68fb      	ldr	r3, [r7, #12]
    d520:	3310      	adds	r3, #16
    d522:	0018      	movs	r0, r3
    d524:	4b09      	ldr	r3, [pc, #36]	; (d54c <xQueueGenericReset+0xb4>)
    d526:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    d528:	68fb      	ldr	r3, [r7, #12]
    d52a:	3324      	adds	r3, #36	; 0x24
    d52c:	0018      	movs	r0, r3
    d52e:	4b07      	ldr	r3, [pc, #28]	; (d54c <xQueueGenericReset+0xb4>)
    d530:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
    d532:	4b07      	ldr	r3, [pc, #28]	; (d550 <xQueueGenericReset+0xb8>)
    d534:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    d536:	2301      	movs	r3, #1
}
    d538:	0018      	movs	r0, r3
    d53a:	46bd      	mov	sp, r7
    d53c:	b004      	add	sp, #16
    d53e:	bd80      	pop	{r7, pc}
    d540:	0000d2c9 	.word	0x0000d2c9
    d544:	0000e7c9 	.word	0x0000e7c9
    d548:	0000d2a9 	.word	0x0000d2a9
    d54c:	0000d049 	.word	0x0000d049
    d550:	0000d2ed 	.word	0x0000d2ed

0000d554 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    d554:	b590      	push	{r4, r7, lr}
    d556:	b08b      	sub	sp, #44	; 0x2c
    d558:	af02      	add	r7, sp, #8
    d55a:	60f8      	str	r0, [r7, #12]
    d55c:	60b9      	str	r1, [r7, #8]
    d55e:	1dfb      	adds	r3, r7, #7
    d560:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    d562:	68fb      	ldr	r3, [r7, #12]
    d564:	2b00      	cmp	r3, #0
    d566:	d101      	bne.n	d56c <xQueueGenericCreate+0x18>
    d568:	b672      	cpsid	i
    d56a:	e7fe      	b.n	d56a <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
    d56c:	68bb      	ldr	r3, [r7, #8]
    d56e:	2b00      	cmp	r3, #0
    d570:	d102      	bne.n	d578 <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    d572:	2300      	movs	r3, #0
    d574:	61fb      	str	r3, [r7, #28]
    d576:	e003      	b.n	d580 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    d578:	68fb      	ldr	r3, [r7, #12]
    d57a:	68ba      	ldr	r2, [r7, #8]
    d57c:	4353      	muls	r3, r2
    d57e:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    d580:	69fb      	ldr	r3, [r7, #28]
    d582:	334c      	adds	r3, #76	; 0x4c
    d584:	0018      	movs	r0, r3
    d586:	4b0c      	ldr	r3, [pc, #48]	; (d5b8 <xQueueGenericCreate+0x64>)
    d588:	4798      	blx	r3
    d58a:	0003      	movs	r3, r0
    d58c:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
    d58e:	69bb      	ldr	r3, [r7, #24]
    d590:	2b00      	cmp	r3, #0
    d592:	d00c      	beq.n	d5ae <xQueueGenericCreate+0x5a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
    d594:	69bb      	ldr	r3, [r7, #24]
    d596:	334c      	adds	r3, #76	; 0x4c
    d598:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    d59a:	1dfb      	adds	r3, r7, #7
    d59c:	781c      	ldrb	r4, [r3, #0]
    d59e:	697a      	ldr	r2, [r7, #20]
    d5a0:	68b9      	ldr	r1, [r7, #8]
    d5a2:	68f8      	ldr	r0, [r7, #12]
    d5a4:	69bb      	ldr	r3, [r7, #24]
    d5a6:	9300      	str	r3, [sp, #0]
    d5a8:	0023      	movs	r3, r4
    d5aa:	4c04      	ldr	r4, [pc, #16]	; (d5bc <xQueueGenericCreate+0x68>)
    d5ac:	47a0      	blx	r4
		}

		return pxNewQueue;
    d5ae:	69bb      	ldr	r3, [r7, #24]
	}
    d5b0:	0018      	movs	r0, r3
    d5b2:	46bd      	mov	sp, r7
    d5b4:	b009      	add	sp, #36	; 0x24
    d5b6:	bd90      	pop	{r4, r7, pc}
    d5b8:	0000d3dd 	.word	0x0000d3dd
    d5bc:	0000d5c1 	.word	0x0000d5c1

0000d5c0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    d5c0:	b580      	push	{r7, lr}
    d5c2:	b084      	sub	sp, #16
    d5c4:	af00      	add	r7, sp, #0
    d5c6:	60f8      	str	r0, [r7, #12]
    d5c8:	60b9      	str	r1, [r7, #8]
    d5ca:	607a      	str	r2, [r7, #4]
    d5cc:	001a      	movs	r2, r3
    d5ce:	1cfb      	adds	r3, r7, #3
    d5d0:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    d5d2:	68bb      	ldr	r3, [r7, #8]
    d5d4:	2b00      	cmp	r3, #0
    d5d6:	d103      	bne.n	d5e0 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    d5d8:	69bb      	ldr	r3, [r7, #24]
    d5da:	69ba      	ldr	r2, [r7, #24]
    d5dc:	601a      	str	r2, [r3, #0]
    d5de:	e002      	b.n	d5e6 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    d5e0:	69bb      	ldr	r3, [r7, #24]
    d5e2:	687a      	ldr	r2, [r7, #4]
    d5e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    d5e6:	69bb      	ldr	r3, [r7, #24]
    d5e8:	68fa      	ldr	r2, [r7, #12]
    d5ea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    d5ec:	69bb      	ldr	r3, [r7, #24]
    d5ee:	68ba      	ldr	r2, [r7, #8]
    d5f0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    d5f2:	69bb      	ldr	r3, [r7, #24]
    d5f4:	2101      	movs	r1, #1
    d5f6:	0018      	movs	r0, r3
    d5f8:	4b04      	ldr	r3, [pc, #16]	; (d60c <prvInitialiseNewQueue+0x4c>)
    d5fa:	4798      	blx	r3
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
    d5fc:	69bb      	ldr	r3, [r7, #24]
    d5fe:	2200      	movs	r2, #0
    d600:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    d602:	46c0      	nop			; (mov r8, r8)
    d604:	46bd      	mov	sp, r7
    d606:	b004      	add	sp, #16
    d608:	bd80      	pop	{r7, pc}
    d60a:	46c0      	nop			; (mov r8, r8)
    d60c:	0000d499 	.word	0x0000d499

0000d610 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    d610:	b590      	push	{r4, r7, lr}
    d612:	b083      	sub	sp, #12
    d614:	af00      	add	r7, sp, #0
    d616:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    d618:	687b      	ldr	r3, [r7, #4]
    d61a:	2b00      	cmp	r3, #0
    d61c:	d00e      	beq.n	d63c <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    d61e:	687b      	ldr	r3, [r7, #4]
    d620:	2200      	movs	r2, #0
    d622:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    d624:	687b      	ldr	r3, [r7, #4]
    d626:	2200      	movs	r2, #0
    d628:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
    d62a:	687b      	ldr	r3, [r7, #4]
    d62c:	2200      	movs	r2, #0
    d62e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    d630:	6878      	ldr	r0, [r7, #4]
    d632:	2300      	movs	r3, #0
    d634:	2200      	movs	r2, #0
    d636:	2100      	movs	r1, #0
    d638:	4c02      	ldr	r4, [pc, #8]	; (d644 <prvInitialiseMutex+0x34>)
    d63a:	47a0      	blx	r4
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    d63c:	46c0      	nop			; (mov r8, r8)
    d63e:	46bd      	mov	sp, r7
    d640:	b003      	add	sp, #12
    d642:	bd90      	pop	{r4, r7, pc}
    d644:	0000d689 	.word	0x0000d689

0000d648 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    d648:	b580      	push	{r7, lr}
    d64a:	b086      	sub	sp, #24
    d64c:	af00      	add	r7, sp, #0
    d64e:	0002      	movs	r2, r0
    d650:	1dfb      	adds	r3, r7, #7
    d652:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    d654:	2301      	movs	r3, #1
    d656:	617b      	str	r3, [r7, #20]
    d658:	2300      	movs	r3, #0
    d65a:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    d65c:	1dfb      	adds	r3, r7, #7
    d65e:	781a      	ldrb	r2, [r3, #0]
    d660:	6939      	ldr	r1, [r7, #16]
    d662:	697b      	ldr	r3, [r7, #20]
    d664:	0018      	movs	r0, r3
    d666:	4b06      	ldr	r3, [pc, #24]	; (d680 <xQueueCreateMutex+0x38>)
    d668:	4798      	blx	r3
    d66a:	0003      	movs	r3, r0
    d66c:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
    d66e:	68fb      	ldr	r3, [r7, #12]
    d670:	0018      	movs	r0, r3
    d672:	4b04      	ldr	r3, [pc, #16]	; (d684 <xQueueCreateMutex+0x3c>)
    d674:	4798      	blx	r3

		return pxNewQueue;
    d676:	68fb      	ldr	r3, [r7, #12]
	}
    d678:	0018      	movs	r0, r3
    d67a:	46bd      	mov	sp, r7
    d67c:	b006      	add	sp, #24
    d67e:	bd80      	pop	{r7, pc}
    d680:	0000d555 	.word	0x0000d555
    d684:	0000d611 	.word	0x0000d611

0000d688 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    d688:	b580      	push	{r7, lr}
    d68a:	b08a      	sub	sp, #40	; 0x28
    d68c:	af00      	add	r7, sp, #0
    d68e:	60f8      	str	r0, [r7, #12]
    d690:	60b9      	str	r1, [r7, #8]
    d692:	607a      	str	r2, [r7, #4]
    d694:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    d696:	2300      	movs	r3, #0
    d698:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    d69a:	68fb      	ldr	r3, [r7, #12]
    d69c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
    d69e:	6a3b      	ldr	r3, [r7, #32]
    d6a0:	2b00      	cmp	r3, #0
    d6a2:	d101      	bne.n	d6a8 <xQueueGenericSend+0x20>
    d6a4:	b672      	cpsid	i
    d6a6:	e7fe      	b.n	d6a6 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    d6a8:	68bb      	ldr	r3, [r7, #8]
    d6aa:	2b00      	cmp	r3, #0
    d6ac:	d103      	bne.n	d6b6 <xQueueGenericSend+0x2e>
    d6ae:	6a3b      	ldr	r3, [r7, #32]
    d6b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    d6b2:	2b00      	cmp	r3, #0
    d6b4:	d101      	bne.n	d6ba <xQueueGenericSend+0x32>
    d6b6:	2301      	movs	r3, #1
    d6b8:	e000      	b.n	d6bc <xQueueGenericSend+0x34>
    d6ba:	2300      	movs	r3, #0
    d6bc:	2b00      	cmp	r3, #0
    d6be:	d101      	bne.n	d6c4 <xQueueGenericSend+0x3c>
    d6c0:	b672      	cpsid	i
    d6c2:	e7fe      	b.n	d6c2 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    d6c4:	683b      	ldr	r3, [r7, #0]
    d6c6:	2b02      	cmp	r3, #2
    d6c8:	d103      	bne.n	d6d2 <xQueueGenericSend+0x4a>
    d6ca:	6a3b      	ldr	r3, [r7, #32]
    d6cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    d6ce:	2b01      	cmp	r3, #1
    d6d0:	d101      	bne.n	d6d6 <xQueueGenericSend+0x4e>
    d6d2:	2301      	movs	r3, #1
    d6d4:	e000      	b.n	d6d8 <xQueueGenericSend+0x50>
    d6d6:	2300      	movs	r3, #0
    d6d8:	2b00      	cmp	r3, #0
    d6da:	d101      	bne.n	d6e0 <xQueueGenericSend+0x58>
    d6dc:	b672      	cpsid	i
    d6de:	e7fe      	b.n	d6de <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    d6e0:	4b53      	ldr	r3, [pc, #332]	; (d830 <xQueueGenericSend+0x1a8>)
    d6e2:	4798      	blx	r3
    d6e4:	1e03      	subs	r3, r0, #0
    d6e6:	d102      	bne.n	d6ee <xQueueGenericSend+0x66>
    d6e8:	687b      	ldr	r3, [r7, #4]
    d6ea:	2b00      	cmp	r3, #0
    d6ec:	d101      	bne.n	d6f2 <xQueueGenericSend+0x6a>
    d6ee:	2301      	movs	r3, #1
    d6f0:	e000      	b.n	d6f4 <xQueueGenericSend+0x6c>
    d6f2:	2300      	movs	r3, #0
    d6f4:	2b00      	cmp	r3, #0
    d6f6:	d101      	bne.n	d6fc <xQueueGenericSend+0x74>
    d6f8:	b672      	cpsid	i
    d6fa:	e7fe      	b.n	d6fa <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    d6fc:	4b4d      	ldr	r3, [pc, #308]	; (d834 <xQueueGenericSend+0x1ac>)
    d6fe:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    d700:	6a3b      	ldr	r3, [r7, #32]
    d702:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    d704:	6a3b      	ldr	r3, [r7, #32]
    d706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    d708:	429a      	cmp	r2, r3
    d70a:	d302      	bcc.n	d712 <xQueueGenericSend+0x8a>
    d70c:	683b      	ldr	r3, [r7, #0]
    d70e:	2b02      	cmp	r3, #2
    d710:	d12d      	bne.n	d76e <xQueueGenericSend+0xe6>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    d712:	683a      	ldr	r2, [r7, #0]
    d714:	68b9      	ldr	r1, [r7, #8]
    d716:	6a3b      	ldr	r3, [r7, #32]
    d718:	0018      	movs	r0, r3
    d71a:	4b47      	ldr	r3, [pc, #284]	; (d838 <xQueueGenericSend+0x1b0>)
    d71c:	4798      	blx	r3
    d71e:	0003      	movs	r3, r0
    d720:	61fb      	str	r3, [r7, #28]

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    d722:	6a3b      	ldr	r3, [r7, #32]
    d724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    d726:	2b00      	cmp	r3, #0
    d728:	d00a      	beq.n	d740 <xQueueGenericSend+0xb8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    d72a:	683a      	ldr	r2, [r7, #0]
    d72c:	6a3b      	ldr	r3, [r7, #32]
    d72e:	0011      	movs	r1, r2
    d730:	0018      	movs	r0, r3
    d732:	4b42      	ldr	r3, [pc, #264]	; (d83c <xQueueGenericSend+0x1b4>)
    d734:	4798      	blx	r3
    d736:	1e03      	subs	r3, r0, #0
    d738:	d015      	beq.n	d766 <xQueueGenericSend+0xde>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
    d73a:	4b41      	ldr	r3, [pc, #260]	; (d840 <xQueueGenericSend+0x1b8>)
    d73c:	4798      	blx	r3
    d73e:	e012      	b.n	d766 <xQueueGenericSend+0xde>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    d740:	6a3b      	ldr	r3, [r7, #32]
    d742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    d744:	2b00      	cmp	r3, #0
    d746:	d009      	beq.n	d75c <xQueueGenericSend+0xd4>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    d748:	6a3b      	ldr	r3, [r7, #32]
    d74a:	3324      	adds	r3, #36	; 0x24
    d74c:	0018      	movs	r0, r3
    d74e:	4b3d      	ldr	r3, [pc, #244]	; (d844 <xQueueGenericSend+0x1bc>)
    d750:	4798      	blx	r3
    d752:	1e03      	subs	r3, r0, #0
    d754:	d007      	beq.n	d766 <xQueueGenericSend+0xde>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
    d756:	4b3a      	ldr	r3, [pc, #232]	; (d840 <xQueueGenericSend+0x1b8>)
    d758:	4798      	blx	r3
    d75a:	e004      	b.n	d766 <xQueueGenericSend+0xde>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
    d75c:	69fb      	ldr	r3, [r7, #28]
    d75e:	2b00      	cmp	r3, #0
    d760:	d001      	beq.n	d766 <xQueueGenericSend+0xde>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
    d762:	4b37      	ldr	r3, [pc, #220]	; (d840 <xQueueGenericSend+0x1b8>)
    d764:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    d766:	4b38      	ldr	r3, [pc, #224]	; (d848 <xQueueGenericSend+0x1c0>)
    d768:	4798      	blx	r3
				return pdPASS;
    d76a:	2301      	movs	r3, #1
    d76c:	e05c      	b.n	d828 <xQueueGenericSend+0x1a0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    d76e:	687b      	ldr	r3, [r7, #4]
    d770:	2b00      	cmp	r3, #0
    d772:	d103      	bne.n	d77c <xQueueGenericSend+0xf4>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    d774:	4b34      	ldr	r3, [pc, #208]	; (d848 <xQueueGenericSend+0x1c0>)
    d776:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    d778:	2300      	movs	r3, #0
    d77a:	e055      	b.n	d828 <xQueueGenericSend+0x1a0>
				}
				else if( xEntryTimeSet == pdFALSE )
    d77c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    d77e:	2b00      	cmp	r3, #0
    d780:	d106      	bne.n	d790 <xQueueGenericSend+0x108>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    d782:	2314      	movs	r3, #20
    d784:	18fb      	adds	r3, r7, r3
    d786:	0018      	movs	r0, r3
    d788:	4b30      	ldr	r3, [pc, #192]	; (d84c <xQueueGenericSend+0x1c4>)
    d78a:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    d78c:	2301      	movs	r3, #1
    d78e:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    d790:	4b2d      	ldr	r3, [pc, #180]	; (d848 <xQueueGenericSend+0x1c0>)
    d792:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    d794:	4b2e      	ldr	r3, [pc, #184]	; (d850 <xQueueGenericSend+0x1c8>)
    d796:	4798      	blx	r3
		prvLockQueue( pxQueue );
    d798:	4b26      	ldr	r3, [pc, #152]	; (d834 <xQueueGenericSend+0x1ac>)
    d79a:	4798      	blx	r3
    d79c:	6a3b      	ldr	r3, [r7, #32]
    d79e:	2244      	movs	r2, #68	; 0x44
    d7a0:	5c9b      	ldrb	r3, [r3, r2]
    d7a2:	b25b      	sxtb	r3, r3
    d7a4:	3301      	adds	r3, #1
    d7a6:	d103      	bne.n	d7b0 <xQueueGenericSend+0x128>
    d7a8:	6a3b      	ldr	r3, [r7, #32]
    d7aa:	2244      	movs	r2, #68	; 0x44
    d7ac:	2100      	movs	r1, #0
    d7ae:	5499      	strb	r1, [r3, r2]
    d7b0:	6a3b      	ldr	r3, [r7, #32]
    d7b2:	2245      	movs	r2, #69	; 0x45
    d7b4:	5c9b      	ldrb	r3, [r3, r2]
    d7b6:	b25b      	sxtb	r3, r3
    d7b8:	3301      	adds	r3, #1
    d7ba:	d103      	bne.n	d7c4 <xQueueGenericSend+0x13c>
    d7bc:	6a3b      	ldr	r3, [r7, #32]
    d7be:	2245      	movs	r2, #69	; 0x45
    d7c0:	2100      	movs	r1, #0
    d7c2:	5499      	strb	r1, [r3, r2]
    d7c4:	4b20      	ldr	r3, [pc, #128]	; (d848 <xQueueGenericSend+0x1c0>)
    d7c6:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    d7c8:	1d3a      	adds	r2, r7, #4
    d7ca:	2314      	movs	r3, #20
    d7cc:	18fb      	adds	r3, r7, r3
    d7ce:	0011      	movs	r1, r2
    d7d0:	0018      	movs	r0, r3
    d7d2:	4b20      	ldr	r3, [pc, #128]	; (d854 <xQueueGenericSend+0x1cc>)
    d7d4:	4798      	blx	r3
    d7d6:	1e03      	subs	r3, r0, #0
    d7d8:	d11f      	bne.n	d81a <xQueueGenericSend+0x192>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    d7da:	6a3b      	ldr	r3, [r7, #32]
    d7dc:	0018      	movs	r0, r3
    d7de:	4b1e      	ldr	r3, [pc, #120]	; (d858 <xQueueGenericSend+0x1d0>)
    d7e0:	4798      	blx	r3
    d7e2:	1e03      	subs	r3, r0, #0
    d7e4:	d012      	beq.n	d80c <xQueueGenericSend+0x184>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    d7e6:	6a3b      	ldr	r3, [r7, #32]
    d7e8:	3310      	adds	r3, #16
    d7ea:	687a      	ldr	r2, [r7, #4]
    d7ec:	0011      	movs	r1, r2
    d7ee:	0018      	movs	r0, r3
    d7f0:	4b1a      	ldr	r3, [pc, #104]	; (d85c <xQueueGenericSend+0x1d4>)
    d7f2:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    d7f4:	6a3b      	ldr	r3, [r7, #32]
    d7f6:	0018      	movs	r0, r3
    d7f8:	4b19      	ldr	r3, [pc, #100]	; (d860 <xQueueGenericSend+0x1d8>)
    d7fa:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    d7fc:	4b19      	ldr	r3, [pc, #100]	; (d864 <xQueueGenericSend+0x1dc>)
    d7fe:	4798      	blx	r3
    d800:	1e03      	subs	r3, r0, #0
    d802:	d000      	beq.n	d806 <xQueueGenericSend+0x17e>
    d804:	e77a      	b.n	d6fc <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
    d806:	4b0e      	ldr	r3, [pc, #56]	; (d840 <xQueueGenericSend+0x1b8>)
    d808:	4798      	blx	r3
    d80a:	e777      	b.n	d6fc <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    d80c:	6a3b      	ldr	r3, [r7, #32]
    d80e:	0018      	movs	r0, r3
    d810:	4b13      	ldr	r3, [pc, #76]	; (d860 <xQueueGenericSend+0x1d8>)
    d812:	4798      	blx	r3
				( void ) xTaskResumeAll();
    d814:	4b13      	ldr	r3, [pc, #76]	; (d864 <xQueueGenericSend+0x1dc>)
    d816:	4798      	blx	r3
    d818:	e770      	b.n	d6fc <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    d81a:	6a3b      	ldr	r3, [r7, #32]
    d81c:	0018      	movs	r0, r3
    d81e:	4b10      	ldr	r3, [pc, #64]	; (d860 <xQueueGenericSend+0x1d8>)
    d820:	4798      	blx	r3
			( void ) xTaskResumeAll();
    d822:	4b10      	ldr	r3, [pc, #64]	; (d864 <xQueueGenericSend+0x1dc>)
    d824:	4798      	blx	r3

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    d826:	2300      	movs	r3, #0
		}
	}
}
    d828:	0018      	movs	r0, r3
    d82a:	46bd      	mov	sp, r7
    d82c:	b00a      	add	sp, #40	; 0x28
    d82e:	bd80      	pop	{r7, pc}
    d830:	0000eb1d 	.word	0x0000eb1d
    d834:	0000d2c9 	.word	0x0000d2c9
    d838:	0000db8d 	.word	0x0000db8d
    d83c:	0000dee1 	.word	0x0000dee1
    d840:	0000d2a9 	.word	0x0000d2a9
    d844:	0000e7c9 	.word	0x0000e7c9
    d848:	0000d2ed 	.word	0x0000d2ed
    d84c:	0000e889 	.word	0x0000e889
    d850:	0000e3a9 	.word	0x0000e3a9
    d854:	0000e8bd 	.word	0x0000e8bd
    d858:	0000dde1 	.word	0x0000dde1
    d85c:	0000e731 	.word	0x0000e731
    d860:	0000dcbd 	.word	0x0000dcbd
    d864:	0000e3c1 	.word	0x0000e3c1

0000d868 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    d868:	b580      	push	{r7, lr}
    d86a:	b088      	sub	sp, #32
    d86c:	af00      	add	r7, sp, #0
    d86e:	60f8      	str	r0, [r7, #12]
    d870:	60b9      	str	r1, [r7, #8]
    d872:	607a      	str	r2, [r7, #4]
    d874:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    d876:	68fb      	ldr	r3, [r7, #12]
    d878:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    d87a:	69bb      	ldr	r3, [r7, #24]
    d87c:	2b00      	cmp	r3, #0
    d87e:	d101      	bne.n	d884 <xQueueGenericSendFromISR+0x1c>
    d880:	b672      	cpsid	i
    d882:	e7fe      	b.n	d882 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    d884:	68bb      	ldr	r3, [r7, #8]
    d886:	2b00      	cmp	r3, #0
    d888:	d103      	bne.n	d892 <xQueueGenericSendFromISR+0x2a>
    d88a:	69bb      	ldr	r3, [r7, #24]
    d88c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    d88e:	2b00      	cmp	r3, #0
    d890:	d101      	bne.n	d896 <xQueueGenericSendFromISR+0x2e>
    d892:	2301      	movs	r3, #1
    d894:	e000      	b.n	d898 <xQueueGenericSendFromISR+0x30>
    d896:	2300      	movs	r3, #0
    d898:	2b00      	cmp	r3, #0
    d89a:	d101      	bne.n	d8a0 <xQueueGenericSendFromISR+0x38>
    d89c:	b672      	cpsid	i
    d89e:	e7fe      	b.n	d89e <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    d8a0:	683b      	ldr	r3, [r7, #0]
    d8a2:	2b02      	cmp	r3, #2
    d8a4:	d103      	bne.n	d8ae <xQueueGenericSendFromISR+0x46>
    d8a6:	69bb      	ldr	r3, [r7, #24]
    d8a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    d8aa:	2b01      	cmp	r3, #1
    d8ac:	d101      	bne.n	d8b2 <xQueueGenericSendFromISR+0x4a>
    d8ae:	2301      	movs	r3, #1
    d8b0:	e000      	b.n	d8b4 <xQueueGenericSendFromISR+0x4c>
    d8b2:	2300      	movs	r3, #0
    d8b4:	2b00      	cmp	r3, #0
    d8b6:	d101      	bne.n	d8bc <xQueueGenericSendFromISR+0x54>
    d8b8:	b672      	cpsid	i
    d8ba:	e7fe      	b.n	d8ba <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    d8bc:	4b2d      	ldr	r3, [pc, #180]	; (d974 <xQueueGenericSendFromISR+0x10c>)
    d8be:	4798      	blx	r3
    d8c0:	0003      	movs	r3, r0
    d8c2:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    d8c4:	69bb      	ldr	r3, [r7, #24]
    d8c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    d8c8:	69bb      	ldr	r3, [r7, #24]
    d8ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    d8cc:	429a      	cmp	r2, r3
    d8ce:	d302      	bcc.n	d8d6 <xQueueGenericSendFromISR+0x6e>
    d8d0:	683b      	ldr	r3, [r7, #0]
    d8d2:	2b02      	cmp	r3, #2
    d8d4:	d142      	bne.n	d95c <xQueueGenericSendFromISR+0xf4>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    d8d6:	2313      	movs	r3, #19
    d8d8:	18fb      	adds	r3, r7, r3
    d8da:	69ba      	ldr	r2, [r7, #24]
    d8dc:	2145      	movs	r1, #69	; 0x45
    d8de:	5c52      	ldrb	r2, [r2, r1]
    d8e0:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    d8e2:	683a      	ldr	r2, [r7, #0]
    d8e4:	68b9      	ldr	r1, [r7, #8]
    d8e6:	69bb      	ldr	r3, [r7, #24]
    d8e8:	0018      	movs	r0, r3
    d8ea:	4b23      	ldr	r3, [pc, #140]	; (d978 <xQueueGenericSendFromISR+0x110>)
    d8ec:	4798      	blx	r3

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    d8ee:	2313      	movs	r3, #19
    d8f0:	18fb      	adds	r3, r7, r3
    d8f2:	781b      	ldrb	r3, [r3, #0]
    d8f4:	b25b      	sxtb	r3, r3
    d8f6:	3301      	adds	r3, #1
    d8f8:	d124      	bne.n	d944 <xQueueGenericSendFromISR+0xdc>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
    d8fa:	69bb      	ldr	r3, [r7, #24]
    d8fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    d8fe:	2b00      	cmp	r3, #0
    d900:	d00e      	beq.n	d920 <xQueueGenericSendFromISR+0xb8>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
    d902:	683a      	ldr	r2, [r7, #0]
    d904:	69bb      	ldr	r3, [r7, #24]
    d906:	0011      	movs	r1, r2
    d908:	0018      	movs	r0, r3
    d90a:	4b1c      	ldr	r3, [pc, #112]	; (d97c <xQueueGenericSendFromISR+0x114>)
    d90c:	4798      	blx	r3
    d90e:	1e03      	subs	r3, r0, #0
    d910:	d021      	beq.n	d956 <xQueueGenericSendFromISR+0xee>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    d912:	687b      	ldr	r3, [r7, #4]
    d914:	2b00      	cmp	r3, #0
    d916:	d01e      	beq.n	d956 <xQueueGenericSendFromISR+0xee>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    d918:	687b      	ldr	r3, [r7, #4]
    d91a:	2201      	movs	r2, #1
    d91c:	601a      	str	r2, [r3, #0]
    d91e:	e01a      	b.n	d956 <xQueueGenericSendFromISR+0xee>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    d920:	69bb      	ldr	r3, [r7, #24]
    d922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    d924:	2b00      	cmp	r3, #0
    d926:	d016      	beq.n	d956 <xQueueGenericSendFromISR+0xee>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    d928:	69bb      	ldr	r3, [r7, #24]
    d92a:	3324      	adds	r3, #36	; 0x24
    d92c:	0018      	movs	r0, r3
    d92e:	4b14      	ldr	r3, [pc, #80]	; (d980 <xQueueGenericSendFromISR+0x118>)
    d930:	4798      	blx	r3
    d932:	1e03      	subs	r3, r0, #0
    d934:	d00f      	beq.n	d956 <xQueueGenericSendFromISR+0xee>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
    d936:	687b      	ldr	r3, [r7, #4]
    d938:	2b00      	cmp	r3, #0
    d93a:	d00c      	beq.n	d956 <xQueueGenericSendFromISR+0xee>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
    d93c:	687b      	ldr	r3, [r7, #4]
    d93e:	2201      	movs	r2, #1
    d940:	601a      	str	r2, [r3, #0]
    d942:	e008      	b.n	d956 <xQueueGenericSendFromISR+0xee>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    d944:	2313      	movs	r3, #19
    d946:	18fb      	adds	r3, r7, r3
    d948:	781b      	ldrb	r3, [r3, #0]
    d94a:	3301      	adds	r3, #1
    d94c:	b2db      	uxtb	r3, r3
    d94e:	b259      	sxtb	r1, r3
    d950:	69bb      	ldr	r3, [r7, #24]
    d952:	2245      	movs	r2, #69	; 0x45
    d954:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
    d956:	2301      	movs	r3, #1
    d958:	61fb      	str	r3, [r7, #28]
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
		{
    d95a:	e001      	b.n	d960 <xQueueGenericSendFromISR+0xf8>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    d95c:	2300      	movs	r3, #0
    d95e:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
    d960:	697b      	ldr	r3, [r7, #20]
    d962:	0018      	movs	r0, r3
    d964:	4b07      	ldr	r3, [pc, #28]	; (d984 <xQueueGenericSendFromISR+0x11c>)
    d966:	4798      	blx	r3

	return xReturn;
    d968:	69fb      	ldr	r3, [r7, #28]
}
    d96a:	0018      	movs	r0, r3
    d96c:	46bd      	mov	sp, r7
    d96e:	b008      	add	sp, #32
    d970:	bd80      	pop	{r7, pc}
    d972:	46c0      	nop			; (mov r8, r8)
    d974:	0000d31d 	.word	0x0000d31d
    d978:	0000db8d 	.word	0x0000db8d
    d97c:	0000dee1 	.word	0x0000dee1
    d980:	0000e7c9 	.word	0x0000e7c9
    d984:	0000d329 	.word	0x0000d329

0000d988 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    d988:	b580      	push	{r7, lr}
    d98a:	b08a      	sub	sp, #40	; 0x28
    d98c:	af00      	add	r7, sp, #0
    d98e:	60f8      	str	r0, [r7, #12]
    d990:	60b9      	str	r1, [r7, #8]
    d992:	607a      	str	r2, [r7, #4]
    d994:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    d996:	2300      	movs	r3, #0
    d998:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    d99a:	68fb      	ldr	r3, [r7, #12]
    d99c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
    d99e:	6a3b      	ldr	r3, [r7, #32]
    d9a0:	2b00      	cmp	r3, #0
    d9a2:	d101      	bne.n	d9a8 <xQueueGenericReceive+0x20>
    d9a4:	b672      	cpsid	i
    d9a6:	e7fe      	b.n	d9a6 <xQueueGenericReceive+0x1e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    d9a8:	68bb      	ldr	r3, [r7, #8]
    d9aa:	2b00      	cmp	r3, #0
    d9ac:	d103      	bne.n	d9b6 <xQueueGenericReceive+0x2e>
    d9ae:	6a3b      	ldr	r3, [r7, #32]
    d9b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    d9b2:	2b00      	cmp	r3, #0
    d9b4:	d101      	bne.n	d9ba <xQueueGenericReceive+0x32>
    d9b6:	2301      	movs	r3, #1
    d9b8:	e000      	b.n	d9bc <xQueueGenericReceive+0x34>
    d9ba:	2300      	movs	r3, #0
    d9bc:	2b00      	cmp	r3, #0
    d9be:	d101      	bne.n	d9c4 <xQueueGenericReceive+0x3c>
    d9c0:	b672      	cpsid	i
    d9c2:	e7fe      	b.n	d9c2 <xQueueGenericReceive+0x3a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    d9c4:	4b62      	ldr	r3, [pc, #392]	; (db50 <xQueueGenericReceive+0x1c8>)
    d9c6:	4798      	blx	r3
    d9c8:	1e03      	subs	r3, r0, #0
    d9ca:	d102      	bne.n	d9d2 <xQueueGenericReceive+0x4a>
    d9cc:	687b      	ldr	r3, [r7, #4]
    d9ce:	2b00      	cmp	r3, #0
    d9d0:	d101      	bne.n	d9d6 <xQueueGenericReceive+0x4e>
    d9d2:	2301      	movs	r3, #1
    d9d4:	e000      	b.n	d9d8 <xQueueGenericReceive+0x50>
    d9d6:	2300      	movs	r3, #0
    d9d8:	2b00      	cmp	r3, #0
    d9da:	d101      	bne.n	d9e0 <xQueueGenericReceive+0x58>
    d9dc:	b672      	cpsid	i
    d9de:	e7fe      	b.n	d9de <xQueueGenericReceive+0x56>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    d9e0:	4b5c      	ldr	r3, [pc, #368]	; (db54 <xQueueGenericReceive+0x1cc>)
    d9e2:	4798      	blx	r3
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    d9e4:	6a3b      	ldr	r3, [r7, #32]
    d9e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    d9e8:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    d9ea:	69fb      	ldr	r3, [r7, #28]
    d9ec:	2b00      	cmp	r3, #0
    d9ee:	d03a      	beq.n	da66 <xQueueGenericReceive+0xde>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    d9f0:	6a3b      	ldr	r3, [r7, #32]
    d9f2:	68db      	ldr	r3, [r3, #12]
    d9f4:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    d9f6:	68ba      	ldr	r2, [r7, #8]
    d9f8:	6a3b      	ldr	r3, [r7, #32]
    d9fa:	0011      	movs	r1, r2
    d9fc:	0018      	movs	r0, r3
    d9fe:	4b56      	ldr	r3, [pc, #344]	; (db58 <xQueueGenericReceive+0x1d0>)
    da00:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
    da02:	683b      	ldr	r3, [r7, #0]
    da04:	2b00      	cmp	r3, #0
    da06:	d11a      	bne.n	da3e <xQueueGenericReceive+0xb6>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
    da08:	69fb      	ldr	r3, [r7, #28]
    da0a:	1e5a      	subs	r2, r3, #1
    da0c:	6a3b      	ldr	r3, [r7, #32]
    da0e:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    da10:	6a3b      	ldr	r3, [r7, #32]
    da12:	681b      	ldr	r3, [r3, #0]
    da14:	2b00      	cmp	r3, #0
    da16:	d104      	bne.n	da22 <xQueueGenericReceive+0x9a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    da18:	4b50      	ldr	r3, [pc, #320]	; (db5c <xQueueGenericReceive+0x1d4>)
    da1a:	4798      	blx	r3
    da1c:	0002      	movs	r2, r0
    da1e:	6a3b      	ldr	r3, [r7, #32]
    da20:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    da22:	6a3b      	ldr	r3, [r7, #32]
    da24:	691b      	ldr	r3, [r3, #16]
    da26:	2b00      	cmp	r3, #0
    da28:	d019      	beq.n	da5e <xQueueGenericReceive+0xd6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    da2a:	6a3b      	ldr	r3, [r7, #32]
    da2c:	3310      	adds	r3, #16
    da2e:	0018      	movs	r0, r3
    da30:	4b4b      	ldr	r3, [pc, #300]	; (db60 <xQueueGenericReceive+0x1d8>)
    da32:	4798      	blx	r3
    da34:	1e03      	subs	r3, r0, #0
    da36:	d012      	beq.n	da5e <xQueueGenericReceive+0xd6>
						{
							queueYIELD_IF_USING_PREEMPTION();
    da38:	4b4a      	ldr	r3, [pc, #296]	; (db64 <xQueueGenericReceive+0x1dc>)
    da3a:	4798      	blx	r3
    da3c:	e00f      	b.n	da5e <xQueueGenericReceive+0xd6>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    da3e:	6a3b      	ldr	r3, [r7, #32]
    da40:	69ba      	ldr	r2, [r7, #24]
    da42:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    da44:	6a3b      	ldr	r3, [r7, #32]
    da46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    da48:	2b00      	cmp	r3, #0
    da4a:	d008      	beq.n	da5e <xQueueGenericReceive+0xd6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    da4c:	6a3b      	ldr	r3, [r7, #32]
    da4e:	3324      	adds	r3, #36	; 0x24
    da50:	0018      	movs	r0, r3
    da52:	4b43      	ldr	r3, [pc, #268]	; (db60 <xQueueGenericReceive+0x1d8>)
    da54:	4798      	blx	r3
    da56:	1e03      	subs	r3, r0, #0
    da58:	d001      	beq.n	da5e <xQueueGenericReceive+0xd6>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    da5a:	4b42      	ldr	r3, [pc, #264]	; (db64 <xQueueGenericReceive+0x1dc>)
    da5c:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    da5e:	4b42      	ldr	r3, [pc, #264]	; (db68 <xQueueGenericReceive+0x1e0>)
    da60:	4798      	blx	r3
				return pdPASS;
    da62:	2301      	movs	r3, #1
    da64:	e070      	b.n	db48 <xQueueGenericReceive+0x1c0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    da66:	687b      	ldr	r3, [r7, #4]
    da68:	2b00      	cmp	r3, #0
    da6a:	d103      	bne.n	da74 <xQueueGenericReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    da6c:	4b3e      	ldr	r3, [pc, #248]	; (db68 <xQueueGenericReceive+0x1e0>)
    da6e:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    da70:	2300      	movs	r3, #0
    da72:	e069      	b.n	db48 <xQueueGenericReceive+0x1c0>
				}
				else if( xEntryTimeSet == pdFALSE )
    da74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    da76:	2b00      	cmp	r3, #0
    da78:	d106      	bne.n	da88 <xQueueGenericReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    da7a:	2310      	movs	r3, #16
    da7c:	18fb      	adds	r3, r7, r3
    da7e:	0018      	movs	r0, r3
    da80:	4b3a      	ldr	r3, [pc, #232]	; (db6c <xQueueGenericReceive+0x1e4>)
    da82:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
    da84:	2301      	movs	r3, #1
    da86:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    da88:	4b37      	ldr	r3, [pc, #220]	; (db68 <xQueueGenericReceive+0x1e0>)
    da8a:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    da8c:	4b38      	ldr	r3, [pc, #224]	; (db70 <xQueueGenericReceive+0x1e8>)
    da8e:	4798      	blx	r3
		prvLockQueue( pxQueue );
    da90:	4b30      	ldr	r3, [pc, #192]	; (db54 <xQueueGenericReceive+0x1cc>)
    da92:	4798      	blx	r3
    da94:	6a3b      	ldr	r3, [r7, #32]
    da96:	2244      	movs	r2, #68	; 0x44
    da98:	5c9b      	ldrb	r3, [r3, r2]
    da9a:	b25b      	sxtb	r3, r3
    da9c:	3301      	adds	r3, #1
    da9e:	d103      	bne.n	daa8 <xQueueGenericReceive+0x120>
    daa0:	6a3b      	ldr	r3, [r7, #32]
    daa2:	2244      	movs	r2, #68	; 0x44
    daa4:	2100      	movs	r1, #0
    daa6:	5499      	strb	r1, [r3, r2]
    daa8:	6a3b      	ldr	r3, [r7, #32]
    daaa:	2245      	movs	r2, #69	; 0x45
    daac:	5c9b      	ldrb	r3, [r3, r2]
    daae:	b25b      	sxtb	r3, r3
    dab0:	3301      	adds	r3, #1
    dab2:	d103      	bne.n	dabc <xQueueGenericReceive+0x134>
    dab4:	6a3b      	ldr	r3, [r7, #32]
    dab6:	2245      	movs	r2, #69	; 0x45
    dab8:	2100      	movs	r1, #0
    daba:	5499      	strb	r1, [r3, r2]
    dabc:	4b2a      	ldr	r3, [pc, #168]	; (db68 <xQueueGenericReceive+0x1e0>)
    dabe:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    dac0:	1d3a      	adds	r2, r7, #4
    dac2:	2310      	movs	r3, #16
    dac4:	18fb      	adds	r3, r7, r3
    dac6:	0011      	movs	r1, r2
    dac8:	0018      	movs	r0, r3
    daca:	4b2a      	ldr	r3, [pc, #168]	; (db74 <xQueueGenericReceive+0x1ec>)
    dacc:	4798      	blx	r3
    dace:	1e03      	subs	r3, r0, #0
    dad0:	d12c      	bne.n	db2c <xQueueGenericReceive+0x1a4>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    dad2:	6a3b      	ldr	r3, [r7, #32]
    dad4:	0018      	movs	r0, r3
    dad6:	4b28      	ldr	r3, [pc, #160]	; (db78 <xQueueGenericReceive+0x1f0>)
    dad8:	4798      	blx	r3
    dada:	1e03      	subs	r3, r0, #0
    dadc:	d01f      	beq.n	db1e <xQueueGenericReceive+0x196>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    dade:	6a3b      	ldr	r3, [r7, #32]
    dae0:	681b      	ldr	r3, [r3, #0]
    dae2:	2b00      	cmp	r3, #0
    dae4:	d108      	bne.n	daf8 <xQueueGenericReceive+0x170>
					{
						taskENTER_CRITICAL();
    dae6:	4b1b      	ldr	r3, [pc, #108]	; (db54 <xQueueGenericReceive+0x1cc>)
    dae8:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    daea:	6a3b      	ldr	r3, [r7, #32]
    daec:	685b      	ldr	r3, [r3, #4]
    daee:	0018      	movs	r0, r3
    daf0:	4b22      	ldr	r3, [pc, #136]	; (db7c <xQueueGenericReceive+0x1f4>)
    daf2:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
    daf4:	4b1c      	ldr	r3, [pc, #112]	; (db68 <xQueueGenericReceive+0x1e0>)
    daf6:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    daf8:	6a3b      	ldr	r3, [r7, #32]
    dafa:	3324      	adds	r3, #36	; 0x24
    dafc:	687a      	ldr	r2, [r7, #4]
    dafe:	0011      	movs	r1, r2
    db00:	0018      	movs	r0, r3
    db02:	4b1f      	ldr	r3, [pc, #124]	; (db80 <xQueueGenericReceive+0x1f8>)
    db04:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
    db06:	6a3b      	ldr	r3, [r7, #32]
    db08:	0018      	movs	r0, r3
    db0a:	4b1e      	ldr	r3, [pc, #120]	; (db84 <xQueueGenericReceive+0x1fc>)
    db0c:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
    db0e:	4b1e      	ldr	r3, [pc, #120]	; (db88 <xQueueGenericReceive+0x200>)
    db10:	4798      	blx	r3
    db12:	1e03      	subs	r3, r0, #0
    db14:	d000      	beq.n	db18 <xQueueGenericReceive+0x190>
    db16:	e763      	b.n	d9e0 <xQueueGenericReceive+0x58>
				{
					portYIELD_WITHIN_API();
    db18:	4b12      	ldr	r3, [pc, #72]	; (db64 <xQueueGenericReceive+0x1dc>)
    db1a:	4798      	blx	r3
    db1c:	e760      	b.n	d9e0 <xQueueGenericReceive+0x58>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    db1e:	6a3b      	ldr	r3, [r7, #32]
    db20:	0018      	movs	r0, r3
    db22:	4b18      	ldr	r3, [pc, #96]	; (db84 <xQueueGenericReceive+0x1fc>)
    db24:	4798      	blx	r3
				( void ) xTaskResumeAll();
    db26:	4b18      	ldr	r3, [pc, #96]	; (db88 <xQueueGenericReceive+0x200>)
    db28:	4798      	blx	r3
    db2a:	e759      	b.n	d9e0 <xQueueGenericReceive+0x58>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    db2c:	6a3b      	ldr	r3, [r7, #32]
    db2e:	0018      	movs	r0, r3
    db30:	4b14      	ldr	r3, [pc, #80]	; (db84 <xQueueGenericReceive+0x1fc>)
    db32:	4798      	blx	r3
			( void ) xTaskResumeAll();
    db34:	4b14      	ldr	r3, [pc, #80]	; (db88 <xQueueGenericReceive+0x200>)
    db36:	4798      	blx	r3

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    db38:	6a3b      	ldr	r3, [r7, #32]
    db3a:	0018      	movs	r0, r3
    db3c:	4b0e      	ldr	r3, [pc, #56]	; (db78 <xQueueGenericReceive+0x1f0>)
    db3e:	4798      	blx	r3
    db40:	1e03      	subs	r3, r0, #0
    db42:	d100      	bne.n	db46 <xQueueGenericReceive+0x1be>
    db44:	e74c      	b.n	d9e0 <xQueueGenericReceive+0x58>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    db46:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
    db48:	0018      	movs	r0, r3
    db4a:	46bd      	mov	sp, r7
    db4c:	b00a      	add	sp, #40	; 0x28
    db4e:	bd80      	pop	{r7, pc}
    db50:	0000eb1d 	.word	0x0000eb1d
    db54:	0000d2c9 	.word	0x0000d2c9
    db58:	0000dc6d 	.word	0x0000dc6d
    db5c:	0000ecd9 	.word	0x0000ecd9
    db60:	0000e7c9 	.word	0x0000e7c9
    db64:	0000d2a9 	.word	0x0000d2a9
    db68:	0000d2ed 	.word	0x0000d2ed
    db6c:	0000e889 	.word	0x0000e889
    db70:	0000e3a9 	.word	0x0000e3a9
    db74:	0000e8bd 	.word	0x0000e8bd
    db78:	0000ddad 	.word	0x0000ddad
    db7c:	0000eb55 	.word	0x0000eb55
    db80:	0000e731 	.word	0x0000e731
    db84:	0000dcbd 	.word	0x0000dcbd
    db88:	0000e3c1 	.word	0x0000e3c1

0000db8c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    db8c:	b580      	push	{r7, lr}
    db8e:	b086      	sub	sp, #24
    db90:	af00      	add	r7, sp, #0
    db92:	60f8      	str	r0, [r7, #12]
    db94:	60b9      	str	r1, [r7, #8]
    db96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
    db98:	2300      	movs	r3, #0
    db9a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    db9c:	68fb      	ldr	r3, [r7, #12]
    db9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    dba0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    dba2:	68fb      	ldr	r3, [r7, #12]
    dba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    dba6:	2b00      	cmp	r3, #0
    dba8:	d10e      	bne.n	dbc8 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    dbaa:	68fb      	ldr	r3, [r7, #12]
    dbac:	681b      	ldr	r3, [r3, #0]
    dbae:	2b00      	cmp	r3, #0
    dbb0:	d14e      	bne.n	dc50 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    dbb2:	68fb      	ldr	r3, [r7, #12]
    dbb4:	685b      	ldr	r3, [r3, #4]
    dbb6:	0018      	movs	r0, r3
    dbb8:	4b2a      	ldr	r3, [pc, #168]	; (dc64 <prvCopyDataToQueue+0xd8>)
    dbba:	4798      	blx	r3
    dbbc:	0003      	movs	r3, r0
    dbbe:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
    dbc0:	68fb      	ldr	r3, [r7, #12]
    dbc2:	2200      	movs	r2, #0
    dbc4:	605a      	str	r2, [r3, #4]
    dbc6:	e043      	b.n	dc50 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    dbc8:	687b      	ldr	r3, [r7, #4]
    dbca:	2b00      	cmp	r3, #0
    dbcc:	d119      	bne.n	dc02 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    dbce:	68fb      	ldr	r3, [r7, #12]
    dbd0:	6898      	ldr	r0, [r3, #8]
    dbd2:	68fb      	ldr	r3, [r7, #12]
    dbd4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    dbd6:	68bb      	ldr	r3, [r7, #8]
    dbd8:	0019      	movs	r1, r3
    dbda:	4b23      	ldr	r3, [pc, #140]	; (dc68 <prvCopyDataToQueue+0xdc>)
    dbdc:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    dbde:	68fb      	ldr	r3, [r7, #12]
    dbe0:	689a      	ldr	r2, [r3, #8]
    dbe2:	68fb      	ldr	r3, [r7, #12]
    dbe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    dbe6:	18d2      	adds	r2, r2, r3
    dbe8:	68fb      	ldr	r3, [r7, #12]
    dbea:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    dbec:	68fb      	ldr	r3, [r7, #12]
    dbee:	689a      	ldr	r2, [r3, #8]
    dbf0:	68fb      	ldr	r3, [r7, #12]
    dbf2:	685b      	ldr	r3, [r3, #4]
    dbf4:	429a      	cmp	r2, r3
    dbf6:	d32b      	bcc.n	dc50 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    dbf8:	68fb      	ldr	r3, [r7, #12]
    dbfa:	681a      	ldr	r2, [r3, #0]
    dbfc:	68fb      	ldr	r3, [r7, #12]
    dbfe:	609a      	str	r2, [r3, #8]
    dc00:	e026      	b.n	dc50 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    dc02:	68fb      	ldr	r3, [r7, #12]
    dc04:	68d8      	ldr	r0, [r3, #12]
    dc06:	68fb      	ldr	r3, [r7, #12]
    dc08:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    dc0a:	68bb      	ldr	r3, [r7, #8]
    dc0c:	0019      	movs	r1, r3
    dc0e:	4b16      	ldr	r3, [pc, #88]	; (dc68 <prvCopyDataToQueue+0xdc>)
    dc10:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    dc12:	68fb      	ldr	r3, [r7, #12]
    dc14:	68da      	ldr	r2, [r3, #12]
    dc16:	68fb      	ldr	r3, [r7, #12]
    dc18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    dc1a:	425b      	negs	r3, r3
    dc1c:	18d2      	adds	r2, r2, r3
    dc1e:	68fb      	ldr	r3, [r7, #12]
    dc20:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    dc22:	68fb      	ldr	r3, [r7, #12]
    dc24:	68da      	ldr	r2, [r3, #12]
    dc26:	68fb      	ldr	r3, [r7, #12]
    dc28:	681b      	ldr	r3, [r3, #0]
    dc2a:	429a      	cmp	r2, r3
    dc2c:	d207      	bcs.n	dc3e <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    dc2e:	68fb      	ldr	r3, [r7, #12]
    dc30:	685a      	ldr	r2, [r3, #4]
    dc32:	68fb      	ldr	r3, [r7, #12]
    dc34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    dc36:	425b      	negs	r3, r3
    dc38:	18d2      	adds	r2, r2, r3
    dc3a:	68fb      	ldr	r3, [r7, #12]
    dc3c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    dc3e:	687b      	ldr	r3, [r7, #4]
    dc40:	2b02      	cmp	r3, #2
    dc42:	d105      	bne.n	dc50 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    dc44:	693b      	ldr	r3, [r7, #16]
    dc46:	2b00      	cmp	r3, #0
    dc48:	d002      	beq.n	dc50 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
    dc4a:	693b      	ldr	r3, [r7, #16]
    dc4c:	3b01      	subs	r3, #1
    dc4e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
    dc50:	693b      	ldr	r3, [r7, #16]
    dc52:	1c5a      	adds	r2, r3, #1
    dc54:	68fb      	ldr	r3, [r7, #12]
    dc56:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
    dc58:	697b      	ldr	r3, [r7, #20]
}
    dc5a:	0018      	movs	r0, r3
    dc5c:	46bd      	mov	sp, r7
    dc5e:	b006      	add	sp, #24
    dc60:	bd80      	pop	{r7, pc}
    dc62:	46c0      	nop			; (mov r8, r8)
    dc64:	0000ec19 	.word	0x0000ec19
    dc68:	00010e21 	.word	0x00010e21

0000dc6c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    dc6c:	b580      	push	{r7, lr}
    dc6e:	b082      	sub	sp, #8
    dc70:	af00      	add	r7, sp, #0
    dc72:	6078      	str	r0, [r7, #4]
    dc74:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    dc76:	687b      	ldr	r3, [r7, #4]
    dc78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    dc7a:	2b00      	cmp	r3, #0
    dc7c:	d018      	beq.n	dcb0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    dc7e:	687b      	ldr	r3, [r7, #4]
    dc80:	68da      	ldr	r2, [r3, #12]
    dc82:	687b      	ldr	r3, [r7, #4]
    dc84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    dc86:	18d2      	adds	r2, r2, r3
    dc88:	687b      	ldr	r3, [r7, #4]
    dc8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    dc8c:	687b      	ldr	r3, [r7, #4]
    dc8e:	68da      	ldr	r2, [r3, #12]
    dc90:	687b      	ldr	r3, [r7, #4]
    dc92:	685b      	ldr	r3, [r3, #4]
    dc94:	429a      	cmp	r2, r3
    dc96:	d303      	bcc.n	dca0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    dc98:	687b      	ldr	r3, [r7, #4]
    dc9a:	681a      	ldr	r2, [r3, #0]
    dc9c:	687b      	ldr	r3, [r7, #4]
    dc9e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    dca0:	687b      	ldr	r3, [r7, #4]
    dca2:	68d9      	ldr	r1, [r3, #12]
    dca4:	687b      	ldr	r3, [r7, #4]
    dca6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    dca8:	683b      	ldr	r3, [r7, #0]
    dcaa:	0018      	movs	r0, r3
    dcac:	4b02      	ldr	r3, [pc, #8]	; (dcb8 <prvCopyDataFromQueue+0x4c>)
    dcae:	4798      	blx	r3
	}
}
    dcb0:	46c0      	nop			; (mov r8, r8)
    dcb2:	46bd      	mov	sp, r7
    dcb4:	b002      	add	sp, #8
    dcb6:	bd80      	pop	{r7, pc}
    dcb8:	00010e21 	.word	0x00010e21

0000dcbc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    dcbc:	b580      	push	{r7, lr}
    dcbe:	b084      	sub	sp, #16
    dcc0:	af00      	add	r7, sp, #0
    dcc2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    dcc4:	4b34      	ldr	r3, [pc, #208]	; (dd98 <prvUnlockQueue+0xdc>)
    dcc6:	4798      	blx	r3
	{
		int8_t cTxLock = pxQueue->cTxLock;
    dcc8:	230f      	movs	r3, #15
    dcca:	18fb      	adds	r3, r7, r3
    dccc:	687a      	ldr	r2, [r7, #4]
    dcce:	2145      	movs	r1, #69	; 0x45
    dcd0:	5c52      	ldrb	r2, [r2, r1]
    dcd2:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
    dcd4:	e022      	b.n	dd1c <prvUnlockQueue+0x60>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
    dcd6:	687b      	ldr	r3, [r7, #4]
    dcd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    dcda:	2b00      	cmp	r3, #0
    dcdc:	d009      	beq.n	dcf2 <prvUnlockQueue+0x36>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
    dcde:	687b      	ldr	r3, [r7, #4]
    dce0:	2100      	movs	r1, #0
    dce2:	0018      	movs	r0, r3
    dce4:	4b2d      	ldr	r3, [pc, #180]	; (dd9c <prvUnlockQueue+0xe0>)
    dce6:	4798      	blx	r3
    dce8:	1e03      	subs	r3, r0, #0
    dcea:	d00f      	beq.n	dd0c <prvUnlockQueue+0x50>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
    dcec:	4b2c      	ldr	r3, [pc, #176]	; (dda0 <prvUnlockQueue+0xe4>)
    dcee:	4798      	blx	r3
    dcf0:	e00c      	b.n	dd0c <prvUnlockQueue+0x50>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    dcf2:	687b      	ldr	r3, [r7, #4]
    dcf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    dcf6:	2b00      	cmp	r3, #0
    dcf8:	d017      	beq.n	dd2a <prvUnlockQueue+0x6e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    dcfa:	687b      	ldr	r3, [r7, #4]
    dcfc:	3324      	adds	r3, #36	; 0x24
    dcfe:	0018      	movs	r0, r3
    dd00:	4b28      	ldr	r3, [pc, #160]	; (dda4 <prvUnlockQueue+0xe8>)
    dd02:	4798      	blx	r3
    dd04:	1e03      	subs	r3, r0, #0
    dd06:	d001      	beq.n	dd0c <prvUnlockQueue+0x50>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
    dd08:	4b25      	ldr	r3, [pc, #148]	; (dda0 <prvUnlockQueue+0xe4>)
    dd0a:	4798      	blx	r3
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
    dd0c:	230f      	movs	r3, #15
    dd0e:	18fb      	adds	r3, r7, r3
    dd10:	781b      	ldrb	r3, [r3, #0]
    dd12:	3b01      	subs	r3, #1
    dd14:	b2da      	uxtb	r2, r3
    dd16:	230f      	movs	r3, #15
    dd18:	18fb      	adds	r3, r7, r3
    dd1a:	701a      	strb	r2, [r3, #0]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
    dd1c:	230f      	movs	r3, #15
    dd1e:	18fb      	adds	r3, r7, r3
    dd20:	781b      	ldrb	r3, [r3, #0]
    dd22:	b25b      	sxtb	r3, r3
    dd24:	2b00      	cmp	r3, #0
    dd26:	dcd6      	bgt.n	dcd6 <prvUnlockQueue+0x1a>
    dd28:	e000      	b.n	dd2c <prvUnlockQueue+0x70>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						break;
    dd2a:	46c0      	nop			; (mov r8, r8)
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
    dd2c:	687b      	ldr	r3, [r7, #4]
    dd2e:	2245      	movs	r2, #69	; 0x45
    dd30:	21ff      	movs	r1, #255	; 0xff
    dd32:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
    dd34:	4b1c      	ldr	r3, [pc, #112]	; (dda8 <prvUnlockQueue+0xec>)
    dd36:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    dd38:	4b17      	ldr	r3, [pc, #92]	; (dd98 <prvUnlockQueue+0xdc>)
    dd3a:	4798      	blx	r3
	{
		int8_t cRxLock = pxQueue->cRxLock;
    dd3c:	230e      	movs	r3, #14
    dd3e:	18fb      	adds	r3, r7, r3
    dd40:	687a      	ldr	r2, [r7, #4]
    dd42:	2144      	movs	r1, #68	; 0x44
    dd44:	5c52      	ldrb	r2, [r2, r1]
    dd46:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
    dd48:	e014      	b.n	dd74 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    dd4a:	687b      	ldr	r3, [r7, #4]
    dd4c:	691b      	ldr	r3, [r3, #16]
    dd4e:	2b00      	cmp	r3, #0
    dd50:	d017      	beq.n	dd82 <prvUnlockQueue+0xc6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    dd52:	687b      	ldr	r3, [r7, #4]
    dd54:	3310      	adds	r3, #16
    dd56:	0018      	movs	r0, r3
    dd58:	4b12      	ldr	r3, [pc, #72]	; (dda4 <prvUnlockQueue+0xe8>)
    dd5a:	4798      	blx	r3
    dd5c:	1e03      	subs	r3, r0, #0
    dd5e:	d001      	beq.n	dd64 <prvUnlockQueue+0xa8>
				{
					vTaskMissedYield();
    dd60:	4b0f      	ldr	r3, [pc, #60]	; (dda0 <prvUnlockQueue+0xe4>)
    dd62:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
    dd64:	230e      	movs	r3, #14
    dd66:	18fb      	adds	r3, r7, r3
    dd68:	781b      	ldrb	r3, [r3, #0]
    dd6a:	3b01      	subs	r3, #1
    dd6c:	b2da      	uxtb	r2, r3
    dd6e:	230e      	movs	r3, #14
    dd70:	18fb      	adds	r3, r7, r3
    dd72:	701a      	strb	r2, [r3, #0]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
    dd74:	230e      	movs	r3, #14
    dd76:	18fb      	adds	r3, r7, r3
    dd78:	781b      	ldrb	r3, [r3, #0]
    dd7a:	b25b      	sxtb	r3, r3
    dd7c:	2b00      	cmp	r3, #0
    dd7e:	dce4      	bgt.n	dd4a <prvUnlockQueue+0x8e>
    dd80:	e000      	b.n	dd84 <prvUnlockQueue+0xc8>

				--cRxLock;
			}
			else
			{
				break;
    dd82:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
    dd84:	687b      	ldr	r3, [r7, #4]
    dd86:	2244      	movs	r2, #68	; 0x44
    dd88:	21ff      	movs	r1, #255	; 0xff
    dd8a:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
    dd8c:	4b06      	ldr	r3, [pc, #24]	; (dda8 <prvUnlockQueue+0xec>)
    dd8e:	4798      	blx	r3
}
    dd90:	46c0      	nop			; (mov r8, r8)
    dd92:	46bd      	mov	sp, r7
    dd94:	b004      	add	sp, #16
    dd96:	bd80      	pop	{r7, pc}
    dd98:	0000d2c9 	.word	0x0000d2c9
    dd9c:	0000dee1 	.word	0x0000dee1
    dda0:	0000e965 	.word	0x0000e965
    dda4:	0000e7c9 	.word	0x0000e7c9
    dda8:	0000d2ed 	.word	0x0000d2ed

0000ddac <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    ddac:	b580      	push	{r7, lr}
    ddae:	b084      	sub	sp, #16
    ddb0:	af00      	add	r7, sp, #0
    ddb2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    ddb4:	4b08      	ldr	r3, [pc, #32]	; (ddd8 <prvIsQueueEmpty+0x2c>)
    ddb6:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    ddb8:	687b      	ldr	r3, [r7, #4]
    ddba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    ddbc:	2b00      	cmp	r3, #0
    ddbe:	d102      	bne.n	ddc6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
    ddc0:	2301      	movs	r3, #1
    ddc2:	60fb      	str	r3, [r7, #12]
    ddc4:	e001      	b.n	ddca <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
    ddc6:	2300      	movs	r3, #0
    ddc8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    ddca:	4b04      	ldr	r3, [pc, #16]	; (dddc <prvIsQueueEmpty+0x30>)
    ddcc:	4798      	blx	r3

	return xReturn;
    ddce:	68fb      	ldr	r3, [r7, #12]
}
    ddd0:	0018      	movs	r0, r3
    ddd2:	46bd      	mov	sp, r7
    ddd4:	b004      	add	sp, #16
    ddd6:	bd80      	pop	{r7, pc}
    ddd8:	0000d2c9 	.word	0x0000d2c9
    dddc:	0000d2ed 	.word	0x0000d2ed

0000dde0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    dde0:	b580      	push	{r7, lr}
    dde2:	b084      	sub	sp, #16
    dde4:	af00      	add	r7, sp, #0
    dde6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
    dde8:	4b09      	ldr	r3, [pc, #36]	; (de10 <prvIsQueueFull+0x30>)
    ddea:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    ddec:	687b      	ldr	r3, [r7, #4]
    ddee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    ddf0:	687b      	ldr	r3, [r7, #4]
    ddf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    ddf4:	429a      	cmp	r2, r3
    ddf6:	d102      	bne.n	ddfe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
    ddf8:	2301      	movs	r3, #1
    ddfa:	60fb      	str	r3, [r7, #12]
    ddfc:	e001      	b.n	de02 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
    ddfe:	2300      	movs	r3, #0
    de00:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    de02:	4b04      	ldr	r3, [pc, #16]	; (de14 <prvIsQueueFull+0x34>)
    de04:	4798      	blx	r3

	return xReturn;
    de06:	68fb      	ldr	r3, [r7, #12]
}
    de08:	0018      	movs	r0, r3
    de0a:	46bd      	mov	sp, r7
    de0c:	b004      	add	sp, #16
    de0e:	bd80      	pop	{r7, pc}
    de10:	0000d2c9 	.word	0x0000d2c9
    de14:	0000d2ed 	.word	0x0000d2ed

0000de18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
    de18:	b580      	push	{r7, lr}
    de1a:	b084      	sub	sp, #16
    de1c:	af00      	add	r7, sp, #0
    de1e:	6078      	str	r0, [r7, #4]
    de20:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
    de22:	2300      	movs	r3, #0
    de24:	60fb      	str	r3, [r7, #12]
    de26:	e015      	b.n	de54 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
    de28:	4b0e      	ldr	r3, [pc, #56]	; (de64 <vQueueAddToRegistry+0x4c>)
    de2a:	68fa      	ldr	r2, [r7, #12]
    de2c:	00d2      	lsls	r2, r2, #3
    de2e:	58d3      	ldr	r3, [r2, r3]
    de30:	2b00      	cmp	r3, #0
    de32:	d10c      	bne.n	de4e <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
    de34:	4b0b      	ldr	r3, [pc, #44]	; (de64 <vQueueAddToRegistry+0x4c>)
    de36:	68fa      	ldr	r2, [r7, #12]
    de38:	00d2      	lsls	r2, r2, #3
    de3a:	6839      	ldr	r1, [r7, #0]
    de3c:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
    de3e:	4a09      	ldr	r2, [pc, #36]	; (de64 <vQueueAddToRegistry+0x4c>)
    de40:	68fb      	ldr	r3, [r7, #12]
    de42:	00db      	lsls	r3, r3, #3
    de44:	18d3      	adds	r3, r2, r3
    de46:	3304      	adds	r3, #4
    de48:	687a      	ldr	r2, [r7, #4]
    de4a:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
    de4c:	e005      	b.n	de5a <vQueueAddToRegistry+0x42>
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
    de4e:	68fb      	ldr	r3, [r7, #12]
    de50:	3301      	adds	r3, #1
    de52:	60fb      	str	r3, [r7, #12]
    de54:	68fb      	ldr	r3, [r7, #12]
    de56:	2b04      	cmp	r3, #4
    de58:	d9e6      	bls.n	de28 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
    de5a:	46c0      	nop			; (mov r8, r8)
    de5c:	46bd      	mov	sp, r7
    de5e:	b004      	add	sp, #16
    de60:	bd80      	pop	{r7, pc}
    de62:	46c0      	nop			; (mov r8, r8)
    de64:	200047d8 	.word	0x200047d8

0000de68 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
    de68:	b580      	push	{r7, lr}
    de6a:	b086      	sub	sp, #24
    de6c:	af00      	add	r7, sp, #0
    de6e:	60f8      	str	r0, [r7, #12]
    de70:	60b9      	str	r1, [r7, #8]
    de72:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    de74:	68fb      	ldr	r3, [r7, #12]
    de76:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    de78:	4b15      	ldr	r3, [pc, #84]	; (ded0 <vQueueWaitForMessageRestricted+0x68>)
    de7a:	4798      	blx	r3
    de7c:	697b      	ldr	r3, [r7, #20]
    de7e:	2244      	movs	r2, #68	; 0x44
    de80:	5c9b      	ldrb	r3, [r3, r2]
    de82:	b25b      	sxtb	r3, r3
    de84:	3301      	adds	r3, #1
    de86:	d103      	bne.n	de90 <vQueueWaitForMessageRestricted+0x28>
    de88:	697b      	ldr	r3, [r7, #20]
    de8a:	2244      	movs	r2, #68	; 0x44
    de8c:	2100      	movs	r1, #0
    de8e:	5499      	strb	r1, [r3, r2]
    de90:	697b      	ldr	r3, [r7, #20]
    de92:	2245      	movs	r2, #69	; 0x45
    de94:	5c9b      	ldrb	r3, [r3, r2]
    de96:	b25b      	sxtb	r3, r3
    de98:	3301      	adds	r3, #1
    de9a:	d103      	bne.n	dea4 <vQueueWaitForMessageRestricted+0x3c>
    de9c:	697b      	ldr	r3, [r7, #20]
    de9e:	2245      	movs	r2, #69	; 0x45
    dea0:	2100      	movs	r1, #0
    dea2:	5499      	strb	r1, [r3, r2]
    dea4:	4b0b      	ldr	r3, [pc, #44]	; (ded4 <vQueueWaitForMessageRestricted+0x6c>)
    dea6:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    dea8:	697b      	ldr	r3, [r7, #20]
    deaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    deac:	2b00      	cmp	r3, #0
    deae:	d106      	bne.n	debe <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
    deb0:	697b      	ldr	r3, [r7, #20]
    deb2:	3324      	adds	r3, #36	; 0x24
    deb4:	687a      	ldr	r2, [r7, #4]
    deb6:	68b9      	ldr	r1, [r7, #8]
    deb8:	0018      	movs	r0, r3
    deba:	4b07      	ldr	r3, [pc, #28]	; (ded8 <vQueueWaitForMessageRestricted+0x70>)
    debc:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    debe:	697b      	ldr	r3, [r7, #20]
    dec0:	0018      	movs	r0, r3
    dec2:	4b06      	ldr	r3, [pc, #24]	; (dedc <vQueueWaitForMessageRestricted+0x74>)
    dec4:	4798      	blx	r3
	}
    dec6:	46c0      	nop			; (mov r8, r8)
    dec8:	46bd      	mov	sp, r7
    deca:	b006      	add	sp, #24
    decc:	bd80      	pop	{r7, pc}
    dece:	46c0      	nop			; (mov r8, r8)
    ded0:	0000d2c9 	.word	0x0000d2c9
    ded4:	0000d2ed 	.word	0x0000d2ed
    ded8:	0000e775 	.word	0x0000e775
    dedc:	0000dcbd 	.word	0x0000dcbd

0000dee0 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
    dee0:	b580      	push	{r7, lr}
    dee2:	b086      	sub	sp, #24
    dee4:	af00      	add	r7, sp, #0
    dee6:	6078      	str	r0, [r7, #4]
    dee8:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
    deea:	687b      	ldr	r3, [r7, #4]
    deec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    deee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
    def0:	2300      	movs	r3, #0
    def2:	617b      	str	r3, [r7, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
    def4:	693b      	ldr	r3, [r7, #16]
    def6:	2b00      	cmp	r3, #0
    def8:	d101      	bne.n	defe <prvNotifyQueueSetContainer+0x1e>
    defa:	b672      	cpsid	i
    defc:	e7fe      	b.n	defc <prvNotifyQueueSetContainer+0x1c>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
    defe:	693b      	ldr	r3, [r7, #16]
    df00:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    df02:	693b      	ldr	r3, [r7, #16]
    df04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    df06:	429a      	cmp	r2, r3
    df08:	d301      	bcc.n	df0e <prvNotifyQueueSetContainer+0x2e>
    df0a:	b672      	cpsid	i
    df0c:	e7fe      	b.n	df0c <prvNotifyQueueSetContainer+0x2c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
    df0e:	693b      	ldr	r3, [r7, #16]
    df10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    df12:	693b      	ldr	r3, [r7, #16]
    df14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    df16:	429a      	cmp	r2, r3
    df18:	d22a      	bcs.n	df70 <prvNotifyQueueSetContainer+0x90>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
    df1a:	230f      	movs	r3, #15
    df1c:	18fb      	adds	r3, r7, r3
    df1e:	693a      	ldr	r2, [r7, #16]
    df20:	2145      	movs	r1, #69	; 0x45
    df22:	5c52      	ldrb	r2, [r2, r1]
    df24:	701a      	strb	r2, [r3, #0]

			traceQUEUE_SEND( pxQueueSetContainer );

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
    df26:	683a      	ldr	r2, [r7, #0]
    df28:	1d39      	adds	r1, r7, #4
    df2a:	693b      	ldr	r3, [r7, #16]
    df2c:	0018      	movs	r0, r3
    df2e:	4b13      	ldr	r3, [pc, #76]	; (df7c <prvNotifyQueueSetContainer+0x9c>)
    df30:	4798      	blx	r3
    df32:	0003      	movs	r3, r0
    df34:	617b      	str	r3, [r7, #20]

			if( cTxLock == queueUNLOCKED )
    df36:	230f      	movs	r3, #15
    df38:	18fb      	adds	r3, r7, r3
    df3a:	781b      	ldrb	r3, [r3, #0]
    df3c:	b25b      	sxtb	r3, r3
    df3e:	3301      	adds	r3, #1
    df40:	d10d      	bne.n	df5e <prvNotifyQueueSetContainer+0x7e>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
    df42:	693b      	ldr	r3, [r7, #16]
    df44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    df46:	2b00      	cmp	r3, #0
    df48:	d012      	beq.n	df70 <prvNotifyQueueSetContainer+0x90>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
    df4a:	693b      	ldr	r3, [r7, #16]
    df4c:	3324      	adds	r3, #36	; 0x24
    df4e:	0018      	movs	r0, r3
    df50:	4b0b      	ldr	r3, [pc, #44]	; (df80 <prvNotifyQueueSetContainer+0xa0>)
    df52:	4798      	blx	r3
    df54:	1e03      	subs	r3, r0, #0
    df56:	d00b      	beq.n	df70 <prvNotifyQueueSetContainer+0x90>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
    df58:	2301      	movs	r3, #1
    df5a:	617b      	str	r3, [r7, #20]
    df5c:	e008      	b.n	df70 <prvNotifyQueueSetContainer+0x90>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
    df5e:	230f      	movs	r3, #15
    df60:	18fb      	adds	r3, r7, r3
    df62:	781b      	ldrb	r3, [r3, #0]
    df64:	3301      	adds	r3, #1
    df66:	b2db      	uxtb	r3, r3
    df68:	b259      	sxtb	r1, r3
    df6a:	693b      	ldr	r3, [r7, #16]
    df6c:	2245      	movs	r2, #69	; 0x45
    df6e:	5499      	strb	r1, [r3, r2]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    df70:	697b      	ldr	r3, [r7, #20]
	}
    df72:	0018      	movs	r0, r3
    df74:	46bd      	mov	sp, r7
    df76:	b006      	add	sp, #24
    df78:	bd80      	pop	{r7, pc}
    df7a:	46c0      	nop			; (mov r8, r8)
    df7c:	0000db8d 	.word	0x0000db8d
    df80:	0000e7c9 	.word	0x0000e7c9

0000df84 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
    df84:	b590      	push	{r4, r7, lr}
    df86:	b08d      	sub	sp, #52	; 0x34
    df88:	af04      	add	r7, sp, #16
    df8a:	60f8      	str	r0, [r7, #12]
    df8c:	60b9      	str	r1, [r7, #8]
    df8e:	603b      	str	r3, [r7, #0]
    df90:	1dbb      	adds	r3, r7, #6
    df92:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    df94:	1dbb      	adds	r3, r7, #6
    df96:	881b      	ldrh	r3, [r3, #0]
    df98:	009b      	lsls	r3, r3, #2
    df9a:	0018      	movs	r0, r3
    df9c:	4b1d      	ldr	r3, [pc, #116]	; (e014 <xTaskCreate+0x90>)
    df9e:	4798      	blx	r3
    dfa0:	0003      	movs	r3, r0
    dfa2:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
    dfa4:	697b      	ldr	r3, [r7, #20]
    dfa6:	2b00      	cmp	r3, #0
    dfa8:	d010      	beq.n	dfcc <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
    dfaa:	2050      	movs	r0, #80	; 0x50
    dfac:	4b19      	ldr	r3, [pc, #100]	; (e014 <xTaskCreate+0x90>)
    dfae:	4798      	blx	r3
    dfb0:	0003      	movs	r3, r0
    dfb2:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
    dfb4:	69fb      	ldr	r3, [r7, #28]
    dfb6:	2b00      	cmp	r3, #0
    dfb8:	d003      	beq.n	dfc2 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
    dfba:	69fb      	ldr	r3, [r7, #28]
    dfbc:	697a      	ldr	r2, [r7, #20]
    dfbe:	631a      	str	r2, [r3, #48]	; 0x30
    dfc0:	e006      	b.n	dfd0 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
    dfc2:	697b      	ldr	r3, [r7, #20]
    dfc4:	0018      	movs	r0, r3
    dfc6:	4b14      	ldr	r3, [pc, #80]	; (e018 <xTaskCreate+0x94>)
    dfc8:	4798      	blx	r3
    dfca:	e001      	b.n	dfd0 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
    dfcc:	2300      	movs	r3, #0
    dfce:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
    dfd0:	69fb      	ldr	r3, [r7, #28]
    dfd2:	2b00      	cmp	r3, #0
    dfd4:	d016      	beq.n	e004 <xTaskCreate+0x80>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
    dfd6:	1dbb      	adds	r3, r7, #6
    dfd8:	881a      	ldrh	r2, [r3, #0]
    dfda:	683c      	ldr	r4, [r7, #0]
    dfdc:	68b9      	ldr	r1, [r7, #8]
    dfde:	68f8      	ldr	r0, [r7, #12]
    dfe0:	2300      	movs	r3, #0
    dfe2:	9303      	str	r3, [sp, #12]
    dfe4:	69fb      	ldr	r3, [r7, #28]
    dfe6:	9302      	str	r3, [sp, #8]
    dfe8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    dfea:	9301      	str	r3, [sp, #4]
    dfec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    dfee:	9300      	str	r3, [sp, #0]
    dff0:	0023      	movs	r3, r4
    dff2:	4c0a      	ldr	r4, [pc, #40]	; (e01c <xTaskCreate+0x98>)
    dff4:	47a0      	blx	r4
			prvAddNewTaskToReadyList( pxNewTCB );
    dff6:	69fb      	ldr	r3, [r7, #28]
    dff8:	0018      	movs	r0, r3
    dffa:	4b09      	ldr	r3, [pc, #36]	; (e020 <xTaskCreate+0x9c>)
    dffc:	4798      	blx	r3
			xReturn = pdPASS;
    dffe:	2301      	movs	r3, #1
    e000:	61bb      	str	r3, [r7, #24]
    e002:	e002      	b.n	e00a <xTaskCreate+0x86>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    e004:	2301      	movs	r3, #1
    e006:	425b      	negs	r3, r3
    e008:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
    e00a:	69bb      	ldr	r3, [r7, #24]
	}
    e00c:	0018      	movs	r0, r3
    e00e:	46bd      	mov	sp, r7
    e010:	b009      	add	sp, #36	; 0x24
    e012:	bd90      	pop	{r4, r7, pc}
    e014:	0000d3dd 	.word	0x0000d3dd
    e018:	0000d47d 	.word	0x0000d47d
    e01c:	0000e025 	.word	0x0000e025
    e020:	0000e121 	.word	0x0000e121

0000e024 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    e024:	b580      	push	{r7, lr}
    e026:	b086      	sub	sp, #24
    e028:	af00      	add	r7, sp, #0
    e02a:	60f8      	str	r0, [r7, #12]
    e02c:	60b9      	str	r1, [r7, #8]
    e02e:	607a      	str	r2, [r7, #4]
    e030:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    e032:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e034:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    e036:	687b      	ldr	r3, [r7, #4]
    e038:	4936      	ldr	r1, [pc, #216]	; (e114 <prvInitialiseNewTask+0xf0>)
    e03a:	468c      	mov	ip, r1
    e03c:	4463      	add	r3, ip
    e03e:	009b      	lsls	r3, r3, #2
    e040:	18d3      	adds	r3, r2, r3
    e042:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    e044:	693b      	ldr	r3, [r7, #16]
    e046:	2207      	movs	r2, #7
    e048:	4393      	bics	r3, r2
    e04a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
    e04c:	693b      	ldr	r3, [r7, #16]
    e04e:	2207      	movs	r2, #7
    e050:	4013      	ands	r3, r2
    e052:	d001      	beq.n	e058 <prvInitialiseNewTask+0x34>
    e054:	b672      	cpsid	i
    e056:	e7fe      	b.n	e056 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    e058:	2300      	movs	r3, #0
    e05a:	617b      	str	r3, [r7, #20]
    e05c:	e013      	b.n	e086 <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
    e05e:	68ba      	ldr	r2, [r7, #8]
    e060:	697b      	ldr	r3, [r7, #20]
    e062:	18d3      	adds	r3, r2, r3
    e064:	7818      	ldrb	r0, [r3, #0]
    e066:	6aba      	ldr	r2, [r7, #40]	; 0x28
    e068:	2134      	movs	r1, #52	; 0x34
    e06a:	697b      	ldr	r3, [r7, #20]
    e06c:	18d3      	adds	r3, r2, r3
    e06e:	185b      	adds	r3, r3, r1
    e070:	1c02      	adds	r2, r0, #0
    e072:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    e074:	68ba      	ldr	r2, [r7, #8]
    e076:	697b      	ldr	r3, [r7, #20]
    e078:	18d3      	adds	r3, r2, r3
    e07a:	781b      	ldrb	r3, [r3, #0]
    e07c:	2b00      	cmp	r3, #0
    e07e:	d006      	beq.n	e08e <prvInitialiseNewTask+0x6a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    e080:	697b      	ldr	r3, [r7, #20]
    e082:	3301      	adds	r3, #1
    e084:	617b      	str	r3, [r7, #20]
    e086:	697b      	ldr	r3, [r7, #20]
    e088:	2b0b      	cmp	r3, #11
    e08a:	d9e8      	bls.n	e05e <prvInitialiseNewTask+0x3a>
    e08c:	e000      	b.n	e090 <prvInitialiseNewTask+0x6c>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    e08e:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    e090:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e092:	223f      	movs	r2, #63	; 0x3f
    e094:	2100      	movs	r1, #0
    e096:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    e098:	6a3b      	ldr	r3, [r7, #32]
    e09a:	2b04      	cmp	r3, #4
    e09c:	d901      	bls.n	e0a2 <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    e09e:	2304      	movs	r3, #4
    e0a0:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
    e0a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0a4:	6a3a      	ldr	r2, [r7, #32]
    e0a6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
    e0a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0aa:	6a3a      	ldr	r2, [r7, #32]
    e0ac:	641a      	str	r2, [r3, #64]	; 0x40
		pxNewTCB->uxMutexesHeld = 0;
    e0ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0b0:	2200      	movs	r2, #0
    e0b2:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
    e0b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0b6:	3304      	adds	r3, #4
    e0b8:	0018      	movs	r0, r3
    e0ba:	4b17      	ldr	r3, [pc, #92]	; (e118 <prvInitialiseNewTask+0xf4>)
    e0bc:	4798      	blx	r3
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
    e0be:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0c0:	3318      	adds	r3, #24
    e0c2:	0018      	movs	r0, r3
    e0c4:	4b14      	ldr	r3, [pc, #80]	; (e118 <prvInitialiseNewTask+0xf4>)
    e0c6:	4798      	blx	r3

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
    e0c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
    e0cc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    e0ce:	6a3b      	ldr	r3, [r7, #32]
    e0d0:	2205      	movs	r2, #5
    e0d2:	1ad2      	subs	r2, r2, r3
    e0d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0d6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
    e0d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0da:	6aba      	ldr	r2, [r7, #40]	; 0x28
    e0dc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
    e0de:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0e0:	2200      	movs	r2, #0
    e0e2:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
    e0e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0e6:	224c      	movs	r2, #76	; 0x4c
    e0e8:	2100      	movs	r1, #0
    e0ea:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    e0ec:	683a      	ldr	r2, [r7, #0]
    e0ee:	68f9      	ldr	r1, [r7, #12]
    e0f0:	693b      	ldr	r3, [r7, #16]
    e0f2:	0018      	movs	r0, r3
    e0f4:	4b09      	ldr	r3, [pc, #36]	; (e11c <prvInitialiseNewTask+0xf8>)
    e0f6:	4798      	blx	r3
    e0f8:	0002      	movs	r2, r0
    e0fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
    e0fc:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
    e0fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e100:	2b00      	cmp	r3, #0
    e102:	d002      	beq.n	e10a <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    e104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    e106:	6aba      	ldr	r2, [r7, #40]	; 0x28
    e108:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    e10a:	46c0      	nop			; (mov r8, r8)
    e10c:	46bd      	mov	sp, r7
    e10e:	b006      	add	sp, #24
    e110:	bd80      	pop	{r7, pc}
    e112:	46c0      	nop			; (mov r8, r8)
    e114:	3fffffff 	.word	0x3fffffff
    e118:	0000d085 	.word	0x0000d085
    e11c:	0000d19d 	.word	0x0000d19d

0000e120 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
    e120:	b580      	push	{r7, lr}
    e122:	b082      	sub	sp, #8
    e124:	af00      	add	r7, sp, #0
    e126:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
    e128:	4b29      	ldr	r3, [pc, #164]	; (e1d0 <prvAddNewTaskToReadyList+0xb0>)
    e12a:	4798      	blx	r3
	{
		uxCurrentNumberOfTasks++;
    e12c:	4b29      	ldr	r3, [pc, #164]	; (e1d4 <prvAddNewTaskToReadyList+0xb4>)
    e12e:	681b      	ldr	r3, [r3, #0]
    e130:	1c5a      	adds	r2, r3, #1
    e132:	4b28      	ldr	r3, [pc, #160]	; (e1d4 <prvAddNewTaskToReadyList+0xb4>)
    e134:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
    e136:	4b28      	ldr	r3, [pc, #160]	; (e1d8 <prvAddNewTaskToReadyList+0xb8>)
    e138:	681b      	ldr	r3, [r3, #0]
    e13a:	2b00      	cmp	r3, #0
    e13c:	d109      	bne.n	e152 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
    e13e:	4b26      	ldr	r3, [pc, #152]	; (e1d8 <prvAddNewTaskToReadyList+0xb8>)
    e140:	687a      	ldr	r2, [r7, #4]
    e142:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    e144:	4b23      	ldr	r3, [pc, #140]	; (e1d4 <prvAddNewTaskToReadyList+0xb4>)
    e146:	681b      	ldr	r3, [r3, #0]
    e148:	2b01      	cmp	r3, #1
    e14a:	d110      	bne.n	e16e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
    e14c:	4b23      	ldr	r3, [pc, #140]	; (e1dc <prvAddNewTaskToReadyList+0xbc>)
    e14e:	4798      	blx	r3
    e150:	e00d      	b.n	e16e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
    e152:	4b23      	ldr	r3, [pc, #140]	; (e1e0 <prvAddNewTaskToReadyList+0xc0>)
    e154:	681b      	ldr	r3, [r3, #0]
    e156:	2b00      	cmp	r3, #0
    e158:	d109      	bne.n	e16e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
    e15a:	4b1f      	ldr	r3, [pc, #124]	; (e1d8 <prvAddNewTaskToReadyList+0xb8>)
    e15c:	681b      	ldr	r3, [r3, #0]
    e15e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e160:	687b      	ldr	r3, [r7, #4]
    e162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    e164:	429a      	cmp	r2, r3
    e166:	d802      	bhi.n	e16e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
    e168:	4b1b      	ldr	r3, [pc, #108]	; (e1d8 <prvAddNewTaskToReadyList+0xb8>)
    e16a:	687a      	ldr	r2, [r7, #4]
    e16c:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
    e16e:	4b1d      	ldr	r3, [pc, #116]	; (e1e4 <prvAddNewTaskToReadyList+0xc4>)
    e170:	681b      	ldr	r3, [r3, #0]
    e172:	1c5a      	adds	r2, r3, #1
    e174:	4b1b      	ldr	r3, [pc, #108]	; (e1e4 <prvAddNewTaskToReadyList+0xc4>)
    e176:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
    e178:	687b      	ldr	r3, [r7, #4]
    e17a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e17c:	4b1a      	ldr	r3, [pc, #104]	; (e1e8 <prvAddNewTaskToReadyList+0xc8>)
    e17e:	681b      	ldr	r3, [r3, #0]
    e180:	429a      	cmp	r2, r3
    e182:	d903      	bls.n	e18c <prvAddNewTaskToReadyList+0x6c>
    e184:	687b      	ldr	r3, [r7, #4]
    e186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e188:	4b17      	ldr	r3, [pc, #92]	; (e1e8 <prvAddNewTaskToReadyList+0xc8>)
    e18a:	601a      	str	r2, [r3, #0]
    e18c:	687b      	ldr	r3, [r7, #4]
    e18e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e190:	0013      	movs	r3, r2
    e192:	009b      	lsls	r3, r3, #2
    e194:	189b      	adds	r3, r3, r2
    e196:	009b      	lsls	r3, r3, #2
    e198:	4a14      	ldr	r2, [pc, #80]	; (e1ec <prvAddNewTaskToReadyList+0xcc>)
    e19a:	189a      	adds	r2, r3, r2
    e19c:	687b      	ldr	r3, [r7, #4]
    e19e:	3304      	adds	r3, #4
    e1a0:	0019      	movs	r1, r3
    e1a2:	0010      	movs	r0, r2
    e1a4:	4b12      	ldr	r3, [pc, #72]	; (e1f0 <prvAddNewTaskToReadyList+0xd0>)
    e1a6:	4798      	blx	r3

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
    e1a8:	4b12      	ldr	r3, [pc, #72]	; (e1f4 <prvAddNewTaskToReadyList+0xd4>)
    e1aa:	4798      	blx	r3

	if( xSchedulerRunning != pdFALSE )
    e1ac:	4b0c      	ldr	r3, [pc, #48]	; (e1e0 <prvAddNewTaskToReadyList+0xc0>)
    e1ae:	681b      	ldr	r3, [r3, #0]
    e1b0:	2b00      	cmp	r3, #0
    e1b2:	d008      	beq.n	e1c6 <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
    e1b4:	4b08      	ldr	r3, [pc, #32]	; (e1d8 <prvAddNewTaskToReadyList+0xb8>)
    e1b6:	681b      	ldr	r3, [r3, #0]
    e1b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e1ba:	687b      	ldr	r3, [r7, #4]
    e1bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    e1be:	429a      	cmp	r2, r3
    e1c0:	d201      	bcs.n	e1c6 <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
    e1c2:	4b0d      	ldr	r3, [pc, #52]	; (e1f8 <prvAddNewTaskToReadyList+0xd8>)
    e1c4:	4798      	blx	r3
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
    e1c6:	46c0      	nop			; (mov r8, r8)
    e1c8:	46bd      	mov	sp, r7
    e1ca:	b002      	add	sp, #8
    e1cc:	bd80      	pop	{r7, pc}
    e1ce:	46c0      	nop			; (mov r8, r8)
    e1d0:	0000d2c9 	.word	0x0000d2c9
    e1d4:	20003e34 	.word	0x20003e34
    e1d8:	20003d5c 	.word	0x20003d5c
    e1dc:	0000e995 	.word	0x0000e995
    e1e0:	20003e40 	.word	0x20003e40
    e1e4:	20003e50 	.word	0x20003e50
    e1e8:	20003e3c 	.word	0x20003e3c
    e1ec:	20003d60 	.word	0x20003d60
    e1f0:	0000d09d 	.word	0x0000d09d
    e1f4:	0000d2ed 	.word	0x0000d2ed
    e1f8:	0000d2a9 	.word	0x0000d2a9

0000e1fc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
    e1fc:	b580      	push	{r7, lr}
    e1fe:	b086      	sub	sp, #24
    e200:	af00      	add	r7, sp, #0
    e202:	6078      	str	r0, [r7, #4]
    e204:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
    e206:	2300      	movs	r3, #0
    e208:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
    e20a:	687b      	ldr	r3, [r7, #4]
    e20c:	2b00      	cmp	r3, #0
    e20e:	d101      	bne.n	e214 <vTaskDelayUntil+0x18>
    e210:	b672      	cpsid	i
    e212:	e7fe      	b.n	e212 <vTaskDelayUntil+0x16>
		configASSERT( ( xTimeIncrement > 0U ) );
    e214:	683b      	ldr	r3, [r7, #0]
    e216:	2b00      	cmp	r3, #0
    e218:	d101      	bne.n	e21e <vTaskDelayUntil+0x22>
    e21a:	b672      	cpsid	i
    e21c:	e7fe      	b.n	e21c <vTaskDelayUntil+0x20>
		configASSERT( uxSchedulerSuspended == 0 );
    e21e:	4b23      	ldr	r3, [pc, #140]	; (e2ac <vTaskDelayUntil+0xb0>)
    e220:	681b      	ldr	r3, [r3, #0]
    e222:	2b00      	cmp	r3, #0
    e224:	d001      	beq.n	e22a <vTaskDelayUntil+0x2e>
    e226:	b672      	cpsid	i
    e228:	e7fe      	b.n	e228 <vTaskDelayUntil+0x2c>

		vTaskSuspendAll();
    e22a:	4b21      	ldr	r3, [pc, #132]	; (e2b0 <vTaskDelayUntil+0xb4>)
    e22c:	4798      	blx	r3
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    e22e:	4b21      	ldr	r3, [pc, #132]	; (e2b4 <vTaskDelayUntil+0xb8>)
    e230:	681b      	ldr	r3, [r3, #0]
    e232:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    e234:	687b      	ldr	r3, [r7, #4]
    e236:	681a      	ldr	r2, [r3, #0]
    e238:	683b      	ldr	r3, [r7, #0]
    e23a:	18d3      	adds	r3, r2, r3
    e23c:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
    e23e:	687b      	ldr	r3, [r7, #4]
    e240:	681a      	ldr	r2, [r3, #0]
    e242:	693b      	ldr	r3, [r7, #16]
    e244:	429a      	cmp	r2, r3
    e246:	d90b      	bls.n	e260 <vTaskDelayUntil+0x64>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
    e248:	687b      	ldr	r3, [r7, #4]
    e24a:	681a      	ldr	r2, [r3, #0]
    e24c:	68fb      	ldr	r3, [r7, #12]
    e24e:	429a      	cmp	r2, r3
    e250:	d911      	bls.n	e276 <vTaskDelayUntil+0x7a>
    e252:	68fa      	ldr	r2, [r7, #12]
    e254:	693b      	ldr	r3, [r7, #16]
    e256:	429a      	cmp	r2, r3
    e258:	d90d      	bls.n	e276 <vTaskDelayUntil+0x7a>
				{
					xShouldDelay = pdTRUE;
    e25a:	2301      	movs	r3, #1
    e25c:	617b      	str	r3, [r7, #20]
    e25e:	e00a      	b.n	e276 <vTaskDelayUntil+0x7a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
    e260:	687b      	ldr	r3, [r7, #4]
    e262:	681a      	ldr	r2, [r3, #0]
    e264:	68fb      	ldr	r3, [r7, #12]
    e266:	429a      	cmp	r2, r3
    e268:	d803      	bhi.n	e272 <vTaskDelayUntil+0x76>
    e26a:	68fa      	ldr	r2, [r7, #12]
    e26c:	693b      	ldr	r3, [r7, #16]
    e26e:	429a      	cmp	r2, r3
    e270:	d901      	bls.n	e276 <vTaskDelayUntil+0x7a>
				{
					xShouldDelay = pdTRUE;
    e272:	2301      	movs	r3, #1
    e274:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    e276:	687b      	ldr	r3, [r7, #4]
    e278:	68fa      	ldr	r2, [r7, #12]
    e27a:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
    e27c:	697b      	ldr	r3, [r7, #20]
    e27e:	2b00      	cmp	r3, #0
    e280:	d006      	beq.n	e290 <vTaskDelayUntil+0x94>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
    e282:	68fa      	ldr	r2, [r7, #12]
    e284:	693b      	ldr	r3, [r7, #16]
    e286:	1ad3      	subs	r3, r2, r3
    e288:	2100      	movs	r1, #0
    e28a:	0018      	movs	r0, r3
    e28c:	4b0a      	ldr	r3, [pc, #40]	; (e2b8 <vTaskDelayUntil+0xbc>)
    e28e:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    e290:	4b0a      	ldr	r3, [pc, #40]	; (e2bc <vTaskDelayUntil+0xc0>)
    e292:	4798      	blx	r3
    e294:	0003      	movs	r3, r0
    e296:	60bb      	str	r3, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    e298:	68bb      	ldr	r3, [r7, #8]
    e29a:	2b00      	cmp	r3, #0
    e29c:	d101      	bne.n	e2a2 <vTaskDelayUntil+0xa6>
		{
			portYIELD_WITHIN_API();
    e29e:	4b08      	ldr	r3, [pc, #32]	; (e2c0 <vTaskDelayUntil+0xc4>)
    e2a0:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    e2a2:	46c0      	nop			; (mov r8, r8)
    e2a4:	46bd      	mov	sp, r7
    e2a6:	b006      	add	sp, #24
    e2a8:	bd80      	pop	{r7, pc}
    e2aa:	46c0      	nop			; (mov r8, r8)
    e2ac:	20003e5c 	.word	0x20003e5c
    e2b0:	0000e3a9 	.word	0x0000e3a9
    e2b4:	20003e38 	.word	0x20003e38
    e2b8:	0000ecfd 	.word	0x0000ecfd
    e2bc:	0000e3c1 	.word	0x0000e3c1
    e2c0:	0000d2a9 	.word	0x0000d2a9

0000e2c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    e2c4:	b580      	push	{r7, lr}
    e2c6:	b084      	sub	sp, #16
    e2c8:	af00      	add	r7, sp, #0
    e2ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
    e2cc:	2300      	movs	r3, #0
    e2ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    e2d0:	687b      	ldr	r3, [r7, #4]
    e2d2:	2b00      	cmp	r3, #0
    e2d4:	d010      	beq.n	e2f8 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
    e2d6:	4b0d      	ldr	r3, [pc, #52]	; (e30c <vTaskDelay+0x48>)
    e2d8:	681b      	ldr	r3, [r3, #0]
    e2da:	2b00      	cmp	r3, #0
    e2dc:	d001      	beq.n	e2e2 <vTaskDelay+0x1e>
    e2de:	b672      	cpsid	i
    e2e0:	e7fe      	b.n	e2e0 <vTaskDelay+0x1c>
			vTaskSuspendAll();
    e2e2:	4b0b      	ldr	r3, [pc, #44]	; (e310 <vTaskDelay+0x4c>)
    e2e4:	4798      	blx	r3
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
    e2e6:	687b      	ldr	r3, [r7, #4]
    e2e8:	2100      	movs	r1, #0
    e2ea:	0018      	movs	r0, r3
    e2ec:	4b09      	ldr	r3, [pc, #36]	; (e314 <vTaskDelay+0x50>)
    e2ee:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
    e2f0:	4b09      	ldr	r3, [pc, #36]	; (e318 <vTaskDelay+0x54>)
    e2f2:	4798      	blx	r3
    e2f4:	0003      	movs	r3, r0
    e2f6:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    e2f8:	68fb      	ldr	r3, [r7, #12]
    e2fa:	2b00      	cmp	r3, #0
    e2fc:	d101      	bne.n	e302 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
    e2fe:	4b07      	ldr	r3, [pc, #28]	; (e31c <vTaskDelay+0x58>)
    e300:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    e302:	46c0      	nop			; (mov r8, r8)
    e304:	46bd      	mov	sp, r7
    e306:	b004      	add	sp, #16
    e308:	bd80      	pop	{r7, pc}
    e30a:	46c0      	nop			; (mov r8, r8)
    e30c:	20003e5c 	.word	0x20003e5c
    e310:	0000e3a9 	.word	0x0000e3a9
    e314:	0000ecfd 	.word	0x0000ecfd
    e318:	0000e3c1 	.word	0x0000e3c1
    e31c:	0000d2a9 	.word	0x0000d2a9

0000e320 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    e320:	b590      	push	{r4, r7, lr}
    e322:	b085      	sub	sp, #20
    e324:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
    e326:	2380      	movs	r3, #128	; 0x80
    e328:	009a      	lsls	r2, r3, #2
    e32a:	4916      	ldr	r1, [pc, #88]	; (e384 <vTaskStartScheduler+0x64>)
    e32c:	4816      	ldr	r0, [pc, #88]	; (e388 <vTaskStartScheduler+0x68>)
    e32e:	4b17      	ldr	r3, [pc, #92]	; (e38c <vTaskStartScheduler+0x6c>)
    e330:	9301      	str	r3, [sp, #4]
    e332:	2300      	movs	r3, #0
    e334:	9300      	str	r3, [sp, #0]
    e336:	2300      	movs	r3, #0
    e338:	4c15      	ldr	r4, [pc, #84]	; (e390 <vTaskStartScheduler+0x70>)
    e33a:	47a0      	blx	r4
    e33c:	0003      	movs	r3, r0
    e33e:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    e340:	687b      	ldr	r3, [r7, #4]
    e342:	2b01      	cmp	r3, #1
    e344:	d103      	bne.n	e34e <vTaskStartScheduler+0x2e>
		{
			xReturn = xTimerCreateTimerTask();
    e346:	4b13      	ldr	r3, [pc, #76]	; (e394 <vTaskStartScheduler+0x74>)
    e348:	4798      	blx	r3
    e34a:	0003      	movs	r3, r0
    e34c:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    e34e:	687b      	ldr	r3, [r7, #4]
    e350:	2b01      	cmp	r3, #1
    e352:	d10d      	bne.n	e370 <vTaskStartScheduler+0x50>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
    e354:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
    e356:	4b10      	ldr	r3, [pc, #64]	; (e398 <vTaskStartScheduler+0x78>)
    e358:	2201      	movs	r2, #1
    e35a:	4252      	negs	r2, r2
    e35c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
    e35e:	4b0f      	ldr	r3, [pc, #60]	; (e39c <vTaskStartScheduler+0x7c>)
    e360:	2201      	movs	r2, #1
    e362:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
    e364:	4b0e      	ldr	r3, [pc, #56]	; (e3a0 <vTaskStartScheduler+0x80>)
    e366:	2200      	movs	r2, #0
    e368:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    e36a:	4b0e      	ldr	r3, [pc, #56]	; (e3a4 <vTaskStartScheduler+0x84>)
    e36c:	4798      	blx	r3
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
    e36e:	e004      	b.n	e37a <vTaskStartScheduler+0x5a>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
    e370:	687b      	ldr	r3, [r7, #4]
    e372:	3301      	adds	r3, #1
    e374:	d101      	bne.n	e37a <vTaskStartScheduler+0x5a>
    e376:	b672      	cpsid	i
    e378:	e7fe      	b.n	e378 <vTaskStartScheduler+0x58>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
    e37a:	46c0      	nop			; (mov r8, r8)
    e37c:	46bd      	mov	sp, r7
    e37e:	b003      	add	sp, #12
    e380:	bd90      	pop	{r4, r7, pc}
    e382:	46c0      	nop			; (mov r8, r8)
    e384:	00013e3c 	.word	0x00013e3c
    e388:	0000e979 	.word	0x0000e979
    e38c:	20003e58 	.word	0x20003e58
    e390:	0000df85 	.word	0x0000df85
    e394:	0000edb1 	.word	0x0000edb1
    e398:	20003e54 	.word	0x20003e54
    e39c:	20003e40 	.word	0x20003e40
    e3a0:	20003e38 	.word	0x20003e38
    e3a4:	0000d259 	.word	0x0000d259

0000e3a8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    e3a8:	b580      	push	{r7, lr}
    e3aa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    e3ac:	4b03      	ldr	r3, [pc, #12]	; (e3bc <vTaskSuspendAll+0x14>)
    e3ae:	681b      	ldr	r3, [r3, #0]
    e3b0:	1c5a      	adds	r2, r3, #1
    e3b2:	4b02      	ldr	r3, [pc, #8]	; (e3bc <vTaskSuspendAll+0x14>)
    e3b4:	601a      	str	r2, [r3, #0]
}
    e3b6:	46c0      	nop			; (mov r8, r8)
    e3b8:	46bd      	mov	sp, r7
    e3ba:	bd80      	pop	{r7, pc}
    e3bc:	20003e5c 	.word	0x20003e5c

0000e3c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    e3c0:	b580      	push	{r7, lr}
    e3c2:	b084      	sub	sp, #16
    e3c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
    e3c6:	2300      	movs	r3, #0
    e3c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
    e3ca:	2300      	movs	r3, #0
    e3cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
    e3ce:	4b3a      	ldr	r3, [pc, #232]	; (e4b8 <xTaskResumeAll+0xf8>)
    e3d0:	681b      	ldr	r3, [r3, #0]
    e3d2:	2b00      	cmp	r3, #0
    e3d4:	d101      	bne.n	e3da <xTaskResumeAll+0x1a>
    e3d6:	b672      	cpsid	i
    e3d8:	e7fe      	b.n	e3d8 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    e3da:	4b38      	ldr	r3, [pc, #224]	; (e4bc <xTaskResumeAll+0xfc>)
    e3dc:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
    e3de:	4b36      	ldr	r3, [pc, #216]	; (e4b8 <xTaskResumeAll+0xf8>)
    e3e0:	681b      	ldr	r3, [r3, #0]
    e3e2:	1e5a      	subs	r2, r3, #1
    e3e4:	4b34      	ldr	r3, [pc, #208]	; (e4b8 <xTaskResumeAll+0xf8>)
    e3e6:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    e3e8:	4b33      	ldr	r3, [pc, #204]	; (e4b8 <xTaskResumeAll+0xf8>)
    e3ea:	681b      	ldr	r3, [r3, #0]
    e3ec:	2b00      	cmp	r3, #0
    e3ee:	d15b      	bne.n	e4a8 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    e3f0:	4b33      	ldr	r3, [pc, #204]	; (e4c0 <xTaskResumeAll+0x100>)
    e3f2:	681b      	ldr	r3, [r3, #0]
    e3f4:	2b00      	cmp	r3, #0
    e3f6:	d057      	beq.n	e4a8 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    e3f8:	e02f      	b.n	e45a <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    e3fa:	4b32      	ldr	r3, [pc, #200]	; (e4c4 <xTaskResumeAll+0x104>)
    e3fc:	68db      	ldr	r3, [r3, #12]
    e3fe:	68db      	ldr	r3, [r3, #12]
    e400:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    e402:	68fb      	ldr	r3, [r7, #12]
    e404:	3318      	adds	r3, #24
    e406:	0018      	movs	r0, r3
    e408:	4b2f      	ldr	r3, [pc, #188]	; (e4c8 <xTaskResumeAll+0x108>)
    e40a:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    e40c:	68fb      	ldr	r3, [r7, #12]
    e40e:	3304      	adds	r3, #4
    e410:	0018      	movs	r0, r3
    e412:	4b2d      	ldr	r3, [pc, #180]	; (e4c8 <xTaskResumeAll+0x108>)
    e414:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
    e416:	68fb      	ldr	r3, [r7, #12]
    e418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e41a:	4b2c      	ldr	r3, [pc, #176]	; (e4cc <xTaskResumeAll+0x10c>)
    e41c:	681b      	ldr	r3, [r3, #0]
    e41e:	429a      	cmp	r2, r3
    e420:	d903      	bls.n	e42a <xTaskResumeAll+0x6a>
    e422:	68fb      	ldr	r3, [r7, #12]
    e424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e426:	4b29      	ldr	r3, [pc, #164]	; (e4cc <xTaskResumeAll+0x10c>)
    e428:	601a      	str	r2, [r3, #0]
    e42a:	68fb      	ldr	r3, [r7, #12]
    e42c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e42e:	0013      	movs	r3, r2
    e430:	009b      	lsls	r3, r3, #2
    e432:	189b      	adds	r3, r3, r2
    e434:	009b      	lsls	r3, r3, #2
    e436:	4a26      	ldr	r2, [pc, #152]	; (e4d0 <xTaskResumeAll+0x110>)
    e438:	189a      	adds	r2, r3, r2
    e43a:	68fb      	ldr	r3, [r7, #12]
    e43c:	3304      	adds	r3, #4
    e43e:	0019      	movs	r1, r3
    e440:	0010      	movs	r0, r2
    e442:	4b24      	ldr	r3, [pc, #144]	; (e4d4 <xTaskResumeAll+0x114>)
    e444:	4798      	blx	r3

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    e446:	68fb      	ldr	r3, [r7, #12]
    e448:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e44a:	4b23      	ldr	r3, [pc, #140]	; (e4d8 <xTaskResumeAll+0x118>)
    e44c:	681b      	ldr	r3, [r3, #0]
    e44e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    e450:	429a      	cmp	r2, r3
    e452:	d302      	bcc.n	e45a <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
    e454:	4b21      	ldr	r3, [pc, #132]	; (e4dc <xTaskResumeAll+0x11c>)
    e456:	2201      	movs	r2, #1
    e458:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    e45a:	4b1a      	ldr	r3, [pc, #104]	; (e4c4 <xTaskResumeAll+0x104>)
    e45c:	681b      	ldr	r3, [r3, #0]
    e45e:	2b00      	cmp	r3, #0
    e460:	d1cb      	bne.n	e3fa <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
    e462:	68fb      	ldr	r3, [r7, #12]
    e464:	2b00      	cmp	r3, #0
    e466:	d001      	beq.n	e46c <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
    e468:	4b1d      	ldr	r3, [pc, #116]	; (e4e0 <xTaskResumeAll+0x120>)
    e46a:	4798      	blx	r3
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
    e46c:	4b1d      	ldr	r3, [pc, #116]	; (e4e4 <xTaskResumeAll+0x124>)
    e46e:	681b      	ldr	r3, [r3, #0]
    e470:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
    e472:	687b      	ldr	r3, [r7, #4]
    e474:	2b00      	cmp	r3, #0
    e476:	d00f      	beq.n	e498 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
    e478:	4b1b      	ldr	r3, [pc, #108]	; (e4e8 <xTaskResumeAll+0x128>)
    e47a:	4798      	blx	r3
    e47c:	1e03      	subs	r3, r0, #0
    e47e:	d002      	beq.n	e486 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
    e480:	4b16      	ldr	r3, [pc, #88]	; (e4dc <xTaskResumeAll+0x11c>)
    e482:	2201      	movs	r2, #1
    e484:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
    e486:	687b      	ldr	r3, [r7, #4]
    e488:	3b01      	subs	r3, #1
    e48a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
    e48c:	687b      	ldr	r3, [r7, #4]
    e48e:	2b00      	cmp	r3, #0
    e490:	d1f2      	bne.n	e478 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
    e492:	4b14      	ldr	r3, [pc, #80]	; (e4e4 <xTaskResumeAll+0x124>)
    e494:	2200      	movs	r2, #0
    e496:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
    e498:	4b10      	ldr	r3, [pc, #64]	; (e4dc <xTaskResumeAll+0x11c>)
    e49a:	681b      	ldr	r3, [r3, #0]
    e49c:	2b00      	cmp	r3, #0
    e49e:	d003      	beq.n	e4a8 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    e4a0:	2301      	movs	r3, #1
    e4a2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    e4a4:	4b11      	ldr	r3, [pc, #68]	; (e4ec <xTaskResumeAll+0x12c>)
    e4a6:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    e4a8:	4b11      	ldr	r3, [pc, #68]	; (e4f0 <xTaskResumeAll+0x130>)
    e4aa:	4798      	blx	r3

	return xAlreadyYielded;
    e4ac:	68bb      	ldr	r3, [r7, #8]
}
    e4ae:	0018      	movs	r0, r3
    e4b0:	46bd      	mov	sp, r7
    e4b2:	b004      	add	sp, #16
    e4b4:	bd80      	pop	{r7, pc}
    e4b6:	46c0      	nop			; (mov r8, r8)
    e4b8:	20003e5c 	.word	0x20003e5c
    e4bc:	0000d2c9 	.word	0x0000d2c9
    e4c0:	20003e34 	.word	0x20003e34
    e4c4:	20003df4 	.word	0x20003df4
    e4c8:	0000d14d 	.word	0x0000d14d
    e4cc:	20003e3c 	.word	0x20003e3c
    e4d0:	20003d60 	.word	0x20003d60
    e4d4:	0000d09d 	.word	0x0000d09d
    e4d8:	20003d5c 	.word	0x20003d5c
    e4dc:	20003e48 	.word	0x20003e48
    e4e0:	0000ead5 	.word	0x0000ead5
    e4e4:	20003e44 	.word	0x20003e44
    e4e8:	0000e511 	.word	0x0000e511
    e4ec:	0000d2a9 	.word	0x0000d2a9
    e4f0:	0000d2ed 	.word	0x0000d2ed

0000e4f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    e4f4:	b580      	push	{r7, lr}
    e4f6:	b082      	sub	sp, #8
    e4f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    e4fa:	4b04      	ldr	r3, [pc, #16]	; (e50c <xTaskGetTickCount+0x18>)
    e4fc:	681b      	ldr	r3, [r3, #0]
    e4fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    e500:	687b      	ldr	r3, [r7, #4]
}
    e502:	0018      	movs	r0, r3
    e504:	46bd      	mov	sp, r7
    e506:	b002      	add	sp, #8
    e508:	bd80      	pop	{r7, pc}
    e50a:	46c0      	nop			; (mov r8, r8)
    e50c:	20003e38 	.word	0x20003e38

0000e510 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    e510:	b580      	push	{r7, lr}
    e512:	b086      	sub	sp, #24
    e514:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    e516:	2300      	movs	r3, #0
    e518:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    e51a:	4b45      	ldr	r3, [pc, #276]	; (e630 <xTaskIncrementTick+0x120>)
    e51c:	681b      	ldr	r3, [r3, #0]
    e51e:	2b00      	cmp	r3, #0
    e520:	d000      	beq.n	e524 <xTaskIncrementTick+0x14>
    e522:	e075      	b.n	e610 <xTaskIncrementTick+0x100>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
    e524:	4b43      	ldr	r3, [pc, #268]	; (e634 <xTaskIncrementTick+0x124>)
    e526:	681b      	ldr	r3, [r3, #0]
    e528:	3301      	adds	r3, #1
    e52a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
    e52c:	4b41      	ldr	r3, [pc, #260]	; (e634 <xTaskIncrementTick+0x124>)
    e52e:	693a      	ldr	r2, [r7, #16]
    e530:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
    e532:	693b      	ldr	r3, [r7, #16]
    e534:	2b00      	cmp	r3, #0
    e536:	d117      	bne.n	e568 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
    e538:	4b3f      	ldr	r3, [pc, #252]	; (e638 <xTaskIncrementTick+0x128>)
    e53a:	681b      	ldr	r3, [r3, #0]
    e53c:	681b      	ldr	r3, [r3, #0]
    e53e:	2b00      	cmp	r3, #0
    e540:	d001      	beq.n	e546 <xTaskIncrementTick+0x36>
    e542:	b672      	cpsid	i
    e544:	e7fe      	b.n	e544 <xTaskIncrementTick+0x34>
    e546:	4b3c      	ldr	r3, [pc, #240]	; (e638 <xTaskIncrementTick+0x128>)
    e548:	681b      	ldr	r3, [r3, #0]
    e54a:	60fb      	str	r3, [r7, #12]
    e54c:	4b3b      	ldr	r3, [pc, #236]	; (e63c <xTaskIncrementTick+0x12c>)
    e54e:	681a      	ldr	r2, [r3, #0]
    e550:	4b39      	ldr	r3, [pc, #228]	; (e638 <xTaskIncrementTick+0x128>)
    e552:	601a      	str	r2, [r3, #0]
    e554:	4b39      	ldr	r3, [pc, #228]	; (e63c <xTaskIncrementTick+0x12c>)
    e556:	68fa      	ldr	r2, [r7, #12]
    e558:	601a      	str	r2, [r3, #0]
    e55a:	4b39      	ldr	r3, [pc, #228]	; (e640 <xTaskIncrementTick+0x130>)
    e55c:	681b      	ldr	r3, [r3, #0]
    e55e:	1c5a      	adds	r2, r3, #1
    e560:	4b37      	ldr	r3, [pc, #220]	; (e640 <xTaskIncrementTick+0x130>)
    e562:	601a      	str	r2, [r3, #0]
    e564:	4b37      	ldr	r3, [pc, #220]	; (e644 <xTaskIncrementTick+0x134>)
    e566:	4798      	blx	r3

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
    e568:	4b37      	ldr	r3, [pc, #220]	; (e648 <xTaskIncrementTick+0x138>)
    e56a:	681b      	ldr	r3, [r3, #0]
    e56c:	693a      	ldr	r2, [r7, #16]
    e56e:	429a      	cmp	r2, r3
    e570:	d353      	bcc.n	e61a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    e572:	4b31      	ldr	r3, [pc, #196]	; (e638 <xTaskIncrementTick+0x128>)
    e574:	681b      	ldr	r3, [r3, #0]
    e576:	681b      	ldr	r3, [r3, #0]
    e578:	2b00      	cmp	r3, #0
    e57a:	d101      	bne.n	e580 <xTaskIncrementTick+0x70>
    e57c:	2301      	movs	r3, #1
    e57e:	e000      	b.n	e582 <xTaskIncrementTick+0x72>
    e580:	2300      	movs	r3, #0
    e582:	2b00      	cmp	r3, #0
    e584:	d004      	beq.n	e590 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    e586:	4b30      	ldr	r3, [pc, #192]	; (e648 <xTaskIncrementTick+0x138>)
    e588:	2201      	movs	r2, #1
    e58a:	4252      	negs	r2, r2
    e58c:	601a      	str	r2, [r3, #0]
					break;
    e58e:	e044      	b.n	e61a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    e590:	4b29      	ldr	r3, [pc, #164]	; (e638 <xTaskIncrementTick+0x128>)
    e592:	681b      	ldr	r3, [r3, #0]
    e594:	68db      	ldr	r3, [r3, #12]
    e596:	68db      	ldr	r3, [r3, #12]
    e598:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
    e59a:	68bb      	ldr	r3, [r7, #8]
    e59c:	685b      	ldr	r3, [r3, #4]
    e59e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
    e5a0:	693a      	ldr	r2, [r7, #16]
    e5a2:	687b      	ldr	r3, [r7, #4]
    e5a4:	429a      	cmp	r2, r3
    e5a6:	d203      	bcs.n	e5b0 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
    e5a8:	4b27      	ldr	r3, [pc, #156]	; (e648 <xTaskIncrementTick+0x138>)
    e5aa:	687a      	ldr	r2, [r7, #4]
    e5ac:	601a      	str	r2, [r3, #0]
						break;
    e5ae:	e034      	b.n	e61a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    e5b0:	68bb      	ldr	r3, [r7, #8]
    e5b2:	3304      	adds	r3, #4
    e5b4:	0018      	movs	r0, r3
    e5b6:	4b25      	ldr	r3, [pc, #148]	; (e64c <xTaskIncrementTick+0x13c>)
    e5b8:	4798      	blx	r3

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    e5ba:	68bb      	ldr	r3, [r7, #8]
    e5bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    e5be:	2b00      	cmp	r3, #0
    e5c0:	d004      	beq.n	e5cc <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    e5c2:	68bb      	ldr	r3, [r7, #8]
    e5c4:	3318      	adds	r3, #24
    e5c6:	0018      	movs	r0, r3
    e5c8:	4b20      	ldr	r3, [pc, #128]	; (e64c <xTaskIncrementTick+0x13c>)
    e5ca:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
    e5cc:	68bb      	ldr	r3, [r7, #8]
    e5ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e5d0:	4b1f      	ldr	r3, [pc, #124]	; (e650 <xTaskIncrementTick+0x140>)
    e5d2:	681b      	ldr	r3, [r3, #0]
    e5d4:	429a      	cmp	r2, r3
    e5d6:	d903      	bls.n	e5e0 <xTaskIncrementTick+0xd0>
    e5d8:	68bb      	ldr	r3, [r7, #8]
    e5da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e5dc:	4b1c      	ldr	r3, [pc, #112]	; (e650 <xTaskIncrementTick+0x140>)
    e5de:	601a      	str	r2, [r3, #0]
    e5e0:	68bb      	ldr	r3, [r7, #8]
    e5e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e5e4:	0013      	movs	r3, r2
    e5e6:	009b      	lsls	r3, r3, #2
    e5e8:	189b      	adds	r3, r3, r2
    e5ea:	009b      	lsls	r3, r3, #2
    e5ec:	4a19      	ldr	r2, [pc, #100]	; (e654 <xTaskIncrementTick+0x144>)
    e5ee:	189a      	adds	r2, r3, r2
    e5f0:	68bb      	ldr	r3, [r7, #8]
    e5f2:	3304      	adds	r3, #4
    e5f4:	0019      	movs	r1, r3
    e5f6:	0010      	movs	r0, r2
    e5f8:	4b17      	ldr	r3, [pc, #92]	; (e658 <xTaskIncrementTick+0x148>)
    e5fa:	4798      	blx	r3
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    e5fc:	68bb      	ldr	r3, [r7, #8]
    e5fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e600:	4b16      	ldr	r3, [pc, #88]	; (e65c <xTaskIncrementTick+0x14c>)
    e602:	681b      	ldr	r3, [r3, #0]
    e604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    e606:	429a      	cmp	r2, r3
    e608:	d3b3      	bcc.n	e572 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
    e60a:	2301      	movs	r3, #1
    e60c:	617b      	str	r3, [r7, #20]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
    e60e:	e7b0      	b.n	e572 <xTaskIncrementTick+0x62>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    e610:	4b13      	ldr	r3, [pc, #76]	; (e660 <xTaskIncrementTick+0x150>)
    e612:	681b      	ldr	r3, [r3, #0]
    e614:	1c5a      	adds	r2, r3, #1
    e616:	4b12      	ldr	r3, [pc, #72]	; (e660 <xTaskIncrementTick+0x150>)
    e618:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    e61a:	4b12      	ldr	r3, [pc, #72]	; (e664 <xTaskIncrementTick+0x154>)
    e61c:	681b      	ldr	r3, [r3, #0]
    e61e:	2b00      	cmp	r3, #0
    e620:	d001      	beq.n	e626 <xTaskIncrementTick+0x116>
		{
			xSwitchRequired = pdTRUE;
    e622:	2301      	movs	r3, #1
    e624:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    e626:	697b      	ldr	r3, [r7, #20]
}
    e628:	0018      	movs	r0, r3
    e62a:	46bd      	mov	sp, r7
    e62c:	b006      	add	sp, #24
    e62e:	bd80      	pop	{r7, pc}
    e630:	20003e5c 	.word	0x20003e5c
    e634:	20003e38 	.word	0x20003e38
    e638:	20003dec 	.word	0x20003dec
    e63c:	20003df0 	.word	0x20003df0
    e640:	20003e4c 	.word	0x20003e4c
    e644:	0000ead5 	.word	0x0000ead5
    e648:	20003e54 	.word	0x20003e54
    e64c:	0000d14d 	.word	0x0000d14d
    e650:	20003e3c 	.word	0x20003e3c
    e654:	20003d60 	.word	0x20003d60
    e658:	0000d09d 	.word	0x0000d09d
    e65c:	20003d5c 	.word	0x20003d5c
    e660:	20003e44 	.word	0x20003e44
    e664:	20003e48 	.word	0x20003e48

0000e668 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    e668:	b580      	push	{r7, lr}
    e66a:	b082      	sub	sp, #8
    e66c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    e66e:	4b2a      	ldr	r3, [pc, #168]	; (e718 <vTaskSwitchContext+0xb0>)
    e670:	681b      	ldr	r3, [r3, #0]
    e672:	2b00      	cmp	r3, #0
    e674:	d003      	beq.n	e67e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    e676:	4b29      	ldr	r3, [pc, #164]	; (e71c <vTaskSwitchContext+0xb4>)
    e678:	2201      	movs	r2, #1
    e67a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    e67c:	e048      	b.n	e710 <vTaskSwitchContext+0xa8>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    e67e:	4b27      	ldr	r3, [pc, #156]	; (e71c <vTaskSwitchContext+0xb4>)
    e680:	2200      	movs	r2, #0
    e682:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
    e684:	4b26      	ldr	r3, [pc, #152]	; (e720 <vTaskSwitchContext+0xb8>)
    e686:	681b      	ldr	r3, [r3, #0]
    e688:	681a      	ldr	r2, [r3, #0]
    e68a:	4b25      	ldr	r3, [pc, #148]	; (e720 <vTaskSwitchContext+0xb8>)
    e68c:	681b      	ldr	r3, [r3, #0]
    e68e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    e690:	429a      	cmp	r2, r3
    e692:	d808      	bhi.n	e6a6 <vTaskSwitchContext+0x3e>
    e694:	4b22      	ldr	r3, [pc, #136]	; (e720 <vTaskSwitchContext+0xb8>)
    e696:	681a      	ldr	r2, [r3, #0]
    e698:	4b21      	ldr	r3, [pc, #132]	; (e720 <vTaskSwitchContext+0xb8>)
    e69a:	681b      	ldr	r3, [r3, #0]
    e69c:	3334      	adds	r3, #52	; 0x34
    e69e:	0019      	movs	r1, r3
    e6a0:	0010      	movs	r0, r2
    e6a2:	4b20      	ldr	r3, [pc, #128]	; (e724 <vTaskSwitchContext+0xbc>)
    e6a4:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    e6a6:	4b20      	ldr	r3, [pc, #128]	; (e728 <vTaskSwitchContext+0xc0>)
    e6a8:	681b      	ldr	r3, [r3, #0]
    e6aa:	607b      	str	r3, [r7, #4]
    e6ac:	e007      	b.n	e6be <vTaskSwitchContext+0x56>
    e6ae:	687b      	ldr	r3, [r7, #4]
    e6b0:	2b00      	cmp	r3, #0
    e6b2:	d101      	bne.n	e6b8 <vTaskSwitchContext+0x50>
    e6b4:	b672      	cpsid	i
    e6b6:	e7fe      	b.n	e6b6 <vTaskSwitchContext+0x4e>
    e6b8:	687b      	ldr	r3, [r7, #4]
    e6ba:	3b01      	subs	r3, #1
    e6bc:	607b      	str	r3, [r7, #4]
    e6be:	491b      	ldr	r1, [pc, #108]	; (e72c <vTaskSwitchContext+0xc4>)
    e6c0:	687a      	ldr	r2, [r7, #4]
    e6c2:	0013      	movs	r3, r2
    e6c4:	009b      	lsls	r3, r3, #2
    e6c6:	189b      	adds	r3, r3, r2
    e6c8:	009b      	lsls	r3, r3, #2
    e6ca:	585b      	ldr	r3, [r3, r1]
    e6cc:	2b00      	cmp	r3, #0
    e6ce:	d0ee      	beq.n	e6ae <vTaskSwitchContext+0x46>
    e6d0:	687a      	ldr	r2, [r7, #4]
    e6d2:	0013      	movs	r3, r2
    e6d4:	009b      	lsls	r3, r3, #2
    e6d6:	189b      	adds	r3, r3, r2
    e6d8:	009b      	lsls	r3, r3, #2
    e6da:	4a14      	ldr	r2, [pc, #80]	; (e72c <vTaskSwitchContext+0xc4>)
    e6dc:	189b      	adds	r3, r3, r2
    e6de:	603b      	str	r3, [r7, #0]
    e6e0:	683b      	ldr	r3, [r7, #0]
    e6e2:	685b      	ldr	r3, [r3, #4]
    e6e4:	685a      	ldr	r2, [r3, #4]
    e6e6:	683b      	ldr	r3, [r7, #0]
    e6e8:	605a      	str	r2, [r3, #4]
    e6ea:	683b      	ldr	r3, [r7, #0]
    e6ec:	685a      	ldr	r2, [r3, #4]
    e6ee:	683b      	ldr	r3, [r7, #0]
    e6f0:	3308      	adds	r3, #8
    e6f2:	429a      	cmp	r2, r3
    e6f4:	d104      	bne.n	e700 <vTaskSwitchContext+0x98>
    e6f6:	683b      	ldr	r3, [r7, #0]
    e6f8:	685b      	ldr	r3, [r3, #4]
    e6fa:	685a      	ldr	r2, [r3, #4]
    e6fc:	683b      	ldr	r3, [r7, #0]
    e6fe:	605a      	str	r2, [r3, #4]
    e700:	683b      	ldr	r3, [r7, #0]
    e702:	685b      	ldr	r3, [r3, #4]
    e704:	68da      	ldr	r2, [r3, #12]
    e706:	4b06      	ldr	r3, [pc, #24]	; (e720 <vTaskSwitchContext+0xb8>)
    e708:	601a      	str	r2, [r3, #0]
    e70a:	4b07      	ldr	r3, [pc, #28]	; (e728 <vTaskSwitchContext+0xc0>)
    e70c:	687a      	ldr	r2, [r7, #4]
    e70e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    e710:	46c0      	nop			; (mov r8, r8)
    e712:	46bd      	mov	sp, r7
    e714:	b002      	add	sp, #8
    e716:	bd80      	pop	{r7, pc}
    e718:	20003e5c 	.word	0x20003e5c
    e71c:	20003e48 	.word	0x20003e48
    e720:	20003d5c 	.word	0x20003d5c
    e724:	0000f941 	.word	0x0000f941
    e728:	20003e3c 	.word	0x20003e3c
    e72c:	20003d60 	.word	0x20003d60

0000e730 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    e730:	b580      	push	{r7, lr}
    e732:	b082      	sub	sp, #8
    e734:	af00      	add	r7, sp, #0
    e736:	6078      	str	r0, [r7, #4]
    e738:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
    e73a:	687b      	ldr	r3, [r7, #4]
    e73c:	2b00      	cmp	r3, #0
    e73e:	d101      	bne.n	e744 <vTaskPlaceOnEventList+0x14>
    e740:	b672      	cpsid	i
    e742:	e7fe      	b.n	e742 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    e744:	4b08      	ldr	r3, [pc, #32]	; (e768 <vTaskPlaceOnEventList+0x38>)
    e746:	681b      	ldr	r3, [r3, #0]
    e748:	3318      	adds	r3, #24
    e74a:	001a      	movs	r2, r3
    e74c:	687b      	ldr	r3, [r7, #4]
    e74e:	0011      	movs	r1, r2
    e750:	0018      	movs	r0, r3
    e752:	4b06      	ldr	r3, [pc, #24]	; (e76c <vTaskPlaceOnEventList+0x3c>)
    e754:	4798      	blx	r3

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
    e756:	683b      	ldr	r3, [r7, #0]
    e758:	2101      	movs	r1, #1
    e75a:	0018      	movs	r0, r3
    e75c:	4b04      	ldr	r3, [pc, #16]	; (e770 <vTaskPlaceOnEventList+0x40>)
    e75e:	4798      	blx	r3
}
    e760:	46c0      	nop			; (mov r8, r8)
    e762:	46bd      	mov	sp, r7
    e764:	b002      	add	sp, #8
    e766:	bd80      	pop	{r7, pc}
    e768:	20003d5c 	.word	0x20003d5c
    e76c:	0000d0e1 	.word	0x0000d0e1
    e770:	0000ecfd 	.word	0x0000ecfd

0000e774 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
    e774:	b580      	push	{r7, lr}
    e776:	b084      	sub	sp, #16
    e778:	af00      	add	r7, sp, #0
    e77a:	60f8      	str	r0, [r7, #12]
    e77c:	60b9      	str	r1, [r7, #8]
    e77e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
    e780:	68fb      	ldr	r3, [r7, #12]
    e782:	2b00      	cmp	r3, #0
    e784:	d101      	bne.n	e78a <vTaskPlaceOnEventListRestricted+0x16>
    e786:	b672      	cpsid	i
    e788:	e7fe      	b.n	e788 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    e78a:	4b0c      	ldr	r3, [pc, #48]	; (e7bc <vTaskPlaceOnEventListRestricted+0x48>)
    e78c:	681b      	ldr	r3, [r3, #0]
    e78e:	3318      	adds	r3, #24
    e790:	001a      	movs	r2, r3
    e792:	68fb      	ldr	r3, [r7, #12]
    e794:	0011      	movs	r1, r2
    e796:	0018      	movs	r0, r3
    e798:	4b09      	ldr	r3, [pc, #36]	; (e7c0 <vTaskPlaceOnEventListRestricted+0x4c>)
    e79a:	4798      	blx	r3

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
    e79c:	687b      	ldr	r3, [r7, #4]
    e79e:	2b00      	cmp	r3, #0
    e7a0:	d002      	beq.n	e7a8 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
    e7a2:	2301      	movs	r3, #1
    e7a4:	425b      	negs	r3, r3
    e7a6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
    e7a8:	687a      	ldr	r2, [r7, #4]
    e7aa:	68bb      	ldr	r3, [r7, #8]
    e7ac:	0011      	movs	r1, r2
    e7ae:	0018      	movs	r0, r3
    e7b0:	4b04      	ldr	r3, [pc, #16]	; (e7c4 <vTaskPlaceOnEventListRestricted+0x50>)
    e7b2:	4798      	blx	r3
	}
    e7b4:	46c0      	nop			; (mov r8, r8)
    e7b6:	46bd      	mov	sp, r7
    e7b8:	b004      	add	sp, #16
    e7ba:	bd80      	pop	{r7, pc}
    e7bc:	20003d5c 	.word	0x20003d5c
    e7c0:	0000d09d 	.word	0x0000d09d
    e7c4:	0000ecfd 	.word	0x0000ecfd

0000e7c8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    e7c8:	b580      	push	{r7, lr}
    e7ca:	b084      	sub	sp, #16
    e7cc:	af00      	add	r7, sp, #0
    e7ce:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    e7d0:	687b      	ldr	r3, [r7, #4]
    e7d2:	68db      	ldr	r3, [r3, #12]
    e7d4:	68db      	ldr	r3, [r3, #12]
    e7d6:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
    e7d8:	68bb      	ldr	r3, [r7, #8]
    e7da:	2b00      	cmp	r3, #0
    e7dc:	d101      	bne.n	e7e2 <xTaskRemoveFromEventList+0x1a>
    e7de:	b672      	cpsid	i
    e7e0:	e7fe      	b.n	e7e0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    e7e2:	68bb      	ldr	r3, [r7, #8]
    e7e4:	3318      	adds	r3, #24
    e7e6:	0018      	movs	r0, r3
    e7e8:	4b1f      	ldr	r3, [pc, #124]	; (e868 <xTaskRemoveFromEventList+0xa0>)
    e7ea:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    e7ec:	4b1f      	ldr	r3, [pc, #124]	; (e86c <xTaskRemoveFromEventList+0xa4>)
    e7ee:	681b      	ldr	r3, [r3, #0]
    e7f0:	2b00      	cmp	r3, #0
    e7f2:	d11d      	bne.n	e830 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
    e7f4:	68bb      	ldr	r3, [r7, #8]
    e7f6:	3304      	adds	r3, #4
    e7f8:	0018      	movs	r0, r3
    e7fa:	4b1b      	ldr	r3, [pc, #108]	; (e868 <xTaskRemoveFromEventList+0xa0>)
    e7fc:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
    e7fe:	68bb      	ldr	r3, [r7, #8]
    e800:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e802:	4b1b      	ldr	r3, [pc, #108]	; (e870 <xTaskRemoveFromEventList+0xa8>)
    e804:	681b      	ldr	r3, [r3, #0]
    e806:	429a      	cmp	r2, r3
    e808:	d903      	bls.n	e812 <xTaskRemoveFromEventList+0x4a>
    e80a:	68bb      	ldr	r3, [r7, #8]
    e80c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e80e:	4b18      	ldr	r3, [pc, #96]	; (e870 <xTaskRemoveFromEventList+0xa8>)
    e810:	601a      	str	r2, [r3, #0]
    e812:	68bb      	ldr	r3, [r7, #8]
    e814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e816:	0013      	movs	r3, r2
    e818:	009b      	lsls	r3, r3, #2
    e81a:	189b      	adds	r3, r3, r2
    e81c:	009b      	lsls	r3, r3, #2
    e81e:	4a15      	ldr	r2, [pc, #84]	; (e874 <xTaskRemoveFromEventList+0xac>)
    e820:	189a      	adds	r2, r3, r2
    e822:	68bb      	ldr	r3, [r7, #8]
    e824:	3304      	adds	r3, #4
    e826:	0019      	movs	r1, r3
    e828:	0010      	movs	r0, r2
    e82a:	4b13      	ldr	r3, [pc, #76]	; (e878 <xTaskRemoveFromEventList+0xb0>)
    e82c:	4798      	blx	r3
    e82e:	e007      	b.n	e840 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    e830:	68bb      	ldr	r3, [r7, #8]
    e832:	3318      	adds	r3, #24
    e834:	001a      	movs	r2, r3
    e836:	4b11      	ldr	r3, [pc, #68]	; (e87c <xTaskRemoveFromEventList+0xb4>)
    e838:	0011      	movs	r1, r2
    e83a:	0018      	movs	r0, r3
    e83c:	4b0e      	ldr	r3, [pc, #56]	; (e878 <xTaskRemoveFromEventList+0xb0>)
    e83e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    e840:	68bb      	ldr	r3, [r7, #8]
    e842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    e844:	4b0e      	ldr	r3, [pc, #56]	; (e880 <xTaskRemoveFromEventList+0xb8>)
    e846:	681b      	ldr	r3, [r3, #0]
    e848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    e84a:	429a      	cmp	r2, r3
    e84c:	d905      	bls.n	e85a <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    e84e:	2301      	movs	r3, #1
    e850:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    e852:	4b0c      	ldr	r3, [pc, #48]	; (e884 <xTaskRemoveFromEventList+0xbc>)
    e854:	2201      	movs	r2, #1
    e856:	601a      	str	r2, [r3, #0]
    e858:	e001      	b.n	e85e <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
    e85a:	2300      	movs	r3, #0
    e85c:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    e85e:	68fb      	ldr	r3, [r7, #12]
}
    e860:	0018      	movs	r0, r3
    e862:	46bd      	mov	sp, r7
    e864:	b004      	add	sp, #16
    e866:	bd80      	pop	{r7, pc}
    e868:	0000d14d 	.word	0x0000d14d
    e86c:	20003e5c 	.word	0x20003e5c
    e870:	20003e3c 	.word	0x20003e3c
    e874:	20003d60 	.word	0x20003d60
    e878:	0000d09d 	.word	0x0000d09d
    e87c:	20003df4 	.word	0x20003df4
    e880:	20003d5c 	.word	0x20003d5c
    e884:	20003e48 	.word	0x20003e48

0000e888 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    e888:	b580      	push	{r7, lr}
    e88a:	b082      	sub	sp, #8
    e88c:	af00      	add	r7, sp, #0
    e88e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
    e890:	687b      	ldr	r3, [r7, #4]
    e892:	2b00      	cmp	r3, #0
    e894:	d101      	bne.n	e89a <vTaskSetTimeOutState+0x12>
    e896:	b672      	cpsid	i
    e898:	e7fe      	b.n	e898 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    e89a:	4b06      	ldr	r3, [pc, #24]	; (e8b4 <vTaskSetTimeOutState+0x2c>)
    e89c:	681a      	ldr	r2, [r3, #0]
    e89e:	687b      	ldr	r3, [r7, #4]
    e8a0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    e8a2:	4b05      	ldr	r3, [pc, #20]	; (e8b8 <vTaskSetTimeOutState+0x30>)
    e8a4:	681a      	ldr	r2, [r3, #0]
    e8a6:	687b      	ldr	r3, [r7, #4]
    e8a8:	605a      	str	r2, [r3, #4]
}
    e8aa:	46c0      	nop			; (mov r8, r8)
    e8ac:	46bd      	mov	sp, r7
    e8ae:	b002      	add	sp, #8
    e8b0:	bd80      	pop	{r7, pc}
    e8b2:	46c0      	nop			; (mov r8, r8)
    e8b4:	20003e4c 	.word	0x20003e4c
    e8b8:	20003e38 	.word	0x20003e38

0000e8bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    e8bc:	b580      	push	{r7, lr}
    e8be:	b084      	sub	sp, #16
    e8c0:	af00      	add	r7, sp, #0
    e8c2:	6078      	str	r0, [r7, #4]
    e8c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
    e8c6:	687b      	ldr	r3, [r7, #4]
    e8c8:	2b00      	cmp	r3, #0
    e8ca:	d101      	bne.n	e8d0 <xTaskCheckForTimeOut+0x14>
    e8cc:	b672      	cpsid	i
    e8ce:	e7fe      	b.n	e8ce <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
    e8d0:	683b      	ldr	r3, [r7, #0]
    e8d2:	2b00      	cmp	r3, #0
    e8d4:	d101      	bne.n	e8da <xTaskCheckForTimeOut+0x1e>
    e8d6:	b672      	cpsid	i
    e8d8:	e7fe      	b.n	e8d8 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
    e8da:	4b1d      	ldr	r3, [pc, #116]	; (e950 <xTaskCheckForTimeOut+0x94>)
    e8dc:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    e8de:	4b1d      	ldr	r3, [pc, #116]	; (e954 <xTaskCheckForTimeOut+0x98>)
    e8e0:	681b      	ldr	r3, [r3, #0]
    e8e2:	60bb      	str	r3, [r7, #8]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
    e8e4:	683b      	ldr	r3, [r7, #0]
    e8e6:	681b      	ldr	r3, [r3, #0]
    e8e8:	3301      	adds	r3, #1
    e8ea:	d102      	bne.n	e8f2 <xTaskCheckForTimeOut+0x36>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
    e8ec:	2300      	movs	r3, #0
    e8ee:	60fb      	str	r3, [r7, #12]
    e8f0:	e027      	b.n	e942 <xTaskCheckForTimeOut+0x86>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    e8f2:	687b      	ldr	r3, [r7, #4]
    e8f4:	681a      	ldr	r2, [r3, #0]
    e8f6:	4b18      	ldr	r3, [pc, #96]	; (e958 <xTaskCheckForTimeOut+0x9c>)
    e8f8:	681b      	ldr	r3, [r3, #0]
    e8fa:	429a      	cmp	r2, r3
    e8fc:	d007      	beq.n	e90e <xTaskCheckForTimeOut+0x52>
    e8fe:	687b      	ldr	r3, [r7, #4]
    e900:	685a      	ldr	r2, [r3, #4]
    e902:	68bb      	ldr	r3, [r7, #8]
    e904:	429a      	cmp	r2, r3
    e906:	d802      	bhi.n	e90e <xTaskCheckForTimeOut+0x52>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
    e908:	2301      	movs	r3, #1
    e90a:	60fb      	str	r3, [r7, #12]
    e90c:	e019      	b.n	e942 <xTaskCheckForTimeOut+0x86>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
    e90e:	687b      	ldr	r3, [r7, #4]
    e910:	685b      	ldr	r3, [r3, #4]
    e912:	68ba      	ldr	r2, [r7, #8]
    e914:	1ad2      	subs	r2, r2, r3
    e916:	683b      	ldr	r3, [r7, #0]
    e918:	681b      	ldr	r3, [r3, #0]
    e91a:	429a      	cmp	r2, r3
    e91c:	d20f      	bcs.n	e93e <xTaskCheckForTimeOut+0x82>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
    e91e:	683b      	ldr	r3, [r7, #0]
    e920:	681a      	ldr	r2, [r3, #0]
    e922:	687b      	ldr	r3, [r7, #4]
    e924:	6859      	ldr	r1, [r3, #4]
    e926:	68bb      	ldr	r3, [r7, #8]
    e928:	1acb      	subs	r3, r1, r3
    e92a:	18d2      	adds	r2, r2, r3
    e92c:	683b      	ldr	r3, [r7, #0]
    e92e:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
    e930:	687b      	ldr	r3, [r7, #4]
    e932:	0018      	movs	r0, r3
    e934:	4b09      	ldr	r3, [pc, #36]	; (e95c <xTaskCheckForTimeOut+0xa0>)
    e936:	4798      	blx	r3
			xReturn = pdFALSE;
    e938:	2300      	movs	r3, #0
    e93a:	60fb      	str	r3, [r7, #12]
    e93c:	e001      	b.n	e942 <xTaskCheckForTimeOut+0x86>
		}
		else
		{
			xReturn = pdTRUE;
    e93e:	2301      	movs	r3, #1
    e940:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
    e942:	4b07      	ldr	r3, [pc, #28]	; (e960 <xTaskCheckForTimeOut+0xa4>)
    e944:	4798      	blx	r3

	return xReturn;
    e946:	68fb      	ldr	r3, [r7, #12]
}
    e948:	0018      	movs	r0, r3
    e94a:	46bd      	mov	sp, r7
    e94c:	b004      	add	sp, #16
    e94e:	bd80      	pop	{r7, pc}
    e950:	0000d2c9 	.word	0x0000d2c9
    e954:	20003e38 	.word	0x20003e38
    e958:	20003e4c 	.word	0x20003e4c
    e95c:	0000e889 	.word	0x0000e889
    e960:	0000d2ed 	.word	0x0000d2ed

0000e964 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    e964:	b580      	push	{r7, lr}
    e966:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
    e968:	4b02      	ldr	r3, [pc, #8]	; (e974 <vTaskMissedYield+0x10>)
    e96a:	2201      	movs	r2, #1
    e96c:	601a      	str	r2, [r3, #0]
}
    e96e:	46c0      	nop			; (mov r8, r8)
    e970:	46bd      	mov	sp, r7
    e972:	bd80      	pop	{r7, pc}
    e974:	20003e48 	.word	0x20003e48

0000e978 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    e978:	b580      	push	{r7, lr}
    e97a:	b082      	sub	sp, #8
    e97c:	af00      	add	r7, sp, #0
    e97e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
    e980:	4b02      	ldr	r3, [pc, #8]	; (e98c <prvIdleTask+0x14>)
    e982:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
    e984:	4b02      	ldr	r3, [pc, #8]	; (e990 <prvIdleTask+0x18>)
    e986:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    e988:	e7fa      	b.n	e980 <prvIdleTask+0x8>
    e98a:	46c0      	nop			; (mov r8, r8)
    e98c:	0000ea21 	.word	0x0000ea21
    e990:	0000f925 	.word	0x0000f925

0000e994 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    e994:	b580      	push	{r7, lr}
    e996:	b082      	sub	sp, #8
    e998:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    e99a:	2300      	movs	r3, #0
    e99c:	607b      	str	r3, [r7, #4]
    e99e:	e00c      	b.n	e9ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    e9a0:	687a      	ldr	r2, [r7, #4]
    e9a2:	0013      	movs	r3, r2
    e9a4:	009b      	lsls	r3, r3, #2
    e9a6:	189b      	adds	r3, r3, r2
    e9a8:	009b      	lsls	r3, r3, #2
    e9aa:	4a14      	ldr	r2, [pc, #80]	; (e9fc <prvInitialiseTaskLists+0x68>)
    e9ac:	189b      	adds	r3, r3, r2
    e9ae:	0018      	movs	r0, r3
    e9b0:	4b13      	ldr	r3, [pc, #76]	; (ea00 <prvInitialiseTaskLists+0x6c>)
    e9b2:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    e9b4:	687b      	ldr	r3, [r7, #4]
    e9b6:	3301      	adds	r3, #1
    e9b8:	607b      	str	r3, [r7, #4]
    e9ba:	687b      	ldr	r3, [r7, #4]
    e9bc:	2b04      	cmp	r3, #4
    e9be:	d9ef      	bls.n	e9a0 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    e9c0:	4b10      	ldr	r3, [pc, #64]	; (ea04 <prvInitialiseTaskLists+0x70>)
    e9c2:	0018      	movs	r0, r3
    e9c4:	4b0e      	ldr	r3, [pc, #56]	; (ea00 <prvInitialiseTaskLists+0x6c>)
    e9c6:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
    e9c8:	4b0f      	ldr	r3, [pc, #60]	; (ea08 <prvInitialiseTaskLists+0x74>)
    e9ca:	0018      	movs	r0, r3
    e9cc:	4b0c      	ldr	r3, [pc, #48]	; (ea00 <prvInitialiseTaskLists+0x6c>)
    e9ce:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
    e9d0:	4b0e      	ldr	r3, [pc, #56]	; (ea0c <prvInitialiseTaskLists+0x78>)
    e9d2:	0018      	movs	r0, r3
    e9d4:	4b0a      	ldr	r3, [pc, #40]	; (ea00 <prvInitialiseTaskLists+0x6c>)
    e9d6:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    e9d8:	4b0d      	ldr	r3, [pc, #52]	; (ea10 <prvInitialiseTaskLists+0x7c>)
    e9da:	0018      	movs	r0, r3
    e9dc:	4b08      	ldr	r3, [pc, #32]	; (ea00 <prvInitialiseTaskLists+0x6c>)
    e9de:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
    e9e0:	4b0c      	ldr	r3, [pc, #48]	; (ea14 <prvInitialiseTaskLists+0x80>)
    e9e2:	0018      	movs	r0, r3
    e9e4:	4b06      	ldr	r3, [pc, #24]	; (ea00 <prvInitialiseTaskLists+0x6c>)
    e9e6:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    e9e8:	4b0b      	ldr	r3, [pc, #44]	; (ea18 <prvInitialiseTaskLists+0x84>)
    e9ea:	4a06      	ldr	r2, [pc, #24]	; (ea04 <prvInitialiseTaskLists+0x70>)
    e9ec:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    e9ee:	4b0b      	ldr	r3, [pc, #44]	; (ea1c <prvInitialiseTaskLists+0x88>)
    e9f0:	4a05      	ldr	r2, [pc, #20]	; (ea08 <prvInitialiseTaskLists+0x74>)
    e9f2:	601a      	str	r2, [r3, #0]
}
    e9f4:	46c0      	nop			; (mov r8, r8)
    e9f6:	46bd      	mov	sp, r7
    e9f8:	b002      	add	sp, #8
    e9fa:	bd80      	pop	{r7, pc}
    e9fc:	20003d60 	.word	0x20003d60
    ea00:	0000d049 	.word	0x0000d049
    ea04:	20003dc4 	.word	0x20003dc4
    ea08:	20003dd8 	.word	0x20003dd8
    ea0c:	20003df4 	.word	0x20003df4
    ea10:	20003e08 	.word	0x20003e08
    ea14:	20003e20 	.word	0x20003e20
    ea18:	20003dec 	.word	0x20003dec
    ea1c:	20003df0 	.word	0x20003df0

0000ea20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    ea20:	b580      	push	{r7, lr}
    ea22:	b082      	sub	sp, #8
    ea24:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    ea26:	e027      	b.n	ea78 <prvCheckTasksWaitingTermination+0x58>
		{
			vTaskSuspendAll();
    ea28:	4b17      	ldr	r3, [pc, #92]	; (ea88 <prvCheckTasksWaitingTermination+0x68>)
    ea2a:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    ea2c:	4b17      	ldr	r3, [pc, #92]	; (ea8c <prvCheckTasksWaitingTermination+0x6c>)
    ea2e:	681b      	ldr	r3, [r3, #0]
    ea30:	425a      	negs	r2, r3
    ea32:	4153      	adcs	r3, r2
    ea34:	b2db      	uxtb	r3, r3
    ea36:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
    ea38:	4b15      	ldr	r3, [pc, #84]	; (ea90 <prvCheckTasksWaitingTermination+0x70>)
    ea3a:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
    ea3c:	687b      	ldr	r3, [r7, #4]
    ea3e:	2b00      	cmp	r3, #0
    ea40:	d11a      	bne.n	ea78 <prvCheckTasksWaitingTermination+0x58>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    ea42:	4b14      	ldr	r3, [pc, #80]	; (ea94 <prvCheckTasksWaitingTermination+0x74>)
    ea44:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    ea46:	4b11      	ldr	r3, [pc, #68]	; (ea8c <prvCheckTasksWaitingTermination+0x6c>)
    ea48:	68db      	ldr	r3, [r3, #12]
    ea4a:	68db      	ldr	r3, [r3, #12]
    ea4c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
    ea4e:	683b      	ldr	r3, [r7, #0]
    ea50:	3304      	adds	r3, #4
    ea52:	0018      	movs	r0, r3
    ea54:	4b10      	ldr	r3, [pc, #64]	; (ea98 <prvCheckTasksWaitingTermination+0x78>)
    ea56:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
    ea58:	4b10      	ldr	r3, [pc, #64]	; (ea9c <prvCheckTasksWaitingTermination+0x7c>)
    ea5a:	681b      	ldr	r3, [r3, #0]
    ea5c:	1e5a      	subs	r2, r3, #1
    ea5e:	4b0f      	ldr	r3, [pc, #60]	; (ea9c <prvCheckTasksWaitingTermination+0x7c>)
    ea60:	601a      	str	r2, [r3, #0]
					--uxDeletedTasksWaitingCleanUp;
    ea62:	4b0f      	ldr	r3, [pc, #60]	; (eaa0 <prvCheckTasksWaitingTermination+0x80>)
    ea64:	681b      	ldr	r3, [r3, #0]
    ea66:	1e5a      	subs	r2, r3, #1
    ea68:	4b0d      	ldr	r3, [pc, #52]	; (eaa0 <prvCheckTasksWaitingTermination+0x80>)
    ea6a:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
    ea6c:	4b0d      	ldr	r3, [pc, #52]	; (eaa4 <prvCheckTasksWaitingTermination+0x84>)
    ea6e:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
    ea70:	683b      	ldr	r3, [r7, #0]
    ea72:	0018      	movs	r0, r3
    ea74:	4b0c      	ldr	r3, [pc, #48]	; (eaa8 <prvCheckTasksWaitingTermination+0x88>)
    ea76:	4798      	blx	r3
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
    ea78:	4b09      	ldr	r3, [pc, #36]	; (eaa0 <prvCheckTasksWaitingTermination+0x80>)
    ea7a:	681b      	ldr	r3, [r3, #0]
    ea7c:	2b00      	cmp	r3, #0
    ea7e:	d1d3      	bne.n	ea28 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
    ea80:	46c0      	nop			; (mov r8, r8)
    ea82:	46bd      	mov	sp, r7
    ea84:	b002      	add	sp, #8
    ea86:	bd80      	pop	{r7, pc}
    ea88:	0000e3a9 	.word	0x0000e3a9
    ea8c:	20003e08 	.word	0x20003e08
    ea90:	0000e3c1 	.word	0x0000e3c1
    ea94:	0000d2c9 	.word	0x0000d2c9
    ea98:	0000d14d 	.word	0x0000d14d
    ea9c:	20003e34 	.word	0x20003e34
    eaa0:	20003e1c 	.word	0x20003e1c
    eaa4:	0000d2ed 	.word	0x0000d2ed
    eaa8:	0000eaad 	.word	0x0000eaad

0000eaac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    eaac:	b580      	push	{r7, lr}
    eaae:	b082      	sub	sp, #8
    eab0:	af00      	add	r7, sp, #0
    eab2:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
    eab4:	687b      	ldr	r3, [r7, #4]
    eab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    eab8:	0018      	movs	r0, r3
    eaba:	4b05      	ldr	r3, [pc, #20]	; (ead0 <prvDeleteTCB+0x24>)
    eabc:	4798      	blx	r3
			vPortFree( pxTCB );
    eabe:	687b      	ldr	r3, [r7, #4]
    eac0:	0018      	movs	r0, r3
    eac2:	4b03      	ldr	r3, [pc, #12]	; (ead0 <prvDeleteTCB+0x24>)
    eac4:	4798      	blx	r3
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
    eac6:	46c0      	nop			; (mov r8, r8)
    eac8:	46bd      	mov	sp, r7
    eaca:	b002      	add	sp, #8
    eacc:	bd80      	pop	{r7, pc}
    eace:	46c0      	nop			; (mov r8, r8)
    ead0:	0000d47d 	.word	0x0000d47d

0000ead4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    ead4:	b580      	push	{r7, lr}
    ead6:	b082      	sub	sp, #8
    ead8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    eada:	4b0e      	ldr	r3, [pc, #56]	; (eb14 <prvResetNextTaskUnblockTime+0x40>)
    eadc:	681b      	ldr	r3, [r3, #0]
    eade:	681b      	ldr	r3, [r3, #0]
    eae0:	2b00      	cmp	r3, #0
    eae2:	d101      	bne.n	eae8 <prvResetNextTaskUnblockTime+0x14>
    eae4:	2301      	movs	r3, #1
    eae6:	e000      	b.n	eaea <prvResetNextTaskUnblockTime+0x16>
    eae8:	2300      	movs	r3, #0
    eaea:	2b00      	cmp	r3, #0
    eaec:	d004      	beq.n	eaf8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    eaee:	4b0a      	ldr	r3, [pc, #40]	; (eb18 <prvResetNextTaskUnblockTime+0x44>)
    eaf0:	2201      	movs	r2, #1
    eaf2:	4252      	negs	r2, r2
    eaf4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
    eaf6:	e008      	b.n	eb0a <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    eaf8:	4b06      	ldr	r3, [pc, #24]	; (eb14 <prvResetNextTaskUnblockTime+0x40>)
    eafa:	681b      	ldr	r3, [r3, #0]
    eafc:	68db      	ldr	r3, [r3, #12]
    eafe:	68db      	ldr	r3, [r3, #12]
    eb00:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
    eb02:	687b      	ldr	r3, [r7, #4]
    eb04:	685a      	ldr	r2, [r3, #4]
    eb06:	4b04      	ldr	r3, [pc, #16]	; (eb18 <prvResetNextTaskUnblockTime+0x44>)
    eb08:	601a      	str	r2, [r3, #0]
	}
}
    eb0a:	46c0      	nop			; (mov r8, r8)
    eb0c:	46bd      	mov	sp, r7
    eb0e:	b002      	add	sp, #8
    eb10:	bd80      	pop	{r7, pc}
    eb12:	46c0      	nop			; (mov r8, r8)
    eb14:	20003dec 	.word	0x20003dec
    eb18:	20003e54 	.word	0x20003e54

0000eb1c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    eb1c:	b580      	push	{r7, lr}
    eb1e:	b082      	sub	sp, #8
    eb20:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    eb22:	4b0a      	ldr	r3, [pc, #40]	; (eb4c <xTaskGetSchedulerState+0x30>)
    eb24:	681b      	ldr	r3, [r3, #0]
    eb26:	2b00      	cmp	r3, #0
    eb28:	d102      	bne.n	eb30 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    eb2a:	2301      	movs	r3, #1
    eb2c:	607b      	str	r3, [r7, #4]
    eb2e:	e008      	b.n	eb42 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    eb30:	4b07      	ldr	r3, [pc, #28]	; (eb50 <xTaskGetSchedulerState+0x34>)
    eb32:	681b      	ldr	r3, [r3, #0]
    eb34:	2b00      	cmp	r3, #0
    eb36:	d102      	bne.n	eb3e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
    eb38:	2302      	movs	r3, #2
    eb3a:	607b      	str	r3, [r7, #4]
    eb3c:	e001      	b.n	eb42 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    eb3e:	2300      	movs	r3, #0
    eb40:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
    eb42:	687b      	ldr	r3, [r7, #4]
	}
    eb44:	0018      	movs	r0, r3
    eb46:	46bd      	mov	sp, r7
    eb48:	b002      	add	sp, #8
    eb4a:	bd80      	pop	{r7, pc}
    eb4c:	20003e40 	.word	0x20003e40
    eb50:	20003e5c 	.word	0x20003e5c

0000eb54 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    eb54:	b580      	push	{r7, lr}
    eb56:	b084      	sub	sp, #16
    eb58:	af00      	add	r7, sp, #0
    eb5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    eb5c:	687b      	ldr	r3, [r7, #4]
    eb5e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    eb60:	687b      	ldr	r3, [r7, #4]
    eb62:	2b00      	cmp	r3, #0
    eb64:	d04a      	beq.n	ebfc <vTaskPriorityInherit+0xa8>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    eb66:	68fb      	ldr	r3, [r7, #12]
    eb68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    eb6a:	4b26      	ldr	r3, [pc, #152]	; (ec04 <vTaskPriorityInherit+0xb0>)
    eb6c:	681b      	ldr	r3, [r3, #0]
    eb6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    eb70:	429a      	cmp	r2, r3
    eb72:	d243      	bcs.n	ebfc <vTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    eb74:	68fb      	ldr	r3, [r7, #12]
    eb76:	699b      	ldr	r3, [r3, #24]
    eb78:	2b00      	cmp	r3, #0
    eb7a:	db06      	blt.n	eb8a <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    eb7c:	4b21      	ldr	r3, [pc, #132]	; (ec04 <vTaskPriorityInherit+0xb0>)
    eb7e:	681b      	ldr	r3, [r3, #0]
    eb80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    eb82:	2205      	movs	r2, #5
    eb84:	1ad2      	subs	r2, r2, r3
    eb86:	68fb      	ldr	r3, [r7, #12]
    eb88:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
    eb8a:	68fb      	ldr	r3, [r7, #12]
    eb8c:	6959      	ldr	r1, [r3, #20]
    eb8e:	68fb      	ldr	r3, [r7, #12]
    eb90:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    eb92:	0013      	movs	r3, r2
    eb94:	009b      	lsls	r3, r3, #2
    eb96:	189b      	adds	r3, r3, r2
    eb98:	009b      	lsls	r3, r3, #2
    eb9a:	4a1b      	ldr	r2, [pc, #108]	; (ec08 <vTaskPriorityInherit+0xb4>)
    eb9c:	189b      	adds	r3, r3, r2
    eb9e:	4299      	cmp	r1, r3
    eba0:	d101      	bne.n	eba6 <vTaskPriorityInherit+0x52>
    eba2:	2301      	movs	r3, #1
    eba4:	e000      	b.n	eba8 <vTaskPriorityInherit+0x54>
    eba6:	2300      	movs	r3, #0
    eba8:	2b00      	cmp	r3, #0
    ebaa:	d022      	beq.n	ebf2 <vTaskPriorityInherit+0x9e>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    ebac:	68fb      	ldr	r3, [r7, #12]
    ebae:	3304      	adds	r3, #4
    ebb0:	0018      	movs	r0, r3
    ebb2:	4b16      	ldr	r3, [pc, #88]	; (ec0c <vTaskPriorityInherit+0xb8>)
    ebb4:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    ebb6:	4b13      	ldr	r3, [pc, #76]	; (ec04 <vTaskPriorityInherit+0xb0>)
    ebb8:	681b      	ldr	r3, [r3, #0]
    ebba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ebbc:	68fb      	ldr	r3, [r7, #12]
    ebbe:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
    ebc0:	68fb      	ldr	r3, [r7, #12]
    ebc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ebc4:	4b12      	ldr	r3, [pc, #72]	; (ec10 <vTaskPriorityInherit+0xbc>)
    ebc6:	681b      	ldr	r3, [r3, #0]
    ebc8:	429a      	cmp	r2, r3
    ebca:	d903      	bls.n	ebd4 <vTaskPriorityInherit+0x80>
    ebcc:	68fb      	ldr	r3, [r7, #12]
    ebce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ebd0:	4b0f      	ldr	r3, [pc, #60]	; (ec10 <vTaskPriorityInherit+0xbc>)
    ebd2:	601a      	str	r2, [r3, #0]
    ebd4:	68fb      	ldr	r3, [r7, #12]
    ebd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ebd8:	0013      	movs	r3, r2
    ebda:	009b      	lsls	r3, r3, #2
    ebdc:	189b      	adds	r3, r3, r2
    ebde:	009b      	lsls	r3, r3, #2
    ebe0:	4a09      	ldr	r2, [pc, #36]	; (ec08 <vTaskPriorityInherit+0xb4>)
    ebe2:	189a      	adds	r2, r3, r2
    ebe4:	68fb      	ldr	r3, [r7, #12]
    ebe6:	3304      	adds	r3, #4
    ebe8:	0019      	movs	r1, r3
    ebea:	0010      	movs	r0, r2
    ebec:	4b09      	ldr	r3, [pc, #36]	; (ec14 <vTaskPriorityInherit+0xc0>)
    ebee:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    ebf0:	e004      	b.n	ebfc <vTaskPriorityInherit+0xa8>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    ebf2:	4b04      	ldr	r3, [pc, #16]	; (ec04 <vTaskPriorityInherit+0xb0>)
    ebf4:	681b      	ldr	r3, [r3, #0]
    ebf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ebf8:	68fb      	ldr	r3, [r7, #12]
    ebfa:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    ebfc:	46c0      	nop			; (mov r8, r8)
    ebfe:	46bd      	mov	sp, r7
    ec00:	b004      	add	sp, #16
    ec02:	bd80      	pop	{r7, pc}
    ec04:	20003d5c 	.word	0x20003d5c
    ec08:	20003d60 	.word	0x20003d60
    ec0c:	0000d14d 	.word	0x0000d14d
    ec10:	20003e3c 	.word	0x20003e3c
    ec14:	0000d09d 	.word	0x0000d09d

0000ec18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    ec18:	b580      	push	{r7, lr}
    ec1a:	b084      	sub	sp, #16
    ec1c:	af00      	add	r7, sp, #0
    ec1e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    ec20:	687b      	ldr	r3, [r7, #4]
    ec22:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
    ec24:	2300      	movs	r3, #0
    ec26:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
    ec28:	687b      	ldr	r3, [r7, #4]
    ec2a:	2b00      	cmp	r3, #0
    ec2c:	d044      	beq.n	ecb8 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
    ec2e:	4b25      	ldr	r3, [pc, #148]	; (ecc4 <xTaskPriorityDisinherit+0xac>)
    ec30:	681b      	ldr	r3, [r3, #0]
    ec32:	68ba      	ldr	r2, [r7, #8]
    ec34:	429a      	cmp	r2, r3
    ec36:	d001      	beq.n	ec3c <xTaskPriorityDisinherit+0x24>
    ec38:	b672      	cpsid	i
    ec3a:	e7fe      	b.n	ec3a <xTaskPriorityDisinherit+0x22>

			configASSERT( pxTCB->uxMutexesHeld );
    ec3c:	68bb      	ldr	r3, [r7, #8]
    ec3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    ec40:	2b00      	cmp	r3, #0
    ec42:	d101      	bne.n	ec48 <xTaskPriorityDisinherit+0x30>
    ec44:	b672      	cpsid	i
    ec46:	e7fe      	b.n	ec46 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
    ec48:	68bb      	ldr	r3, [r7, #8]
    ec4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    ec4c:	1e5a      	subs	r2, r3, #1
    ec4e:	68bb      	ldr	r3, [r7, #8]
    ec50:	645a      	str	r2, [r3, #68]	; 0x44

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    ec52:	68bb      	ldr	r3, [r7, #8]
    ec54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ec56:	68bb      	ldr	r3, [r7, #8]
    ec58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ec5a:	429a      	cmp	r2, r3
    ec5c:	d02c      	beq.n	ecb8 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    ec5e:	68bb      	ldr	r3, [r7, #8]
    ec60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    ec62:	2b00      	cmp	r3, #0
    ec64:	d128      	bne.n	ecb8 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    ec66:	68bb      	ldr	r3, [r7, #8]
    ec68:	3304      	adds	r3, #4
    ec6a:	0018      	movs	r0, r3
    ec6c:	4b16      	ldr	r3, [pc, #88]	; (ecc8 <xTaskPriorityDisinherit+0xb0>)
    ec6e:	4798      	blx	r3
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    ec70:	68bb      	ldr	r3, [r7, #8]
    ec72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    ec74:	68bb      	ldr	r3, [r7, #8]
    ec76:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    ec78:	68bb      	ldr	r3, [r7, #8]
    ec7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    ec7c:	2205      	movs	r2, #5
    ec7e:	1ad2      	subs	r2, r2, r3
    ec80:	68bb      	ldr	r3, [r7, #8]
    ec82:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
    ec84:	68bb      	ldr	r3, [r7, #8]
    ec86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ec88:	4b10      	ldr	r3, [pc, #64]	; (eccc <xTaskPriorityDisinherit+0xb4>)
    ec8a:	681b      	ldr	r3, [r3, #0]
    ec8c:	429a      	cmp	r2, r3
    ec8e:	d903      	bls.n	ec98 <xTaskPriorityDisinherit+0x80>
    ec90:	68bb      	ldr	r3, [r7, #8]
    ec92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ec94:	4b0d      	ldr	r3, [pc, #52]	; (eccc <xTaskPriorityDisinherit+0xb4>)
    ec96:	601a      	str	r2, [r3, #0]
    ec98:	68bb      	ldr	r3, [r7, #8]
    ec9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    ec9c:	0013      	movs	r3, r2
    ec9e:	009b      	lsls	r3, r3, #2
    eca0:	189b      	adds	r3, r3, r2
    eca2:	009b      	lsls	r3, r3, #2
    eca4:	4a0a      	ldr	r2, [pc, #40]	; (ecd0 <xTaskPriorityDisinherit+0xb8>)
    eca6:	189a      	adds	r2, r3, r2
    eca8:	68bb      	ldr	r3, [r7, #8]
    ecaa:	3304      	adds	r3, #4
    ecac:	0019      	movs	r1, r3
    ecae:	0010      	movs	r0, r2
    ecb0:	4b08      	ldr	r3, [pc, #32]	; (ecd4 <xTaskPriorityDisinherit+0xbc>)
    ecb2:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    ecb4:	2301      	movs	r3, #1
    ecb6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    ecb8:	68fb      	ldr	r3, [r7, #12]
	}
    ecba:	0018      	movs	r0, r3
    ecbc:	46bd      	mov	sp, r7
    ecbe:	b004      	add	sp, #16
    ecc0:	bd80      	pop	{r7, pc}
    ecc2:	46c0      	nop			; (mov r8, r8)
    ecc4:	20003d5c 	.word	0x20003d5c
    ecc8:	0000d14d 	.word	0x0000d14d
    eccc:	20003e3c 	.word	0x20003e3c
    ecd0:	20003d60 	.word	0x20003d60
    ecd4:	0000d09d 	.word	0x0000d09d

0000ecd8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    ecd8:	b580      	push	{r7, lr}
    ecda:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    ecdc:	4b06      	ldr	r3, [pc, #24]	; (ecf8 <pvTaskIncrementMutexHeldCount+0x20>)
    ecde:	681b      	ldr	r3, [r3, #0]
    ece0:	2b00      	cmp	r3, #0
    ece2:	d004      	beq.n	ecee <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    ece4:	4b04      	ldr	r3, [pc, #16]	; (ecf8 <pvTaskIncrementMutexHeldCount+0x20>)
    ece6:	681b      	ldr	r3, [r3, #0]
    ece8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    ecea:	3201      	adds	r2, #1
    ecec:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
    ecee:	4b02      	ldr	r3, [pc, #8]	; (ecf8 <pvTaskIncrementMutexHeldCount+0x20>)
    ecf0:	681b      	ldr	r3, [r3, #0]
	}
    ecf2:	0018      	movs	r0, r3
    ecf4:	46bd      	mov	sp, r7
    ecf6:	bd80      	pop	{r7, pc}
    ecf8:	20003d5c 	.word	0x20003d5c

0000ecfc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
    ecfc:	b580      	push	{r7, lr}
    ecfe:	b084      	sub	sp, #16
    ed00:	af00      	add	r7, sp, #0
    ed02:	6078      	str	r0, [r7, #4]
    ed04:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
    ed06:	4b21      	ldr	r3, [pc, #132]	; (ed8c <prvAddCurrentTaskToDelayedList+0x90>)
    ed08:	681b      	ldr	r3, [r3, #0]
    ed0a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
    ed0c:	4b20      	ldr	r3, [pc, #128]	; (ed90 <prvAddCurrentTaskToDelayedList+0x94>)
    ed0e:	681b      	ldr	r3, [r3, #0]
    ed10:	3304      	adds	r3, #4
    ed12:	0018      	movs	r0, r3
    ed14:	4b1f      	ldr	r3, [pc, #124]	; (ed94 <prvAddCurrentTaskToDelayedList+0x98>)
    ed16:	4798      	blx	r3
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
    ed18:	687b      	ldr	r3, [r7, #4]
    ed1a:	3301      	adds	r3, #1
    ed1c:	d10b      	bne.n	ed36 <prvAddCurrentTaskToDelayedList+0x3a>
    ed1e:	683b      	ldr	r3, [r7, #0]
    ed20:	2b00      	cmp	r3, #0
    ed22:	d008      	beq.n	ed36 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
    ed24:	4b1a      	ldr	r3, [pc, #104]	; (ed90 <prvAddCurrentTaskToDelayedList+0x94>)
    ed26:	681b      	ldr	r3, [r3, #0]
    ed28:	1d1a      	adds	r2, r3, #4
    ed2a:	4b1b      	ldr	r3, [pc, #108]	; (ed98 <prvAddCurrentTaskToDelayedList+0x9c>)
    ed2c:	0011      	movs	r1, r2
    ed2e:	0018      	movs	r0, r3
    ed30:	4b1a      	ldr	r3, [pc, #104]	; (ed9c <prvAddCurrentTaskToDelayedList+0xa0>)
    ed32:	4798      	blx	r3

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    ed34:	e026      	b.n	ed84 <prvAddCurrentTaskToDelayedList+0x88>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
    ed36:	68fa      	ldr	r2, [r7, #12]
    ed38:	687b      	ldr	r3, [r7, #4]
    ed3a:	18d3      	adds	r3, r2, r3
    ed3c:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
    ed3e:	4b14      	ldr	r3, [pc, #80]	; (ed90 <prvAddCurrentTaskToDelayedList+0x94>)
    ed40:	681b      	ldr	r3, [r3, #0]
    ed42:	68ba      	ldr	r2, [r7, #8]
    ed44:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
    ed46:	68ba      	ldr	r2, [r7, #8]
    ed48:	68fb      	ldr	r3, [r7, #12]
    ed4a:	429a      	cmp	r2, r3
    ed4c:	d209      	bcs.n	ed62 <prvAddCurrentTaskToDelayedList+0x66>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    ed4e:	4b14      	ldr	r3, [pc, #80]	; (eda0 <prvAddCurrentTaskToDelayedList+0xa4>)
    ed50:	681a      	ldr	r2, [r3, #0]
    ed52:	4b0f      	ldr	r3, [pc, #60]	; (ed90 <prvAddCurrentTaskToDelayedList+0x94>)
    ed54:	681b      	ldr	r3, [r3, #0]
    ed56:	3304      	adds	r3, #4
    ed58:	0019      	movs	r1, r3
    ed5a:	0010      	movs	r0, r2
    ed5c:	4b11      	ldr	r3, [pc, #68]	; (eda4 <prvAddCurrentTaskToDelayedList+0xa8>)
    ed5e:	4798      	blx	r3

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    ed60:	e010      	b.n	ed84 <prvAddCurrentTaskToDelayedList+0x88>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
    ed62:	4b11      	ldr	r3, [pc, #68]	; (eda8 <prvAddCurrentTaskToDelayedList+0xac>)
    ed64:	681a      	ldr	r2, [r3, #0]
    ed66:	4b0a      	ldr	r3, [pc, #40]	; (ed90 <prvAddCurrentTaskToDelayedList+0x94>)
    ed68:	681b      	ldr	r3, [r3, #0]
    ed6a:	3304      	adds	r3, #4
    ed6c:	0019      	movs	r1, r3
    ed6e:	0010      	movs	r0, r2
    ed70:	4b0c      	ldr	r3, [pc, #48]	; (eda4 <prvAddCurrentTaskToDelayedList+0xa8>)
    ed72:	4798      	blx	r3

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
    ed74:	4b0d      	ldr	r3, [pc, #52]	; (edac <prvAddCurrentTaskToDelayedList+0xb0>)
    ed76:	681b      	ldr	r3, [r3, #0]
    ed78:	68ba      	ldr	r2, [r7, #8]
    ed7a:	429a      	cmp	r2, r3
    ed7c:	d202      	bcs.n	ed84 <prvAddCurrentTaskToDelayedList+0x88>
				{
					xNextTaskUnblockTime = xTimeToWake;
    ed7e:	4b0b      	ldr	r3, [pc, #44]	; (edac <prvAddCurrentTaskToDelayedList+0xb0>)
    ed80:	68ba      	ldr	r2, [r7, #8]
    ed82:	601a      	str	r2, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    ed84:	46c0      	nop			; (mov r8, r8)
    ed86:	46bd      	mov	sp, r7
    ed88:	b004      	add	sp, #16
    ed8a:	bd80      	pop	{r7, pc}
    ed8c:	20003e38 	.word	0x20003e38
    ed90:	20003d5c 	.word	0x20003d5c
    ed94:	0000d14d 	.word	0x0000d14d
    ed98:	20003e20 	.word	0x20003e20
    ed9c:	0000d09d 	.word	0x0000d09d
    eda0:	20003df0 	.word	0x20003df0
    eda4:	0000d0e1 	.word	0x0000d0e1
    eda8:	20003dec 	.word	0x20003dec
    edac:	20003e54 	.word	0x20003e54

0000edb0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    edb0:	b590      	push	{r4, r7, lr}
    edb2:	b085      	sub	sp, #20
    edb4:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
    edb6:	2300      	movs	r3, #0
    edb8:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    edba:	4b0e      	ldr	r3, [pc, #56]	; (edf4 <xTimerCreateTimerTask+0x44>)
    edbc:	4798      	blx	r3

	if( xTimerQueue != NULL )
    edbe:	4b0e      	ldr	r3, [pc, #56]	; (edf8 <xTimerCreateTimerTask+0x48>)
    edc0:	681b      	ldr	r3, [r3, #0]
    edc2:	2b00      	cmp	r3, #0
    edc4:	d00b      	beq.n	edde <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
    edc6:	490d      	ldr	r1, [pc, #52]	; (edfc <xTimerCreateTimerTask+0x4c>)
    edc8:	480d      	ldr	r0, [pc, #52]	; (ee00 <xTimerCreateTimerTask+0x50>)
    edca:	4b0e      	ldr	r3, [pc, #56]	; (ee04 <xTimerCreateTimerTask+0x54>)
    edcc:	9301      	str	r3, [sp, #4]
    edce:	2302      	movs	r3, #2
    edd0:	9300      	str	r3, [sp, #0]
    edd2:	2300      	movs	r3, #0
    edd4:	2250      	movs	r2, #80	; 0x50
    edd6:	4c0c      	ldr	r4, [pc, #48]	; (ee08 <xTimerCreateTimerTask+0x58>)
    edd8:	47a0      	blx	r4
    edda:	0003      	movs	r3, r0
    eddc:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
    edde:	687b      	ldr	r3, [r7, #4]
    ede0:	2b00      	cmp	r3, #0
    ede2:	d101      	bne.n	ede8 <xTimerCreateTimerTask+0x38>
    ede4:	b672      	cpsid	i
    ede6:	e7fe      	b.n	ede6 <xTimerCreateTimerTask+0x36>
	return xReturn;
    ede8:	687b      	ldr	r3, [r7, #4]
}
    edea:	0018      	movs	r0, r3
    edec:	46bd      	mov	sp, r7
    edee:	b003      	add	sp, #12
    edf0:	bd90      	pop	{r4, r7, pc}
    edf2:	46c0      	nop			; (mov r8, r8)
    edf4:	0000f2f1 	.word	0x0000f2f1
    edf8:	20003e90 	.word	0x20003e90
    edfc:	00013e44 	.word	0x00013e44
    ee00:	0000ef31 	.word	0x0000ef31
    ee04:	20003e94 	.word	0x20003e94
    ee08:	0000df85 	.word	0x0000df85

0000ee0c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    ee0c:	b590      	push	{r4, r7, lr}
    ee0e:	b089      	sub	sp, #36	; 0x24
    ee10:	af00      	add	r7, sp, #0
    ee12:	60f8      	str	r0, [r7, #12]
    ee14:	60b9      	str	r1, [r7, #8]
    ee16:	607a      	str	r2, [r7, #4]
    ee18:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
    ee1a:	2300      	movs	r3, #0
    ee1c:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
    ee1e:	68fb      	ldr	r3, [r7, #12]
    ee20:	2b00      	cmp	r3, #0
    ee22:	d101      	bne.n	ee28 <xTimerGenericCommand+0x1c>
    ee24:	b672      	cpsid	i
    ee26:	e7fe      	b.n	ee26 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    ee28:	4b1e      	ldr	r3, [pc, #120]	; (eea4 <xTimerGenericCommand+0x98>)
    ee2a:	681b      	ldr	r3, [r3, #0]
    ee2c:	2b00      	cmp	r3, #0
    ee2e:	d033      	beq.n	ee98 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    ee30:	2310      	movs	r3, #16
    ee32:	18fb      	adds	r3, r7, r3
    ee34:	68ba      	ldr	r2, [r7, #8]
    ee36:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    ee38:	2310      	movs	r3, #16
    ee3a:	18fb      	adds	r3, r7, r3
    ee3c:	687a      	ldr	r2, [r7, #4]
    ee3e:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    ee40:	2310      	movs	r3, #16
    ee42:	18fb      	adds	r3, r7, r3
    ee44:	68fa      	ldr	r2, [r7, #12]
    ee46:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    ee48:	68bb      	ldr	r3, [r7, #8]
    ee4a:	2b05      	cmp	r3, #5
    ee4c:	dc1a      	bgt.n	ee84 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    ee4e:	4b16      	ldr	r3, [pc, #88]	; (eea8 <xTimerGenericCommand+0x9c>)
    ee50:	4798      	blx	r3
    ee52:	1e03      	subs	r3, r0, #0
    ee54:	2b02      	cmp	r3, #2
    ee56:	d10a      	bne.n	ee6e <xTimerGenericCommand+0x62>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    ee58:	4b12      	ldr	r3, [pc, #72]	; (eea4 <xTimerGenericCommand+0x98>)
    ee5a:	6818      	ldr	r0, [r3, #0]
    ee5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
    ee5e:	2310      	movs	r3, #16
    ee60:	18f9      	adds	r1, r7, r3
    ee62:	2300      	movs	r3, #0
    ee64:	4c11      	ldr	r4, [pc, #68]	; (eeac <xTimerGenericCommand+0xa0>)
    ee66:	47a0      	blx	r4
    ee68:	0003      	movs	r3, r0
    ee6a:	61fb      	str	r3, [r7, #28]
    ee6c:	e014      	b.n	ee98 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    ee6e:	4b0d      	ldr	r3, [pc, #52]	; (eea4 <xTimerGenericCommand+0x98>)
    ee70:	6818      	ldr	r0, [r3, #0]
    ee72:	2310      	movs	r3, #16
    ee74:	18f9      	adds	r1, r7, r3
    ee76:	2300      	movs	r3, #0
    ee78:	2200      	movs	r2, #0
    ee7a:	4c0c      	ldr	r4, [pc, #48]	; (eeac <xTimerGenericCommand+0xa0>)
    ee7c:	47a0      	blx	r4
    ee7e:	0003      	movs	r3, r0
    ee80:	61fb      	str	r3, [r7, #28]
    ee82:	e009      	b.n	ee98 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    ee84:	4b07      	ldr	r3, [pc, #28]	; (eea4 <xTimerGenericCommand+0x98>)
    ee86:	6818      	ldr	r0, [r3, #0]
    ee88:	683a      	ldr	r2, [r7, #0]
    ee8a:	2310      	movs	r3, #16
    ee8c:	18f9      	adds	r1, r7, r3
    ee8e:	2300      	movs	r3, #0
    ee90:	4c07      	ldr	r4, [pc, #28]	; (eeb0 <xTimerGenericCommand+0xa4>)
    ee92:	47a0      	blx	r4
    ee94:	0003      	movs	r3, r0
    ee96:	61fb      	str	r3, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    ee98:	69fb      	ldr	r3, [r7, #28]
}
    ee9a:	0018      	movs	r0, r3
    ee9c:	46bd      	mov	sp, r7
    ee9e:	b009      	add	sp, #36	; 0x24
    eea0:	bd90      	pop	{r4, r7, pc}
    eea2:	46c0      	nop			; (mov r8, r8)
    eea4:	20003e90 	.word	0x20003e90
    eea8:	0000eb1d 	.word	0x0000eb1d
    eeac:	0000d689 	.word	0x0000d689
    eeb0:	0000d869 	.word	0x0000d869

0000eeb4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    eeb4:	b590      	push	{r4, r7, lr}
    eeb6:	b087      	sub	sp, #28
    eeb8:	af02      	add	r7, sp, #8
    eeba:	6078      	str	r0, [r7, #4]
    eebc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    eebe:	4b18      	ldr	r3, [pc, #96]	; (ef20 <prvProcessExpiredTimer+0x6c>)
    eec0:	681b      	ldr	r3, [r3, #0]
    eec2:	68db      	ldr	r3, [r3, #12]
    eec4:	68db      	ldr	r3, [r3, #12]
    eec6:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    eec8:	68fb      	ldr	r3, [r7, #12]
    eeca:	3304      	adds	r3, #4
    eecc:	0018      	movs	r0, r3
    eece:	4b15      	ldr	r3, [pc, #84]	; (ef24 <prvProcessExpiredTimer+0x70>)
    eed0:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    eed2:	68fb      	ldr	r3, [r7, #12]
    eed4:	69db      	ldr	r3, [r3, #28]
    eed6:	2b01      	cmp	r3, #1
    eed8:	d119      	bne.n	ef0e <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
    eeda:	68fb      	ldr	r3, [r7, #12]
    eedc:	699a      	ldr	r2, [r3, #24]
    eede:	687b      	ldr	r3, [r7, #4]
    eee0:	18d1      	adds	r1, r2, r3
    eee2:	687b      	ldr	r3, [r7, #4]
    eee4:	683a      	ldr	r2, [r7, #0]
    eee6:	68f8      	ldr	r0, [r7, #12]
    eee8:	4c0f      	ldr	r4, [pc, #60]	; (ef28 <prvProcessExpiredTimer+0x74>)
    eeea:	47a0      	blx	r4
    eeec:	1e03      	subs	r3, r0, #0
    eeee:	d00e      	beq.n	ef0e <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    eef0:	687a      	ldr	r2, [r7, #4]
    eef2:	68f8      	ldr	r0, [r7, #12]
    eef4:	2300      	movs	r3, #0
    eef6:	9300      	str	r3, [sp, #0]
    eef8:	2300      	movs	r3, #0
    eefa:	2100      	movs	r1, #0
    eefc:	4c0b      	ldr	r4, [pc, #44]	; (ef2c <prvProcessExpiredTimer+0x78>)
    eefe:	47a0      	blx	r4
    ef00:	0003      	movs	r3, r0
    ef02:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
    ef04:	68bb      	ldr	r3, [r7, #8]
    ef06:	2b00      	cmp	r3, #0
    ef08:	d101      	bne.n	ef0e <prvProcessExpiredTimer+0x5a>
    ef0a:	b672      	cpsid	i
    ef0c:	e7fe      	b.n	ef0c <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    ef0e:	68fb      	ldr	r3, [r7, #12]
    ef10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    ef12:	68fa      	ldr	r2, [r7, #12]
    ef14:	0010      	movs	r0, r2
    ef16:	4798      	blx	r3
}
    ef18:	46c0      	nop			; (mov r8, r8)
    ef1a:	46bd      	mov	sp, r7
    ef1c:	b005      	add	sp, #20
    ef1e:	bd90      	pop	{r4, r7, pc}
    ef20:	20003e88 	.word	0x20003e88
    ef24:	0000d14d 	.word	0x0000d14d
    ef28:	0000f091 	.word	0x0000f091
    ef2c:	0000ee0d 	.word	0x0000ee0d

0000ef30 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    ef30:	b580      	push	{r7, lr}
    ef32:	b084      	sub	sp, #16
    ef34:	af00      	add	r7, sp, #0
    ef36:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    ef38:	2308      	movs	r3, #8
    ef3a:	18fb      	adds	r3, r7, r3
    ef3c:	0018      	movs	r0, r3
    ef3e:	4b06      	ldr	r3, [pc, #24]	; (ef58 <prvTimerTask+0x28>)
    ef40:	4798      	blx	r3
    ef42:	0003      	movs	r3, r0
    ef44:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    ef46:	68ba      	ldr	r2, [r7, #8]
    ef48:	68fb      	ldr	r3, [r7, #12]
    ef4a:	0011      	movs	r1, r2
    ef4c:	0018      	movs	r0, r3
    ef4e:	4b03      	ldr	r3, [pc, #12]	; (ef5c <prvTimerTask+0x2c>)
    ef50:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    ef52:	4b03      	ldr	r3, [pc, #12]	; (ef60 <prvTimerTask+0x30>)
    ef54:	4798      	blx	r3
	}
    ef56:	e7ef      	b.n	ef38 <prvTimerTask+0x8>
    ef58:	0000f009 	.word	0x0000f009
    ef5c:	0000ef65 	.word	0x0000ef65
    ef60:	0000f119 	.word	0x0000f119

0000ef64 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
    ef64:	b580      	push	{r7, lr}
    ef66:	b084      	sub	sp, #16
    ef68:	af00      	add	r7, sp, #0
    ef6a:	6078      	str	r0, [r7, #4]
    ef6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    ef6e:	4b1e      	ldr	r3, [pc, #120]	; (efe8 <prvProcessTimerOrBlockTask+0x84>)
    ef70:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    ef72:	2308      	movs	r3, #8
    ef74:	18fb      	adds	r3, r7, r3
    ef76:	0018      	movs	r0, r3
    ef78:	4b1c      	ldr	r3, [pc, #112]	; (efec <prvProcessTimerOrBlockTask+0x88>)
    ef7a:	4798      	blx	r3
    ef7c:	0003      	movs	r3, r0
    ef7e:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
    ef80:	68bb      	ldr	r3, [r7, #8]
    ef82:	2b00      	cmp	r3, #0
    ef84:	d129      	bne.n	efda <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    ef86:	683b      	ldr	r3, [r7, #0]
    ef88:	2b00      	cmp	r3, #0
    ef8a:	d10c      	bne.n	efa6 <prvProcessTimerOrBlockTask+0x42>
    ef8c:	687a      	ldr	r2, [r7, #4]
    ef8e:	68fb      	ldr	r3, [r7, #12]
    ef90:	429a      	cmp	r2, r3
    ef92:	d808      	bhi.n	efa6 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
    ef94:	4b16      	ldr	r3, [pc, #88]	; (eff0 <prvProcessTimerOrBlockTask+0x8c>)
    ef96:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    ef98:	68fa      	ldr	r2, [r7, #12]
    ef9a:	687b      	ldr	r3, [r7, #4]
    ef9c:	0011      	movs	r1, r2
    ef9e:	0018      	movs	r0, r3
    efa0:	4b14      	ldr	r3, [pc, #80]	; (eff4 <prvProcessTimerOrBlockTask+0x90>)
    efa2:	4798      	blx	r3
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    efa4:	e01b      	b.n	efde <prvProcessTimerOrBlockTask+0x7a>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
    efa6:	683b      	ldr	r3, [r7, #0]
    efa8:	2b00      	cmp	r3, #0
    efaa:	d006      	beq.n	efba <prvProcessTimerOrBlockTask+0x56>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
    efac:	4b12      	ldr	r3, [pc, #72]	; (eff8 <prvProcessTimerOrBlockTask+0x94>)
    efae:	681b      	ldr	r3, [r3, #0]
    efb0:	681b      	ldr	r3, [r3, #0]
    efb2:	425a      	negs	r2, r3
    efb4:	4153      	adcs	r3, r2
    efb6:	b2db      	uxtb	r3, r3
    efb8:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
    efba:	4b10      	ldr	r3, [pc, #64]	; (effc <prvProcessTimerOrBlockTask+0x98>)
    efbc:	6818      	ldr	r0, [r3, #0]
    efbe:	687a      	ldr	r2, [r7, #4]
    efc0:	68fb      	ldr	r3, [r7, #12]
    efc2:	1ad3      	subs	r3, r2, r3
    efc4:	683a      	ldr	r2, [r7, #0]
    efc6:	0019      	movs	r1, r3
    efc8:	4b0d      	ldr	r3, [pc, #52]	; (f000 <prvProcessTimerOrBlockTask+0x9c>)
    efca:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
    efcc:	4b08      	ldr	r3, [pc, #32]	; (eff0 <prvProcessTimerOrBlockTask+0x8c>)
    efce:	4798      	blx	r3
    efd0:	1e03      	subs	r3, r0, #0
    efd2:	d104      	bne.n	efde <prvProcessTimerOrBlockTask+0x7a>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    efd4:	4b0b      	ldr	r3, [pc, #44]	; (f004 <prvProcessTimerOrBlockTask+0xa0>)
    efd6:	4798      	blx	r3
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    efd8:	e001      	b.n	efde <prvProcessTimerOrBlockTask+0x7a>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    efda:	4b05      	ldr	r3, [pc, #20]	; (eff0 <prvProcessTimerOrBlockTask+0x8c>)
    efdc:	4798      	blx	r3
		}
	}
}
    efde:	46c0      	nop			; (mov r8, r8)
    efe0:	46bd      	mov	sp, r7
    efe2:	b004      	add	sp, #16
    efe4:	bd80      	pop	{r7, pc}
    efe6:	46c0      	nop			; (mov r8, r8)
    efe8:	0000e3a9 	.word	0x0000e3a9
    efec:	0000f049 	.word	0x0000f049
    eff0:	0000e3c1 	.word	0x0000e3c1
    eff4:	0000eeb5 	.word	0x0000eeb5
    eff8:	20003e8c 	.word	0x20003e8c
    effc:	20003e90 	.word	0x20003e90
    f000:	0000de69 	.word	0x0000de69
    f004:	0000d2a9 	.word	0x0000d2a9

0000f008 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    f008:	b580      	push	{r7, lr}
    f00a:	b084      	sub	sp, #16
    f00c:	af00      	add	r7, sp, #0
    f00e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    f010:	4b0c      	ldr	r3, [pc, #48]	; (f044 <prvGetNextExpireTime+0x3c>)
    f012:	681b      	ldr	r3, [r3, #0]
    f014:	681b      	ldr	r3, [r3, #0]
    f016:	425a      	negs	r2, r3
    f018:	4153      	adcs	r3, r2
    f01a:	b2db      	uxtb	r3, r3
    f01c:	001a      	movs	r2, r3
    f01e:	687b      	ldr	r3, [r7, #4]
    f020:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
    f022:	687b      	ldr	r3, [r7, #4]
    f024:	681b      	ldr	r3, [r3, #0]
    f026:	2b00      	cmp	r3, #0
    f028:	d105      	bne.n	f036 <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    f02a:	4b06      	ldr	r3, [pc, #24]	; (f044 <prvGetNextExpireTime+0x3c>)
    f02c:	681b      	ldr	r3, [r3, #0]
    f02e:	68db      	ldr	r3, [r3, #12]
    f030:	681b      	ldr	r3, [r3, #0]
    f032:	60fb      	str	r3, [r7, #12]
    f034:	e001      	b.n	f03a <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    f036:	2300      	movs	r3, #0
    f038:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
    f03a:	68fb      	ldr	r3, [r7, #12]
}
    f03c:	0018      	movs	r0, r3
    f03e:	46bd      	mov	sp, r7
    f040:	b004      	add	sp, #16
    f042:	bd80      	pop	{r7, pc}
    f044:	20003e88 	.word	0x20003e88

0000f048 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    f048:	b580      	push	{r7, lr}
    f04a:	b084      	sub	sp, #16
    f04c:	af00      	add	r7, sp, #0
    f04e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    f050:	4b0c      	ldr	r3, [pc, #48]	; (f084 <prvSampleTimeNow+0x3c>)
    f052:	4798      	blx	r3
    f054:	0003      	movs	r3, r0
    f056:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
    f058:	4b0b      	ldr	r3, [pc, #44]	; (f088 <prvSampleTimeNow+0x40>)
    f05a:	681b      	ldr	r3, [r3, #0]
    f05c:	68fa      	ldr	r2, [r7, #12]
    f05e:	429a      	cmp	r2, r3
    f060:	d205      	bcs.n	f06e <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
    f062:	4b0a      	ldr	r3, [pc, #40]	; (f08c <prvSampleTimeNow+0x44>)
    f064:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
    f066:	687b      	ldr	r3, [r7, #4]
    f068:	2201      	movs	r2, #1
    f06a:	601a      	str	r2, [r3, #0]
    f06c:	e002      	b.n	f074 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    f06e:	687b      	ldr	r3, [r7, #4]
    f070:	2200      	movs	r2, #0
    f072:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
    f074:	4b04      	ldr	r3, [pc, #16]	; (f088 <prvSampleTimeNow+0x40>)
    f076:	68fa      	ldr	r2, [r7, #12]
    f078:	601a      	str	r2, [r3, #0]

	return xTimeNow;
    f07a:	68fb      	ldr	r3, [r7, #12]
}
    f07c:	0018      	movs	r0, r3
    f07e:	46bd      	mov	sp, r7
    f080:	b004      	add	sp, #16
    f082:	bd80      	pop	{r7, pc}
    f084:	0000e4f5 	.word	0x0000e4f5
    f088:	20003e98 	.word	0x20003e98
    f08c:	0000f231 	.word	0x0000f231

0000f090 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    f090:	b580      	push	{r7, lr}
    f092:	b086      	sub	sp, #24
    f094:	af00      	add	r7, sp, #0
    f096:	60f8      	str	r0, [r7, #12]
    f098:	60b9      	str	r1, [r7, #8]
    f09a:	607a      	str	r2, [r7, #4]
    f09c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
    f09e:	2300      	movs	r3, #0
    f0a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    f0a2:	68fb      	ldr	r3, [r7, #12]
    f0a4:	68ba      	ldr	r2, [r7, #8]
    f0a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    f0a8:	68fb      	ldr	r3, [r7, #12]
    f0aa:	68fa      	ldr	r2, [r7, #12]
    f0ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
    f0ae:	68ba      	ldr	r2, [r7, #8]
    f0b0:	687b      	ldr	r3, [r7, #4]
    f0b2:	429a      	cmp	r2, r3
    f0b4:	d812      	bhi.n	f0dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    f0b6:	687a      	ldr	r2, [r7, #4]
    f0b8:	683b      	ldr	r3, [r7, #0]
    f0ba:	1ad2      	subs	r2, r2, r3
    f0bc:	68fb      	ldr	r3, [r7, #12]
    f0be:	699b      	ldr	r3, [r3, #24]
    f0c0:	429a      	cmp	r2, r3
    f0c2:	d302      	bcc.n	f0ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    f0c4:	2301      	movs	r3, #1
    f0c6:	617b      	str	r3, [r7, #20]
    f0c8:	e01b      	b.n	f102 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    f0ca:	4b10      	ldr	r3, [pc, #64]	; (f10c <prvInsertTimerInActiveList+0x7c>)
    f0cc:	681a      	ldr	r2, [r3, #0]
    f0ce:	68fb      	ldr	r3, [r7, #12]
    f0d0:	3304      	adds	r3, #4
    f0d2:	0019      	movs	r1, r3
    f0d4:	0010      	movs	r0, r2
    f0d6:	4b0e      	ldr	r3, [pc, #56]	; (f110 <prvInsertTimerInActiveList+0x80>)
    f0d8:	4798      	blx	r3
    f0da:	e012      	b.n	f102 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    f0dc:	687a      	ldr	r2, [r7, #4]
    f0de:	683b      	ldr	r3, [r7, #0]
    f0e0:	429a      	cmp	r2, r3
    f0e2:	d206      	bcs.n	f0f2 <prvInsertTimerInActiveList+0x62>
    f0e4:	68ba      	ldr	r2, [r7, #8]
    f0e6:	683b      	ldr	r3, [r7, #0]
    f0e8:	429a      	cmp	r2, r3
    f0ea:	d302      	bcc.n	f0f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    f0ec:	2301      	movs	r3, #1
    f0ee:	617b      	str	r3, [r7, #20]
    f0f0:	e007      	b.n	f102 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    f0f2:	4b08      	ldr	r3, [pc, #32]	; (f114 <prvInsertTimerInActiveList+0x84>)
    f0f4:	681a      	ldr	r2, [r3, #0]
    f0f6:	68fb      	ldr	r3, [r7, #12]
    f0f8:	3304      	adds	r3, #4
    f0fa:	0019      	movs	r1, r3
    f0fc:	0010      	movs	r0, r2
    f0fe:	4b04      	ldr	r3, [pc, #16]	; (f110 <prvInsertTimerInActiveList+0x80>)
    f100:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
    f102:	697b      	ldr	r3, [r7, #20]
}
    f104:	0018      	movs	r0, r3
    f106:	46bd      	mov	sp, r7
    f108:	b006      	add	sp, #24
    f10a:	bd80      	pop	{r7, pc}
    f10c:	20003e8c 	.word	0x20003e8c
    f110:	0000d0e1 	.word	0x0000d0e1
    f114:	20003e88 	.word	0x20003e88

0000f118 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    f118:	b590      	push	{r4, r7, lr}
    f11a:	b08b      	sub	sp, #44	; 0x2c
    f11c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    f11e:	e068      	b.n	f1f2 <prvProcessReceivedCommands+0xda>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    f120:	2308      	movs	r3, #8
    f122:	18fb      	adds	r3, r7, r3
    f124:	681b      	ldr	r3, [r3, #0]
    f126:	2b00      	cmp	r3, #0
    f128:	db63      	blt.n	f1f2 <prvProcessReceivedCommands+0xda>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    f12a:	2308      	movs	r3, #8
    f12c:	18fb      	adds	r3, r7, r3
    f12e:	689b      	ldr	r3, [r3, #8]
    f130:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    f132:	69fb      	ldr	r3, [r7, #28]
    f134:	695b      	ldr	r3, [r3, #20]
    f136:	2b00      	cmp	r3, #0
    f138:	d004      	beq.n	f144 <prvProcessReceivedCommands+0x2c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    f13a:	69fb      	ldr	r3, [r7, #28]
    f13c:	3304      	adds	r3, #4
    f13e:	0018      	movs	r0, r3
    f140:	4b33      	ldr	r3, [pc, #204]	; (f210 <prvProcessReceivedCommands+0xf8>)
    f142:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    f144:	1d3b      	adds	r3, r7, #4
    f146:	0018      	movs	r0, r3
    f148:	4b32      	ldr	r3, [pc, #200]	; (f214 <prvProcessReceivedCommands+0xfc>)
    f14a:	4798      	blx	r3
    f14c:	0003      	movs	r3, r0
    f14e:	61bb      	str	r3, [r7, #24]

			switch( xMessage.xMessageID )
    f150:	2308      	movs	r3, #8
    f152:	18fb      	adds	r3, r7, r3
    f154:	681b      	ldr	r3, [r3, #0]
    f156:	2b09      	cmp	r3, #9
    f158:	d84a      	bhi.n	f1f0 <prvProcessReceivedCommands+0xd8>
    f15a:	009a      	lsls	r2, r3, #2
    f15c:	4b2e      	ldr	r3, [pc, #184]	; (f218 <prvProcessReceivedCommands+0x100>)
    f15e:	18d3      	adds	r3, r2, r3
    f160:	681b      	ldr	r3, [r3, #0]
    f162:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
    f164:	2308      	movs	r3, #8
    f166:	18fb      	adds	r3, r7, r3
    f168:	685a      	ldr	r2, [r3, #4]
    f16a:	69fb      	ldr	r3, [r7, #28]
    f16c:	699b      	ldr	r3, [r3, #24]
    f16e:	18d1      	adds	r1, r2, r3
    f170:	2308      	movs	r3, #8
    f172:	18fb      	adds	r3, r7, r3
    f174:	685b      	ldr	r3, [r3, #4]
    f176:	69ba      	ldr	r2, [r7, #24]
    f178:	69f8      	ldr	r0, [r7, #28]
    f17a:	4c28      	ldr	r4, [pc, #160]	; (f21c <prvProcessReceivedCommands+0x104>)
    f17c:	47a0      	blx	r4
    f17e:	1e03      	subs	r3, r0, #0
    f180:	d037      	beq.n	f1f2 <prvProcessReceivedCommands+0xda>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    f182:	69fb      	ldr	r3, [r7, #28]
    f184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f186:	69fa      	ldr	r2, [r7, #28]
    f188:	0010      	movs	r0, r2
    f18a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    f18c:	69fb      	ldr	r3, [r7, #28]
    f18e:	69db      	ldr	r3, [r3, #28]
    f190:	2b01      	cmp	r3, #1
    f192:	d12e      	bne.n	f1f2 <prvProcessReceivedCommands+0xda>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    f194:	2308      	movs	r3, #8
    f196:	18fb      	adds	r3, r7, r3
    f198:	685a      	ldr	r2, [r3, #4]
    f19a:	69fb      	ldr	r3, [r7, #28]
    f19c:	699b      	ldr	r3, [r3, #24]
    f19e:	18d2      	adds	r2, r2, r3
    f1a0:	69f8      	ldr	r0, [r7, #28]
    f1a2:	2300      	movs	r3, #0
    f1a4:	9300      	str	r3, [sp, #0]
    f1a6:	2300      	movs	r3, #0
    f1a8:	2100      	movs	r1, #0
    f1aa:	4c1d      	ldr	r4, [pc, #116]	; (f220 <prvProcessReceivedCommands+0x108>)
    f1ac:	47a0      	blx	r4
    f1ae:	0003      	movs	r3, r0
    f1b0:	617b      	str	r3, [r7, #20]
							configASSERT( xResult );
    f1b2:	697b      	ldr	r3, [r7, #20]
    f1b4:	2b00      	cmp	r3, #0
    f1b6:	d11c      	bne.n	f1f2 <prvProcessReceivedCommands+0xda>
    f1b8:	b672      	cpsid	i
    f1ba:	e7fe      	b.n	f1ba <prvProcessReceivedCommands+0xa2>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    f1bc:	2308      	movs	r3, #8
    f1be:	18fb      	adds	r3, r7, r3
    f1c0:	685a      	ldr	r2, [r3, #4]
    f1c2:	69fb      	ldr	r3, [r7, #28]
    f1c4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
    f1c6:	69fb      	ldr	r3, [r7, #28]
    f1c8:	699b      	ldr	r3, [r3, #24]
    f1ca:	2b00      	cmp	r3, #0
    f1cc:	d101      	bne.n	f1d2 <prvProcessReceivedCommands+0xba>
    f1ce:	b672      	cpsid	i
    f1d0:	e7fe      	b.n	f1d0 <prvProcessReceivedCommands+0xb8>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    f1d2:	69fb      	ldr	r3, [r7, #28]
    f1d4:	699a      	ldr	r2, [r3, #24]
    f1d6:	69bb      	ldr	r3, [r7, #24]
    f1d8:	18d1      	adds	r1, r2, r3
    f1da:	69bb      	ldr	r3, [r7, #24]
    f1dc:	69ba      	ldr	r2, [r7, #24]
    f1de:	69f8      	ldr	r0, [r7, #28]
    f1e0:	4c0e      	ldr	r4, [pc, #56]	; (f21c <prvProcessReceivedCommands+0x104>)
    f1e2:	47a0      	blx	r4
					break;
    f1e4:	e005      	b.n	f1f2 <prvProcessReceivedCommands+0xda>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
    f1e6:	69fb      	ldr	r3, [r7, #28]
    f1e8:	0018      	movs	r0, r3
    f1ea:	4b0e      	ldr	r3, [pc, #56]	; (f224 <prvProcessReceivedCommands+0x10c>)
    f1ec:	4798      	blx	r3
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
    f1ee:	e000      	b.n	f1f2 <prvProcessReceivedCommands+0xda>

				default	:
					/* Don't expect to get here. */
					break;
    f1f0:	46c0      	nop			; (mov r8, r8)
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    f1f2:	4b0d      	ldr	r3, [pc, #52]	; (f228 <prvProcessReceivedCommands+0x110>)
    f1f4:	6818      	ldr	r0, [r3, #0]
    f1f6:	2308      	movs	r3, #8
    f1f8:	18f9      	adds	r1, r7, r3
    f1fa:	2300      	movs	r3, #0
    f1fc:	2200      	movs	r2, #0
    f1fe:	4c0b      	ldr	r4, [pc, #44]	; (f22c <prvProcessReceivedCommands+0x114>)
    f200:	47a0      	blx	r4
    f202:	1e03      	subs	r3, r0, #0
    f204:	d18c      	bne.n	f120 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    f206:	46c0      	nop			; (mov r8, r8)
    f208:	46bd      	mov	sp, r7
    f20a:	b009      	add	sp, #36	; 0x24
    f20c:	bd90      	pop	{r4, r7, pc}
    f20e:	46c0      	nop			; (mov r8, r8)
    f210:	0000d14d 	.word	0x0000d14d
    f214:	0000f049 	.word	0x0000f049
    f218:	00013e54 	.word	0x00013e54
    f21c:	0000f091 	.word	0x0000f091
    f220:	0000ee0d 	.word	0x0000ee0d
    f224:	0000d47d 	.word	0x0000d47d
    f228:	20003e90 	.word	0x20003e90
    f22c:	0000d989 	.word	0x0000d989

0000f230 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    f230:	b590      	push	{r4, r7, lr}
    f232:	b089      	sub	sp, #36	; 0x24
    f234:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    f236:	e03e      	b.n	f2b6 <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    f238:	4b28      	ldr	r3, [pc, #160]	; (f2dc <prvSwitchTimerLists+0xac>)
    f23a:	681b      	ldr	r3, [r3, #0]
    f23c:	68db      	ldr	r3, [r3, #12]
    f23e:	681b      	ldr	r3, [r3, #0]
    f240:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    f242:	4b26      	ldr	r3, [pc, #152]	; (f2dc <prvSwitchTimerLists+0xac>)
    f244:	681b      	ldr	r3, [r3, #0]
    f246:	68db      	ldr	r3, [r3, #12]
    f248:	68db      	ldr	r3, [r3, #12]
    f24a:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    f24c:	693b      	ldr	r3, [r7, #16]
    f24e:	3304      	adds	r3, #4
    f250:	0018      	movs	r0, r3
    f252:	4b23      	ldr	r3, [pc, #140]	; (f2e0 <prvSwitchTimerLists+0xb0>)
    f254:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    f256:	693b      	ldr	r3, [r7, #16]
    f258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f25a:	693a      	ldr	r2, [r7, #16]
    f25c:	0010      	movs	r0, r2
    f25e:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    f260:	693b      	ldr	r3, [r7, #16]
    f262:	69db      	ldr	r3, [r3, #28]
    f264:	2b01      	cmp	r3, #1
    f266:	d126      	bne.n	f2b6 <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    f268:	693b      	ldr	r3, [r7, #16]
    f26a:	699a      	ldr	r2, [r3, #24]
    f26c:	697b      	ldr	r3, [r7, #20]
    f26e:	18d3      	adds	r3, r2, r3
    f270:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
    f272:	68fa      	ldr	r2, [r7, #12]
    f274:	697b      	ldr	r3, [r7, #20]
    f276:	429a      	cmp	r2, r3
    f278:	d90e      	bls.n	f298 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    f27a:	693b      	ldr	r3, [r7, #16]
    f27c:	68fa      	ldr	r2, [r7, #12]
    f27e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    f280:	693b      	ldr	r3, [r7, #16]
    f282:	693a      	ldr	r2, [r7, #16]
    f284:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    f286:	4b15      	ldr	r3, [pc, #84]	; (f2dc <prvSwitchTimerLists+0xac>)
    f288:	681a      	ldr	r2, [r3, #0]
    f28a:	693b      	ldr	r3, [r7, #16]
    f28c:	3304      	adds	r3, #4
    f28e:	0019      	movs	r1, r3
    f290:	0010      	movs	r0, r2
    f292:	4b14      	ldr	r3, [pc, #80]	; (f2e4 <prvSwitchTimerLists+0xb4>)
    f294:	4798      	blx	r3
    f296:	e00e      	b.n	f2b6 <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    f298:	697a      	ldr	r2, [r7, #20]
    f29a:	6938      	ldr	r0, [r7, #16]
    f29c:	2300      	movs	r3, #0
    f29e:	9300      	str	r3, [sp, #0]
    f2a0:	2300      	movs	r3, #0
    f2a2:	2100      	movs	r1, #0
    f2a4:	4c10      	ldr	r4, [pc, #64]	; (f2e8 <prvSwitchTimerLists+0xb8>)
    f2a6:	47a0      	blx	r4
    f2a8:	0003      	movs	r3, r0
    f2aa:	60bb      	str	r3, [r7, #8]
				configASSERT( xResult );
    f2ac:	68bb      	ldr	r3, [r7, #8]
    f2ae:	2b00      	cmp	r3, #0
    f2b0:	d101      	bne.n	f2b6 <prvSwitchTimerLists+0x86>
    f2b2:	b672      	cpsid	i
    f2b4:	e7fe      	b.n	f2b4 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    f2b6:	4b09      	ldr	r3, [pc, #36]	; (f2dc <prvSwitchTimerLists+0xac>)
    f2b8:	681b      	ldr	r3, [r3, #0]
    f2ba:	681b      	ldr	r3, [r3, #0]
    f2bc:	2b00      	cmp	r3, #0
    f2be:	d1bb      	bne.n	f238 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    f2c0:	4b06      	ldr	r3, [pc, #24]	; (f2dc <prvSwitchTimerLists+0xac>)
    f2c2:	681b      	ldr	r3, [r3, #0]
    f2c4:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
    f2c6:	4b09      	ldr	r3, [pc, #36]	; (f2ec <prvSwitchTimerLists+0xbc>)
    f2c8:	681a      	ldr	r2, [r3, #0]
    f2ca:	4b04      	ldr	r3, [pc, #16]	; (f2dc <prvSwitchTimerLists+0xac>)
    f2cc:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
    f2ce:	4b07      	ldr	r3, [pc, #28]	; (f2ec <prvSwitchTimerLists+0xbc>)
    f2d0:	687a      	ldr	r2, [r7, #4]
    f2d2:	601a      	str	r2, [r3, #0]
}
    f2d4:	46c0      	nop			; (mov r8, r8)
    f2d6:	46bd      	mov	sp, r7
    f2d8:	b007      	add	sp, #28
    f2da:	bd90      	pop	{r4, r7, pc}
    f2dc:	20003e88 	.word	0x20003e88
    f2e0:	0000d14d 	.word	0x0000d14d
    f2e4:	0000d0e1 	.word	0x0000d0e1
    f2e8:	0000ee0d 	.word	0x0000ee0d
    f2ec:	20003e8c 	.word	0x20003e8c

0000f2f0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    f2f0:	b580      	push	{r7, lr}
    f2f2:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    f2f4:	4b15      	ldr	r3, [pc, #84]	; (f34c <prvCheckForValidListAndQueue+0x5c>)
    f2f6:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
    f2f8:	4b15      	ldr	r3, [pc, #84]	; (f350 <prvCheckForValidListAndQueue+0x60>)
    f2fa:	681b      	ldr	r3, [r3, #0]
    f2fc:	2b00      	cmp	r3, #0
    f2fe:	d120      	bne.n	f342 <prvCheckForValidListAndQueue+0x52>
		{
			vListInitialise( &xActiveTimerList1 );
    f300:	4b14      	ldr	r3, [pc, #80]	; (f354 <prvCheckForValidListAndQueue+0x64>)
    f302:	0018      	movs	r0, r3
    f304:	4b14      	ldr	r3, [pc, #80]	; (f358 <prvCheckForValidListAndQueue+0x68>)
    f306:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
    f308:	4b14      	ldr	r3, [pc, #80]	; (f35c <prvCheckForValidListAndQueue+0x6c>)
    f30a:	0018      	movs	r0, r3
    f30c:	4b12      	ldr	r3, [pc, #72]	; (f358 <prvCheckForValidListAndQueue+0x68>)
    f30e:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
    f310:	4b13      	ldr	r3, [pc, #76]	; (f360 <prvCheckForValidListAndQueue+0x70>)
    f312:	4a10      	ldr	r2, [pc, #64]	; (f354 <prvCheckForValidListAndQueue+0x64>)
    f314:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
    f316:	4b13      	ldr	r3, [pc, #76]	; (f364 <prvCheckForValidListAndQueue+0x74>)
    f318:	4a10      	ldr	r2, [pc, #64]	; (f35c <prvCheckForValidListAndQueue+0x6c>)
    f31a:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    f31c:	2200      	movs	r2, #0
    f31e:	210c      	movs	r1, #12
    f320:	2002      	movs	r0, #2
    f322:	4b11      	ldr	r3, [pc, #68]	; (f368 <prvCheckForValidListAndQueue+0x78>)
    f324:	4798      	blx	r3
    f326:	0002      	movs	r2, r0
    f328:	4b09      	ldr	r3, [pc, #36]	; (f350 <prvCheckForValidListAndQueue+0x60>)
    f32a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
    f32c:	4b08      	ldr	r3, [pc, #32]	; (f350 <prvCheckForValidListAndQueue+0x60>)
    f32e:	681b      	ldr	r3, [r3, #0]
    f330:	2b00      	cmp	r3, #0
    f332:	d006      	beq.n	f342 <prvCheckForValidListAndQueue+0x52>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
    f334:	4b06      	ldr	r3, [pc, #24]	; (f350 <prvCheckForValidListAndQueue+0x60>)
    f336:	681b      	ldr	r3, [r3, #0]
    f338:	4a0c      	ldr	r2, [pc, #48]	; (f36c <prvCheckForValidListAndQueue+0x7c>)
    f33a:	0011      	movs	r1, r2
    f33c:	0018      	movs	r0, r3
    f33e:	4b0c      	ldr	r3, [pc, #48]	; (f370 <prvCheckForValidListAndQueue+0x80>)
    f340:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    f342:	4b0c      	ldr	r3, [pc, #48]	; (f374 <prvCheckForValidListAndQueue+0x84>)
    f344:	4798      	blx	r3
}
    f346:	46c0      	nop			; (mov r8, r8)
    f348:	46bd      	mov	sp, r7
    f34a:	bd80      	pop	{r7, pc}
    f34c:	0000d2c9 	.word	0x0000d2c9
    f350:	20003e90 	.word	0x20003e90
    f354:	20003e60 	.word	0x20003e60
    f358:	0000d049 	.word	0x0000d049
    f35c:	20003e74 	.word	0x20003e74
    f360:	20003e88 	.word	0x20003e88
    f364:	20003e8c 	.word	0x20003e8c
    f368:	0000d555 	.word	0x0000d555
    f36c:	00013e4c 	.word	0x00013e4c
    f370:	0000de19 	.word	0x0000de19
    f374:	0000d2ed 	.word	0x0000d2ed

0000f378 <system_interrupt_enable>:
 *
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
    f378:	b580      	push	{r7, lr}
    f37a:	b082      	sub	sp, #8
    f37c:	af00      	add	r7, sp, #0
    f37e:	0002      	movs	r2, r0
    f380:	1dfb      	adds	r3, r7, #7
    f382:	701a      	strb	r2, [r3, #0]
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    f384:	4b06      	ldr	r3, [pc, #24]	; (f3a0 <system_interrupt_enable+0x28>)
    f386:	1dfa      	adds	r2, r7, #7
    f388:	7812      	ldrb	r2, [r2, #0]
    f38a:	0011      	movs	r1, r2
    f38c:	221f      	movs	r2, #31
    f38e:	400a      	ands	r2, r1
    f390:	2101      	movs	r1, #1
    f392:	4091      	lsls	r1, r2
    f394:	000a      	movs	r2, r1
    f396:	601a      	str	r2, [r3, #0]
}
    f398:	46c0      	nop			; (mov r8, r8)
    f39a:	46bd      	mov	sp, r7
    f39c:	b002      	add	sp, #8
    f39e:	bd80      	pop	{r7, pc}
    f3a0:	e000e100 	.word	0xe000e100

0000f3a4 <usart_is_syncing>:
 * \retval false  Peripheral is not busy syncing and can be read/written without
 *                stalling the bus
 */
static inline bool usart_is_syncing(
		const struct usart_module *const module)
{
    f3a4:	b580      	push	{r7, lr}
    f3a6:	b084      	sub	sp, #16
    f3a8:	af00      	add	r7, sp, #0
    f3aa:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    f3ac:	687b      	ldr	r3, [r7, #4]
    f3ae:	681b      	ldr	r3, [r3, #0]
    f3b0:	60fb      	str	r3, [r7, #12]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    f3b2:	68fb      	ldr	r3, [r7, #12]
    f3b4:	69db      	ldr	r3, [r3, #28]
    f3b6:	1e5a      	subs	r2, r3, #1
    f3b8:	4193      	sbcs	r3, r2
    f3ba:	b2db      	uxtb	r3, r3
#else
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
#endif
}
    f3bc:	0018      	movs	r0, r3
    f3be:	46bd      	mov	sp, r7
    f3c0:	b004      	add	sp, #16
    f3c2:	bd80      	pop	{r7, pc}

0000f3c4 <_usart_wait_for_sync>:
 * \internal
 * Waits until synchronization is complete
 */
static inline void _usart_wait_for_sync(
		const struct usart_module *const module)
{
    f3c4:	b580      	push	{r7, lr}
    f3c6:	b082      	sub	sp, #8
    f3c8:	af00      	add	r7, sp, #0
    f3ca:	6078      	str	r0, [r7, #4]
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    f3cc:	46c0      	nop			; (mov r8, r8)
    f3ce:	687b      	ldr	r3, [r7, #4]
    f3d0:	0018      	movs	r0, r3
    f3d2:	4b04      	ldr	r3, [pc, #16]	; (f3e4 <_usart_wait_for_sync+0x20>)
    f3d4:	4798      	blx	r3
    f3d6:	1e03      	subs	r3, r0, #0
    f3d8:	d1f9      	bne.n	f3ce <_usart_wait_for_sync+0xa>
		/* Wait until the synchronization is complete */
	}
}
    f3da:	46c0      	nop			; (mov r8, r8)
    f3dc:	46bd      	mov	sp, r7
    f3de:	b002      	add	sp, #8
    f3e0:	bd80      	pop	{r7, pc}
    f3e2:	46c0      	nop			; (mov r8, r8)
    f3e4:	0000f3a5 	.word	0x0000f3a5

0000f3e8 <usart_get_config_defaults>:
 *
 * \param[in,out] config  Pointer to configuration struct
 */
static inline void usart_get_config_defaults(
		struct usart_config *const config)
{
    f3e8:	b580      	push	{r7, lr}
    f3ea:	b082      	sub	sp, #8
    f3ec:	af00      	add	r7, sp, #0
    f3ee:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    f3f0:	687b      	ldr	r3, [r7, #4]
    f3f2:	2280      	movs	r2, #128	; 0x80
    f3f4:	05d2      	lsls	r2, r2, #23
    f3f6:	601a      	str	r2, [r3, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    f3f8:	687b      	ldr	r3, [r7, #4]
    f3fa:	2200      	movs	r2, #0
    f3fc:	605a      	str	r2, [r3, #4]
	config->parity           = USART_PARITY_NONE;
    f3fe:	687b      	ldr	r3, [r7, #4]
    f400:	22ff      	movs	r2, #255	; 0xff
    f402:	811a      	strh	r2, [r3, #8]
	config->stopbits         = USART_STOPBITS_1;
    f404:	687b      	ldr	r3, [r7, #4]
    f406:	2200      	movs	r2, #0
    f408:	729a      	strb	r2, [r3, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    f40a:	687b      	ldr	r3, [r7, #4]
    f40c:	2200      	movs	r2, #0
    f40e:	72da      	strb	r2, [r3, #11]
	config->baudrate         = 9600;
    f410:	687b      	ldr	r3, [r7, #4]
    f412:	2296      	movs	r2, #150	; 0x96
    f414:	0192      	lsls	r2, r2, #6
    f416:	621a      	str	r2, [r3, #32]
	config->receiver_enable  = true;
    f418:	687b      	ldr	r3, [r7, #4]
    f41a:	2224      	movs	r2, #36	; 0x24
    f41c:	2101      	movs	r1, #1
    f41e:	5499      	strb	r1, [r3, r2]
	config->transmitter_enable = true;
    f420:	687b      	ldr	r3, [r7, #4]
    f422:	2225      	movs	r2, #37	; 0x25
    f424:	2101      	movs	r1, #1
    f426:	5499      	strb	r1, [r3, r2]
	config->clock_polarity_inverted = false;
    f428:	687b      	ldr	r3, [r7, #4]
    f42a:	2226      	movs	r2, #38	; 0x26
    f42c:	2100      	movs	r1, #0
    f42e:	5499      	strb	r1, [r3, r2]
	config->use_external_clock = false;
    f430:	687b      	ldr	r3, [r7, #4]
    f432:	2227      	movs	r2, #39	; 0x27
    f434:	2100      	movs	r1, #0
    f436:	5499      	strb	r1, [r3, r2]
	config->ext_clock_freq   = 0;
    f438:	687b      	ldr	r3, [r7, #4]
    f43a:	2200      	movs	r2, #0
    f43c:	629a      	str	r2, [r3, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
    f43e:	687b      	ldr	r3, [r7, #4]
    f440:	2288      	movs	r2, #136	; 0x88
    f442:	0352      	lsls	r2, r2, #13
    f444:	60da      	str	r2, [r3, #12]
	config->run_in_standby   = false;
    f446:	687b      	ldr	r3, [r7, #4]
    f448:	222c      	movs	r2, #44	; 0x2c
    f44a:	2100      	movs	r1, #0
    f44c:	5499      	strb	r1, [r3, r2]
	config->generator_source = GCLK_GENERATOR_0;
    f44e:	687b      	ldr	r3, [r7, #4]
    f450:	222d      	movs	r2, #45	; 0x2d
    f452:	2100      	movs	r1, #0
    f454:	5499      	strb	r1, [r3, r2]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    f456:	687b      	ldr	r3, [r7, #4]
    f458:	2200      	movs	r2, #0
    f45a:	631a      	str	r2, [r3, #48]	; 0x30
	config->pinmux_pad1      = PINMUX_DEFAULT;
    f45c:	687b      	ldr	r3, [r7, #4]
    f45e:	2200      	movs	r2, #0
    f460:	635a      	str	r2, [r3, #52]	; 0x34
	config->pinmux_pad2      = PINMUX_DEFAULT;
    f462:	687b      	ldr	r3, [r7, #4]
    f464:	2200      	movs	r2, #0
    f466:	639a      	str	r2, [r3, #56]	; 0x38
	config->pinmux_pad3      = PINMUX_DEFAULT;
    f468:	687b      	ldr	r3, [r7, #4]
    f46a:	2200      	movs	r2, #0
    f46c:	63da      	str	r2, [r3, #60]	; 0x3c
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    f46e:	687b      	ldr	r3, [r7, #4]
    f470:	2200      	movs	r2, #0
    f472:	615a      	str	r2, [r3, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    f474:	687b      	ldr	r3, [r7, #4]
    f476:	2200      	movs	r2, #0
    f478:	821a      	strh	r2, [r3, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    f47a:	687b      	ldr	r3, [r7, #4]
    f47c:	2200      	movs	r2, #0
    f47e:	76da      	strb	r2, [r3, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    f480:	687b      	ldr	r3, [r7, #4]
    f482:	2200      	movs	r2, #0
    f484:	761a      	strb	r2, [r3, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    f486:	687b      	ldr	r3, [r7, #4]
    f488:	2200      	movs	r2, #0
    f48a:	771a      	strb	r2, [r3, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    f48c:	687b      	ldr	r3, [r7, #4]
    f48e:	2200      	movs	r2, #0
    f490:	765a      	strb	r2, [r3, #25]
	config->receive_pulse_length                    = 19;
    f492:	687b      	ldr	r3, [r7, #4]
    f494:	2213      	movs	r2, #19
    f496:	769a      	strb	r2, [r3, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    f498:	687b      	ldr	r3, [r7, #4]
    f49a:	2200      	movs	r2, #0
    f49c:	775a      	strb	r2, [r3, #29]
#endif
#ifdef FEATURE_USART_RS485
	config->rs485_guard_time = RS485_GUARD_TIME_0_BIT;
#endif
}
    f49e:	46c0      	nop			; (mov r8, r8)
    f4a0:	46bd      	mov	sp, r7
    f4a2:	b002      	add	sp, #8
    f4a4:	bd80      	pop	{r7, pc}
    f4a6:	46c0      	nop			; (mov r8, r8)

0000f4a8 <usart_enable>:
 *
 * \param[in]  module  Pointer to USART software instance struct
 */
static inline void usart_enable(
		const struct usart_module *const module)
{
    f4a8:	b580      	push	{r7, lr}
    f4aa:	b084      	sub	sp, #16
    f4ac:	af00      	add	r7, sp, #0
    f4ae:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    f4b0:	687b      	ldr	r3, [r7, #4]
    f4b2:	681b      	ldr	r3, [r3, #0]
    f4b4:	60fb      	str	r3, [r7, #12]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    f4b6:	687b      	ldr	r3, [r7, #4]
    f4b8:	681b      	ldr	r3, [r3, #0]
    f4ba:	0018      	movs	r0, r3
    f4bc:	4b09      	ldr	r3, [pc, #36]	; (f4e4 <usart_enable+0x3c>)
    f4be:	4798      	blx	r3
    f4c0:	0003      	movs	r3, r0
    f4c2:	0018      	movs	r0, r3
    f4c4:	4b08      	ldr	r3, [pc, #32]	; (f4e8 <usart_enable+0x40>)
    f4c6:	4798      	blx	r3
#endif

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);
    f4c8:	687b      	ldr	r3, [r7, #4]
    f4ca:	0018      	movs	r0, r3
    f4cc:	4b07      	ldr	r3, [pc, #28]	; (f4ec <usart_enable+0x44>)
    f4ce:	4798      	blx	r3

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    f4d0:	68fb      	ldr	r3, [r7, #12]
    f4d2:	681b      	ldr	r3, [r3, #0]
    f4d4:	2202      	movs	r2, #2
    f4d6:	431a      	orrs	r2, r3
    f4d8:	68fb      	ldr	r3, [r7, #12]
    f4da:	601a      	str	r2, [r3, #0]
}
    f4dc:	46c0      	nop			; (mov r8, r8)
    f4de:	46bd      	mov	sp, r7
    f4e0:	b004      	add	sp, #16
    f4e2:	bd80      	pop	{r7, pc}
    f4e4:	0000a441 	.word	0x0000a441
    f4e8:	0000f379 	.word	0x0000f379
    f4ec:	0000f3c5 	.word	0x0000f3c5

0000f4f0 <usart_serial_init>:
 */
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    f4f0:	b580      	push	{r7, lr}
    f4f2:	b084      	sub	sp, #16
    f4f4:	af00      	add	r7, sp, #0
    f4f6:	60f8      	str	r0, [r7, #12]
    f4f8:	60b9      	str	r1, [r7, #8]
    f4fa:	607a      	str	r2, [r7, #4]
	if (usart_init(module, hw, config) == STATUS_OK) {
    f4fc:	687a      	ldr	r2, [r7, #4]
    f4fe:	68b9      	ldr	r1, [r7, #8]
    f500:	68fb      	ldr	r3, [r7, #12]
    f502:	0018      	movs	r0, r3
    f504:	4b05      	ldr	r3, [pc, #20]	; (f51c <usart_serial_init+0x2c>)
    f506:	4798      	blx	r3
    f508:	1e03      	subs	r3, r0, #0
    f50a:	d101      	bne.n	f510 <usart_serial_init+0x20>
		return true;
    f50c:	2301      	movs	r3, #1
    f50e:	e000      	b.n	f512 <usart_serial_init+0x22>
	}
	else {
		return false;
    f510:	2300      	movs	r3, #0
	}
}
    f512:	0018      	movs	r0, r3
    f514:	46bd      	mov	sp, r7
    f516:	b004      	add	sp, #16
    f518:	bd80      	pop	{r7, pc}
    f51a:	46c0      	nop			; (mov r8, r8)
    f51c:	0000b53d 	.word	0x0000b53d

0000f520 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    f520:	b580      	push	{r7, lr}
    f522:	b082      	sub	sp, #8
    f524:	af00      	add	r7, sp, #0
    f526:	6078      	str	r0, [r7, #4]
    f528:	000a      	movs	r2, r1
    f52a:	1cfb      	adds	r3, r7, #3
    f52c:	701a      	strb	r2, [r3, #0]
	while(STATUS_OK !=usart_write_wait(module, c));
    f52e:	46c0      	nop			; (mov r8, r8)
    f530:	1cfb      	adds	r3, r7, #3
    f532:	781b      	ldrb	r3, [r3, #0]
    f534:	b29a      	uxth	r2, r3
    f536:	687b      	ldr	r3, [r7, #4]
    f538:	0011      	movs	r1, r2
    f53a:	0018      	movs	r0, r3
    f53c:	4b04      	ldr	r3, [pc, #16]	; (f550 <usart_serial_putchar+0x30>)
    f53e:	4798      	blx	r3
    f540:	1e03      	subs	r3, r0, #0
    f542:	d1f5      	bne.n	f530 <usart_serial_putchar+0x10>

	return STATUS_OK;
    f544:	2300      	movs	r3, #0
}
    f546:	0018      	movs	r0, r3
    f548:	46bd      	mov	sp, r7
    f54a:	b002      	add	sp, #8
    f54c:	bd80      	pop	{r7, pc}
    f54e:	46c0      	nop			; (mov r8, r8)
    f550:	0000b7b1 	.word	0x0000b7b1

0000f554 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    f554:	b580      	push	{r7, lr}
    f556:	b084      	sub	sp, #16
    f558:	af00      	add	r7, sp, #0
    f55a:	6078      	str	r0, [r7, #4]
    f55c:	6039      	str	r1, [r7, #0]
	uint16_t temp = 0;
    f55e:	230e      	movs	r3, #14
    f560:	18fb      	adds	r3, r7, r3
    f562:	2200      	movs	r2, #0
    f564:	801a      	strh	r2, [r3, #0]

	while(STATUS_OK != usart_read_wait(module, &temp));
    f566:	46c0      	nop			; (mov r8, r8)
    f568:	230e      	movs	r3, #14
    f56a:	18fa      	adds	r2, r7, r3
    f56c:	687b      	ldr	r3, [r7, #4]
    f56e:	0011      	movs	r1, r2
    f570:	0018      	movs	r0, r3
    f572:	4b07      	ldr	r3, [pc, #28]	; (f590 <usart_serial_getchar+0x3c>)
    f574:	4798      	blx	r3
    f576:	1e03      	subs	r3, r0, #0
    f578:	d1f6      	bne.n	f568 <usart_serial_getchar+0x14>

	*c = temp;
    f57a:	230e      	movs	r3, #14
    f57c:	18fb      	adds	r3, r7, r3
    f57e:	881b      	ldrh	r3, [r3, #0]
    f580:	b2da      	uxtb	r2, r3
    f582:	683b      	ldr	r3, [r7, #0]
    f584:	701a      	strb	r2, [r3, #0]
}
    f586:	46c0      	nop			; (mov r8, r8)
    f588:	46bd      	mov	sp, r7
    f58a:	b004      	add	sp, #16
    f58c:	bd80      	pop	{r7, pc}
    f58e:	46c0      	nop			; (mov r8, r8)
    f590:	0000b815 	.word	0x0000b815

0000f594 <stdio_serial_init>:
 */
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
    f594:	b580      	push	{r7, lr}
    f596:	b084      	sub	sp, #16
    f598:	af00      	add	r7, sp, #0
    f59a:	60f8      	str	r0, [r7, #12]
    f59c:	60b9      	str	r1, [r7, #8]
    f59e:	607a      	str	r2, [r7, #4]
	stdio_base = (void *)module;
    f5a0:	4b10      	ldr	r3, [pc, #64]	; (f5e4 <stdio_serial_init+0x50>)
    f5a2:	68fa      	ldr	r2, [r7, #12]
    f5a4:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    f5a6:	4b10      	ldr	r3, [pc, #64]	; (f5e8 <stdio_serial_init+0x54>)
    f5a8:	4a10      	ldr	r2, [pc, #64]	; (f5ec <stdio_serial_init+0x58>)
    f5aa:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    f5ac:	4b10      	ldr	r3, [pc, #64]	; (f5f0 <stdio_serial_init+0x5c>)
    f5ae:	4a11      	ldr	r2, [pc, #68]	; (f5f4 <stdio_serial_init+0x60>)
    f5b0:	601a      	str	r2, [r3, #0]

	usart_serial_init(module, hw, config);
    f5b2:	687a      	ldr	r2, [r7, #4]
    f5b4:	68b9      	ldr	r1, [r7, #8]
    f5b6:	68fb      	ldr	r3, [r7, #12]
    f5b8:	0018      	movs	r0, r3
    f5ba:	4b0f      	ldr	r3, [pc, #60]	; (f5f8 <stdio_serial_init+0x64>)
    f5bc:	4798      	blx	r3
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    f5be:	4b0f      	ldr	r3, [pc, #60]	; (f5fc <stdio_serial_init+0x68>)
    f5c0:	681b      	ldr	r3, [r3, #0]
    f5c2:	689b      	ldr	r3, [r3, #8]
    f5c4:	2100      	movs	r1, #0
    f5c6:	0018      	movs	r0, r3
    f5c8:	4b0d      	ldr	r3, [pc, #52]	; (f600 <stdio_serial_init+0x6c>)
    f5ca:	4798      	blx	r3
	setbuf(stdin, NULL);
    f5cc:	4b0b      	ldr	r3, [pc, #44]	; (f5fc <stdio_serial_init+0x68>)
    f5ce:	681b      	ldr	r3, [r3, #0]
    f5d0:	685b      	ldr	r3, [r3, #4]
    f5d2:	2100      	movs	r1, #0
    f5d4:	0018      	movs	r0, r3
    f5d6:	4b0a      	ldr	r3, [pc, #40]	; (f600 <stdio_serial_init+0x6c>)
    f5d8:	4798      	blx	r3
	// Note: Already the case in IAR's Normal DLIB default configuration
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
}
    f5da:	46c0      	nop			; (mov r8, r8)
    f5dc:	46bd      	mov	sp, r7
    f5de:	b004      	add	sp, #16
    f5e0:	bd80      	pop	{r7, pc}
    f5e2:	46c0      	nop			; (mov r8, r8)
    f5e4:	200047d4 	.word	0x200047d4
    f5e8:	200047d0 	.word	0x200047d0
    f5ec:	0000f521 	.word	0x0000f521
    f5f0:	200047cc 	.word	0x200047cc
    f5f4:	0000f555 	.word	0x0000f555
    f5f8:	0000f4f1 	.word	0x0000f4f1
    f5fc:	20000098 	.word	0x20000098
    f600:	0001167d 	.word	0x0001167d

0000f604 <tc_is_syncing>:
 * \retval false If the module has completed synchronization
 * \retval true  If the module synchronization is ongoing
 */
static inline bool tc_is_syncing(
		const struct tc_module *const module_inst)
{
    f604:	b580      	push	{r7, lr}
    f606:	b084      	sub	sp, #16
    f608:	af00      	add	r7, sp, #0
    f60a:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    f60c:	687b      	ldr	r3, [r7, #4]
    f60e:	681b      	ldr	r3, [r3, #0]
    f610:	60fb      	str	r3, [r7, #12]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    f612:	68fb      	ldr	r3, [r7, #12]
    f614:	7bdb      	ldrb	r3, [r3, #15]
    f616:	b2db      	uxtb	r3, r3
    f618:	001a      	movs	r2, r3
    f61a:	2380      	movs	r3, #128	; 0x80
    f61c:	4013      	ands	r3, r2
    f61e:	1e5a      	subs	r2, r3, #1
    f620:	4193      	sbcs	r3, r2
    f622:	b2db      	uxtb	r3, r3
#endif
}
    f624:	0018      	movs	r0, r3
    f626:	46bd      	mov	sp, r7
    f628:	b004      	add	sp, #16
    f62a:	bd80      	pop	{r7, pc}

0000f62c <tc_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a TC module configuration structure to set
 */
static inline void tc_get_config_defaults(
		struct tc_config *const config)
{
    f62c:	b580      	push	{r7, lr}
    f62e:	b082      	sub	sp, #8
    f630:	af00      	add	r7, sp, #0
    f632:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    f634:	687b      	ldr	r3, [r7, #4]
    f636:	2200      	movs	r2, #0
    f638:	701a      	strb	r2, [r3, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    f63a:	687b      	ldr	r3, [r7, #4]
    f63c:	2200      	movs	r2, #0
    f63e:	709a      	strb	r2, [r3, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    f640:	687b      	ldr	r3, [r7, #4]
    f642:	2200      	movs	r2, #0
    f644:	809a      	strh	r2, [r3, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    f646:	687b      	ldr	r3, [r7, #4]
    f648:	2200      	movs	r2, #0
    f64a:	719a      	strb	r2, [r3, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    f64c:	687b      	ldr	r3, [r7, #4]
    f64e:	2200      	movs	r2, #0
    f650:	811a      	strh	r2, [r3, #8]
	config->run_in_standby             = false;
    f652:	687b      	ldr	r3, [r7, #4]
    f654:	2200      	movs	r2, #0
    f656:	705a      	strb	r2, [r3, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    f658:	687b      	ldr	r3, [r7, #4]
    f65a:	2200      	movs	r2, #0
    f65c:	729a      	strb	r2, [r3, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    f65e:	687b      	ldr	r3, [r7, #4]
    f660:	2200      	movs	r2, #0
    f662:	72da      	strb	r2, [r3, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    f664:	687b      	ldr	r3, [r7, #4]
    f666:	2200      	movs	r2, #0
    f668:	731a      	strb	r2, [r3, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    f66a:	687b      	ldr	r3, [r7, #4]
    f66c:	2200      	movs	r2, #0
    f66e:	739a      	strb	r2, [r3, #14]
	config->oneshot                    = false;
    f670:	687b      	ldr	r3, [r7, #4]
    f672:	2200      	movs	r2, #0
    f674:	735a      	strb	r2, [r3, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    f676:	687b      	ldr	r3, [r7, #4]
    f678:	2200      	movs	r2, #0
    f67a:	741a      	strb	r2, [r3, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    f67c:	687b      	ldr	r3, [r7, #4]
    f67e:	2200      	movs	r2, #0
    f680:	615a      	str	r2, [r3, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    f682:	687b      	ldr	r3, [r7, #4]
    f684:	2200      	movs	r2, #0
    f686:	619a      	str	r2, [r3, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    f688:	687b      	ldr	r3, [r7, #4]
    f68a:	2200      	movs	r2, #0
    f68c:	771a      	strb	r2, [r3, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    f68e:	687b      	ldr	r3, [r7, #4]
    f690:	2200      	movs	r2, #0
    f692:	621a      	str	r2, [r3, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    f694:	687b      	ldr	r3, [r7, #4]
    f696:	2200      	movs	r2, #0
    f698:	625a      	str	r2, [r3, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    f69a:	687b      	ldr	r3, [r7, #4]
    f69c:	2200      	movs	r2, #0
    f69e:	851a      	strh	r2, [r3, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    f6a0:	687b      	ldr	r3, [r7, #4]
    f6a2:	2200      	movs	r2, #0
    f6a4:	855a      	strh	r2, [r3, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    f6a6:	687b      	ldr	r3, [r7, #4]
    f6a8:	2200      	movs	r2, #0
    f6aa:	859a      	strh	r2, [r3, #44]	; 0x2c
#ifdef FEATURE_TC_DOUBLE_BUFFERED
	config->double_buffering_enabled = false;
#endif

}
    f6ac:	46c0      	nop			; (mov r8, r8)
    f6ae:	46bd      	mov	sp, r7
    f6b0:	b002      	add	sp, #8
    f6b2:	bd80      	pop	{r7, pc}

0000f6b4 <tc_enable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tc_enable(
		const struct tc_module *const module_inst)
{
    f6b4:	b580      	push	{r7, lr}
    f6b6:	b084      	sub	sp, #16
    f6b8:	af00      	add	r7, sp, #0
    f6ba:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    f6bc:	687b      	ldr	r3, [r7, #4]
    f6be:	681b      	ldr	r3, [r3, #0]
    f6c0:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    f6c2:	46c0      	nop			; (mov r8, r8)
    f6c4:	687b      	ldr	r3, [r7, #4]
    f6c6:	0018      	movs	r0, r3
    f6c8:	4b07      	ldr	r3, [pc, #28]	; (f6e8 <tc_enable+0x34>)
    f6ca:	4798      	blx	r3
    f6cc:	1e03      	subs	r3, r0, #0
    f6ce:	d1f9      	bne.n	f6c4 <tc_enable+0x10>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    f6d0:	68fb      	ldr	r3, [r7, #12]
    f6d2:	881b      	ldrh	r3, [r3, #0]
    f6d4:	b29b      	uxth	r3, r3
    f6d6:	2202      	movs	r2, #2
    f6d8:	4313      	orrs	r3, r2
    f6da:	b29a      	uxth	r2, r3
    f6dc:	68fb      	ldr	r3, [r7, #12]
    f6de:	801a      	strh	r2, [r3, #0]
}
    f6e0:	46c0      	nop			; (mov r8, r8)
    f6e2:	46bd      	mov	sp, r7
    f6e4:	b004      	add	sp, #16
    f6e6:	bd80      	pop	{r7, pc}
    f6e8:	0000f605 	.word	0x0000f605

0000f6ec <tc_disable>:
 *
 * \param[in]  module_inst   Pointer to the software module instance struct
 */
static inline void tc_disable(
		const struct tc_module *const module_inst)
{
    f6ec:	b580      	push	{r7, lr}
    f6ee:	b084      	sub	sp, #16
    f6f0:	af00      	add	r7, sp, #0
    f6f2:	6078      	str	r0, [r7, #4]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    f6f4:	687b      	ldr	r3, [r7, #4]
    f6f6:	681b      	ldr	r3, [r3, #0]
    f6f8:	60fb      	str	r3, [r7, #12]

	while (tc_is_syncing(module_inst)) {
    f6fa:	46c0      	nop			; (mov r8, r8)
    f6fc:	687b      	ldr	r3, [r7, #4]
    f6fe:	0018      	movs	r0, r3
    f700:	4b0a      	ldr	r3, [pc, #40]	; (f72c <tc_disable+0x40>)
    f702:	4798      	blx	r3
    f704:	1e03      	subs	r3, r0, #0
    f706:	d1f9      	bne.n	f6fc <tc_disable+0x10>
		/* Wait for sync */
	}

	/* Disbale interrupt */
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    f708:	68fb      	ldr	r3, [r7, #12]
    f70a:	223b      	movs	r2, #59	; 0x3b
    f70c:	731a      	strb	r2, [r3, #12]
	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    f70e:	68fb      	ldr	r3, [r7, #12]
    f710:	223b      	movs	r2, #59	; 0x3b
    f712:	739a      	strb	r2, [r3, #14]

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    f714:	68fb      	ldr	r3, [r7, #12]
    f716:	881b      	ldrh	r3, [r3, #0]
    f718:	b29b      	uxth	r3, r3
    f71a:	2202      	movs	r2, #2
    f71c:	4393      	bics	r3, r2
    f71e:	b29a      	uxth	r2, r3
    f720:	68fb      	ldr	r3, [r7, #12]
    f722:	801a      	strh	r2, [r3, #0]
}
    f724:	46c0      	nop			; (mov r8, r8)
    f726:	46bd      	mov	sp, r7
    f728:	b004      	add	sp, #16
    f72a:	bd80      	pop	{r7, pc}
    f72c:	0000f605 	.word	0x0000f605

0000f730 <configure_console>:

/**
 * \brief Configure UART console.
 */
static void configure_console(void)
{
    f730:	b580      	push	{r7, lr}
    f732:	b090      	sub	sp, #64	; 0x40
    f734:	af00      	add	r7, sp, #0
	struct usart_config usart_conf;

	usart_get_config_defaults(&usart_conf);
    f736:	003b      	movs	r3, r7
    f738:	0018      	movs	r0, r3
    f73a:	4b14      	ldr	r3, [pc, #80]	; (f78c <configure_console+0x5c>)
    f73c:	4798      	blx	r3
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    f73e:	003b      	movs	r3, r7
    f740:	22c4      	movs	r2, #196	; 0xc4
    f742:	0392      	lsls	r2, r2, #14
    f744:	60da      	str	r2, [r3, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    f746:	003b      	movs	r3, r7
    f748:	2201      	movs	r2, #1
    f74a:	4252      	negs	r2, r2
    f74c:	631a      	str	r2, [r3, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    f74e:	003b      	movs	r3, r7
    f750:	2201      	movs	r2, #1
    f752:	4252      	negs	r2, r2
    f754:	635a      	str	r2, [r3, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    f756:	003b      	movs	r3, r7
    f758:	2201      	movs	r2, #1
    f75a:	4252      	negs	r2, r2
    f75c:	639a      	str	r2, [r3, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    f75e:	003b      	movs	r3, r7
    f760:	2201      	movs	r2, #1
    f762:	4252      	negs	r2, r2
    f764:	63da      	str	r2, [r3, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
    f766:	003b      	movs	r3, r7
    f768:	22e1      	movs	r2, #225	; 0xe1
    f76a:	0252      	lsls	r2, r2, #9
    f76c:	621a      	str	r2, [r3, #32]

	stdio_serial_init(&cdc_uart_module, EDBG_CDC_MODULE, &usart_conf);
    f76e:	003a      	movs	r2, r7
    f770:	4907      	ldr	r1, [pc, #28]	; (f790 <configure_console+0x60>)
    f772:	4b08      	ldr	r3, [pc, #32]	; (f794 <configure_console+0x64>)
    f774:	0018      	movs	r0, r3
    f776:	4b08      	ldr	r3, [pc, #32]	; (f798 <configure_console+0x68>)
    f778:	4798      	blx	r3
	usart_enable(&cdc_uart_module);
    f77a:	4b06      	ldr	r3, [pc, #24]	; (f794 <configure_console+0x64>)
    f77c:	0018      	movs	r0, r3
    f77e:	4b07      	ldr	r3, [pc, #28]	; (f79c <configure_console+0x6c>)
    f780:	4798      	blx	r3
}
    f782:	46c0      	nop			; (mov r8, r8)
    f784:	46bd      	mov	sp, r7
    f786:	b010      	add	sp, #64	; 0x40
    f788:	bd80      	pop	{r7, pc}
    f78a:	46c0      	nop			; (mov r8, r8)
    f78c:	0000f3e9 	.word	0x0000f3e9
    f790:	42001400 	.word	0x42001400
    f794:	20003e9c 	.word	0x20003e9c
    f798:	0000f595 	.word	0x0000f595
    f79c:	0000f4a9 	.word	0x0000f4a9

0000f7a0 <task_3s>:

static void task_3s(void *args)
{    
    f7a0:	b580      	push	{r7, lr}
    f7a2:	b084      	sub	sp, #16
    f7a4:	af00      	add	r7, sp, #0
    f7a6:	6078      	str	r0, [r7, #4]
    TickType_t lastTimer;
    TickType_t delay_time = pdMS_TO_TICKS(3000);
    f7a8:	2396      	movs	r3, #150	; 0x96
    f7aa:	005b      	lsls	r3, r3, #1
    f7ac:	60fb      	str	r3, [r7, #12]

    lastTimer = xTaskGetTickCount();
    f7ae:	4b08      	ldr	r3, [pc, #32]	; (f7d0 <task_3s+0x30>)
    f7b0:	4798      	blx	r3
    f7b2:	0003      	movs	r3, r0
    f7b4:	60bb      	str	r3, [r7, #8]
    for ( ;; )
    {
        vTaskDelayUntil(&lastTimer, delay_time);        
    f7b6:	68fa      	ldr	r2, [r7, #12]
    f7b8:	2308      	movs	r3, #8
    f7ba:	18fb      	adds	r3, r7, r3
    f7bc:	0011      	movs	r1, r2
    f7be:	0018      	movs	r0, r3
    f7c0:	4b04      	ldr	r3, [pc, #16]	; (f7d4 <task_3s+0x34>)
    f7c2:	4798      	blx	r3
                    
        thermal_3s();
    f7c4:	4b04      	ldr	r3, [pc, #16]	; (f7d8 <task_3s+0x38>)
    f7c6:	4798      	blx	r3
        wifi_task_3s();
    f7c8:	4b04      	ldr	r3, [pc, #16]	; (f7dc <task_3s+0x3c>)
    f7ca:	4798      	blx	r3
    }
    f7cc:	e7f3      	b.n	f7b6 <task_3s+0x16>
    f7ce:	46c0      	nop			; (mov r8, r8)
    f7d0:	0000e4f5 	.word	0x0000e4f5
    f7d4:	0000e1fd 	.word	0x0000e1fd
    f7d8:	0000261d 	.word	0x0000261d
    f7dc:	00000c29 	.word	0x00000c29

0000f7e0 <task_1s>:
}

static void task_1s(void *args)
{
    f7e0:	b580      	push	{r7, lr}
    f7e2:	b084      	sub	sp, #16
    f7e4:	af00      	add	r7, sp, #0
    f7e6:	6078      	str	r0, [r7, #4]
    TickType_t lastTimer;

    lastTimer = xTaskGetTickCount();
    f7e8:	4b08      	ldr	r3, [pc, #32]	; (f80c <task_1s+0x2c>)
    f7ea:	4798      	blx	r3
    f7ec:	0003      	movs	r3, r0
    f7ee:	60bb      	str	r3, [r7, #8]
    TickType_t delay_time = pdMS_TO_TICKS(500);
    f7f0:	2332      	movs	r3, #50	; 0x32
    f7f2:	60fb      	str	r3, [r7, #12]

    while (1) {
        vTaskDelayUntil(&lastTimer, delay_time);
    f7f4:	68fa      	ldr	r2, [r7, #12]
    f7f6:	2308      	movs	r3, #8
    f7f8:	18fb      	adds	r3, r7, r3
    f7fa:	0011      	movs	r1, r2
    f7fc:	0018      	movs	r0, r3
    f7fe:	4b04      	ldr	r3, [pc, #16]	; (f810 <task_1s+0x30>)
    f800:	4798      	blx	r3

        wifi_task_1s();    
    f802:	4b04      	ldr	r3, [pc, #16]	; (f814 <task_1s+0x34>)
    f804:	4798      	blx	r3
               
        display_update_1Hz();
    f806:	4b04      	ldr	r3, [pc, #16]	; (f818 <task_1s+0x38>)
    f808:	4798      	blx	r3
    }
    f80a:	e7f3      	b.n	f7f4 <task_1s+0x14>
    f80c:	0000e4f5 	.word	0x0000e4f5
    f810:	0000e1fd 	.word	0x0000e1fd
    f814:	00000d1d 	.word	0x00000d1d
    f818:	00001d09 	.word	0x00001d09

0000f81c <task_33Hz>:

}

#include "tm1640.h"
static void task_33Hz(void *args)
{
    f81c:	b580      	push	{r7, lr}
    f81e:	b084      	sub	sp, #16
    f820:	af00      	add	r7, sp, #0
    f822:	6078      	str	r0, [r7, #4]
    TickType_t lastTimer;

    // Turn on the display
    tm1640_display_on(1);
    f824:	2001      	movs	r0, #1
    f826:	4b09      	ldr	r3, [pc, #36]	; (f84c <task_33Hz+0x30>)
    f828:	4798      	blx	r3

    lastTimer = xTaskGetTickCount();
    f82a:	4b09      	ldr	r3, [pc, #36]	; (f850 <task_33Hz+0x34>)
    f82c:	4798      	blx	r3
    f82e:	0003      	movs	r3, r0
    f830:	60bb      	str	r3, [r7, #8]
    TickType_t delay_time = pdMS_TO_TICKS(MAIN_33HZ_TASK_INTERVAL);        
    f832:	2303      	movs	r3, #3
    f834:	60fb      	str	r3, [r7, #12]

    while(1) {
        vTaskDelayUntil(&lastTimer, delay_time);
    f836:	68fa      	ldr	r2, [r7, #12]
    f838:	2308      	movs	r3, #8
    f83a:	18fb      	adds	r3, r7, r3
    f83c:	0011      	movs	r1, r2
    f83e:	0018      	movs	r0, r3
    f840:	4b04      	ldr	r3, [pc, #16]	; (f854 <task_33Hz+0x38>)
    f842:	4798      	blx	r3

        display_update_33Hz();
    f844:	4b04      	ldr	r3, [pc, #16]	; (f858 <task_33Hz+0x3c>)
    f846:	4798      	blx	r3

    }
    f848:	e7f5      	b.n	f836 <task_33Hz+0x1a>
    f84a:	46c0      	nop			; (mov r8, r8)
    f84c:	00002d25 	.word	0x00002d25
    f850:	0000e4f5 	.word	0x0000e4f5
    f854:	0000e1fd 	.word	0x0000e1fd
    f858:	00001e71 	.word	0x00001e71

0000f85c <task_Buzzer>:
}

static void task_Buzzer(void *args)
{
    f85c:	b590      	push	{r4, r7, lr}
    f85e:	b097      	sub	sp, #92	; 0x5c
    f860:	af00      	add	r7, sp, #0
    f862:	6078      	str	r0, [r7, #4]
    struct tc_module buzz_module;
    struct tc_config buzz_config;    

    tc_get_config_defaults(&buzz_config);
    f864:	2308      	movs	r3, #8
    f866:	18fb      	adds	r3, r7, r3
    f868:	0018      	movs	r0, r3
    f86a:	4b24      	ldr	r3, [pc, #144]	; (f8fc <task_Buzzer+0xa0>)
    f86c:	4798      	blx	r3
    buzz_config.clock_source = GCLK_GENERATOR_5; // ~500kHz
    f86e:	2308      	movs	r3, #8
    f870:	18fb      	adds	r3, r7, r3
    f872:	2205      	movs	r2, #5
    f874:	701a      	strb	r2, [r3, #0]
    buzz_config.run_in_standby = true;
    f876:	2308      	movs	r3, #8
    f878:	18fb      	adds	r3, r7, r3
    f87a:	2201      	movs	r2, #1
    f87c:	705a      	strb	r2, [r3, #1]
    buzz_config.counter_size = TC_COUNTER_SIZE_8BIT;
    f87e:	2308      	movs	r3, #8
    f880:	18fb      	adds	r3, r7, r3
    f882:	2204      	movs	r2, #4
    f884:	709a      	strb	r2, [r3, #2]
    buzz_config.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = true;
    f886:	2308      	movs	r3, #8
    f888:	18fb      	adds	r3, r7, r3
    f88a:	2201      	movs	r2, #1
    f88c:	771a      	strb	r2, [r3, #28]
    buzz_config.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = (PINMUX_PB11E_TC5_WO1) >> 16;
    f88e:	2308      	movs	r3, #8
    f890:	18fb      	adds	r3, r7, r3
    f892:	222b      	movs	r2, #43	; 0x2b
    f894:	621a      	str	r2, [r3, #32]
    buzz_config.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = PINMUX_PB11E_TC5_WO1;
    f896:	2308      	movs	r3, #8
    f898:	18fb      	adds	r3, r7, r3
    f89a:	4a19      	ldr	r2, [pc, #100]	; (f900 <task_Buzzer+0xa4>)
    f89c:	625a      	str	r2, [r3, #36]	; 0x24
    buzz_config.counter_8_bit.period = (500000 / BUZZER_FREQUENCY) / 2;
    f89e:	2308      	movs	r3, #8
    f8a0:	18fb      	adds	r3, r7, r3
    f8a2:	2229      	movs	r2, #41	; 0x29
    f8a4:	2153      	movs	r1, #83	; 0x53
    f8a6:	5499      	strb	r1, [r3, r2]
    buzz_config.counter_8_bit.value = 0;
    f8a8:	2308      	movs	r3, #8
    f8aa:	18fb      	adds	r3, r7, r3
    f8ac:	2228      	movs	r2, #40	; 0x28
    f8ae:	2100      	movs	r1, #0
    f8b0:	5499      	strb	r1, [r3, r2]

    tc_init(&buzz_module, TC5, &buzz_config);    
    f8b2:	2308      	movs	r3, #8
    f8b4:	18fa      	adds	r2, r7, r3
    f8b6:	4913      	ldr	r1, [pc, #76]	; (f904 <task_Buzzer+0xa8>)
    f8b8:	233c      	movs	r3, #60	; 0x3c
    f8ba:	18fb      	adds	r3, r7, r3
    f8bc:	0018      	movs	r0, r3
    f8be:	4b12      	ldr	r3, [pc, #72]	; (f908 <task_Buzzer+0xac>)
    f8c0:	4798      	blx	r3

    while(1) {
        xSemaphoreTake(buzzer_sem, portMAX_DELAY);
    f8c2:	4b12      	ldr	r3, [pc, #72]	; (f90c <task_Buzzer+0xb0>)
    f8c4:	6818      	ldr	r0, [r3, #0]
    f8c6:	2301      	movs	r3, #1
    f8c8:	425a      	negs	r2, r3
    f8ca:	2300      	movs	r3, #0
    f8cc:	2100      	movs	r1, #0
    f8ce:	4c10      	ldr	r4, [pc, #64]	; (f910 <task_Buzzer+0xb4>)
    f8d0:	47a0      	blx	r4

        // When another task gives up the semaphore, the buzzer will run 
        // for the set delay time.
        tc_set_count_value(&buzz_module, 0);
    f8d2:	233c      	movs	r3, #60	; 0x3c
    f8d4:	18fb      	adds	r3, r7, r3
    f8d6:	2100      	movs	r1, #0
    f8d8:	0018      	movs	r0, r3
    f8da:	4b0e      	ldr	r3, [pc, #56]	; (f914 <task_Buzzer+0xb8>)
    f8dc:	4798      	blx	r3
        tc_enable(&buzz_module);        
    f8de:	233c      	movs	r3, #60	; 0x3c
    f8e0:	18fb      	adds	r3, r7, r3
    f8e2:	0018      	movs	r0, r3
    f8e4:	4b0c      	ldr	r3, [pc, #48]	; (f918 <task_Buzzer+0xbc>)
    f8e6:	4798      	blx	r3
        vTaskDelay(pdMS_TO_TICKS(BUZZER_ON_TIME));
    f8e8:	2019      	movs	r0, #25
    f8ea:	4b0c      	ldr	r3, [pc, #48]	; (f91c <task_Buzzer+0xc0>)
    f8ec:	4798      	blx	r3
        tc_disable(&buzz_module);
    f8ee:	233c      	movs	r3, #60	; 0x3c
    f8f0:	18fb      	adds	r3, r7, r3
    f8f2:	0018      	movs	r0, r3
    f8f4:	4b0a      	ldr	r3, [pc, #40]	; (f920 <task_Buzzer+0xc4>)
    f8f6:	4798      	blx	r3
    }
    f8f8:	e7e3      	b.n	f8c2 <task_Buzzer+0x66>
    f8fa:	46c0      	nop			; (mov r8, r8)
    f8fc:	0000f62d 	.word	0x0000f62d
    f900:	002b0004 	.word	0x002b0004
    f904:	42003400 	.word	0x42003400
    f908:	000011c9 	.word	0x000011c9
    f90c:	200045c8 	.word	0x200045c8
    f910:	0000d989 	.word	0x0000d989
    f914:	00001625 	.word	0x00001625
    f918:	0000f6b5 	.word	0x0000f6b5
    f91c:	0000e2c5 	.word	0x0000e2c5
    f920:	0000f6ed 	.word	0x0000f6ed

0000f924 <vApplicationIdleHook>:
}

void vApplicationIdleHook(void);
void vApplicationIdleHook(void)
{         
    f924:	b580      	push	{r7, lr}
    f926:	af00      	add	r7, sp, #0
    wifi_task_idle();
    f928:	4b03      	ldr	r3, [pc, #12]	; (f938 <vApplicationIdleHook+0x14>)
    f92a:	4798      	blx	r3
    display_idle();
    f92c:	4b03      	ldr	r3, [pc, #12]	; (f93c <vApplicationIdleHook+0x18>)
    f92e:	4798      	blx	r3
}
    f930:	46c0      	nop			; (mov r8, r8)
    f932:	46bd      	mov	sp, r7
    f934:	bd80      	pop	{r7, pc}
    f936:	46c0      	nop			; (mov r8, r8)
    f938:	00000fb5 	.word	0x00000fb5
    f93c:	00001ca9 	.word	0x00001ca9

0000f940 <vApplicationStackOverflowHook>:

void vApplicationStackOverflowHook( TaskHandle_t xTask, char *pcTaskName );
void vApplicationStackOverflowHook( TaskHandle_t xTask, char *pcTaskName )
{
    f940:	b580      	push	{r7, lr}
    f942:	b082      	sub	sp, #8
    f944:	af00      	add	r7, sp, #0
    f946:	6078      	str	r0, [r7, #4]
    f948:	6039      	str	r1, [r7, #0]
    printf("Stack overflow!: %s\n\r", pcTaskName);
    f94a:	683a      	ldr	r2, [r7, #0]
    f94c:	4b02      	ldr	r3, [pc, #8]	; (f958 <vApplicationStackOverflowHook+0x18>)
    f94e:	0011      	movs	r1, r2
    f950:	0018      	movs	r0, r3
    f952:	4b02      	ldr	r3, [pc, #8]	; (f95c <vApplicationStackOverflowHook+0x1c>)
    f954:	4798      	blx	r3
    while (1) {}
    f956:	e7fe      	b.n	f956 <vApplicationStackOverflowHook+0x16>
    f958:	00013e7c 	.word	0x00013e7c
    f95c:	00011525 	.word	0x00011525

0000f960 <vApplicationMallocFailedHook>:
}

void vApplicationMallocFailedHook(void);
void vApplicationMallocFailedHook(void)
{
    f960:	b580      	push	{r7, lr}
    f962:	af00      	add	r7, sp, #0
    printf("Malloc failed!\n\r");
    f964:	4b02      	ldr	r3, [pc, #8]	; (f970 <vApplicationMallocFailedHook+0x10>)
    f966:	0018      	movs	r0, r3
    f968:	4b02      	ldr	r3, [pc, #8]	; (f974 <vApplicationMallocFailedHook+0x14>)
    f96a:	4798      	blx	r3
    while(1) {}
    f96c:	e7fe      	b.n	f96c <vApplicationMallocFailedHook+0xc>
    f96e:	46c0      	nop			; (mov r8, r8)
    f970:	00013e94 	.word	0x00013e94
    f974:	00011525 	.word	0x00011525

0000f978 <main>:
 * Publish and subscribe event to pubnub.
 *
 * \return program return value.
 */
int main(void)
{
    f978:	b590      	push	{r4, r7, lr}
    f97a:	b083      	sub	sp, #12
    f97c:	af02      	add	r7, sp, #8
	/* Initialize the board. */
	system_init();
    f97e:	4b24      	ldr	r3, [pc, #144]	; (fa10 <main+0x98>)
    f980:	4798      	blx	r3

	/* Initialize the UART console. */
	configure_console();
    f982:	4b24      	ldr	r3, [pc, #144]	; (fa14 <main+0x9c>)
    f984:	4798      	blx	r3

	/* Initialize the delay driver. */
	delay_init();	
    f986:	4b24      	ldr	r3, [pc, #144]	; (fa18 <main+0xa0>)
    f988:	4798      	blx	r3

    /* Initialize the display */
    display_init();	
    f98a:	4b24      	ldr	r3, [pc, #144]	; (fa1c <main+0xa4>)
    f98c:	4798      	blx	r3

    wifi_init();	    
    f98e:	4b24      	ldr	r3, [pc, #144]	; (fa20 <main+0xa8>)
    f990:	4798      	blx	r3

    thermal_init();
    f992:	4b24      	ldr	r3, [pc, #144]	; (fa24 <main+0xac>)
    f994:	4798      	blx	r3

    xTaskCreate(task_3s, "task_3s", configMINIMAL_STACK_SIZE, 0, TASK_3S_PRIORITY, NULL);
    f996:	2380      	movs	r3, #128	; 0x80
    f998:	009a      	lsls	r2, r3, #2
    f99a:	4923      	ldr	r1, [pc, #140]	; (fa28 <main+0xb0>)
    f99c:	4823      	ldr	r0, [pc, #140]	; (fa2c <main+0xb4>)
    f99e:	2300      	movs	r3, #0
    f9a0:	9301      	str	r3, [sp, #4]
    f9a2:	2301      	movs	r3, #1
    f9a4:	9300      	str	r3, [sp, #0]
    f9a6:	2300      	movs	r3, #0
    f9a8:	4c21      	ldr	r4, [pc, #132]	; (fa30 <main+0xb8>)
    f9aa:	47a0      	blx	r4
    xTaskCreate(task_1s, "task_1s", configMINIMAL_STACK_SIZE, 0, TASK_1S_PRIORITY, NULL);    
    f9ac:	2380      	movs	r3, #128	; 0x80
    f9ae:	009a      	lsls	r2, r3, #2
    f9b0:	4920      	ldr	r1, [pc, #128]	; (fa34 <main+0xbc>)
    f9b2:	4821      	ldr	r0, [pc, #132]	; (fa38 <main+0xc0>)
    f9b4:	2300      	movs	r3, #0
    f9b6:	9301      	str	r3, [sp, #4]
    f9b8:	2301      	movs	r3, #1
    f9ba:	9300      	str	r3, [sp, #0]
    f9bc:	2300      	movs	r3, #0
    f9be:	4c1c      	ldr	r4, [pc, #112]	; (fa30 <main+0xb8>)
    f9c0:	47a0      	blx	r4
    xTaskCreate(task_33Hz, "task_33Hz", configMINIMAL_STACK_SIZE, 0, TASK_50HZ_PRIORITY, NULL); 
    f9c2:	2380      	movs	r3, #128	; 0x80
    f9c4:	009a      	lsls	r2, r3, #2
    f9c6:	491d      	ldr	r1, [pc, #116]	; (fa3c <main+0xc4>)
    f9c8:	481d      	ldr	r0, [pc, #116]	; (fa40 <main+0xc8>)
    f9ca:	2300      	movs	r3, #0
    f9cc:	9301      	str	r3, [sp, #4]
    f9ce:	2301      	movs	r3, #1
    f9d0:	9300      	str	r3, [sp, #0]
    f9d2:	2300      	movs	r3, #0
    f9d4:	4c16      	ldr	r4, [pc, #88]	; (fa30 <main+0xb8>)
    f9d6:	47a0      	blx	r4
    xTaskCreate(task_Buzzer, "task_Buzzer", 100, 0, tskIDLE_PRIORITY, NULL);
    f9d8:	491a      	ldr	r1, [pc, #104]	; (fa44 <main+0xcc>)
    f9da:	481b      	ldr	r0, [pc, #108]	; (fa48 <main+0xd0>)
    f9dc:	2300      	movs	r3, #0
    f9de:	9301      	str	r3, [sp, #4]
    f9e0:	2300      	movs	r3, #0
    f9e2:	9300      	str	r3, [sp, #0]
    f9e4:	2300      	movs	r3, #0
    f9e6:	2264      	movs	r2, #100	; 0x64
    f9e8:	4c11      	ldr	r4, [pc, #68]	; (fa30 <main+0xb8>)
    f9ea:	47a0      	blx	r4
    display_mutex = xSemaphoreCreateMutex();
    f9ec:	2001      	movs	r0, #1
    f9ee:	4b17      	ldr	r3, [pc, #92]	; (fa4c <main+0xd4>)
    f9f0:	4798      	blx	r3
    f9f2:	0002      	movs	r2, r0
    f9f4:	4b16      	ldr	r3, [pc, #88]	; (fa50 <main+0xd8>)
    f9f6:	601a      	str	r2, [r3, #0]
    buzzer_sem = xSemaphoreCreateBinary();
    f9f8:	2203      	movs	r2, #3
    f9fa:	2100      	movs	r1, #0
    f9fc:	2001      	movs	r0, #1
    f9fe:	4b15      	ldr	r3, [pc, #84]	; (fa54 <main+0xdc>)
    fa00:	4798      	blx	r3
    fa02:	0002      	movs	r2, r0
    fa04:	4b14      	ldr	r3, [pc, #80]	; (fa58 <main+0xe0>)
    fa06:	601a      	str	r2, [r3, #0]

    vTaskStartScheduler();
    fa08:	4b14      	ldr	r3, [pc, #80]	; (fa5c <main+0xe4>)
    fa0a:	4798      	blx	r3

    while(1) {}
    fa0c:	e7fe      	b.n	fa0c <main+0x94>
    fa0e:	46c0      	nop			; (mov r8, r8)
    fa10:	0000ccbd 	.word	0x0000ccbd
    fa14:	0000f731 	.word	0x0000f731
    fa18:	00000115 	.word	0x00000115
    fa1c:	00001c49 	.word	0x00001c49
    fa20:	00000ab9 	.word	0x00000ab9
    fa24:	000024c1 	.word	0x000024c1
    fa28:	00013ea8 	.word	0x00013ea8
    fa2c:	0000f7a1 	.word	0x0000f7a1
    fa30:	0000df85 	.word	0x0000df85
    fa34:	00013eb0 	.word	0x00013eb0
    fa38:	0000f7e1 	.word	0x0000f7e1
    fa3c:	00013eb8 	.word	0x00013eb8
    fa40:	0000f81d 	.word	0x0000f81d
    fa44:	00013ec4 	.word	0x00013ec4
    fa48:	0000f85d 	.word	0x0000f85d
    fa4c:	0000d649 	.word	0x0000d649
    fa50:	200045c4 	.word	0x200045c4
    fa54:	0000d555 	.word	0x0000d555
    fa58:	200045c8 	.word	0x200045c8
    fa5c:	0000e321 	.word	0x0000e321

0000fa60 <HardFault_Handler>:

	return 0;
}

void HardFault_Handler(void)
{
    fa60:	b580      	push	{r7, lr}
    fa62:	af00      	add	r7, sp, #0
    __asm volatile
    fa64:	f3ef 8009 	mrs	r0, PSP
    fa68:	6981      	ldr	r1, [r0, #24]
    (
        "mrs r0,psp         \n"
        "ldr r1,[r0,#24]    \n"    // r1 will contain the address where the hard fault occurred
    );    
}
    fa6a:	46c0      	nop			; (mov r8, r8)
    fa6c:	46bd      	mov	sp, r7
    fa6e:	bd80      	pop	{r7, pc}

0000fa70 <handle_transaction>:

static struct pubnub m_aCtx[PUBNUB_CTX_MAX];
struct sockaddr_in pubnub_origin_addr;

static void handle_transaction(pubnub_t *pb)
{
    fa70:	b590      	push	{r4, r7, lr}
    fa72:	b0dd      	sub	sp, #372	; 0x174
    fa74:	af00      	add	r7, sp, #0
    fa76:	6078      	str	r0, [r7, #4]
	if (pb->state == PS_WAIT_SEND) {
    fa78:	687b      	ldr	r3, [r7, #4]
    fa7a:	2252      	movs	r2, #82	; 0x52
    fa7c:	5c9b      	ldrb	r3, [r3, r2]
    fa7e:	2b03      	cmp	r3, #3
    fa80:	d126      	bne.n	fad0 <handle_transaction+0x60>
		char buf[PUBNUB_BUF_MAXLEN + sizeof(PUBNUB_REQUEST) + sizeof(PUBNUB_ORIGIN)] = { 0, };
    fa82:	4b1e      	ldr	r3, [pc, #120]	; (fafc <handle_transaction+0x8c>)
    fa84:	22b8      	movs	r2, #184	; 0xb8
    fa86:	0052      	lsls	r2, r2, #1
    fa88:	4694      	mov	ip, r2
    fa8a:	44bc      	add	ip, r7
    fa8c:	4463      	add	r3, ip
    fa8e:	0018      	movs	r0, r3
    fa90:	2366      	movs	r3, #102	; 0x66
    fa92:	33ff      	adds	r3, #255	; 0xff
    fa94:	001a      	movs	r2, r3
    fa96:	2100      	movs	r1, #0
    fa98:	4b19      	ldr	r3, [pc, #100]	; (fb00 <handle_transaction+0x90>)
    fa9a:	4798      	blx	r3
		sprintf( buf, PUBNUB_REQUEST, pb->http_buf.url, PUBNUB_ORIGIN );
    fa9c:	687b      	ldr	r3, [r7, #4]
    fa9e:	3354      	adds	r3, #84	; 0x54
    faa0:	001a      	movs	r2, r3
    faa2:	4b18      	ldr	r3, [pc, #96]	; (fb04 <handle_transaction+0x94>)
    faa4:	4918      	ldr	r1, [pc, #96]	; (fb08 <handle_transaction+0x98>)
    faa6:	2008      	movs	r0, #8
    faa8:	1838      	adds	r0, r7, r0
    faaa:	4c18      	ldr	r4, [pc, #96]	; (fb0c <handle_transaction+0x9c>)
    faac:	47a0      	blx	r4
		send(pb->tcp_socket, buf, strlen(buf), 0);
    faae:	687b      	ldr	r3, [r7, #4]
    fab0:	2253      	movs	r2, #83	; 0x53
    fab2:	569c      	ldrsb	r4, [r3, r2]
    fab4:	2308      	movs	r3, #8
    fab6:	18fb      	adds	r3, r7, r3
    fab8:	0018      	movs	r0, r3
    faba:	4b15      	ldr	r3, [pc, #84]	; (fb10 <handle_transaction+0xa0>)
    fabc:	4798      	blx	r3
    fabe:	0003      	movs	r3, r0
    fac0:	b29a      	uxth	r2, r3
    fac2:	2308      	movs	r3, #8
    fac4:	18f9      	adds	r1, r7, r3
    fac6:	2300      	movs	r3, #0
    fac8:	0020      	movs	r0, r4
    faca:	4c12      	ldr	r4, [pc, #72]	; (fb14 <handle_transaction+0xa4>)
    facc:	47a0      	blx	r4
	} else if (pb->state == PS_WAIT_RECV) {
		PUBNUB_PRINTF(("handle_transaction: wait recv\r\n"));
		recv(pb->tcp_socket, pb->http_buf.url, PUBNUB_BUF_MAXLEN, 30 * 1000);
	} else if (pb->state == PS_RECV) {
	}
}
    face:	e010      	b.n	faf2 <handle_transaction+0x82>
	if (pb->state == PS_WAIT_SEND) {
		char buf[PUBNUB_BUF_MAXLEN + sizeof(PUBNUB_REQUEST) + sizeof(PUBNUB_ORIGIN)] = { 0, };
		sprintf( buf, PUBNUB_REQUEST, pb->http_buf.url, PUBNUB_ORIGIN );
		send(pb->tcp_socket, buf, strlen(buf), 0);
		PUBNUB_PRINTF(("handle_transaction: buf = %s", buf));
	} else if (pb->state == PS_WAIT_RECV) {
    fad0:	687b      	ldr	r3, [r7, #4]
    fad2:	2252      	movs	r2, #82	; 0x52
    fad4:	5c9b      	ldrb	r3, [r3, r2]
    fad6:	2b04      	cmp	r3, #4
    fad8:	d10b      	bne.n	faf2 <handle_transaction+0x82>
		PUBNUB_PRINTF(("handle_transaction: wait recv\r\n"));
		recv(pb->tcp_socket, pb->http_buf.url, PUBNUB_BUF_MAXLEN, 30 * 1000);
    fada:	687b      	ldr	r3, [r7, #4]
    fadc:	2253      	movs	r2, #83	; 0x53
    fade:	5698      	ldrsb	r0, [r3, r2]
    fae0:	687b      	ldr	r3, [r7, #4]
    fae2:	3354      	adds	r3, #84	; 0x54
    fae4:	0019      	movs	r1, r3
    fae6:	4c0c      	ldr	r4, [pc, #48]	; (fb18 <handle_transaction+0xa8>)
    fae8:	2380      	movs	r3, #128	; 0x80
    faea:	005a      	lsls	r2, r3, #1
    faec:	0023      	movs	r3, r4
    faee:	4c0b      	ldr	r4, [pc, #44]	; (fb1c <handle_transaction+0xac>)
    faf0:	47a0      	blx	r4
	} else if (pb->state == PS_RECV) {
	}
}
    faf2:	46c0      	nop			; (mov r8, r8)
    faf4:	46bd      	mov	sp, r7
    faf6:	b05d      	add	sp, #372	; 0x174
    faf8:	bd90      	pop	{r4, r7, pc}
    fafa:	46c0      	nop			; (mov r8, r8)
    fafc:	fffffe98 	.word	0xfffffe98
    fb00:	00010e33 	.word	0x00010e33
    fb04:	00013ed0 	.word	0x00013ed0
    fb08:	00013ee4 	.word	0x00013ee4
    fb0c:	00011855 	.word	0x00011855
    fb10:	000118bd 	.word	0x000118bd
    fb14:	000083f9 	.word	0x000083f9
    fb18:	00007530 	.word	0x00007530
    fb1c:	0000855d 	.word	0x0000855d

0000fb20 <valid_ctx_prt>:

static bool valid_ctx_prt(pubnub_t const *pb)
{
    fb20:	b580      	push	{r7, lr}
    fb22:	b082      	sub	sp, #8
    fb24:	af00      	add	r7, sp, #0
    fb26:	6078      	str	r0, [r7, #4]
	return ((pb >= m_aCtx) && (pb < m_aCtx + PUBNUB_CTX_MAX));
    fb28:	687a      	ldr	r2, [r7, #4]
    fb2a:	4b09      	ldr	r3, [pc, #36]	; (fb50 <valid_ctx_prt+0x30>)
    fb2c:	429a      	cmp	r2, r3
    fb2e:	d305      	bcc.n	fb3c <valid_ctx_prt+0x1c>
    fb30:	4b08      	ldr	r3, [pc, #32]	; (fb54 <valid_ctx_prt+0x34>)
    fb32:	687a      	ldr	r2, [r7, #4]
    fb34:	429a      	cmp	r2, r3
    fb36:	d201      	bcs.n	fb3c <valid_ctx_prt+0x1c>
    fb38:	2301      	movs	r3, #1
    fb3a:	e000      	b.n	fb3e <valid_ctx_prt+0x1e>
    fb3c:	2300      	movs	r3, #0
    fb3e:	1c1a      	adds	r2, r3, #0
    fb40:	2301      	movs	r3, #1
    fb42:	4013      	ands	r3, r2
    fb44:	b2db      	uxtb	r3, r3
}
    fb46:	0018      	movs	r0, r3
    fb48:	46bd      	mov	sp, r7
    fb4a:	b002      	add	sp, #8
    fb4c:	bd80      	pop	{r7, pc}
    fb4e:	46c0      	nop			; (mov r8, r8)
    fb50:	20003ed0 	.word	0x20003ed0
    fb54:	200045b0 	.word	0x200045b0

0000fb58 <pubnub_find_ctx>:

static pubnub_t *pubnub_find_ctx(SOCKET sock, enum pubnub_state state)
{
    fb58:	b580      	push	{r7, lr}
    fb5a:	b084      	sub	sp, #16
    fb5c:	af00      	add	r7, sp, #0
    fb5e:	0002      	movs	r2, r0
    fb60:	1dfb      	adds	r3, r7, #7
    fb62:	701a      	strb	r2, [r3, #0]
    fb64:	1dbb      	adds	r3, r7, #6
    fb66:	1c0a      	adds	r2, r1, #0
    fb68:	701a      	strb	r2, [r3, #0]
	pubnub_t *pb;

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
    fb6a:	4b11      	ldr	r3, [pc, #68]	; (fbb0 <pubnub_find_ctx+0x58>)
    fb6c:	60fb      	str	r3, [r7, #12]
    fb6e:	e016      	b.n	fb9e <pubnub_find_ctx+0x46>
		if (pb->state == state && pb->tcp_socket == sock) {
    fb70:	68fb      	ldr	r3, [r7, #12]
    fb72:	2252      	movs	r2, #82	; 0x52
    fb74:	5c9b      	ldrb	r3, [r3, r2]
    fb76:	1dba      	adds	r2, r7, #6
    fb78:	7812      	ldrb	r2, [r2, #0]
    fb7a:	429a      	cmp	r2, r3
    fb7c:	d109      	bne.n	fb92 <pubnub_find_ctx+0x3a>
    fb7e:	68fb      	ldr	r3, [r7, #12]
    fb80:	2253      	movs	r2, #83	; 0x53
    fb82:	569b      	ldrsb	r3, [r3, r2]
    fb84:	1dfa      	adds	r2, r7, #7
    fb86:	7812      	ldrb	r2, [r2, #0]
    fb88:	b252      	sxtb	r2, r2
    fb8a:	429a      	cmp	r2, r3
    fb8c:	d101      	bne.n	fb92 <pubnub_find_ctx+0x3a>
			return pb;
    fb8e:	68fb      	ldr	r3, [r7, #12]
    fb90:	e00a      	b.n	fba8 <pubnub_find_ctx+0x50>

static pubnub_t *pubnub_find_ctx(SOCKET sock, enum pubnub_state state)
{
	pubnub_t *pb;

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
    fb92:	68fb      	ldr	r3, [r7, #12]
    fb94:	22dc      	movs	r2, #220	; 0xdc
    fb96:	0092      	lsls	r2, r2, #2
    fb98:	4694      	mov	ip, r2
    fb9a:	4463      	add	r3, ip
    fb9c:	60fb      	str	r3, [r7, #12]
    fb9e:	4b05      	ldr	r3, [pc, #20]	; (fbb4 <pubnub_find_ctx+0x5c>)
    fba0:	68fa      	ldr	r2, [r7, #12]
    fba2:	429a      	cmp	r2, r3
    fba4:	d1e4      	bne.n	fb70 <pubnub_find_ctx+0x18>
		if (pb->state == state && pb->tcp_socket == sock) {
			return pb;
		}
	}

	return NULL;
    fba6:	2300      	movs	r3, #0
}
    fba8:	0018      	movs	r0, r3
    fbaa:	46bd      	mov	sp, r7
    fbac:	b004      	add	sp, #16
    fbae:	bd80      	pop	{r7, pc}
    fbb0:	20003ed0 	.word	0x20003ed0
    fbb4:	200045b0 	.word	0x200045b0

0000fbb8 <handle_start_connect>:

/** Handles start of a TCP(HTTP) connection. */
static void handle_start_connect(pubnub_t *pb)
{
    fbb8:	b590      	push	{r4, r7, lr}
    fbba:	b083      	sub	sp, #12
    fbbc:	af00      	add	r7, sp, #0
    fbbe:	6078      	str	r0, [r7, #4]
	assert(valid_ctx_prt(pb));
    fbc0:	687b      	ldr	r3, [r7, #4]
    fbc2:	0018      	movs	r0, r3
    fbc4:	4b2f      	ldr	r3, [pc, #188]	; (fc84 <handle_start_connect+0xcc>)
    fbc6:	4798      	blx	r3
    fbc8:	1e03      	subs	r3, r0, #0
    fbca:	d105      	bne.n	fbd8 <handle_start_connect+0x20>
    fbcc:	4b2e      	ldr	r3, [pc, #184]	; (fc88 <handle_start_connect+0xd0>)
    fbce:	4a2f      	ldr	r2, [pc, #188]	; (fc8c <handle_start_connect+0xd4>)
    fbd0:	482f      	ldr	r0, [pc, #188]	; (fc90 <handle_start_connect+0xd8>)
    fbd2:	2154      	movs	r1, #84	; 0x54
    fbd4:	4c2f      	ldr	r4, [pc, #188]	; (fc94 <handle_start_connect+0xdc>)
    fbd6:	47a0      	blx	r4
	assert((pb->state == PS_IDLE) || (pb->state == PS_WAIT_DNS) || (pb->state == PS_WAIT_CONNECT));
    fbd8:	687b      	ldr	r3, [r7, #4]
    fbda:	2252      	movs	r2, #82	; 0x52
    fbdc:	5c9b      	ldrb	r3, [r3, r2]
    fbde:	2b00      	cmp	r3, #0
    fbe0:	d00f      	beq.n	fc02 <handle_start_connect+0x4a>
    fbe2:	687b      	ldr	r3, [r7, #4]
    fbe4:	2252      	movs	r2, #82	; 0x52
    fbe6:	5c9b      	ldrb	r3, [r3, r2]
    fbe8:	2b01      	cmp	r3, #1
    fbea:	d00a      	beq.n	fc02 <handle_start_connect+0x4a>
    fbec:	687b      	ldr	r3, [r7, #4]
    fbee:	2252      	movs	r2, #82	; 0x52
    fbf0:	5c9b      	ldrb	r3, [r3, r2]
    fbf2:	2b02      	cmp	r3, #2
    fbf4:	d005      	beq.n	fc02 <handle_start_connect+0x4a>
    fbf6:	4b28      	ldr	r3, [pc, #160]	; (fc98 <handle_start_connect+0xe0>)
    fbf8:	4a24      	ldr	r2, [pc, #144]	; (fc8c <handle_start_connect+0xd4>)
    fbfa:	4825      	ldr	r0, [pc, #148]	; (fc90 <handle_start_connect+0xd8>)
    fbfc:	2155      	movs	r1, #85	; 0x55
    fbfe:	4c25      	ldr	r4, [pc, #148]	; (fc94 <handle_start_connect+0xdc>)
    fc00:	47a0      	blx	r4

	if (pb->state == PS_IDLE && pb->tcp_socket <= 0) {
    fc02:	687b      	ldr	r3, [r7, #4]
    fc04:	2252      	movs	r2, #82	; 0x52
    fc06:	5c9b      	ldrb	r3, [r3, r2]
    fc08:	2b00      	cmp	r3, #0
    fc0a:	d12c      	bne.n	fc66 <handle_start_connect+0xae>
    fc0c:	687b      	ldr	r3, [r7, #4]
    fc0e:	2253      	movs	r2, #83	; 0x53
    fc10:	569b      	ldrsb	r3, [r3, r2]
    fc12:	2b00      	cmp	r3, #0
    fc14:	dc27      	bgt.n	fc66 <handle_start_connect+0xae>
		if ((pb->tcp_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
    fc16:	2200      	movs	r2, #0
    fc18:	2101      	movs	r1, #1
    fc1a:	2002      	movs	r0, #2
    fc1c:	4b1f      	ldr	r3, [pc, #124]	; (fc9c <handle_start_connect+0xe4>)
    fc1e:	4798      	blx	r3
    fc20:	0003      	movs	r3, r0
    fc22:	0019      	movs	r1, r3
    fc24:	687b      	ldr	r3, [r7, #4]
    fc26:	2253      	movs	r2, #83	; 0x53
    fc28:	5499      	strb	r1, [r3, r2]
    fc2a:	687b      	ldr	r3, [r7, #4]
    fc2c:	2253      	movs	r2, #83	; 0x53
    fc2e:	569b      	ldrsb	r3, [r3, r2]
    fc30:	2b00      	cmp	r3, #0
    fc32:	da04      	bge.n	fc3e <handle_start_connect+0x86>
			CONF_WINC_PRINTF("failed to create TCP client socket error!\r\n");
    fc34:	4b1a      	ldr	r3, [pc, #104]	; (fca0 <handle_start_connect+0xe8>)
    fc36:	0018      	movs	r0, r3
    fc38:	4b1a      	ldr	r3, [pc, #104]	; (fca4 <handle_start_connect+0xec>)
    fc3a:	4798      	blx	r3
			return;
    fc3c:	e01f      	b.n	fc7e <handle_start_connect+0xc6>
		}

		if (pubnub_origin_addr.sin_addr.s_addr <= 0) {
    fc3e:	4b1a      	ldr	r3, [pc, #104]	; (fca8 <handle_start_connect+0xf0>)
    fc40:	685b      	ldr	r3, [r3, #4]
    fc42:	2b00      	cmp	r3, #0
    fc44:	d10f      	bne.n	fc66 <handle_start_connect+0xae>
			pubnub_origin_addr.sin_family = AF_INET;
    fc46:	4b18      	ldr	r3, [pc, #96]	; (fca8 <handle_start_connect+0xf0>)
    fc48:	2202      	movs	r2, #2
    fc4a:	801a      	strh	r2, [r3, #0]
			pubnub_origin_addr.sin_port = _htons(PUBNUB_ORIGIN_PORT);
    fc4c:	4b16      	ldr	r3, [pc, #88]	; (fca8 <handle_start_connect+0xf0>)
    fc4e:	22a0      	movs	r2, #160	; 0xa0
    fc50:	01d2      	lsls	r2, r2, #7
    fc52:	805a      	strh	r2, [r3, #2]

			pb->state = PS_WAIT_DNS;
    fc54:	687b      	ldr	r3, [r7, #4]
    fc56:	2252      	movs	r2, #82	; 0x52
    fc58:	2101      	movs	r1, #1
    fc5a:	5499      	strb	r1, [r3, r2]
			gethostbyname((uint8 *)PUBNUB_ORIGIN);
    fc5c:	4b13      	ldr	r3, [pc, #76]	; (fcac <handle_start_connect+0xf4>)
    fc5e:	0018      	movs	r0, r3
    fc60:	4b13      	ldr	r3, [pc, #76]	; (fcb0 <handle_start_connect+0xf8>)
    fc62:	4798      	blx	r3
			return;
    fc64:	e00b      	b.n	fc7e <handle_start_connect+0xc6>
		}
	}

	connect(pb->tcp_socket, (struct sockaddr *)&pubnub_origin_addr, sizeof(struct sockaddr_in));
    fc66:	687b      	ldr	r3, [r7, #4]
    fc68:	2253      	movs	r2, #83	; 0x53
    fc6a:	569b      	ldrsb	r3, [r3, r2]
    fc6c:	490e      	ldr	r1, [pc, #56]	; (fca8 <handle_start_connect+0xf0>)
    fc6e:	2210      	movs	r2, #16
    fc70:	0018      	movs	r0, r3
    fc72:	4b10      	ldr	r3, [pc, #64]	; (fcb4 <handle_start_connect+0xfc>)
    fc74:	4798      	blx	r3
	pb->state = PS_WAIT_CONNECT;
    fc76:	687b      	ldr	r3, [r7, #4]
    fc78:	2252      	movs	r2, #82	; 0x52
    fc7a:	2102      	movs	r1, #2
    fc7c:	5499      	strb	r1, [r3, r2]
}
    fc7e:	46bd      	mov	sp, r7
    fc80:	b003      	add	sp, #12
    fc82:	bd90      	pop	{r4, r7, pc}
    fc84:	0000fb21 	.word	0x0000fb21
    fc88:	00013f38 	.word	0x00013f38
    fc8c:	000140dc 	.word	0x000140dc
    fc90:	00013f4c 	.word	0x00013f4c
    fc94:	00010d41 	.word	0x00010d41
    fc98:	00013f5c 	.word	0x00013f5c
    fc9c:	0000818d 	.word	0x0000818d
    fca0:	00013fb4 	.word	0x00013fb4
    fca4:	00011645 	.word	0x00011645
    fca8:	20004800 	.word	0x20004800
    fcac:	00013ed0 	.word	0x00013ed0
    fcb0:	000087ed 	.word	0x000087ed
    fcb4:	000082e5 	.word	0x000082e5

0000fcb8 <find_string_start>:

/* Find the beginning of a JSON string that comes after comma and ends
 * at @c &buf[len].
 * @return position (index) of the found start or -1 on error. */
static int find_string_start(char const *buf, int len)
{
    fcb8:	b580      	push	{r7, lr}
    fcba:	b084      	sub	sp, #16
    fcbc:	af00      	add	r7, sp, #0
    fcbe:	6078      	str	r0, [r7, #4]
    fcc0:	6039      	str	r1, [r7, #0]
	int i;
	for (i = len - 1; i > 0; i--) {
    fcc2:	683b      	ldr	r3, [r7, #0]
    fcc4:	3b01      	subs	r3, #1
    fcc6:	60fb      	str	r3, [r7, #12]
    fcc8:	e014      	b.n	fcf4 <find_string_start+0x3c>
		if (buf[i] == '"') {
    fcca:	68fb      	ldr	r3, [r7, #12]
    fccc:	687a      	ldr	r2, [r7, #4]
    fcce:	18d3      	adds	r3, r2, r3
    fcd0:	781b      	ldrb	r3, [r3, #0]
    fcd2:	2b22      	cmp	r3, #34	; 0x22
    fcd4:	d10b      	bne.n	fcee <find_string_start+0x36>
			return (buf[i - 1] == ',') ? i : -1;
    fcd6:	68fb      	ldr	r3, [r7, #12]
    fcd8:	3b01      	subs	r3, #1
    fcda:	687a      	ldr	r2, [r7, #4]
    fcdc:	18d3      	adds	r3, r2, r3
    fcde:	781b      	ldrb	r3, [r3, #0]
    fce0:	2b2c      	cmp	r3, #44	; 0x2c
    fce2:	d101      	bne.n	fce8 <find_string_start+0x30>
    fce4:	68fb      	ldr	r3, [r7, #12]
    fce6:	e00a      	b.n	fcfe <find_string_start+0x46>
    fce8:	2301      	movs	r3, #1
    fcea:	425b      	negs	r3, r3
    fcec:	e007      	b.n	fcfe <find_string_start+0x46>
 * at @c &buf[len].
 * @return position (index) of the found start or -1 on error. */
static int find_string_start(char const *buf, int len)
{
	int i;
	for (i = len - 1; i > 0; i--) {
    fcee:	68fb      	ldr	r3, [r7, #12]
    fcf0:	3b01      	subs	r3, #1
    fcf2:	60fb      	str	r3, [r7, #12]
    fcf4:	68fb      	ldr	r3, [r7, #12]
    fcf6:	2b00      	cmp	r3, #0
    fcf8:	dce7      	bgt.n	fcca <find_string_start+0x12>
		if (buf[i] == '"') {
			return (buf[i - 1] == ',') ? i : -1;
		}
	}
	return -1;
    fcfa:	2301      	movs	r3, #1
    fcfc:	425b      	negs	r3, r3
}
    fcfe:	0018      	movs	r0, r3
    fd00:	46bd      	mov	sp, r7
    fd02:	b004      	add	sp, #16
    fd04:	bd80      	pop	{r7, pc}
    fd06:	46c0      	nop			; (mov r8, r8)

0000fd08 <split_array>:

/** Split @p buf string containing a JSON array (with arbitrary
 * contents) to multiple NUL-terminated C strings, in-place.
 */
static bool split_array(char *buf)
{
    fd08:	b580      	push	{r7, lr}
    fd0a:	b084      	sub	sp, #16
    fd0c:	af00      	add	r7, sp, #0
    fd0e:	6078      	str	r0, [r7, #4]
	bool escaped = false;
    fd10:	230f      	movs	r3, #15
    fd12:	18fb      	adds	r3, r7, r3
    fd14:	2200      	movs	r2, #0
    fd16:	701a      	strb	r2, [r3, #0]
	bool in_string = false;
    fd18:	230e      	movs	r3, #14
    fd1a:	18fb      	adds	r3, r7, r3
    fd1c:	2200      	movs	r2, #0
    fd1e:	701a      	strb	r2, [r3, #0]
	int bracket_level = 0;
    fd20:	2300      	movs	r3, #0
    fd22:	60bb      	str	r3, [r7, #8]

	for (; *buf != '\0'; ++buf) {
    fd24:	e04e      	b.n	fdc4 <split_array+0xbc>
		if (escaped) {
    fd26:	230f      	movs	r3, #15
    fd28:	18fb      	adds	r3, r7, r3
    fd2a:	781b      	ldrb	r3, [r3, #0]
    fd2c:	2b00      	cmp	r3, #0
    fd2e:	d004      	beq.n	fd3a <split_array+0x32>
			escaped = false;
    fd30:	230f      	movs	r3, #15
    fd32:	18fb      	adds	r3, r7, r3
    fd34:	2200      	movs	r2, #0
    fd36:	701a      	strb	r2, [r3, #0]
    fd38:	e041      	b.n	fdbe <split_array+0xb6>
		} else if ('"' == *buf) {
    fd3a:	687b      	ldr	r3, [r7, #4]
    fd3c:	781b      	ldrb	r3, [r3, #0]
    fd3e:	2b22      	cmp	r3, #34	; 0x22
    fd40:	d111      	bne.n	fd66 <split_array+0x5e>
			in_string = !in_string;
    fd42:	230e      	movs	r3, #14
    fd44:	18fb      	adds	r3, r7, r3
    fd46:	781b      	ldrb	r3, [r3, #0]
    fd48:	1e5a      	subs	r2, r3, #1
    fd4a:	4193      	sbcs	r3, r2
    fd4c:	b2db      	uxtb	r3, r3
    fd4e:	2201      	movs	r2, #1
    fd50:	4053      	eors	r3, r2
    fd52:	b2db      	uxtb	r3, r3
    fd54:	001a      	movs	r2, r3
    fd56:	230e      	movs	r3, #14
    fd58:	18fb      	adds	r3, r7, r3
    fd5a:	701a      	strb	r2, [r3, #0]
    fd5c:	781a      	ldrb	r2, [r3, #0]
    fd5e:	2101      	movs	r1, #1
    fd60:	400a      	ands	r2, r1
    fd62:	701a      	strb	r2, [r3, #0]
    fd64:	e02b      	b.n	fdbe <split_array+0xb6>
		} else if (in_string) {
    fd66:	230e      	movs	r3, #14
    fd68:	18fb      	adds	r3, r7, r3
    fd6a:	781b      	ldrb	r3, [r3, #0]
    fd6c:	2b00      	cmp	r3, #0
    fd6e:	d008      	beq.n	fd82 <split_array+0x7a>
			escaped = ('\\' == *buf);
    fd70:	687b      	ldr	r3, [r7, #4]
    fd72:	781a      	ldrb	r2, [r3, #0]
    fd74:	230f      	movs	r3, #15
    fd76:	18fb      	adds	r3, r7, r3
    fd78:	3a5c      	subs	r2, #92	; 0x5c
    fd7a:	4251      	negs	r1, r2
    fd7c:	414a      	adcs	r2, r1
    fd7e:	701a      	strb	r2, [r3, #0]
    fd80:	e01d      	b.n	fdbe <split_array+0xb6>
		} else {
			switch (*buf) {
    fd82:	687b      	ldr	r3, [r7, #4]
    fd84:	781b      	ldrb	r3, [r3, #0]
    fd86:	2b5d      	cmp	r3, #93	; 0x5d
    fd88:	d00e      	beq.n	fda8 <split_array+0xa0>
    fd8a:	dc04      	bgt.n	fd96 <split_array+0x8e>
    fd8c:	2b2c      	cmp	r3, #44	; 0x2c
    fd8e:	d00f      	beq.n	fdb0 <split_array+0xa8>
    fd90:	2b5b      	cmp	r3, #91	; 0x5b
    fd92:	d005      	beq.n	fda0 <split_array+0x98>
				}

				break;

			default:
				break;
    fd94:	e013      	b.n	fdbe <split_array+0xb6>
		} else if ('"' == *buf) {
			in_string = !in_string;
		} else if (in_string) {
			escaped = ('\\' == *buf);
		} else {
			switch (*buf) {
    fd96:	2b7b      	cmp	r3, #123	; 0x7b
    fd98:	d002      	beq.n	fda0 <split_array+0x98>
    fd9a:	2b7d      	cmp	r3, #125	; 0x7d
    fd9c:	d004      	beq.n	fda8 <split_array+0xa0>
				}

				break;

			default:
				break;
    fd9e:	e00e      	b.n	fdbe <split_array+0xb6>
			escaped = ('\\' == *buf);
		} else {
			switch (*buf) {
			case '[':
			case '{':
				bracket_level++; break;
    fda0:	68bb      	ldr	r3, [r7, #8]
    fda2:	3301      	adds	r3, #1
    fda4:	60bb      	str	r3, [r7, #8]
    fda6:	e00a      	b.n	fdbe <split_array+0xb6>

			case ']':
			case '}':
				bracket_level--; break;
    fda8:	68bb      	ldr	r3, [r7, #8]
    fdaa:	3b01      	subs	r3, #1
    fdac:	60bb      	str	r3, [r7, #8]
    fdae:	e006      	b.n	fdbe <split_array+0xb6>

			/* if at root, split! */
			case ',':
				if (bracket_level == 0) {
    fdb0:	68bb      	ldr	r3, [r7, #8]
    fdb2:	2b00      	cmp	r3, #0
    fdb4:	d102      	bne.n	fdbc <split_array+0xb4>
					*buf = '\0';
    fdb6:	687b      	ldr	r3, [r7, #4]
    fdb8:	2200      	movs	r2, #0
    fdba:	701a      	strb	r2, [r3, #0]
				}

				break;
    fdbc:	46c0      	nop			; (mov r8, r8)
{
	bool escaped = false;
	bool in_string = false;
	int bracket_level = 0;

	for (; *buf != '\0'; ++buf) {
    fdbe:	687b      	ldr	r3, [r7, #4]
    fdc0:	3301      	adds	r3, #1
    fdc2:	607b      	str	r3, [r7, #4]
    fdc4:	687b      	ldr	r3, [r7, #4]
    fdc6:	781b      	ldrb	r3, [r3, #0]
    fdc8:	2b00      	cmp	r3, #0
    fdca:	d1ac      	bne.n	fd26 <split_array+0x1e>
				break;
			}
		}
	}

	return !(escaped || in_string || (bracket_level > 0));
    fdcc:	230f      	movs	r3, #15
    fdce:	18fb      	adds	r3, r7, r3
    fdd0:	781b      	ldrb	r3, [r3, #0]
    fdd2:	2201      	movs	r2, #1
    fdd4:	4053      	eors	r3, r2
    fdd6:	b2db      	uxtb	r3, r3
    fdd8:	2b00      	cmp	r3, #0
    fdda:	d00c      	beq.n	fdf6 <split_array+0xee>
    fddc:	230e      	movs	r3, #14
    fdde:	18fb      	adds	r3, r7, r3
    fde0:	781b      	ldrb	r3, [r3, #0]
    fde2:	2201      	movs	r2, #1
    fde4:	4053      	eors	r3, r2
    fde6:	b2db      	uxtb	r3, r3
    fde8:	2b00      	cmp	r3, #0
    fdea:	d004      	beq.n	fdf6 <split_array+0xee>
    fdec:	68bb      	ldr	r3, [r7, #8]
    fdee:	2b00      	cmp	r3, #0
    fdf0:	dc01      	bgt.n	fdf6 <split_array+0xee>
    fdf2:	2301      	movs	r3, #1
    fdf4:	e000      	b.n	fdf8 <split_array+0xf0>
    fdf6:	2300      	movs	r3, #0
    fdf8:	1c1a      	adds	r2, r3, #0
    fdfa:	2301      	movs	r3, #1
    fdfc:	4013      	ands	r3, r2
    fdfe:	b2db      	uxtb	r3, r3
}
    fe00:	0018      	movs	r0, r3
    fe02:	46bd      	mov	sp, r7
    fe04:	b004      	add	sp, #16
    fe06:	bd80      	pop	{r7, pc}

0000fe08 <parse_subscribe_response>:

static int parse_subscribe_response(pubnub_t *p)
{
    fe08:	b580      	push	{r7, lr}
    fe0a:	b086      	sub	sp, #24
    fe0c:	af00      	add	r7, sp, #0
    fe0e:	6078      	str	r0, [r7, #4]
	char *reply = p->http_reply;
    fe10:	687b      	ldr	r3, [r7, #4]
    fe12:	3366      	adds	r3, #102	; 0x66
    fe14:	33ff      	adds	r3, #255	; 0xff
    fe16:	60bb      	str	r3, [r7, #8]
	unsigned int replylen = strlen(reply);
    fe18:	68bb      	ldr	r3, [r7, #8]
    fe1a:	0018      	movs	r0, r3
    fe1c:	4b62      	ldr	r3, [pc, #392]	; (ffa8 <parse_subscribe_response+0x1a0>)
    fe1e:	4798      	blx	r3
    fe20:	0003      	movs	r3, r0
    fe22:	617b      	str	r3, [r7, #20]
	if (reply[replylen - 1] != ']' && replylen > 2) {
    fe24:	697b      	ldr	r3, [r7, #20]
    fe26:	3b01      	subs	r3, #1
    fe28:	68ba      	ldr	r2, [r7, #8]
    fe2a:	18d3      	adds	r3, r2, r3
    fe2c:	781b      	ldrb	r3, [r3, #0]
    fe2e:	2b5d      	cmp	r3, #93	; 0x5d
    fe30:	d005      	beq.n	fe3e <parse_subscribe_response+0x36>
    fe32:	697b      	ldr	r3, [r7, #20]
    fe34:	2b02      	cmp	r3, #2
    fe36:	d902      	bls.n	fe3e <parse_subscribe_response+0x36>
		replylen -= 2; /* XXX: this seems required by Manxiang */
    fe38:	697b      	ldr	r3, [r7, #20]
    fe3a:	3b02      	subs	r3, #2
    fe3c:	617b      	str	r3, [r7, #20]
	}

	if ((reply[0] != '[') || (reply[replylen - 1] != ']') || (reply[replylen - 2] != '"')) {
    fe3e:	68bb      	ldr	r3, [r7, #8]
    fe40:	781b      	ldrb	r3, [r3, #0]
    fe42:	2b5b      	cmp	r3, #91	; 0x5b
    fe44:	d10d      	bne.n	fe62 <parse_subscribe_response+0x5a>
    fe46:	697b      	ldr	r3, [r7, #20]
    fe48:	3b01      	subs	r3, #1
    fe4a:	68ba      	ldr	r2, [r7, #8]
    fe4c:	18d3      	adds	r3, r2, r3
    fe4e:	781b      	ldrb	r3, [r3, #0]
    fe50:	2b5d      	cmp	r3, #93	; 0x5d
    fe52:	d106      	bne.n	fe62 <parse_subscribe_response+0x5a>
    fe54:	697b      	ldr	r3, [r7, #20]
    fe56:	3b02      	subs	r3, #2
    fe58:	68ba      	ldr	r2, [r7, #8]
    fe5a:	18d3      	adds	r3, r2, r3
    fe5c:	781b      	ldrb	r3, [r3, #0]
    fe5e:	2b22      	cmp	r3, #34	; 0x22
    fe60:	d002      	beq.n	fe68 <parse_subscribe_response+0x60>
		return -1;
    fe62:	2301      	movs	r3, #1
    fe64:	425b      	negs	r3, r3
    fe66:	e09a      	b.n	ff9e <parse_subscribe_response+0x196>
	}

	/* Extract the last argument. */
	int i = find_string_start(reply, replylen - 2);
    fe68:	697b      	ldr	r3, [r7, #20]
    fe6a:	3b02      	subs	r3, #2
    fe6c:	001a      	movs	r2, r3
    fe6e:	68bb      	ldr	r3, [r7, #8]
    fe70:	0011      	movs	r1, r2
    fe72:	0018      	movs	r0, r3
    fe74:	4b4d      	ldr	r3, [pc, #308]	; (ffac <parse_subscribe_response+0x1a4>)
    fe76:	4798      	blx	r3
    fe78:	0003      	movs	r3, r0
    fe7a:	613b      	str	r3, [r7, #16]
	if (i < 0) {
    fe7c:	693b      	ldr	r3, [r7, #16]
    fe7e:	2b00      	cmp	r3, #0
    fe80:	da02      	bge.n	fe88 <parse_subscribe_response+0x80>
		return -1;
    fe82:	2301      	movs	r3, #1
    fe84:	425b      	negs	r3, r3
    fe86:	e08a      	b.n	ff9e <parse_subscribe_response+0x196>
	}

	reply[replylen - 2] = 0;
    fe88:	697b      	ldr	r3, [r7, #20]
    fe8a:	3b02      	subs	r3, #2
    fe8c:	68ba      	ldr	r2, [r7, #8]
    fe8e:	18d3      	adds	r3, r2, r3
    fe90:	2200      	movs	r2, #0
    fe92:	701a      	strb	r2, [r3, #0]

	/* Now, the last argument may either be a timetoken or a channel list. */
	if (reply[i - 2] == '"') {
    fe94:	693b      	ldr	r3, [r7, #16]
    fe96:	3b02      	subs	r3, #2
    fe98:	68ba      	ldr	r2, [r7, #8]
    fe9a:	18d3      	adds	r3, r2, r3
    fe9c:	781b      	ldrb	r3, [r3, #0]
    fe9e:	2b22      	cmp	r3, #34	; 0x22
    fea0:	d13f      	bne.n	ff22 <parse_subscribe_response+0x11a>
		int k;

		/* It is a channel list, there is another string argument in front
         * of us. Process the channel list ... */
		p->chan_ofs = i + 1;
    fea2:	693b      	ldr	r3, [r7, #16]
    fea4:	b29b      	uxth	r3, r3
    fea6:	3301      	adds	r3, #1
    fea8:	b299      	uxth	r1, r3
    feaa:	687b      	ldr	r3, [r7, #4]
    feac:	4a40      	ldr	r2, [pc, #256]	; (ffb0 <parse_subscribe_response+0x1a8>)
    feae:	5299      	strh	r1, [r3, r2]
		p->chan_end = replylen - 1;
    feb0:	697b      	ldr	r3, [r7, #20]
    feb2:	b29b      	uxth	r3, r3
    feb4:	3b01      	subs	r3, #1
    feb6:	b299      	uxth	r1, r3
    feb8:	687a      	ldr	r2, [r7, #4]
    feba:	23db      	movs	r3, #219	; 0xdb
    febc:	009b      	lsls	r3, r3, #2
    febe:	52d1      	strh	r1, [r2, r3]
		for (k = p->chan_end - 1; k > p->chan_ofs; --k) {
    fec0:	687a      	ldr	r2, [r7, #4]
    fec2:	23db      	movs	r3, #219	; 0xdb
    fec4:	009b      	lsls	r3, r3, #2
    fec6:	5ad3      	ldrh	r3, [r2, r3]
    fec8:	3b01      	subs	r3, #1
    feca:	60fb      	str	r3, [r7, #12]
    fecc:	e00d      	b.n	feea <parse_subscribe_response+0xe2>
			if (reply[k] == ',') {
    fece:	68fb      	ldr	r3, [r7, #12]
    fed0:	68ba      	ldr	r2, [r7, #8]
    fed2:	18d3      	adds	r3, r2, r3
    fed4:	781b      	ldrb	r3, [r3, #0]
    fed6:	2b2c      	cmp	r3, #44	; 0x2c
    fed8:	d104      	bne.n	fee4 <parse_subscribe_response+0xdc>
				reply[k] = 0;
    feda:	68fb      	ldr	r3, [r7, #12]
    fedc:	68ba      	ldr	r2, [r7, #8]
    fede:	18d3      	adds	r3, r2, r3
    fee0:	2200      	movs	r2, #0
    fee2:	701a      	strb	r2, [r3, #0]

		/* It is a channel list, there is another string argument in front
         * of us. Process the channel list ... */
		p->chan_ofs = i + 1;
		p->chan_end = replylen - 1;
		for (k = p->chan_end - 1; k > p->chan_ofs; --k) {
    fee4:	68fb      	ldr	r3, [r7, #12]
    fee6:	3b01      	subs	r3, #1
    fee8:	60fb      	str	r3, [r7, #12]
    feea:	687b      	ldr	r3, [r7, #4]
    feec:	4a30      	ldr	r2, [pc, #192]	; (ffb0 <parse_subscribe_response+0x1a8>)
    feee:	5a9b      	ldrh	r3, [r3, r2]
    fef0:	1e1a      	subs	r2, r3, #0
    fef2:	68fb      	ldr	r3, [r7, #12]
    fef4:	429a      	cmp	r2, r3
    fef6:	dbea      	blt.n	fece <parse_subscribe_response+0xc6>
				reply[k] = 0;
			}
		}

		/* ... and look for timetoken again. */
		reply[i - 2] = 0;
    fef8:	693b      	ldr	r3, [r7, #16]
    fefa:	3b02      	subs	r3, #2
    fefc:	68ba      	ldr	r2, [r7, #8]
    fefe:	18d3      	adds	r3, r2, r3
    ff00:	2200      	movs	r2, #0
    ff02:	701a      	strb	r2, [r3, #0]
		i = find_string_start(reply, i - 2);
    ff04:	693b      	ldr	r3, [r7, #16]
    ff06:	1e9a      	subs	r2, r3, #2
    ff08:	68bb      	ldr	r3, [r7, #8]
    ff0a:	0011      	movs	r1, r2
    ff0c:	0018      	movs	r0, r3
    ff0e:	4b27      	ldr	r3, [pc, #156]	; (ffac <parse_subscribe_response+0x1a4>)
    ff10:	4798      	blx	r3
    ff12:	0003      	movs	r3, r0
    ff14:	613b      	str	r3, [r7, #16]
		if (i < 0) {
    ff16:	693b      	ldr	r3, [r7, #16]
    ff18:	2b00      	cmp	r3, #0
    ff1a:	da0b      	bge.n	ff34 <parse_subscribe_response+0x12c>
			return -1;
    ff1c:	2301      	movs	r3, #1
    ff1e:	425b      	negs	r3, r3
    ff20:	e03d      	b.n	ff9e <parse_subscribe_response+0x196>
		}
	} else {
		p->chan_ofs = 0;
    ff22:	687b      	ldr	r3, [r7, #4]
    ff24:	4a22      	ldr	r2, [pc, #136]	; (ffb0 <parse_subscribe_response+0x1a8>)
    ff26:	2100      	movs	r1, #0
    ff28:	5299      	strh	r1, [r3, r2]
		p->chan_end = 0;
    ff2a:	687a      	ldr	r2, [r7, #4]
    ff2c:	23db      	movs	r3, #219	; 0xdb
    ff2e:	009b      	lsls	r3, r3, #2
    ff30:	2100      	movs	r1, #0
    ff32:	52d1      	strh	r1, [r2, r3]
	 * [[1,2,3],"5678"]
	 * [[1,2,3],"5678","a,b,c"]
	 *          ^-- here */

	/* Setup timetoken. */
	if (replylen >= sizeof(p->timetoken) + 2 + (i + 1)) {
    ff34:	693b      	ldr	r3, [r7, #16]
    ff36:	3343      	adds	r3, #67	; 0x43
    ff38:	1e1a      	subs	r2, r3, #0
    ff3a:	697b      	ldr	r3, [r7, #20]
    ff3c:	429a      	cmp	r2, r3
    ff3e:	d802      	bhi.n	ff46 <parse_subscribe_response+0x13e>
		return -1;
    ff40:	2301      	movs	r3, #1
    ff42:	425b      	negs	r3, r3
    ff44:	e02b      	b.n	ff9e <parse_subscribe_response+0x196>
	}

	strcpy(p->timetoken, reply + i + 1);
    ff46:	687b      	ldr	r3, [r7, #4]
    ff48:	3310      	adds	r3, #16
    ff4a:	0018      	movs	r0, r3
    ff4c:	693b      	ldr	r3, [r7, #16]
    ff4e:	3301      	adds	r3, #1
    ff50:	68ba      	ldr	r2, [r7, #8]
    ff52:	18d3      	adds	r3, r2, r3
    ff54:	0019      	movs	r1, r3
    ff56:	4b17      	ldr	r3, [pc, #92]	; (ffb4 <parse_subscribe_response+0x1ac>)
    ff58:	4798      	blx	r3
	reply[i - 2] = 0; /* terminate the [] message array (before the ]!) */
    ff5a:	693b      	ldr	r3, [r7, #16]
    ff5c:	3b02      	subs	r3, #2
    ff5e:	68ba      	ldr	r2, [r7, #8]
    ff60:	18d3      	adds	r3, r2, r3
    ff62:	2200      	movs	r2, #0
    ff64:	701a      	strb	r2, [r3, #0]

	/* Set up the message list - offset, length and NUL-characters splitting the messages. */
	p->msg_ofs = 2;
    ff66:	687b      	ldr	r3, [r7, #4]
    ff68:	4a13      	ldr	r2, [pc, #76]	; (ffb8 <parse_subscribe_response+0x1b0>)
    ff6a:	2102      	movs	r1, #2
    ff6c:	5299      	strh	r1, [r3, r2]
	p->msg_end = i - 2;
    ff6e:	693b      	ldr	r3, [r7, #16]
    ff70:	b29b      	uxth	r3, r3
    ff72:	3b02      	subs	r3, #2
    ff74:	b299      	uxth	r1, r3
    ff76:	687a      	ldr	r2, [r7, #4]
    ff78:	23da      	movs	r3, #218	; 0xda
    ff7a:	009b      	lsls	r3, r3, #2
    ff7c:	52d1      	strh	r1, [r2, r3]

	return split_array(reply + p->msg_ofs) ? 0 : -1;
    ff7e:	687b      	ldr	r3, [r7, #4]
    ff80:	4a0d      	ldr	r2, [pc, #52]	; (ffb8 <parse_subscribe_response+0x1b0>)
    ff82:	5a9b      	ldrh	r3, [r3, r2]
    ff84:	001a      	movs	r2, r3
    ff86:	68bb      	ldr	r3, [r7, #8]
    ff88:	189b      	adds	r3, r3, r2
    ff8a:	0018      	movs	r0, r3
    ff8c:	4b0b      	ldr	r3, [pc, #44]	; (ffbc <parse_subscribe_response+0x1b4>)
    ff8e:	4798      	blx	r3
    ff90:	1e03      	subs	r3, r0, #0
    ff92:	d001      	beq.n	ff98 <parse_subscribe_response+0x190>
    ff94:	2300      	movs	r3, #0
    ff96:	e001      	b.n	ff9c <parse_subscribe_response+0x194>
    ff98:	2301      	movs	r3, #1
    ff9a:	425b      	negs	r3, r3
    ff9c:	46c0      	nop			; (mov r8, r8)
}
    ff9e:	0018      	movs	r0, r3
    ffa0:	46bd      	mov	sp, r7
    ffa2:	b006      	add	sp, #24
    ffa4:	bd80      	pop	{r7, pc}
    ffa6:	46c0      	nop			; (mov r8, r8)
    ffa8:	000118bd 	.word	0x000118bd
    ffac:	0000fcb9 	.word	0x0000fcb9
    ffb0:	0000036a 	.word	0x0000036a
    ffb4:	000118ad 	.word	0x000118ad
    ffb8:	00000366 	.word	0x00000366
    ffbc:	0000fd09 	.word	0x0000fd09

0000ffc0 <handle_tcpip_connect>:

static void handle_tcpip_connect(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
    ffc0:	b580      	push	{r7, lr}
    ffc2:	b084      	sub	sp, #16
    ffc4:	af00      	add	r7, sp, #0
    ffc6:	603a      	str	r2, [r7, #0]
    ffc8:	1dfb      	adds	r3, r7, #7
    ffca:	1c02      	adds	r2, r0, #0
    ffcc:	701a      	strb	r2, [r3, #0]
    ffce:	1dbb      	adds	r3, r7, #6
    ffd0:	1c0a      	adds	r2, r1, #0
    ffd2:	701a      	strb	r2, [r3, #0]
	pubnub_t *pb = pubnub_find_ctx(sock, PS_WAIT_CONNECT);
    ffd4:	1dfb      	adds	r3, r7, #7
    ffd6:	781b      	ldrb	r3, [r3, #0]
    ffd8:	b25b      	sxtb	r3, r3
    ffda:	2102      	movs	r1, #2
    ffdc:	0018      	movs	r0, r3
    ffde:	4b16      	ldr	r3, [pc, #88]	; (10038 <handle_tcpip_connect+0x78>)
    ffe0:	4798      	blx	r3
    ffe2:	0003      	movs	r3, r0
    ffe4:	60fb      	str	r3, [r7, #12]

	if (pb != NULL) {
    ffe6:	68fb      	ldr	r3, [r7, #12]
    ffe8:	2b00      	cmp	r3, #0
    ffea:	d020      	beq.n	1002e <handle_tcpip_connect+0x6e>
		tstrSocketConnectMsg *pstrConnect = (tstrSocketConnectMsg *)pvMsg;
    ffec:	683b      	ldr	r3, [r7, #0]
    ffee:	60bb      	str	r3, [r7, #8]
		if (pstrConnect && pstrConnect->s8Error >= 0) {
    fff0:	68bb      	ldr	r3, [r7, #8]
    fff2:	2b00      	cmp	r3, #0
    fff4:	d00d      	beq.n	10012 <handle_tcpip_connect+0x52>
    fff6:	68bb      	ldr	r3, [r7, #8]
    fff8:	785b      	ldrb	r3, [r3, #1]
    fffa:	b25b      	sxtb	r3, r3
    fffc:	2b00      	cmp	r3, #0
    fffe:	db08      	blt.n	10012 <handle_tcpip_connect+0x52>
			PUBNUB_PRINTF("handle_tcpip_connect : connect success!\r\n");
			pb->state = PS_WAIT_SEND;
   10000:	68fb      	ldr	r3, [r7, #12]
   10002:	2252      	movs	r2, #82	; 0x52
   10004:	2103      	movs	r1, #3
   10006:	5499      	strb	r1, [r3, r2]

			handle_transaction(pb);
   10008:	68fb      	ldr	r3, [r7, #12]
   1000a:	0018      	movs	r0, r3
   1000c:	4b0b      	ldr	r3, [pc, #44]	; (1003c <handle_tcpip_connect+0x7c>)
   1000e:	4798      	blx	r3

			pb->state = PS_IDLE;
			pb->last_result = PNR_IO_ERROR;
		}
	}
}
   10010:	e00d      	b.n	1002e <handle_tcpip_connect+0x6e>
			pb->state = PS_WAIT_SEND;

			handle_transaction(pb);
		} else {
			PUBNUB_PRINTF("handle_tcpip_connect : connect error!\r\n");
			close(pb->tcp_socket);
   10012:	68fb      	ldr	r3, [r7, #12]
   10014:	2253      	movs	r2, #83	; 0x53
   10016:	569b      	ldrsb	r3, [r3, r2]
   10018:	0018      	movs	r0, r3
   1001a:	4b09      	ldr	r3, [pc, #36]	; (10040 <handle_tcpip_connect+0x80>)
   1001c:	4798      	blx	r3

			pb->state = PS_IDLE;
   1001e:	68fb      	ldr	r3, [r7, #12]
   10020:	2252      	movs	r2, #82	; 0x52
   10022:	2100      	movs	r1, #0
   10024:	5499      	strb	r1, [r3, r2]
			pb->last_result = PNR_IO_ERROR;
   10026:	68fb      	ldr	r3, [r7, #12]
   10028:	2250      	movs	r2, #80	; 0x50
   1002a:	2102      	movs	r1, #2
   1002c:	5499      	strb	r1, [r3, r2]
		}
	}
}
   1002e:	46c0      	nop			; (mov r8, r8)
   10030:	46bd      	mov	sp, r7
   10032:	b004      	add	sp, #16
   10034:	bd80      	pop	{r7, pc}
   10036:	46c0      	nop			; (mov r8, r8)
   10038:	0000fb59 	.word	0x0000fb59
   1003c:	0000fa71 	.word	0x0000fa71
   10040:	000086dd 	.word	0x000086dd

00010044 <handle_tcpip_recv>:

static void handle_tcpip_recv(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
   10044:	b580      	push	{r7, lr}
   10046:	b086      	sub	sp, #24
   10048:	af00      	add	r7, sp, #0
   1004a:	603a      	str	r2, [r7, #0]
   1004c:	1dfb      	adds	r3, r7, #7
   1004e:	1c02      	adds	r2, r0, #0
   10050:	701a      	strb	r2, [r3, #0]
   10052:	1dbb      	adds	r3, r7, #6
   10054:	1c0a      	adds	r2, r1, #0
   10056:	701a      	strb	r2, [r3, #0]
	pubnub_t *pb;

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
   10058:	4b57      	ldr	r3, [pc, #348]	; (101b8 <handle_tcpip_recv+0x174>)
   1005a:	617b      	str	r3, [r7, #20]
   1005c:	e012      	b.n	10084 <handle_tcpip_recv+0x40>
		if (pb->state == PS_WAIT_RECV && pb->tcp_socket == sock) {
   1005e:	697b      	ldr	r3, [r7, #20]
   10060:	2252      	movs	r2, #82	; 0x52
   10062:	5c9b      	ldrb	r3, [r3, r2]
   10064:	2b04      	cmp	r3, #4
   10066:	d107      	bne.n	10078 <handle_tcpip_recv+0x34>
   10068:	697b      	ldr	r3, [r7, #20]
   1006a:	2253      	movs	r2, #83	; 0x53
   1006c:	569b      	ldrsb	r3, [r3, r2]
   1006e:	1dfa      	adds	r2, r7, #7
   10070:	7812      	ldrb	r2, [r2, #0]
   10072:	b252      	sxtb	r2, r2
   10074:	429a      	cmp	r2, r3
   10076:	d00a      	beq.n	1008e <handle_tcpip_recv+0x4a>

static void handle_tcpip_recv(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
	pubnub_t *pb;

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
   10078:	697b      	ldr	r3, [r7, #20]
   1007a:	22dc      	movs	r2, #220	; 0xdc
   1007c:	0092      	lsls	r2, r2, #2
   1007e:	4694      	mov	ip, r2
   10080:	4463      	add	r3, ip
   10082:	617b      	str	r3, [r7, #20]
   10084:	4b4d      	ldr	r3, [pc, #308]	; (101bc <handle_tcpip_recv+0x178>)
   10086:	697a      	ldr	r2, [r7, #20]
   10088:	429a      	cmp	r2, r3
   1008a:	d1e8      	bne.n	1005e <handle_tcpip_recv+0x1a>
   1008c:	e000      	b.n	10090 <handle_tcpip_recv+0x4c>
		if (pb->state == PS_WAIT_RECV && pb->tcp_socket == sock) {
			break;
   1008e:	46c0      	nop			; (mov r8, r8)
		}
	}

	if (pb != NULL) {
   10090:	697b      	ldr	r3, [r7, #20]
   10092:	2b00      	cmp	r3, #0
   10094:	d100      	bne.n	10098 <handle_tcpip_recv+0x54>
   10096:	e08b      	b.n	101b0 <handle_tcpip_recv+0x16c>
		tstrSocketRecvMsg *pstrRecv = (tstrSocketRecvMsg *)pvMsg;
   10098:	683b      	ldr	r3, [r7, #0]
   1009a:	613b      	str	r3, [r7, #16]

		if (pstrRecv->s16BufferSize <= 0) {
   1009c:	693b      	ldr	r3, [r7, #16]
   1009e:	2204      	movs	r2, #4
   100a0:	5e9b      	ldrsh	r3, [r3, r2]
   100a2:	2b00      	cmp	r3, #0
   100a4:	dc0e      	bgt.n	100c4 <handle_tcpip_recv+0x80>
			close(pb->tcp_socket);
   100a6:	697b      	ldr	r3, [r7, #20]
   100a8:	2253      	movs	r2, #83	; 0x53
   100aa:	569b      	ldrsb	r3, [r3, r2]
   100ac:	0018      	movs	r0, r3
   100ae:	4b44      	ldr	r3, [pc, #272]	; (101c0 <handle_tcpip_recv+0x17c>)
   100b0:	4798      	blx	r3

			pb->state = PS_IDLE;
   100b2:	697b      	ldr	r3, [r7, #20]
   100b4:	2252      	movs	r2, #82	; 0x52
   100b6:	2100      	movs	r1, #0
   100b8:	5499      	strb	r1, [r3, r2]
			pb->last_result = PNR_IO_ERROR;
   100ba:	697b      	ldr	r3, [r7, #20]
   100bc:	2250      	movs	r2, #80	; 0x50
   100be:	2102      	movs	r1, #2
   100c0:	5499      	strb	r1, [r3, r2]
			return;
   100c2:	e075      	b.n	101b0 <handle_tcpip_recv+0x16c>
		}

		if (pb->trans == PBTT_PUBLISH) {
   100c4:	697b      	ldr	r3, [r7, #20]
   100c6:	2251      	movs	r2, #81	; 0x51
   100c8:	5c9b      	ldrb	r3, [r3, r2]
   100ca:	2b02      	cmp	r3, #2
   100cc:	d10c      	bne.n	100e8 <handle_tcpip_recv+0xa4>
			PUBNUB_PRINTF(("handle_tcpip_recv: PBTT_PUBLISH msg: %s\n", pstrRecv->pu8Buffer));

			if (pstrRecv->u16RemainingSize == 0) {
   100ce:	693b      	ldr	r3, [r7, #16]
   100d0:	88db      	ldrh	r3, [r3, #6]
   100d2:	2b00      	cmp	r3, #0
   100d4:	d16b      	bne.n	101ae <handle_tcpip_recv+0x16a>
				pb->last_result = PNR_OK;
   100d6:	697b      	ldr	r3, [r7, #20]
   100d8:	2250      	movs	r2, #80	; 0x50
   100da:	2100      	movs	r1, #0
   100dc:	5499      	strb	r1, [r3, r2]
				pb->state = PS_IDLE;
   100de:	697b      	ldr	r3, [r7, #20]
   100e0:	2252      	movs	r2, #82	; 0x52
   100e2:	2100      	movs	r1, #0
   100e4:	5499      	strb	r1, [r3, r2]
			}

			return;
   100e6:	e062      	b.n	101ae <handle_tcpip_recv+0x16a>
		}

		if (pstrRecv->u16RemainingSize > 0) {
   100e8:	693b      	ldr	r3, [r7, #16]
   100ea:	88db      	ldrh	r3, [r3, #6]
   100ec:	2b00      	cmp	r3, #0
   100ee:	d037      	beq.n	10160 <handle_tcpip_recv+0x11c>
			pb->state = PS_WAIT_RECV;
   100f0:	697b      	ldr	r3, [r7, #20]
   100f2:	2252      	movs	r2, #82	; 0x52
   100f4:	2104      	movs	r1, #4
   100f6:	5499      	strb	r1, [r3, r2]

			uint8_t *length = m2m_strstr(pstrRecv->pu8Buffer, (uint8 *)"Content-Length: ") + 16;
   100f8:	693b      	ldr	r3, [r7, #16]
   100fa:	681b      	ldr	r3, [r3, #0]
   100fc:	4a31      	ldr	r2, [pc, #196]	; (101c4 <handle_tcpip_recv+0x180>)
   100fe:	0011      	movs	r1, r2
   10100:	0018      	movs	r0, r3
   10102:	4b31      	ldr	r3, [pc, #196]	; (101c8 <handle_tcpip_recv+0x184>)
   10104:	4798      	blx	r3
   10106:	0003      	movs	r3, r0
   10108:	3310      	adds	r3, #16
   1010a:	60fb      	str	r3, [r7, #12]
			pb->http_content_len = atoi((const char *)length);
   1010c:	68fb      	ldr	r3, [r7, #12]
   1010e:	0018      	movs	r0, r3
   10110:	4b2e      	ldr	r3, [pc, #184]	; (101cc <handle_tcpip_recv+0x188>)
   10112:	4798      	blx	r3
   10114:	0003      	movs	r3, r0
   10116:	0019      	movs	r1, r3
   10118:	697a      	ldr	r2, [r7, #20]
   1011a:	23ae      	movs	r3, #174	; 0xae
   1011c:	005b      	lsls	r3, r3, #1
   1011e:	50d1      	str	r1, [r2, r3]
			pb->http_content_remaining_len = pstrRecv->u16RemainingSize;
   10120:	693b      	ldr	r3, [r7, #16]
   10122:	88db      	ldrh	r3, [r3, #6]
   10124:	0019      	movs	r1, r3
   10126:	697a      	ldr	r2, [r7, #20]
   10128:	23b0      	movs	r3, #176	; 0xb0
   1012a:	005b      	lsls	r3, r3, #1
   1012c:	50d1      	str	r1, [r2, r3]
			PUBNUB_PRINTF(("Content-Length = %d\r\n", (int)pb->http_content_len));

			uint8_t *content = m2m_strstr(pstrRecv->pu8Buffer, (uint8 *)"[");
   1012e:	693b      	ldr	r3, [r7, #16]
   10130:	681b      	ldr	r3, [r3, #0]
   10132:	4a27      	ldr	r2, [pc, #156]	; (101d0 <handle_tcpip_recv+0x18c>)
   10134:	0011      	movs	r1, r2
   10136:	0018      	movs	r0, r3
   10138:	4b23      	ldr	r3, [pc, #140]	; (101c8 <handle_tcpip_recv+0x184>)
   1013a:	4798      	blx	r3
   1013c:	0003      	movs	r3, r0
   1013e:	60bb      	str	r3, [r7, #8]
			memcpy(pb->http_reply, content, pb->http_content_len - pstrRecv->u16RemainingSize);
   10140:	697b      	ldr	r3, [r7, #20]
   10142:	3366      	adds	r3, #102	; 0x66
   10144:	33ff      	adds	r3, #255	; 0xff
   10146:	0018      	movs	r0, r3
   10148:	697a      	ldr	r2, [r7, #20]
   1014a:	23ae      	movs	r3, #174	; 0xae
   1014c:	005b      	lsls	r3, r3, #1
   1014e:	58d3      	ldr	r3, [r2, r3]
   10150:	693a      	ldr	r2, [r7, #16]
   10152:	88d2      	ldrh	r2, [r2, #6]
   10154:	1a9a      	subs	r2, r3, r2
   10156:	68bb      	ldr	r3, [r7, #8]
   10158:	0019      	movs	r1, r3
   1015a:	4b1e      	ldr	r3, [pc, #120]	; (101d4 <handle_tcpip_recv+0x190>)
   1015c:	4798      	blx	r3
   1015e:	e027      	b.n	101b0 <handle_tcpip_recv+0x16c>
			PUBNUB_PRINTF(("http_reply = %s\r\n", pb->http_reply));
		} else if (pstrRecv->u16RemainingSize == 0) {
   10160:	693b      	ldr	r3, [r7, #16]
   10162:	88db      	ldrh	r3, [r3, #6]
   10164:	2b00      	cmp	r3, #0
   10166:	d123      	bne.n	101b0 <handle_tcpip_recv+0x16c>
			PUBNUB_PRINTF(("http_content_remaining_len = %d\r\n", (int)pb->http_content_remaining_len));

			memcpy(pb->http_reply + (pb->http_content_len - pb->http_content_remaining_len), pstrRecv->pu8Buffer, pstrRecv->s16BufferSize);
   10168:	697b      	ldr	r3, [r7, #20]
   1016a:	3366      	adds	r3, #102	; 0x66
   1016c:	33ff      	adds	r3, #255	; 0xff
   1016e:	001a      	movs	r2, r3
   10170:	6979      	ldr	r1, [r7, #20]
   10172:	23ae      	movs	r3, #174	; 0xae
   10174:	005b      	lsls	r3, r3, #1
   10176:	58c9      	ldr	r1, [r1, r3]
   10178:	6978      	ldr	r0, [r7, #20]
   1017a:	23b0      	movs	r3, #176	; 0xb0
   1017c:	005b      	lsls	r3, r3, #1
   1017e:	58c3      	ldr	r3, [r0, r3]
   10180:	1acb      	subs	r3, r1, r3
   10182:	18d0      	adds	r0, r2, r3
   10184:	693b      	ldr	r3, [r7, #16]
   10186:	6819      	ldr	r1, [r3, #0]
   10188:	693b      	ldr	r3, [r7, #16]
   1018a:	2204      	movs	r2, #4
   1018c:	5e9b      	ldrsh	r3, [r3, r2]
   1018e:	001a      	movs	r2, r3
   10190:	4b10      	ldr	r3, [pc, #64]	; (101d4 <handle_tcpip_recv+0x190>)
   10192:	4798      	blx	r3
			PUBNUB_PRINTF(("http_reply = %s\r\n", pb->http_reply));

			parse_subscribe_response(pb);
   10194:	697b      	ldr	r3, [r7, #20]
   10196:	0018      	movs	r0, r3
   10198:	4b0f      	ldr	r3, [pc, #60]	; (101d8 <handle_tcpip_recv+0x194>)
   1019a:	4798      	blx	r3

			PUBNUB_PRINTF(("timetoken = %s\r\n", pb->timetoken));
			pb->last_result = PNR_OK;
   1019c:	697b      	ldr	r3, [r7, #20]
   1019e:	2250      	movs	r2, #80	; 0x50
   101a0:	2100      	movs	r1, #0
   101a2:	5499      	strb	r1, [r3, r2]
			pb->state = PS_IDLE;
   101a4:	697b      	ldr	r3, [r7, #20]
   101a6:	2252      	movs	r2, #82	; 0x52
   101a8:	2100      	movs	r1, #0
   101aa:	5499      	strb	r1, [r3, r2]
   101ac:	e000      	b.n	101b0 <handle_tcpip_recv+0x16c>
			if (pstrRecv->u16RemainingSize == 0) {
				pb->last_result = PNR_OK;
				pb->state = PS_IDLE;
			}

			return;
   101ae:	46c0      	nop			; (mov r8, r8)
			PUBNUB_PRINTF(("timetoken = %s\r\n", pb->timetoken));
			pb->last_result = PNR_OK;
			pb->state = PS_IDLE;
		}
	}
}
   101b0:	46bd      	mov	sp, r7
   101b2:	b006      	add	sp, #24
   101b4:	bd80      	pop	{r7, pc}
   101b6:	46c0      	nop			; (mov r8, r8)
   101b8:	20003ed0 	.word	0x20003ed0
   101bc:	200045b0 	.word	0x200045b0
   101c0:	000086dd 	.word	0x000086dd
   101c4:	00013fe0 	.word	0x00013fe0
   101c8:	00004009 	.word	0x00004009
   101cc:	00010d81 	.word	0x00010d81
   101d0:	00013ff4 	.word	0x00013ff4
   101d4:	00010e21 	.word	0x00010e21
   101d8:	0000fe09 	.word	0x0000fe09

000101dc <handle_dns_found>:

void handle_dns_found(char const *name, uint32_t hostip)
{
   101dc:	b580      	push	{r7, lr}
   101de:	b084      	sub	sp, #16
   101e0:	af00      	add	r7, sp, #0
   101e2:	6078      	str	r0, [r7, #4]
   101e4:	6039      	str	r1, [r7, #0]
	pubnub_t *pb;

	if (0 != strcmp(name, PUBNUB_ORIGIN)) {
   101e6:	4a13      	ldr	r2, [pc, #76]	; (10234 <handle_dns_found+0x58>)
   101e8:	687b      	ldr	r3, [r7, #4]
   101ea:	0011      	movs	r1, r2
   101ec:	0018      	movs	r0, r3
   101ee:	4b12      	ldr	r3, [pc, #72]	; (10238 <handle_dns_found+0x5c>)
   101f0:	4798      	blx	r3
   101f2:	1e03      	subs	r3, r0, #0
   101f4:	d119      	bne.n	1022a <handle_dns_found+0x4e>
		return;
	}

	pubnub_origin_addr.sin_addr.s_addr = hostip;
   101f6:	4b11      	ldr	r3, [pc, #68]	; (1023c <handle_dns_found+0x60>)
   101f8:	683a      	ldr	r2, [r7, #0]
   101fa:	605a      	str	r2, [r3, #4]

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
   101fc:	4b10      	ldr	r3, [pc, #64]	; (10240 <handle_dns_found+0x64>)
   101fe:	60fb      	str	r3, [r7, #12]
   10200:	e00e      	b.n	10220 <handle_dns_found+0x44>
		if (pb->state == PS_WAIT_DNS) {
   10202:	68fb      	ldr	r3, [r7, #12]
   10204:	2252      	movs	r2, #82	; 0x52
   10206:	5c9b      	ldrb	r3, [r3, r2]
   10208:	2b01      	cmp	r3, #1
   1020a:	d103      	bne.n	10214 <handle_dns_found+0x38>
			handle_start_connect(pb);
   1020c:	68fb      	ldr	r3, [r7, #12]
   1020e:	0018      	movs	r0, r3
   10210:	4b0c      	ldr	r3, [pc, #48]	; (10244 <handle_dns_found+0x68>)
   10212:	4798      	blx	r3
		return;
	}

	pubnub_origin_addr.sin_addr.s_addr = hostip;

	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
   10214:	68fb      	ldr	r3, [r7, #12]
   10216:	22dc      	movs	r2, #220	; 0xdc
   10218:	0092      	lsls	r2, r2, #2
   1021a:	4694      	mov	ip, r2
   1021c:	4463      	add	r3, ip
   1021e:	60fb      	str	r3, [r7, #12]
   10220:	4b09      	ldr	r3, [pc, #36]	; (10248 <handle_dns_found+0x6c>)
   10222:	68fa      	ldr	r2, [r7, #12]
   10224:	429a      	cmp	r2, r3
   10226:	d1ec      	bne.n	10202 <handle_dns_found+0x26>
   10228:	e000      	b.n	1022c <handle_dns_found+0x50>
void handle_dns_found(char const *name, uint32_t hostip)
{
	pubnub_t *pb;

	if (0 != strcmp(name, PUBNUB_ORIGIN)) {
		return;
   1022a:	46c0      	nop			; (mov r8, r8)
	for (pb = m_aCtx; pb != m_aCtx + PUBNUB_CTX_MAX; ++pb) {
		if (pb->state == PS_WAIT_DNS) {
			handle_start_connect(pb);
		}
	}
}
   1022c:	46bd      	mov	sp, r7
   1022e:	b004      	add	sp, #16
   10230:	bd80      	pop	{r7, pc}
   10232:	46c0      	nop			; (mov r8, r8)
   10234:	00013ed0 	.word	0x00013ed0
   10238:	00011899 	.word	0x00011899
   1023c:	20004800 	.word	0x20004800
   10240:	20003ed0 	.word	0x20003ed0
   10244:	0000fbb9 	.word	0x0000fbb9
   10248:	200045b0 	.word	0x200045b0

0001024c <handle_tcpip>:

void handle_tcpip(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
   1024c:	b580      	push	{r7, lr}
   1024e:	b086      	sub	sp, #24
   10250:	af00      	add	r7, sp, #0
   10252:	603a      	str	r2, [r7, #0]
   10254:	1dfb      	adds	r3, r7, #7
   10256:	1c02      	adds	r2, r0, #0
   10258:	701a      	strb	r2, [r3, #0]
   1025a:	1dbb      	adds	r3, r7, #6
   1025c:	1c0a      	adds	r2, r1, #0
   1025e:	701a      	strb	r2, [r3, #0]
	switch (u8Msg) {
   10260:	1dbb      	adds	r3, r7, #6
   10262:	781b      	ldrb	r3, [r3, #0]
   10264:	2b06      	cmp	r3, #6
   10266:	d023      	beq.n	102b0 <handle_tcpip+0x64>
   10268:	2b07      	cmp	r3, #7
   1026a:	d00c      	beq.n	10286 <handle_tcpip+0x3a>
   1026c:	2b05      	cmp	r3, #5
   1026e:	d000      	beq.n	10272 <handle_tcpip+0x26>
		handle_tcpip_recv(sock, u8Msg, pvMsg);
	}
	break;

	default:
		break;
   10270:	e034      	b.n	102dc <handle_tcpip+0x90>
void handle_tcpip(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
	switch (u8Msg) {
	case SOCKET_MSG_CONNECT:
	{
		handle_tcpip_connect(sock, u8Msg, pvMsg);
   10272:	683a      	ldr	r2, [r7, #0]
   10274:	1dbb      	adds	r3, r7, #6
   10276:	7819      	ldrb	r1, [r3, #0]
   10278:	1dfb      	adds	r3, r7, #7
   1027a:	781b      	ldrb	r3, [r3, #0]
   1027c:	b25b      	sxtb	r3, r3
   1027e:	0018      	movs	r0, r3
   10280:	4b18      	ldr	r3, [pc, #96]	; (102e4 <handle_tcpip+0x98>)
   10282:	4798      	blx	r3
	}
	break;
   10284:	e02a      	b.n	102dc <handle_tcpip+0x90>

	case SOCKET_MSG_SEND:
	{
		pubnub_t *pb = pubnub_find_ctx(sock, PS_WAIT_SEND);
   10286:	1dfb      	adds	r3, r7, #7
   10288:	781b      	ldrb	r3, [r3, #0]
   1028a:	b25b      	sxtb	r3, r3
   1028c:	2103      	movs	r1, #3
   1028e:	0018      	movs	r0, r3
   10290:	4b15      	ldr	r3, [pc, #84]	; (102e8 <handle_tcpip+0x9c>)
   10292:	4798      	blx	r3
   10294:	0003      	movs	r3, r0
   10296:	617b      	str	r3, [r7, #20]

		if (pb != NULL) {
   10298:	697b      	ldr	r3, [r7, #20]
   1029a:	2b00      	cmp	r3, #0
   1029c:	d01d      	beq.n	102da <handle_tcpip+0x8e>
			pb->state = PS_WAIT_RECV;
   1029e:	697b      	ldr	r3, [r7, #20]
   102a0:	2252      	movs	r2, #82	; 0x52
   102a2:	2104      	movs	r1, #4
   102a4:	5499      	strb	r1, [r3, r2]
			handle_transaction(pb);
   102a6:	697b      	ldr	r3, [r7, #20]
   102a8:	0018      	movs	r0, r3
   102aa:	4b10      	ldr	r3, [pc, #64]	; (102ec <handle_tcpip+0xa0>)
   102ac:	4798      	blx	r3
		}
	}
	break;
   102ae:	e014      	b.n	102da <handle_tcpip+0x8e>

	case SOCKET_MSG_RECV:
	{
		tstrSocketRecvMsg *pstrRecv = (tstrSocketRecvMsg *)pvMsg;
   102b0:	683b      	ldr	r3, [r7, #0]
   102b2:	613b      	str	r3, [r7, #16]
			PUBNUB_PRINTF(("handle_tcpip: msg: %s\r\n", pstrRecv->pu8Buffer));
		} else {
			PUBNUB_PRINTF(("handle_tcpip: recv error!\r\n"));
		}

		pubnub_t *pb = pubnub_find_ctx(sock, PS_WAIT_RECV);
   102b4:	1dfb      	adds	r3, r7, #7
   102b6:	781b      	ldrb	r3, [r3, #0]
   102b8:	b25b      	sxtb	r3, r3
   102ba:	2104      	movs	r1, #4
   102bc:	0018      	movs	r0, r3
   102be:	4b0a      	ldr	r3, [pc, #40]	; (102e8 <handle_tcpip+0x9c>)
   102c0:	4798      	blx	r3
   102c2:	0003      	movs	r3, r0
   102c4:	60fb      	str	r3, [r7, #12]

		if (pb != NULL) {
		}

		handle_tcpip_recv(sock, u8Msg, pvMsg);
   102c6:	683a      	ldr	r2, [r7, #0]
   102c8:	1dbb      	adds	r3, r7, #6
   102ca:	7819      	ldrb	r1, [r3, #0]
   102cc:	1dfb      	adds	r3, r7, #7
   102ce:	781b      	ldrb	r3, [r3, #0]
   102d0:	b25b      	sxtb	r3, r3
   102d2:	0018      	movs	r0, r3
   102d4:	4b06      	ldr	r3, [pc, #24]	; (102f0 <handle_tcpip+0xa4>)
   102d6:	4798      	blx	r3
	}
	break;
   102d8:	e000      	b.n	102dc <handle_tcpip+0x90>
		if (pb != NULL) {
			pb->state = PS_WAIT_RECV;
			handle_transaction(pb);
		}
	}
	break;
   102da:	46c0      	nop			; (mov r8, r8)
	break;

	default:
		break;
	}
}
   102dc:	46c0      	nop			; (mov r8, r8)
   102de:	46bd      	mov	sp, r7
   102e0:	b006      	add	sp, #24
   102e2:	bd80      	pop	{r7, pc}
   102e4:	0000ffc1 	.word	0x0000ffc1
   102e8:	0000fb59 	.word	0x0000fb59
   102ec:	0000fa71 	.word	0x0000fa71
   102f0:	00010045 	.word	0x00010045

000102f4 <pubnub_get_ctx>:

pubnub_t *pubnub_get_ctx(uint8_t index)
{
   102f4:	b590      	push	{r4, r7, lr}
   102f6:	b083      	sub	sp, #12
   102f8:	af00      	add	r7, sp, #0
   102fa:	0002      	movs	r2, r0
   102fc:	1dfb      	adds	r3, r7, #7
   102fe:	701a      	strb	r2, [r3, #0]
	assert(index < PUBNUB_CTX_MAX);
   10300:	1dfb      	adds	r3, r7, #7
   10302:	781b      	ldrb	r3, [r3, #0]
   10304:	2b01      	cmp	r3, #1
   10306:	d908      	bls.n	1031a <pubnub_get_ctx+0x26>
   10308:	4c09      	ldr	r4, [pc, #36]	; (10330 <pubnub_get_ctx+0x3c>)
   1030a:	4a0a      	ldr	r2, [pc, #40]	; (10334 <pubnub_get_ctx+0x40>)
   1030c:	2376      	movs	r3, #118	; 0x76
   1030e:	33ff      	adds	r3, #255	; 0xff
   10310:	0019      	movs	r1, r3
   10312:	4809      	ldr	r0, [pc, #36]	; (10338 <pubnub_get_ctx+0x44>)
   10314:	0023      	movs	r3, r4
   10316:	4c09      	ldr	r4, [pc, #36]	; (1033c <pubnub_get_ctx+0x48>)
   10318:	47a0      	blx	r4
	return m_aCtx + index;
   1031a:	1dfb      	adds	r3, r7, #7
   1031c:	781b      	ldrb	r3, [r3, #0]
   1031e:	22dc      	movs	r2, #220	; 0xdc
   10320:	0092      	lsls	r2, r2, #2
   10322:	435a      	muls	r2, r3
   10324:	4b06      	ldr	r3, [pc, #24]	; (10340 <pubnub_get_ctx+0x4c>)
   10326:	18d3      	adds	r3, r2, r3
}
   10328:	0018      	movs	r0, r3
   1032a:	46bd      	mov	sp, r7
   1032c:	b003      	add	sp, #12
   1032e:	bd90      	pop	{r4, r7, pc}
   10330:	00013ff8 	.word	0x00013ff8
   10334:	000140f4 	.word	0x000140f4
   10338:	00013f4c 	.word	0x00013f4c
   1033c:	00010d41 	.word	0x00010d41
   10340:	20003ed0 	.word	0x20003ed0

00010344 <pubnub_init>:

void pubnub_init(pubnub_t *pb, const char *publish_key, const char *subscribe_key)
{
   10344:	b590      	push	{r4, r7, lr}
   10346:	b085      	sub	sp, #20
   10348:	af00      	add	r7, sp, #0
   1034a:	60f8      	str	r0, [r7, #12]
   1034c:	60b9      	str	r1, [r7, #8]
   1034e:	607a      	str	r2, [r7, #4]
	assert(valid_ctx_prt(pb));
   10350:	68fb      	ldr	r3, [r7, #12]
   10352:	0018      	movs	r0, r3
   10354:	4b17      	ldr	r3, [pc, #92]	; (103b4 <pubnub_init+0x70>)
   10356:	4798      	blx	r3
   10358:	1e03      	subs	r3, r0, #0
   1035a:	d108      	bne.n	1036e <pubnub_init+0x2a>
   1035c:	4c16      	ldr	r4, [pc, #88]	; (103b8 <pubnub_init+0x74>)
   1035e:	4a17      	ldr	r2, [pc, #92]	; (103bc <pubnub_init+0x78>)
   10360:	237c      	movs	r3, #124	; 0x7c
   10362:	33ff      	adds	r3, #255	; 0xff
   10364:	0019      	movs	r1, r3
   10366:	4816      	ldr	r0, [pc, #88]	; (103c0 <pubnub_init+0x7c>)
   10368:	0023      	movs	r3, r4
   1036a:	4c16      	ldr	r4, [pc, #88]	; (103c4 <pubnub_init+0x80>)
   1036c:	47a0      	blx	r4

	pb->publish_key = publish_key;
   1036e:	68fb      	ldr	r3, [r7, #12]
   10370:	68ba      	ldr	r2, [r7, #8]
   10372:	601a      	str	r2, [r3, #0]
	pb->subscribe_key = subscribe_key;
   10374:	68fb      	ldr	r3, [r7, #12]
   10376:	687a      	ldr	r2, [r7, #4]
   10378:	605a      	str	r2, [r3, #4]
	pb->timetoken[0] = '0';
   1037a:	68fb      	ldr	r3, [r7, #12]
   1037c:	2230      	movs	r2, #48	; 0x30
   1037e:	741a      	strb	r2, [r3, #16]
	pb->timetoken[1] = '\0';
   10380:	68fb      	ldr	r3, [r7, #12]
   10382:	2200      	movs	r2, #0
   10384:	745a      	strb	r2, [r3, #17]
	pb->uuid = pb->auth = NULL;
   10386:	68fb      	ldr	r3, [r7, #12]
   10388:	2200      	movs	r2, #0
   1038a:	60da      	str	r2, [r3, #12]
   1038c:	68fb      	ldr	r3, [r7, #12]
   1038e:	68da      	ldr	r2, [r3, #12]
   10390:	68fb      	ldr	r3, [r7, #12]
   10392:	609a      	str	r2, [r3, #8]
	pb->tcp_socket = -1;
   10394:	68fb      	ldr	r3, [r7, #12]
   10396:	2253      	movs	r2, #83	; 0x53
   10398:	21ff      	movs	r1, #255	; 0xff
   1039a:	5499      	strb	r1, [r3, r2]
	pb->state = PS_IDLE;
   1039c:	68fb      	ldr	r3, [r7, #12]
   1039e:	2252      	movs	r2, #82	; 0x52
   103a0:	2100      	movs	r1, #0
   103a2:	5499      	strb	r1, [r3, r2]
	pb->last_result = PNR_IO_ERROR;
   103a4:	68fb      	ldr	r3, [r7, #12]
   103a6:	2250      	movs	r2, #80	; 0x50
   103a8:	2102      	movs	r1, #2
   103aa:	5499      	strb	r1, [r3, r2]
}
   103ac:	46c0      	nop			; (mov r8, r8)
   103ae:	46bd      	mov	sp, r7
   103b0:	b005      	add	sp, #20
   103b2:	bd90      	pop	{r4, r7, pc}
   103b4:	0000fb21 	.word	0x0000fb21
   103b8:	00013f38 	.word	0x00013f38
   103bc:	00014104 	.word	0x00014104
   103c0:	00013f4c 	.word	0x00013f4c
   103c4:	00010d41 	.word	0x00010d41

000103c8 <pubnub_publish>:

bool pubnub_publish(pubnub_t *pb, const char *channel, const char *message)
{
   103c8:	b5b0      	push	{r4, r5, r7, lr}
   103ca:	b08a      	sub	sp, #40	; 0x28
   103cc:	af02      	add	r7, sp, #8
   103ce:	60f8      	str	r0, [r7, #12]
   103d0:	60b9      	str	r1, [r7, #8]
   103d2:	607a      	str	r2, [r7, #4]
	assert(valid_ctx_prt(pb));
   103d4:	68fb      	ldr	r3, [r7, #12]
   103d6:	0018      	movs	r0, r3
   103d8:	4b6c      	ldr	r3, [pc, #432]	; (1058c <pubnub_publish+0x1c4>)
   103da:	4798      	blx	r3
   103dc:	1e03      	subs	r3, r0, #0
   103de:	d108      	bne.n	103f2 <pubnub_publish+0x2a>
   103e0:	4c6b      	ldr	r4, [pc, #428]	; (10590 <pubnub_publish+0x1c8>)
   103e2:	4a6c      	ldr	r2, [pc, #432]	; (10594 <pubnub_publish+0x1cc>)
   103e4:	238a      	movs	r3, #138	; 0x8a
   103e6:	33ff      	adds	r3, #255	; 0xff
   103e8:	0019      	movs	r1, r3
   103ea:	486b      	ldr	r0, [pc, #428]	; (10598 <pubnub_publish+0x1d0>)
   103ec:	0023      	movs	r3, r4
   103ee:	4c6b      	ldr	r4, [pc, #428]	; (1059c <pubnub_publish+0x1d4>)
   103f0:	47a0      	blx	r4

	if (pb->state != PS_IDLE) {
   103f2:	68fb      	ldr	r3, [r7, #12]
   103f4:	2252      	movs	r2, #82	; 0x52
   103f6:	5c9b      	ldrb	r3, [r3, r2]
   103f8:	2b00      	cmp	r3, #0
   103fa:	d001      	beq.n	10400 <pubnub_publish+0x38>
		return false;
   103fc:	2300      	movs	r3, #0
   103fe:	e0c0      	b.n	10582 <pubnub_publish+0x1ba>
	}

	pb->trans = PBTT_PUBLISH;
   10400:	68fb      	ldr	r3, [r7, #12]
   10402:	2251      	movs	r2, #81	; 0x51
   10404:	2102      	movs	r1, #2
   10406:	5499      	strb	r1, [r3, r2]
	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url), "/publish/%s/%s/0/%s/0/", pb->publish_key, pb->subscribe_key, channel);
   10408:	68fb      	ldr	r3, [r7, #12]
   1040a:	3354      	adds	r3, #84	; 0x54
   1040c:	0018      	movs	r0, r3
   1040e:	68fb      	ldr	r3, [r7, #12]
   10410:	681d      	ldr	r5, [r3, #0]
   10412:	68fb      	ldr	r3, [r7, #12]
   10414:	685b      	ldr	r3, [r3, #4]
   10416:	4c62      	ldr	r4, [pc, #392]	; (105a0 <pubnub_publish+0x1d8>)
   10418:	2280      	movs	r2, #128	; 0x80
   1041a:	0051      	lsls	r1, r2, #1
   1041c:	68ba      	ldr	r2, [r7, #8]
   1041e:	9201      	str	r2, [sp, #4]
   10420:	9300      	str	r3, [sp, #0]
   10422:	002b      	movs	r3, r5
   10424:	0022      	movs	r2, r4
   10426:	4c5f      	ldr	r4, [pc, #380]	; (105a4 <pubnub_publish+0x1dc>)
   10428:	47a0      	blx	r4
   1042a:	0003      	movs	r3, r0
   1042c:	0019      	movs	r1, r3
   1042e:	68fa      	ldr	r2, [r7, #12]
   10430:	23ac      	movs	r3, #172	; 0xac
   10432:	005b      	lsls	r3, r3, #1
   10434:	50d1      	str	r1, [r2, r3]

	const char *pmessage = message;
   10436:	687b      	ldr	r3, [r7, #4]
   10438:	61fb      	str	r3, [r7, #28]

	while (pmessage[0]) {
   1043a:	e08a      	b.n	10552 <pubnub_publish+0x18a>
		/* RFC 3986 Unreserved characters plus few safe reserved ones. */
		size_t okspan = strspn(pmessage, "abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ0123456789-_.~" ",=:;@[]");
   1043c:	4a5a      	ldr	r2, [pc, #360]	; (105a8 <pubnub_publish+0x1e0>)
   1043e:	69fb      	ldr	r3, [r7, #28]
   10440:	0011      	movs	r1, r2
   10442:	0018      	movs	r0, r3
   10444:	4b59      	ldr	r3, [pc, #356]	; (105ac <pubnub_publish+0x1e4>)
   10446:	4798      	blx	r3
   10448:	0003      	movs	r3, r0
   1044a:	61bb      	str	r3, [r7, #24]
		if (okspan > 0) {
   1044c:	69bb      	ldr	r3, [r7, #24]
   1044e:	2b00      	cmp	r3, #0
   10450:	d034      	beq.n	104bc <pubnub_publish+0xf4>
			if (okspan > sizeof(pb->http_buf.url) - 1 - pb->http_buf_len) {
   10452:	68fa      	ldr	r2, [r7, #12]
   10454:	23ac      	movs	r3, #172	; 0xac
   10456:	005b      	lsls	r3, r3, #1
   10458:	58d3      	ldr	r3, [r2, r3]
   1045a:	22ff      	movs	r2, #255	; 0xff
   1045c:	1ad2      	subs	r2, r2, r3
   1045e:	69bb      	ldr	r3, [r7, #24]
   10460:	429a      	cmp	r2, r3
   10462:	d206      	bcs.n	10472 <pubnub_publish+0xaa>
				PUBNUB_PRINTF("Not enough buffer! Reduce the message or modify the PUBNUB_BUF_MAXLEN\r\n");
				pb->http_buf_len = 0;
   10464:	68fa      	ldr	r2, [r7, #12]
   10466:	23ac      	movs	r3, #172	; 0xac
   10468:	005b      	lsls	r3, r3, #1
   1046a:	2100      	movs	r1, #0
   1046c:	50d1      	str	r1, [r2, r3]
				return false;
   1046e:	2300      	movs	r3, #0
   10470:	e087      	b.n	10582 <pubnub_publish+0x1ba>
			}

			memcpy(pb->http_buf.url + pb->http_buf_len, pmessage, okspan);
   10472:	68fb      	ldr	r3, [r7, #12]
   10474:	3354      	adds	r3, #84	; 0x54
   10476:	001a      	movs	r2, r3
   10478:	68f9      	ldr	r1, [r7, #12]
   1047a:	23ac      	movs	r3, #172	; 0xac
   1047c:	005b      	lsls	r3, r3, #1
   1047e:	58cb      	ldr	r3, [r1, r3]
   10480:	18d3      	adds	r3, r2, r3
   10482:	69ba      	ldr	r2, [r7, #24]
   10484:	69f9      	ldr	r1, [r7, #28]
   10486:	0018      	movs	r0, r3
   10488:	4b49      	ldr	r3, [pc, #292]	; (105b0 <pubnub_publish+0x1e8>)
   1048a:	4798      	blx	r3
			pb->http_buf_len += okspan;
   1048c:	68fa      	ldr	r2, [r7, #12]
   1048e:	23ac      	movs	r3, #172	; 0xac
   10490:	005b      	lsls	r3, r3, #1
   10492:	58d2      	ldr	r2, [r2, r3]
   10494:	69bb      	ldr	r3, [r7, #24]
   10496:	18d1      	adds	r1, r2, r3
   10498:	68fa      	ldr	r2, [r7, #12]
   1049a:	23ac      	movs	r3, #172	; 0xac
   1049c:	005b      	lsls	r3, r3, #1
   1049e:	50d1      	str	r1, [r2, r3]
			pb->http_buf.url[pb->http_buf_len] = 0;
   104a0:	68fa      	ldr	r2, [r7, #12]
   104a2:	23ac      	movs	r3, #172	; 0xac
   104a4:	005b      	lsls	r3, r3, #1
   104a6:	58d3      	ldr	r3, [r2, r3]
   104a8:	68fa      	ldr	r2, [r7, #12]
   104aa:	2154      	movs	r1, #84	; 0x54
   104ac:	18d3      	adds	r3, r2, r3
   104ae:	185b      	adds	r3, r3, r1
   104b0:	2200      	movs	r2, #0
   104b2:	701a      	strb	r2, [r3, #0]
			pmessage += okspan;
   104b4:	69fa      	ldr	r2, [r7, #28]
   104b6:	69bb      	ldr	r3, [r7, #24]
   104b8:	18d3      	adds	r3, r2, r3
   104ba:	61fb      	str	r3, [r7, #28]
		}

		if (pmessage[0]) {
   104bc:	69fb      	ldr	r3, [r7, #28]
   104be:	781b      	ldrb	r3, [r3, #0]
   104c0:	2b00      	cmp	r3, #0
   104c2:	d046      	beq.n	10552 <pubnub_publish+0x18a>
			/* %-encode a non-ok character. */
			char enc[4] = {'%', };
   104c4:	2314      	movs	r3, #20
   104c6:	18fb      	adds	r3, r7, r3
   104c8:	2200      	movs	r2, #0
   104ca:	601a      	str	r2, [r3, #0]
   104cc:	2314      	movs	r3, #20
   104ce:	18fb      	adds	r3, r7, r3
   104d0:	2225      	movs	r2, #37	; 0x25
   104d2:	701a      	strb	r2, [r3, #0]
			enc[1] = "0123456789ABCDEF"[pmessage[0] / 16];
   104d4:	69fb      	ldr	r3, [r7, #28]
   104d6:	781b      	ldrb	r3, [r3, #0]
   104d8:	091b      	lsrs	r3, r3, #4
   104da:	b2db      	uxtb	r3, r3
   104dc:	001a      	movs	r2, r3
   104de:	4b35      	ldr	r3, [pc, #212]	; (105b4 <pubnub_publish+0x1ec>)
   104e0:	5c9a      	ldrb	r2, [r3, r2]
   104e2:	2314      	movs	r3, #20
   104e4:	18fb      	adds	r3, r7, r3
   104e6:	705a      	strb	r2, [r3, #1]
			enc[2] = "0123456789ABCDEF"[pmessage[0] % 16];
   104e8:	69fb      	ldr	r3, [r7, #28]
   104ea:	781b      	ldrb	r3, [r3, #0]
   104ec:	001a      	movs	r2, r3
   104ee:	230f      	movs	r3, #15
   104f0:	4013      	ands	r3, r2
   104f2:	4a30      	ldr	r2, [pc, #192]	; (105b4 <pubnub_publish+0x1ec>)
   104f4:	5cd2      	ldrb	r2, [r2, r3]
   104f6:	2314      	movs	r3, #20
   104f8:	18fb      	adds	r3, r7, r3
   104fa:	709a      	strb	r2, [r3, #2]
			if (3 > sizeof(pb->http_buf.url) - 1 - pb->http_buf_len) {
   104fc:	68fa      	ldr	r2, [r7, #12]
   104fe:	23ac      	movs	r3, #172	; 0xac
   10500:	005b      	lsls	r3, r3, #1
   10502:	58d3      	ldr	r3, [r2, r3]
   10504:	22ff      	movs	r2, #255	; 0xff
   10506:	1ad3      	subs	r3, r2, r3
   10508:	2b02      	cmp	r3, #2
   1050a:	d806      	bhi.n	1051a <pubnub_publish+0x152>
				PUBNUB_PRINTF("Not enough buffer! Reduce the message or modify the PUBNUB_BUF_MAXLEN\r\n");
				pb->http_buf_len = 0;
   1050c:	68fa      	ldr	r2, [r7, #12]
   1050e:	23ac      	movs	r3, #172	; 0xac
   10510:	005b      	lsls	r3, r3, #1
   10512:	2100      	movs	r1, #0
   10514:	50d1      	str	r1, [r2, r3]
				return false;
   10516:	2300      	movs	r3, #0
   10518:	e033      	b.n	10582 <pubnub_publish+0x1ba>
			}

			memcpy(pb->http_buf.url + pb->http_buf_len, enc, 4);
   1051a:	68fb      	ldr	r3, [r7, #12]
   1051c:	3354      	adds	r3, #84	; 0x54
   1051e:	001a      	movs	r2, r3
   10520:	68f9      	ldr	r1, [r7, #12]
   10522:	23ac      	movs	r3, #172	; 0xac
   10524:	005b      	lsls	r3, r3, #1
   10526:	58cb      	ldr	r3, [r1, r3]
   10528:	18d2      	adds	r2, r2, r3
   1052a:	2314      	movs	r3, #20
   1052c:	18fb      	adds	r3, r7, r3
   1052e:	0010      	movs	r0, r2
   10530:	0019      	movs	r1, r3
   10532:	2304      	movs	r3, #4
   10534:	001a      	movs	r2, r3
   10536:	4b1e      	ldr	r3, [pc, #120]	; (105b0 <pubnub_publish+0x1e8>)
   10538:	4798      	blx	r3
			pb->http_buf_len += 3;
   1053a:	68fa      	ldr	r2, [r7, #12]
   1053c:	23ac      	movs	r3, #172	; 0xac
   1053e:	005b      	lsls	r3, r3, #1
   10540:	58d3      	ldr	r3, [r2, r3]
   10542:	1cd9      	adds	r1, r3, #3
   10544:	68fa      	ldr	r2, [r7, #12]
   10546:	23ac      	movs	r3, #172	; 0xac
   10548:	005b      	lsls	r3, r3, #1
   1054a:	50d1      	str	r1, [r2, r3]
			++pmessage;
   1054c:	69fb      	ldr	r3, [r7, #28]
   1054e:	3301      	adds	r3, #1
   10550:	61fb      	str	r3, [r7, #28]
	pb->trans = PBTT_PUBLISH;
	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url), "/publish/%s/%s/0/%s/0/", pb->publish_key, pb->subscribe_key, channel);

	const char *pmessage = message;

	while (pmessage[0]) {
   10552:	69fb      	ldr	r3, [r7, #28]
   10554:	781b      	ldrb	r3, [r3, #0]
   10556:	2b00      	cmp	r3, #0
   10558:	d000      	beq.n	1055c <pubnub_publish+0x194>
   1055a:	e76f      	b.n	1043c <pubnub_publish+0x74>
			pb->http_buf_len += 3;
			++pmessage;
		}
	}

	if (pb->last_result == PNR_OK) {
   1055c:	68fb      	ldr	r3, [r7, #12]
   1055e:	2250      	movs	r2, #80	; 0x50
   10560:	5c9b      	ldrb	r3, [r3, r2]
   10562:	2b00      	cmp	r3, #0
   10564:	d108      	bne.n	10578 <pubnub_publish+0x1b0>
		pb->state = PS_WAIT_SEND;
   10566:	68fb      	ldr	r3, [r7, #12]
   10568:	2252      	movs	r2, #82	; 0x52
   1056a:	2103      	movs	r1, #3
   1056c:	5499      	strb	r1, [r3, r2]
		handle_transaction(pb);
   1056e:	68fb      	ldr	r3, [r7, #12]
   10570:	0018      	movs	r0, r3
   10572:	4b11      	ldr	r3, [pc, #68]	; (105b8 <pubnub_publish+0x1f0>)
   10574:	4798      	blx	r3
   10576:	e003      	b.n	10580 <pubnub_publish+0x1b8>
	} else {
		handle_start_connect(pb);
   10578:	68fb      	ldr	r3, [r7, #12]
   1057a:	0018      	movs	r0, r3
   1057c:	4b0f      	ldr	r3, [pc, #60]	; (105bc <pubnub_publish+0x1f4>)
   1057e:	4798      	blx	r3
	}

	return true;
   10580:	2301      	movs	r3, #1
}
   10582:	0018      	movs	r0, r3
   10584:	46bd      	mov	sp, r7
   10586:	b008      	add	sp, #32
   10588:	bdb0      	pop	{r4, r5, r7, pc}
   1058a:	46c0      	nop			; (mov r8, r8)
   1058c:	0000fb21 	.word	0x0000fb21
   10590:	00013f38 	.word	0x00013f38
   10594:	00014110 	.word	0x00014110
   10598:	00013f4c 	.word	0x00013f4c
   1059c:	00010d41 	.word	0x00010d41
   105a0:	00014010 	.word	0x00014010
   105a4:	000117f1 	.word	0x000117f1
   105a8:	00014028 	.word	0x00014028
   105ac:	000118ef 	.word	0x000118ef
   105b0:	00010e21 	.word	0x00010e21
   105b4:	00014074 	.word	0x00014074
   105b8:	0000fa71 	.word	0x0000fa71
   105bc:	0000fbb9 	.word	0x0000fbb9

000105c0 <pubnub_subscribe>:

bool pubnub_subscribe(pubnub_t *pb, const char *channel)
{
   105c0:	b5f0      	push	{r4, r5, r6, r7, lr}
   105c2:	4657      	mov	r7, sl
   105c4:	464e      	mov	r6, r9
   105c6:	4645      	mov	r5, r8
   105c8:	b4e0      	push	{r5, r6, r7}
   105ca:	b08c      	sub	sp, #48	; 0x30
   105cc:	af0a      	add	r7, sp, #40	; 0x28
   105ce:	6078      	str	r0, [r7, #4]
   105d0:	6039      	str	r1, [r7, #0]
	assert(valid_ctx_prt(pb));
   105d2:	687b      	ldr	r3, [r7, #4]
   105d4:	0018      	movs	r0, r3
   105d6:	4b4a      	ldr	r3, [pc, #296]	; (10700 <pubnub_subscribe+0x140>)
   105d8:	4798      	blx	r3
   105da:	1e03      	subs	r3, r0, #0
   105dc:	d108      	bne.n	105f0 <pubnub_subscribe+0x30>
   105de:	4c49      	ldr	r4, [pc, #292]	; (10704 <pubnub_subscribe+0x144>)
   105e0:	4a49      	ldr	r2, [pc, #292]	; (10708 <pubnub_subscribe+0x148>)
   105e2:	23c2      	movs	r3, #194	; 0xc2
   105e4:	33ff      	adds	r3, #255	; 0xff
   105e6:	0019      	movs	r1, r3
   105e8:	4848      	ldr	r0, [pc, #288]	; (1070c <pubnub_subscribe+0x14c>)
   105ea:	0023      	movs	r3, r4
   105ec:	4c48      	ldr	r4, [pc, #288]	; (10710 <pubnub_subscribe+0x150>)
   105ee:	47a0      	blx	r4

	if (pb->state != PS_IDLE) {
   105f0:	687b      	ldr	r3, [r7, #4]
   105f2:	2252      	movs	r2, #82	; 0x52
   105f4:	5c9b      	ldrb	r3, [r3, r2]
   105f6:	2b00      	cmp	r3, #0
   105f8:	d001      	beq.n	105fe <pubnub_subscribe+0x3e>
		return false;
   105fa:	2300      	movs	r3, #0
   105fc:	e078      	b.n	106f0 <pubnub_subscribe+0x130>
	}

	pb->trans = PBTT_SUBSCRIBE;
   105fe:	687b      	ldr	r3, [r7, #4]
   10600:	2251      	movs	r2, #81	; 0x51
   10602:	2101      	movs	r1, #1
   10604:	5499      	strb	r1, [r3, r2]

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);
   10606:	687b      	ldr	r3, [r7, #4]
   10608:	3366      	adds	r3, #102	; 0x66
   1060a:	33ff      	adds	r3, #255	; 0xff
   1060c:	0018      	movs	r0, r3
   1060e:	2380      	movs	r3, #128	; 0x80
   10610:	009b      	lsls	r3, r3, #2
   10612:	001a      	movs	r2, r3
   10614:	2100      	movs	r1, #0
   10616:	4b3f      	ldr	r3, [pc, #252]	; (10714 <pubnub_subscribe+0x154>)
   10618:	4798      	blx	r3

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
   1061a:	687b      	ldr	r3, [r7, #4]
   1061c:	2254      	movs	r2, #84	; 0x54
   1061e:	4694      	mov	ip, r2
   10620:	449c      	add	ip, r3
   10622:	687b      	ldr	r3, [r7, #4]
   10624:	685b      	ldr	r3, [r3, #4]
   10626:	469a      	mov	sl, r3
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
   10628:	687b      	ldr	r3, [r7, #4]
   1062a:	3310      	adds	r3, #16
   1062c:	001d      	movs	r5, r3
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
   1062e:	687b      	ldr	r3, [r7, #4]
   10630:	689b      	ldr	r3, [r3, #8]

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
   10632:	2b00      	cmp	r3, #0
   10634:	d001      	beq.n	1063a <pubnub_subscribe+0x7a>
   10636:	4b38      	ldr	r3, [pc, #224]	; (10718 <pubnub_subscribe+0x158>)
   10638:	e000      	b.n	1063c <pubnub_subscribe+0x7c>
   1063a:	4b38      	ldr	r3, [pc, #224]	; (1071c <pubnub_subscribe+0x15c>)
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
   1063c:	687a      	ldr	r2, [r7, #4]
   1063e:	6892      	ldr	r2, [r2, #8]

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
   10640:	2a00      	cmp	r2, #0
   10642:	d002      	beq.n	1064a <pubnub_subscribe+0x8a>
   10644:	687a      	ldr	r2, [r7, #4]
   10646:	6892      	ldr	r2, [r2, #8]
   10648:	e000      	b.n	1064c <pubnub_subscribe+0x8c>
   1064a:	4a34      	ldr	r2, [pc, #208]	; (1071c <pubnub_subscribe+0x15c>)
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
   1064c:	6879      	ldr	r1, [r7, #4]
   1064e:	6889      	ldr	r1, [r1, #8]

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
   10650:	2900      	cmp	r1, #0
   10652:	d005      	beq.n	10660 <pubnub_subscribe+0xa0>
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
   10654:	6879      	ldr	r1, [r7, #4]
   10656:	68c9      	ldr	r1, [r1, #12]
   10658:	2900      	cmp	r1, #0
   1065a:	d001      	beq.n	10660 <pubnub_subscribe+0xa0>

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
   1065c:	4930      	ldr	r1, [pc, #192]	; (10720 <pubnub_subscribe+0x160>)
   1065e:	e000      	b.n	10662 <pubnub_subscribe+0xa2>
   10660:	492e      	ldr	r1, [pc, #184]	; (1071c <pubnub_subscribe+0x15c>)
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
			pb->uuid && pb->auth ? "auth=" : "", pb->uuid && pb->auth ? pb->auth : "",
   10662:	6878      	ldr	r0, [r7, #4]
   10664:	6880      	ldr	r0, [r0, #8]

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
   10666:	2800      	cmp	r0, #0
   10668:	d005      	beq.n	10676 <pubnub_subscribe+0xb6>
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
			pb->uuid && pb->auth ? "auth=" : "", pb->uuid && pb->auth ? pb->auth : "",
   1066a:	6878      	ldr	r0, [r7, #4]
   1066c:	68c0      	ldr	r0, [r0, #12]
   1066e:	2800      	cmp	r0, #0
   10670:	d001      	beq.n	10676 <pubnub_subscribe+0xb6>

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
   10672:	482c      	ldr	r0, [pc, #176]	; (10724 <pubnub_subscribe+0x164>)
   10674:	e000      	b.n	10678 <pubnub_subscribe+0xb8>
   10676:	4829      	ldr	r0, [pc, #164]	; (1071c <pubnub_subscribe+0x15c>)
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
			pb->uuid && pb->auth ? "auth=" : "", pb->uuid && pb->auth ? pb->auth : "",
   10678:	687c      	ldr	r4, [r7, #4]
   1067a:	68a4      	ldr	r4, [r4, #8]

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
   1067c:	2c00      	cmp	r4, #0
   1067e:	d006      	beq.n	1068e <pubnub_subscribe+0xce>
			"/subscribe/%s/%s/0/%s?" "%s%s" "%s%s%s" "&pnsdk=WINC1500%s%%2F%s",
			pb->subscribe_key, channel, pb->timetoken,
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
			pb->uuid && pb->auth ? "auth=" : "", pb->uuid && pb->auth ? pb->auth : "",
   10680:	687c      	ldr	r4, [r7, #4]
   10682:	68e4      	ldr	r4, [r4, #12]
   10684:	2c00      	cmp	r4, #0
   10686:	d002      	beq.n	1068e <pubnub_subscribe+0xce>

	pb->trans = PBTT_SUBSCRIBE;

	memset(pb->http_reply, 0x0, PUBNUB_REPLY_MAXLEN);

	pb->http_buf_len = snprintf(pb->http_buf.url, sizeof(pb->http_buf.url),
   10688:	687c      	ldr	r4, [r7, #4]
   1068a:	68e4      	ldr	r4, [r4, #12]
   1068c:	e000      	b.n	10690 <pubnub_subscribe+0xd0>
   1068e:	4c23      	ldr	r4, [pc, #140]	; (1071c <pubnub_subscribe+0x15c>)
   10690:	4e25      	ldr	r6, [pc, #148]	; (10728 <pubnub_subscribe+0x168>)
   10692:	46b1      	mov	r9, r6
   10694:	2680      	movs	r6, #128	; 0x80
   10696:	0076      	lsls	r6, r6, #1
   10698:	46b0      	mov	r8, r6
   1069a:	4e24      	ldr	r6, [pc, #144]	; (1072c <pubnub_subscribe+0x16c>)
   1069c:	9608      	str	r6, [sp, #32]
   1069e:	4e1f      	ldr	r6, [pc, #124]	; (1071c <pubnub_subscribe+0x15c>)
   106a0:	9607      	str	r6, [sp, #28]
   106a2:	9406      	str	r4, [sp, #24]
   106a4:	9005      	str	r0, [sp, #20]
   106a6:	9104      	str	r1, [sp, #16]
   106a8:	9203      	str	r2, [sp, #12]
   106aa:	9302      	str	r3, [sp, #8]
   106ac:	9501      	str	r5, [sp, #4]
   106ae:	683b      	ldr	r3, [r7, #0]
   106b0:	9300      	str	r3, [sp, #0]
   106b2:	4653      	mov	r3, sl
   106b4:	464a      	mov	r2, r9
   106b6:	4641      	mov	r1, r8
   106b8:	4660      	mov	r0, ip
   106ba:	4c1d      	ldr	r4, [pc, #116]	; (10730 <pubnub_subscribe+0x170>)
   106bc:	47a0      	blx	r4
   106be:	0003      	movs	r3, r0
   106c0:	0019      	movs	r1, r3
   106c2:	687a      	ldr	r2, [r7, #4]
   106c4:	23ac      	movs	r3, #172	; 0xac
   106c6:	005b      	lsls	r3, r3, #1
   106c8:	50d1      	str	r1, [r2, r3]
			pb->uuid ? "uuid=" : "", pb->uuid ? pb->uuid : "",
			pb->uuid && pb->auth ? "&" : "",
			pb->uuid && pb->auth ? "auth=" : "", pb->uuid && pb->auth ? pb->auth : "",
			"", "0.1");

	if (pb->last_result == PNR_OK) {
   106ca:	687b      	ldr	r3, [r7, #4]
   106cc:	2250      	movs	r2, #80	; 0x50
   106ce:	5c9b      	ldrb	r3, [r3, r2]
   106d0:	2b00      	cmp	r3, #0
   106d2:	d108      	bne.n	106e6 <pubnub_subscribe+0x126>
		pb->state = PS_WAIT_SEND;
   106d4:	687b      	ldr	r3, [r7, #4]
   106d6:	2252      	movs	r2, #82	; 0x52
   106d8:	2103      	movs	r1, #3
   106da:	5499      	strb	r1, [r3, r2]
		handle_transaction(pb);
   106dc:	687b      	ldr	r3, [r7, #4]
   106de:	0018      	movs	r0, r3
   106e0:	4b14      	ldr	r3, [pc, #80]	; (10734 <pubnub_subscribe+0x174>)
   106e2:	4798      	blx	r3
   106e4:	e003      	b.n	106ee <pubnub_subscribe+0x12e>
	} else {
		handle_start_connect(pb);
   106e6:	687b      	ldr	r3, [r7, #4]
   106e8:	0018      	movs	r0, r3
   106ea:	4b13      	ldr	r3, [pc, #76]	; (10738 <pubnub_subscribe+0x178>)
   106ec:	4798      	blx	r3
	}

	return true;
   106ee:	2301      	movs	r3, #1
}
   106f0:	0018      	movs	r0, r3
   106f2:	46bd      	mov	sp, r7
   106f4:	b002      	add	sp, #8
   106f6:	bc1c      	pop	{r2, r3, r4}
   106f8:	4690      	mov	r8, r2
   106fa:	4699      	mov	r9, r3
   106fc:	46a2      	mov	sl, r4
   106fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10700:	0000fb21 	.word	0x0000fb21
   10704:	00013f38 	.word	0x00013f38
   10708:	00014120 	.word	0x00014120
   1070c:	00013f4c 	.word	0x00013f4c
   10710:	00010d41 	.word	0x00010d41
   10714:	00010e33 	.word	0x00010e33
   10718:	00014088 	.word	0x00014088
   1071c:	00014090 	.word	0x00014090
   10720:	00014094 	.word	0x00014094
   10724:	00014098 	.word	0x00014098
   10728:	000140a0 	.word	0x000140a0
   1072c:	000140d8 	.word	0x000140d8
   10730:	000117f1 	.word	0x000117f1
   10734:	0000fa71 	.word	0x0000fa71
   10738:	0000fbb9 	.word	0x0000fbb9

0001073c <pubnub_get>:

char const *pubnub_get(pubnub_t *pb)
{
   1073c:	b590      	push	{r4, r7, lr}
   1073e:	b085      	sub	sp, #20
   10740:	af00      	add	r7, sp, #0
   10742:	6078      	str	r0, [r7, #4]
	assert(valid_ctx_prt(pb));
   10744:	687b      	ldr	r3, [r7, #4]
   10746:	0018      	movs	r0, r3
   10748:	4b20      	ldr	r3, [pc, #128]	; (107cc <pubnub_get+0x90>)
   1074a:	4798      	blx	r3
   1074c:	1e03      	subs	r3, r0, #0
   1074e:	d108      	bne.n	10762 <pubnub_get+0x26>
   10750:	4c1f      	ldr	r4, [pc, #124]	; (107d0 <pubnub_get+0x94>)
   10752:	4a20      	ldr	r2, [pc, #128]	; (107d4 <pubnub_get+0x98>)
   10754:	23e0      	movs	r3, #224	; 0xe0
   10756:	33ff      	adds	r3, #255	; 0xff
   10758:	0019      	movs	r1, r3
   1075a:	481f      	ldr	r0, [pc, #124]	; (107d8 <pubnub_get+0x9c>)
   1075c:	0023      	movs	r3, r4
   1075e:	4c1f      	ldr	r4, [pc, #124]	; (107dc <pubnub_get+0xa0>)
   10760:	47a0      	blx	r4

	if (pb->msg_ofs < pb->msg_end) {
   10762:	687b      	ldr	r3, [r7, #4]
   10764:	4a1e      	ldr	r2, [pc, #120]	; (107e0 <pubnub_get+0xa4>)
   10766:	5a9a      	ldrh	r2, [r3, r2]
   10768:	6879      	ldr	r1, [r7, #4]
   1076a:	23da      	movs	r3, #218	; 0xda
   1076c:	009b      	lsls	r3, r3, #2
   1076e:	5acb      	ldrh	r3, [r1, r3]
   10770:	429a      	cmp	r2, r3
   10772:	d225      	bcs.n	107c0 <pubnub_get+0x84>
		char const *rslt = pb->http_reply + pb->msg_ofs;
   10774:	687b      	ldr	r3, [r7, #4]
   10776:	3366      	adds	r3, #102	; 0x66
   10778:	33ff      	adds	r3, #255	; 0xff
   1077a:	687a      	ldr	r2, [r7, #4]
   1077c:	4918      	ldr	r1, [pc, #96]	; (107e0 <pubnub_get+0xa4>)
   1077e:	5a52      	ldrh	r2, [r2, r1]
   10780:	189b      	adds	r3, r3, r2
   10782:	60fb      	str	r3, [r7, #12]
		pb->msg_ofs += strlen(rslt);
   10784:	687b      	ldr	r3, [r7, #4]
   10786:	4a16      	ldr	r2, [pc, #88]	; (107e0 <pubnub_get+0xa4>)
   10788:	5a9c      	ldrh	r4, [r3, r2]
   1078a:	68fb      	ldr	r3, [r7, #12]
   1078c:	0018      	movs	r0, r3
   1078e:	4b15      	ldr	r3, [pc, #84]	; (107e4 <pubnub_get+0xa8>)
   10790:	4798      	blx	r3
   10792:	0003      	movs	r3, r0
   10794:	b29b      	uxth	r3, r3
   10796:	18e3      	adds	r3, r4, r3
   10798:	b299      	uxth	r1, r3
   1079a:	687b      	ldr	r3, [r7, #4]
   1079c:	4a10      	ldr	r2, [pc, #64]	; (107e0 <pubnub_get+0xa4>)
   1079e:	5299      	strh	r1, [r3, r2]

		if (pb->msg_ofs++ <= pb->msg_end) {
   107a0:	687b      	ldr	r3, [r7, #4]
   107a2:	4a0f      	ldr	r2, [pc, #60]	; (107e0 <pubnub_get+0xa4>)
   107a4:	5a9b      	ldrh	r3, [r3, r2]
   107a6:	1c5a      	adds	r2, r3, #1
   107a8:	b290      	uxth	r0, r2
   107aa:	687a      	ldr	r2, [r7, #4]
   107ac:	490c      	ldr	r1, [pc, #48]	; (107e0 <pubnub_get+0xa4>)
   107ae:	5250      	strh	r0, [r2, r1]
   107b0:	6879      	ldr	r1, [r7, #4]
   107b2:	22da      	movs	r2, #218	; 0xda
   107b4:	0092      	lsls	r2, r2, #2
   107b6:	5a8a      	ldrh	r2, [r1, r2]
   107b8:	4293      	cmp	r3, r2
   107ba:	d801      	bhi.n	107c0 <pubnub_get+0x84>
			return rslt;
   107bc:	68fb      	ldr	r3, [r7, #12]
   107be:	e000      	b.n	107c2 <pubnub_get+0x86>
		}
	}

	return NULL;
   107c0:	2300      	movs	r3, #0
}
   107c2:	0018      	movs	r0, r3
   107c4:	46bd      	mov	sp, r7
   107c6:	b005      	add	sp, #20
   107c8:	bd90      	pop	{r4, r7, pc}
   107ca:	46c0      	nop			; (mov r8, r8)
   107cc:	0000fb21 	.word	0x0000fb21
   107d0:	00013f38 	.word	0x00013f38
   107d4:	00014134 	.word	0x00014134
   107d8:	00013f4c 	.word	0x00013f4c
   107dc:	00010d41 	.word	0x00010d41
   107e0:	00000366 	.word	0x00000366
   107e4:	000118bd 	.word	0x000118bd

000107e8 <__aeabi_uidiv>:
   107e8:	2200      	movs	r2, #0
   107ea:	0843      	lsrs	r3, r0, #1
   107ec:	428b      	cmp	r3, r1
   107ee:	d374      	bcc.n	108da <__aeabi_uidiv+0xf2>
   107f0:	0903      	lsrs	r3, r0, #4
   107f2:	428b      	cmp	r3, r1
   107f4:	d35f      	bcc.n	108b6 <__aeabi_uidiv+0xce>
   107f6:	0a03      	lsrs	r3, r0, #8
   107f8:	428b      	cmp	r3, r1
   107fa:	d344      	bcc.n	10886 <__aeabi_uidiv+0x9e>
   107fc:	0b03      	lsrs	r3, r0, #12
   107fe:	428b      	cmp	r3, r1
   10800:	d328      	bcc.n	10854 <__aeabi_uidiv+0x6c>
   10802:	0c03      	lsrs	r3, r0, #16
   10804:	428b      	cmp	r3, r1
   10806:	d30d      	bcc.n	10824 <__aeabi_uidiv+0x3c>
   10808:	22ff      	movs	r2, #255	; 0xff
   1080a:	0209      	lsls	r1, r1, #8
   1080c:	ba12      	rev	r2, r2
   1080e:	0c03      	lsrs	r3, r0, #16
   10810:	428b      	cmp	r3, r1
   10812:	d302      	bcc.n	1081a <__aeabi_uidiv+0x32>
   10814:	1212      	asrs	r2, r2, #8
   10816:	0209      	lsls	r1, r1, #8
   10818:	d065      	beq.n	108e6 <__aeabi_uidiv+0xfe>
   1081a:	0b03      	lsrs	r3, r0, #12
   1081c:	428b      	cmp	r3, r1
   1081e:	d319      	bcc.n	10854 <__aeabi_uidiv+0x6c>
   10820:	e000      	b.n	10824 <__aeabi_uidiv+0x3c>
   10822:	0a09      	lsrs	r1, r1, #8
   10824:	0bc3      	lsrs	r3, r0, #15
   10826:	428b      	cmp	r3, r1
   10828:	d301      	bcc.n	1082e <__aeabi_uidiv+0x46>
   1082a:	03cb      	lsls	r3, r1, #15
   1082c:	1ac0      	subs	r0, r0, r3
   1082e:	4152      	adcs	r2, r2
   10830:	0b83      	lsrs	r3, r0, #14
   10832:	428b      	cmp	r3, r1
   10834:	d301      	bcc.n	1083a <__aeabi_uidiv+0x52>
   10836:	038b      	lsls	r3, r1, #14
   10838:	1ac0      	subs	r0, r0, r3
   1083a:	4152      	adcs	r2, r2
   1083c:	0b43      	lsrs	r3, r0, #13
   1083e:	428b      	cmp	r3, r1
   10840:	d301      	bcc.n	10846 <__aeabi_uidiv+0x5e>
   10842:	034b      	lsls	r3, r1, #13
   10844:	1ac0      	subs	r0, r0, r3
   10846:	4152      	adcs	r2, r2
   10848:	0b03      	lsrs	r3, r0, #12
   1084a:	428b      	cmp	r3, r1
   1084c:	d301      	bcc.n	10852 <__aeabi_uidiv+0x6a>
   1084e:	030b      	lsls	r3, r1, #12
   10850:	1ac0      	subs	r0, r0, r3
   10852:	4152      	adcs	r2, r2
   10854:	0ac3      	lsrs	r3, r0, #11
   10856:	428b      	cmp	r3, r1
   10858:	d301      	bcc.n	1085e <__aeabi_uidiv+0x76>
   1085a:	02cb      	lsls	r3, r1, #11
   1085c:	1ac0      	subs	r0, r0, r3
   1085e:	4152      	adcs	r2, r2
   10860:	0a83      	lsrs	r3, r0, #10
   10862:	428b      	cmp	r3, r1
   10864:	d301      	bcc.n	1086a <__aeabi_uidiv+0x82>
   10866:	028b      	lsls	r3, r1, #10
   10868:	1ac0      	subs	r0, r0, r3
   1086a:	4152      	adcs	r2, r2
   1086c:	0a43      	lsrs	r3, r0, #9
   1086e:	428b      	cmp	r3, r1
   10870:	d301      	bcc.n	10876 <__aeabi_uidiv+0x8e>
   10872:	024b      	lsls	r3, r1, #9
   10874:	1ac0      	subs	r0, r0, r3
   10876:	4152      	adcs	r2, r2
   10878:	0a03      	lsrs	r3, r0, #8
   1087a:	428b      	cmp	r3, r1
   1087c:	d301      	bcc.n	10882 <__aeabi_uidiv+0x9a>
   1087e:	020b      	lsls	r3, r1, #8
   10880:	1ac0      	subs	r0, r0, r3
   10882:	4152      	adcs	r2, r2
   10884:	d2cd      	bcs.n	10822 <__aeabi_uidiv+0x3a>
   10886:	09c3      	lsrs	r3, r0, #7
   10888:	428b      	cmp	r3, r1
   1088a:	d301      	bcc.n	10890 <__aeabi_uidiv+0xa8>
   1088c:	01cb      	lsls	r3, r1, #7
   1088e:	1ac0      	subs	r0, r0, r3
   10890:	4152      	adcs	r2, r2
   10892:	0983      	lsrs	r3, r0, #6
   10894:	428b      	cmp	r3, r1
   10896:	d301      	bcc.n	1089c <__aeabi_uidiv+0xb4>
   10898:	018b      	lsls	r3, r1, #6
   1089a:	1ac0      	subs	r0, r0, r3
   1089c:	4152      	adcs	r2, r2
   1089e:	0943      	lsrs	r3, r0, #5
   108a0:	428b      	cmp	r3, r1
   108a2:	d301      	bcc.n	108a8 <__aeabi_uidiv+0xc0>
   108a4:	014b      	lsls	r3, r1, #5
   108a6:	1ac0      	subs	r0, r0, r3
   108a8:	4152      	adcs	r2, r2
   108aa:	0903      	lsrs	r3, r0, #4
   108ac:	428b      	cmp	r3, r1
   108ae:	d301      	bcc.n	108b4 <__aeabi_uidiv+0xcc>
   108b0:	010b      	lsls	r3, r1, #4
   108b2:	1ac0      	subs	r0, r0, r3
   108b4:	4152      	adcs	r2, r2
   108b6:	08c3      	lsrs	r3, r0, #3
   108b8:	428b      	cmp	r3, r1
   108ba:	d301      	bcc.n	108c0 <__aeabi_uidiv+0xd8>
   108bc:	00cb      	lsls	r3, r1, #3
   108be:	1ac0      	subs	r0, r0, r3
   108c0:	4152      	adcs	r2, r2
   108c2:	0883      	lsrs	r3, r0, #2
   108c4:	428b      	cmp	r3, r1
   108c6:	d301      	bcc.n	108cc <__aeabi_uidiv+0xe4>
   108c8:	008b      	lsls	r3, r1, #2
   108ca:	1ac0      	subs	r0, r0, r3
   108cc:	4152      	adcs	r2, r2
   108ce:	0843      	lsrs	r3, r0, #1
   108d0:	428b      	cmp	r3, r1
   108d2:	d301      	bcc.n	108d8 <__aeabi_uidiv+0xf0>
   108d4:	004b      	lsls	r3, r1, #1
   108d6:	1ac0      	subs	r0, r0, r3
   108d8:	4152      	adcs	r2, r2
   108da:	1a41      	subs	r1, r0, r1
   108dc:	d200      	bcs.n	108e0 <__aeabi_uidiv+0xf8>
   108de:	4601      	mov	r1, r0
   108e0:	4152      	adcs	r2, r2
   108e2:	4610      	mov	r0, r2
   108e4:	4770      	bx	lr
   108e6:	e7ff      	b.n	108e8 <__aeabi_uidiv+0x100>
   108e8:	b501      	push	{r0, lr}
   108ea:	2000      	movs	r0, #0
   108ec:	f000 f8f0 	bl	10ad0 <__aeabi_idiv0>
   108f0:	bd02      	pop	{r1, pc}
   108f2:	46c0      	nop			; (mov r8, r8)

000108f4 <__aeabi_uidivmod>:
   108f4:	2900      	cmp	r1, #0
   108f6:	d0f7      	beq.n	108e8 <__aeabi_uidiv+0x100>
   108f8:	e776      	b.n	107e8 <__aeabi_uidiv>
   108fa:	4770      	bx	lr

000108fc <__aeabi_idiv>:
   108fc:	4603      	mov	r3, r0
   108fe:	430b      	orrs	r3, r1
   10900:	d47f      	bmi.n	10a02 <__aeabi_idiv+0x106>
   10902:	2200      	movs	r2, #0
   10904:	0843      	lsrs	r3, r0, #1
   10906:	428b      	cmp	r3, r1
   10908:	d374      	bcc.n	109f4 <__aeabi_idiv+0xf8>
   1090a:	0903      	lsrs	r3, r0, #4
   1090c:	428b      	cmp	r3, r1
   1090e:	d35f      	bcc.n	109d0 <__aeabi_idiv+0xd4>
   10910:	0a03      	lsrs	r3, r0, #8
   10912:	428b      	cmp	r3, r1
   10914:	d344      	bcc.n	109a0 <__aeabi_idiv+0xa4>
   10916:	0b03      	lsrs	r3, r0, #12
   10918:	428b      	cmp	r3, r1
   1091a:	d328      	bcc.n	1096e <__aeabi_idiv+0x72>
   1091c:	0c03      	lsrs	r3, r0, #16
   1091e:	428b      	cmp	r3, r1
   10920:	d30d      	bcc.n	1093e <__aeabi_idiv+0x42>
   10922:	22ff      	movs	r2, #255	; 0xff
   10924:	0209      	lsls	r1, r1, #8
   10926:	ba12      	rev	r2, r2
   10928:	0c03      	lsrs	r3, r0, #16
   1092a:	428b      	cmp	r3, r1
   1092c:	d302      	bcc.n	10934 <__aeabi_idiv+0x38>
   1092e:	1212      	asrs	r2, r2, #8
   10930:	0209      	lsls	r1, r1, #8
   10932:	d065      	beq.n	10a00 <__aeabi_idiv+0x104>
   10934:	0b03      	lsrs	r3, r0, #12
   10936:	428b      	cmp	r3, r1
   10938:	d319      	bcc.n	1096e <__aeabi_idiv+0x72>
   1093a:	e000      	b.n	1093e <__aeabi_idiv+0x42>
   1093c:	0a09      	lsrs	r1, r1, #8
   1093e:	0bc3      	lsrs	r3, r0, #15
   10940:	428b      	cmp	r3, r1
   10942:	d301      	bcc.n	10948 <__aeabi_idiv+0x4c>
   10944:	03cb      	lsls	r3, r1, #15
   10946:	1ac0      	subs	r0, r0, r3
   10948:	4152      	adcs	r2, r2
   1094a:	0b83      	lsrs	r3, r0, #14
   1094c:	428b      	cmp	r3, r1
   1094e:	d301      	bcc.n	10954 <__aeabi_idiv+0x58>
   10950:	038b      	lsls	r3, r1, #14
   10952:	1ac0      	subs	r0, r0, r3
   10954:	4152      	adcs	r2, r2
   10956:	0b43      	lsrs	r3, r0, #13
   10958:	428b      	cmp	r3, r1
   1095a:	d301      	bcc.n	10960 <__aeabi_idiv+0x64>
   1095c:	034b      	lsls	r3, r1, #13
   1095e:	1ac0      	subs	r0, r0, r3
   10960:	4152      	adcs	r2, r2
   10962:	0b03      	lsrs	r3, r0, #12
   10964:	428b      	cmp	r3, r1
   10966:	d301      	bcc.n	1096c <__aeabi_idiv+0x70>
   10968:	030b      	lsls	r3, r1, #12
   1096a:	1ac0      	subs	r0, r0, r3
   1096c:	4152      	adcs	r2, r2
   1096e:	0ac3      	lsrs	r3, r0, #11
   10970:	428b      	cmp	r3, r1
   10972:	d301      	bcc.n	10978 <__aeabi_idiv+0x7c>
   10974:	02cb      	lsls	r3, r1, #11
   10976:	1ac0      	subs	r0, r0, r3
   10978:	4152      	adcs	r2, r2
   1097a:	0a83      	lsrs	r3, r0, #10
   1097c:	428b      	cmp	r3, r1
   1097e:	d301      	bcc.n	10984 <__aeabi_idiv+0x88>
   10980:	028b      	lsls	r3, r1, #10
   10982:	1ac0      	subs	r0, r0, r3
   10984:	4152      	adcs	r2, r2
   10986:	0a43      	lsrs	r3, r0, #9
   10988:	428b      	cmp	r3, r1
   1098a:	d301      	bcc.n	10990 <__aeabi_idiv+0x94>
   1098c:	024b      	lsls	r3, r1, #9
   1098e:	1ac0      	subs	r0, r0, r3
   10990:	4152      	adcs	r2, r2
   10992:	0a03      	lsrs	r3, r0, #8
   10994:	428b      	cmp	r3, r1
   10996:	d301      	bcc.n	1099c <__aeabi_idiv+0xa0>
   10998:	020b      	lsls	r3, r1, #8
   1099a:	1ac0      	subs	r0, r0, r3
   1099c:	4152      	adcs	r2, r2
   1099e:	d2cd      	bcs.n	1093c <__aeabi_idiv+0x40>
   109a0:	09c3      	lsrs	r3, r0, #7
   109a2:	428b      	cmp	r3, r1
   109a4:	d301      	bcc.n	109aa <__aeabi_idiv+0xae>
   109a6:	01cb      	lsls	r3, r1, #7
   109a8:	1ac0      	subs	r0, r0, r3
   109aa:	4152      	adcs	r2, r2
   109ac:	0983      	lsrs	r3, r0, #6
   109ae:	428b      	cmp	r3, r1
   109b0:	d301      	bcc.n	109b6 <__aeabi_idiv+0xba>
   109b2:	018b      	lsls	r3, r1, #6
   109b4:	1ac0      	subs	r0, r0, r3
   109b6:	4152      	adcs	r2, r2
   109b8:	0943      	lsrs	r3, r0, #5
   109ba:	428b      	cmp	r3, r1
   109bc:	d301      	bcc.n	109c2 <__aeabi_idiv+0xc6>
   109be:	014b      	lsls	r3, r1, #5
   109c0:	1ac0      	subs	r0, r0, r3
   109c2:	4152      	adcs	r2, r2
   109c4:	0903      	lsrs	r3, r0, #4
   109c6:	428b      	cmp	r3, r1
   109c8:	d301      	bcc.n	109ce <__aeabi_idiv+0xd2>
   109ca:	010b      	lsls	r3, r1, #4
   109cc:	1ac0      	subs	r0, r0, r3
   109ce:	4152      	adcs	r2, r2
   109d0:	08c3      	lsrs	r3, r0, #3
   109d2:	428b      	cmp	r3, r1
   109d4:	d301      	bcc.n	109da <__aeabi_idiv+0xde>
   109d6:	00cb      	lsls	r3, r1, #3
   109d8:	1ac0      	subs	r0, r0, r3
   109da:	4152      	adcs	r2, r2
   109dc:	0883      	lsrs	r3, r0, #2
   109de:	428b      	cmp	r3, r1
   109e0:	d301      	bcc.n	109e6 <__aeabi_idiv+0xea>
   109e2:	008b      	lsls	r3, r1, #2
   109e4:	1ac0      	subs	r0, r0, r3
   109e6:	4152      	adcs	r2, r2
   109e8:	0843      	lsrs	r3, r0, #1
   109ea:	428b      	cmp	r3, r1
   109ec:	d301      	bcc.n	109f2 <__aeabi_idiv+0xf6>
   109ee:	004b      	lsls	r3, r1, #1
   109f0:	1ac0      	subs	r0, r0, r3
   109f2:	4152      	adcs	r2, r2
   109f4:	1a41      	subs	r1, r0, r1
   109f6:	d200      	bcs.n	109fa <__aeabi_idiv+0xfe>
   109f8:	4601      	mov	r1, r0
   109fa:	4152      	adcs	r2, r2
   109fc:	4610      	mov	r0, r2
   109fe:	4770      	bx	lr
   10a00:	e05d      	b.n	10abe <__aeabi_idiv+0x1c2>
   10a02:	0fca      	lsrs	r2, r1, #31
   10a04:	d000      	beq.n	10a08 <__aeabi_idiv+0x10c>
   10a06:	4249      	negs	r1, r1
   10a08:	1003      	asrs	r3, r0, #32
   10a0a:	d300      	bcc.n	10a0e <__aeabi_idiv+0x112>
   10a0c:	4240      	negs	r0, r0
   10a0e:	4053      	eors	r3, r2
   10a10:	2200      	movs	r2, #0
   10a12:	469c      	mov	ip, r3
   10a14:	0903      	lsrs	r3, r0, #4
   10a16:	428b      	cmp	r3, r1
   10a18:	d32d      	bcc.n	10a76 <__aeabi_idiv+0x17a>
   10a1a:	0a03      	lsrs	r3, r0, #8
   10a1c:	428b      	cmp	r3, r1
   10a1e:	d312      	bcc.n	10a46 <__aeabi_idiv+0x14a>
   10a20:	22fc      	movs	r2, #252	; 0xfc
   10a22:	0189      	lsls	r1, r1, #6
   10a24:	ba12      	rev	r2, r2
   10a26:	0a03      	lsrs	r3, r0, #8
   10a28:	428b      	cmp	r3, r1
   10a2a:	d30c      	bcc.n	10a46 <__aeabi_idiv+0x14a>
   10a2c:	0189      	lsls	r1, r1, #6
   10a2e:	1192      	asrs	r2, r2, #6
   10a30:	428b      	cmp	r3, r1
   10a32:	d308      	bcc.n	10a46 <__aeabi_idiv+0x14a>
   10a34:	0189      	lsls	r1, r1, #6
   10a36:	1192      	asrs	r2, r2, #6
   10a38:	428b      	cmp	r3, r1
   10a3a:	d304      	bcc.n	10a46 <__aeabi_idiv+0x14a>
   10a3c:	0189      	lsls	r1, r1, #6
   10a3e:	d03a      	beq.n	10ab6 <__aeabi_idiv+0x1ba>
   10a40:	1192      	asrs	r2, r2, #6
   10a42:	e000      	b.n	10a46 <__aeabi_idiv+0x14a>
   10a44:	0989      	lsrs	r1, r1, #6
   10a46:	09c3      	lsrs	r3, r0, #7
   10a48:	428b      	cmp	r3, r1
   10a4a:	d301      	bcc.n	10a50 <__aeabi_idiv+0x154>
   10a4c:	01cb      	lsls	r3, r1, #7
   10a4e:	1ac0      	subs	r0, r0, r3
   10a50:	4152      	adcs	r2, r2
   10a52:	0983      	lsrs	r3, r0, #6
   10a54:	428b      	cmp	r3, r1
   10a56:	d301      	bcc.n	10a5c <__aeabi_idiv+0x160>
   10a58:	018b      	lsls	r3, r1, #6
   10a5a:	1ac0      	subs	r0, r0, r3
   10a5c:	4152      	adcs	r2, r2
   10a5e:	0943      	lsrs	r3, r0, #5
   10a60:	428b      	cmp	r3, r1
   10a62:	d301      	bcc.n	10a68 <__aeabi_idiv+0x16c>
   10a64:	014b      	lsls	r3, r1, #5
   10a66:	1ac0      	subs	r0, r0, r3
   10a68:	4152      	adcs	r2, r2
   10a6a:	0903      	lsrs	r3, r0, #4
   10a6c:	428b      	cmp	r3, r1
   10a6e:	d301      	bcc.n	10a74 <__aeabi_idiv+0x178>
   10a70:	010b      	lsls	r3, r1, #4
   10a72:	1ac0      	subs	r0, r0, r3
   10a74:	4152      	adcs	r2, r2
   10a76:	08c3      	lsrs	r3, r0, #3
   10a78:	428b      	cmp	r3, r1
   10a7a:	d301      	bcc.n	10a80 <__aeabi_idiv+0x184>
   10a7c:	00cb      	lsls	r3, r1, #3
   10a7e:	1ac0      	subs	r0, r0, r3
   10a80:	4152      	adcs	r2, r2
   10a82:	0883      	lsrs	r3, r0, #2
   10a84:	428b      	cmp	r3, r1
   10a86:	d301      	bcc.n	10a8c <__aeabi_idiv+0x190>
   10a88:	008b      	lsls	r3, r1, #2
   10a8a:	1ac0      	subs	r0, r0, r3
   10a8c:	4152      	adcs	r2, r2
   10a8e:	d2d9      	bcs.n	10a44 <__aeabi_idiv+0x148>
   10a90:	0843      	lsrs	r3, r0, #1
   10a92:	428b      	cmp	r3, r1
   10a94:	d301      	bcc.n	10a9a <__aeabi_idiv+0x19e>
   10a96:	004b      	lsls	r3, r1, #1
   10a98:	1ac0      	subs	r0, r0, r3
   10a9a:	4152      	adcs	r2, r2
   10a9c:	1a41      	subs	r1, r0, r1
   10a9e:	d200      	bcs.n	10aa2 <__aeabi_idiv+0x1a6>
   10aa0:	4601      	mov	r1, r0
   10aa2:	4663      	mov	r3, ip
   10aa4:	4152      	adcs	r2, r2
   10aa6:	105b      	asrs	r3, r3, #1
   10aa8:	4610      	mov	r0, r2
   10aaa:	d301      	bcc.n	10ab0 <__aeabi_idiv+0x1b4>
   10aac:	4240      	negs	r0, r0
   10aae:	2b00      	cmp	r3, #0
   10ab0:	d500      	bpl.n	10ab4 <__aeabi_idiv+0x1b8>
   10ab2:	4249      	negs	r1, r1
   10ab4:	4770      	bx	lr
   10ab6:	4663      	mov	r3, ip
   10ab8:	105b      	asrs	r3, r3, #1
   10aba:	d300      	bcc.n	10abe <__aeabi_idiv+0x1c2>
   10abc:	4240      	negs	r0, r0
   10abe:	b501      	push	{r0, lr}
   10ac0:	2000      	movs	r0, #0
   10ac2:	f000 f805 	bl	10ad0 <__aeabi_idiv0>
   10ac6:	bd02      	pop	{r1, pc}

00010ac8 <__aeabi_idivmod>:
   10ac8:	2900      	cmp	r1, #0
   10aca:	d0f8      	beq.n	10abe <__aeabi_idiv+0x1c2>
   10acc:	e716      	b.n	108fc <__aeabi_idiv>
   10ace:	4770      	bx	lr

00010ad0 <__aeabi_idiv0>:
   10ad0:	4770      	bx	lr
   10ad2:	46c0      	nop			; (mov r8, r8)

00010ad4 <__aeabi_uldivmod>:
   10ad4:	2b00      	cmp	r3, #0
   10ad6:	d111      	bne.n	10afc <__aeabi_uldivmod+0x28>
   10ad8:	2a00      	cmp	r2, #0
   10ada:	d10f      	bne.n	10afc <__aeabi_uldivmod+0x28>
   10adc:	2900      	cmp	r1, #0
   10ade:	d100      	bne.n	10ae2 <__aeabi_uldivmod+0xe>
   10ae0:	2800      	cmp	r0, #0
   10ae2:	d002      	beq.n	10aea <__aeabi_uldivmod+0x16>
   10ae4:	2100      	movs	r1, #0
   10ae6:	43c9      	mvns	r1, r1
   10ae8:	1c08      	adds	r0, r1, #0
   10aea:	b407      	push	{r0, r1, r2}
   10aec:	4802      	ldr	r0, [pc, #8]	; (10af8 <__aeabi_uldivmod+0x24>)
   10aee:	a102      	add	r1, pc, #8	; (adr r1, 10af8 <__aeabi_uldivmod+0x24>)
   10af0:	1840      	adds	r0, r0, r1
   10af2:	9002      	str	r0, [sp, #8]
   10af4:	bd03      	pop	{r0, r1, pc}
   10af6:	46c0      	nop			; (mov r8, r8)
   10af8:	ffffffd9 	.word	0xffffffd9
   10afc:	b403      	push	{r0, r1}
   10afe:	4668      	mov	r0, sp
   10b00:	b501      	push	{r0, lr}
   10b02:	9802      	ldr	r0, [sp, #8]
   10b04:	f000 f832 	bl	10b6c <__udivmoddi4>
   10b08:	9b01      	ldr	r3, [sp, #4]
   10b0a:	469e      	mov	lr, r3
   10b0c:	b002      	add	sp, #8
   10b0e:	bc0c      	pop	{r2, r3}
   10b10:	4770      	bx	lr
   10b12:	46c0      	nop			; (mov r8, r8)

00010b14 <__aeabi_lmul>:
   10b14:	b5f0      	push	{r4, r5, r6, r7, lr}
   10b16:	464f      	mov	r7, r9
   10b18:	4646      	mov	r6, r8
   10b1a:	b4c0      	push	{r6, r7}
   10b1c:	0416      	lsls	r6, r2, #16
   10b1e:	0c36      	lsrs	r6, r6, #16
   10b20:	4699      	mov	r9, r3
   10b22:	0033      	movs	r3, r6
   10b24:	0405      	lsls	r5, r0, #16
   10b26:	0c2c      	lsrs	r4, r5, #16
   10b28:	0c07      	lsrs	r7, r0, #16
   10b2a:	0c15      	lsrs	r5, r2, #16
   10b2c:	4363      	muls	r3, r4
   10b2e:	437e      	muls	r6, r7
   10b30:	436f      	muls	r7, r5
   10b32:	4365      	muls	r5, r4
   10b34:	0c1c      	lsrs	r4, r3, #16
   10b36:	19ad      	adds	r5, r5, r6
   10b38:	1964      	adds	r4, r4, r5
   10b3a:	469c      	mov	ip, r3
   10b3c:	42a6      	cmp	r6, r4
   10b3e:	d903      	bls.n	10b48 <__aeabi_lmul+0x34>
   10b40:	2380      	movs	r3, #128	; 0x80
   10b42:	025b      	lsls	r3, r3, #9
   10b44:	4698      	mov	r8, r3
   10b46:	4447      	add	r7, r8
   10b48:	4663      	mov	r3, ip
   10b4a:	0c25      	lsrs	r5, r4, #16
   10b4c:	19ef      	adds	r7, r5, r7
   10b4e:	041d      	lsls	r5, r3, #16
   10b50:	464b      	mov	r3, r9
   10b52:	434a      	muls	r2, r1
   10b54:	4343      	muls	r3, r0
   10b56:	0c2d      	lsrs	r5, r5, #16
   10b58:	0424      	lsls	r4, r4, #16
   10b5a:	1964      	adds	r4, r4, r5
   10b5c:	1899      	adds	r1, r3, r2
   10b5e:	19c9      	adds	r1, r1, r7
   10b60:	0020      	movs	r0, r4
   10b62:	bc0c      	pop	{r2, r3}
   10b64:	4690      	mov	r8, r2
   10b66:	4699      	mov	r9, r3
   10b68:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10b6a:	46c0      	nop			; (mov r8, r8)

00010b6c <__udivmoddi4>:
   10b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
   10b6e:	464d      	mov	r5, r9
   10b70:	4656      	mov	r6, sl
   10b72:	4644      	mov	r4, r8
   10b74:	465f      	mov	r7, fp
   10b76:	b4f0      	push	{r4, r5, r6, r7}
   10b78:	4692      	mov	sl, r2
   10b7a:	b083      	sub	sp, #12
   10b7c:	0004      	movs	r4, r0
   10b7e:	000d      	movs	r5, r1
   10b80:	4699      	mov	r9, r3
   10b82:	428b      	cmp	r3, r1
   10b84:	d82f      	bhi.n	10be6 <__udivmoddi4+0x7a>
   10b86:	d02c      	beq.n	10be2 <__udivmoddi4+0x76>
   10b88:	4649      	mov	r1, r9
   10b8a:	4650      	mov	r0, sl
   10b8c:	f000 f8cc 	bl	10d28 <__clzdi2>
   10b90:	0029      	movs	r1, r5
   10b92:	0006      	movs	r6, r0
   10b94:	0020      	movs	r0, r4
   10b96:	f000 f8c7 	bl	10d28 <__clzdi2>
   10b9a:	1a33      	subs	r3, r6, r0
   10b9c:	4698      	mov	r8, r3
   10b9e:	3b20      	subs	r3, #32
   10ba0:	469b      	mov	fp, r3
   10ba2:	d500      	bpl.n	10ba6 <__udivmoddi4+0x3a>
   10ba4:	e074      	b.n	10c90 <__udivmoddi4+0x124>
   10ba6:	4653      	mov	r3, sl
   10ba8:	465a      	mov	r2, fp
   10baa:	4093      	lsls	r3, r2
   10bac:	001f      	movs	r7, r3
   10bae:	4653      	mov	r3, sl
   10bb0:	4642      	mov	r2, r8
   10bb2:	4093      	lsls	r3, r2
   10bb4:	001e      	movs	r6, r3
   10bb6:	42af      	cmp	r7, r5
   10bb8:	d829      	bhi.n	10c0e <__udivmoddi4+0xa2>
   10bba:	d026      	beq.n	10c0a <__udivmoddi4+0x9e>
   10bbc:	465b      	mov	r3, fp
   10bbe:	1ba4      	subs	r4, r4, r6
   10bc0:	41bd      	sbcs	r5, r7
   10bc2:	2b00      	cmp	r3, #0
   10bc4:	da00      	bge.n	10bc8 <__udivmoddi4+0x5c>
   10bc6:	e079      	b.n	10cbc <__udivmoddi4+0x150>
   10bc8:	2200      	movs	r2, #0
   10bca:	2300      	movs	r3, #0
   10bcc:	9200      	str	r2, [sp, #0]
   10bce:	9301      	str	r3, [sp, #4]
   10bd0:	2301      	movs	r3, #1
   10bd2:	465a      	mov	r2, fp
   10bd4:	4093      	lsls	r3, r2
   10bd6:	9301      	str	r3, [sp, #4]
   10bd8:	2301      	movs	r3, #1
   10bda:	4642      	mov	r2, r8
   10bdc:	4093      	lsls	r3, r2
   10bde:	9300      	str	r3, [sp, #0]
   10be0:	e019      	b.n	10c16 <__udivmoddi4+0xaa>
   10be2:	4282      	cmp	r2, r0
   10be4:	d9d0      	bls.n	10b88 <__udivmoddi4+0x1c>
   10be6:	2200      	movs	r2, #0
   10be8:	2300      	movs	r3, #0
   10bea:	9200      	str	r2, [sp, #0]
   10bec:	9301      	str	r3, [sp, #4]
   10bee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   10bf0:	2b00      	cmp	r3, #0
   10bf2:	d001      	beq.n	10bf8 <__udivmoddi4+0x8c>
   10bf4:	601c      	str	r4, [r3, #0]
   10bf6:	605d      	str	r5, [r3, #4]
   10bf8:	9800      	ldr	r0, [sp, #0]
   10bfa:	9901      	ldr	r1, [sp, #4]
   10bfc:	b003      	add	sp, #12
   10bfe:	bc3c      	pop	{r2, r3, r4, r5}
   10c00:	4690      	mov	r8, r2
   10c02:	4699      	mov	r9, r3
   10c04:	46a2      	mov	sl, r4
   10c06:	46ab      	mov	fp, r5
   10c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10c0a:	42a3      	cmp	r3, r4
   10c0c:	d9d6      	bls.n	10bbc <__udivmoddi4+0x50>
   10c0e:	2200      	movs	r2, #0
   10c10:	2300      	movs	r3, #0
   10c12:	9200      	str	r2, [sp, #0]
   10c14:	9301      	str	r3, [sp, #4]
   10c16:	4643      	mov	r3, r8
   10c18:	2b00      	cmp	r3, #0
   10c1a:	d0e8      	beq.n	10bee <__udivmoddi4+0x82>
   10c1c:	07fb      	lsls	r3, r7, #31
   10c1e:	0872      	lsrs	r2, r6, #1
   10c20:	431a      	orrs	r2, r3
   10c22:	4646      	mov	r6, r8
   10c24:	087b      	lsrs	r3, r7, #1
   10c26:	e00e      	b.n	10c46 <__udivmoddi4+0xda>
   10c28:	42ab      	cmp	r3, r5
   10c2a:	d101      	bne.n	10c30 <__udivmoddi4+0xc4>
   10c2c:	42a2      	cmp	r2, r4
   10c2e:	d80c      	bhi.n	10c4a <__udivmoddi4+0xde>
   10c30:	1aa4      	subs	r4, r4, r2
   10c32:	419d      	sbcs	r5, r3
   10c34:	2001      	movs	r0, #1
   10c36:	1924      	adds	r4, r4, r4
   10c38:	416d      	adcs	r5, r5
   10c3a:	2100      	movs	r1, #0
   10c3c:	3e01      	subs	r6, #1
   10c3e:	1824      	adds	r4, r4, r0
   10c40:	414d      	adcs	r5, r1
   10c42:	2e00      	cmp	r6, #0
   10c44:	d006      	beq.n	10c54 <__udivmoddi4+0xe8>
   10c46:	42ab      	cmp	r3, r5
   10c48:	d9ee      	bls.n	10c28 <__udivmoddi4+0xbc>
   10c4a:	3e01      	subs	r6, #1
   10c4c:	1924      	adds	r4, r4, r4
   10c4e:	416d      	adcs	r5, r5
   10c50:	2e00      	cmp	r6, #0
   10c52:	d1f8      	bne.n	10c46 <__udivmoddi4+0xda>
   10c54:	465b      	mov	r3, fp
   10c56:	9800      	ldr	r0, [sp, #0]
   10c58:	9901      	ldr	r1, [sp, #4]
   10c5a:	1900      	adds	r0, r0, r4
   10c5c:	4169      	adcs	r1, r5
   10c5e:	2b00      	cmp	r3, #0
   10c60:	db22      	blt.n	10ca8 <__udivmoddi4+0x13c>
   10c62:	002b      	movs	r3, r5
   10c64:	465a      	mov	r2, fp
   10c66:	40d3      	lsrs	r3, r2
   10c68:	002a      	movs	r2, r5
   10c6a:	4644      	mov	r4, r8
   10c6c:	40e2      	lsrs	r2, r4
   10c6e:	001c      	movs	r4, r3
   10c70:	465b      	mov	r3, fp
   10c72:	0015      	movs	r5, r2
   10c74:	2b00      	cmp	r3, #0
   10c76:	db2c      	blt.n	10cd2 <__udivmoddi4+0x166>
   10c78:	0026      	movs	r6, r4
   10c7a:	409e      	lsls	r6, r3
   10c7c:	0033      	movs	r3, r6
   10c7e:	0026      	movs	r6, r4
   10c80:	4647      	mov	r7, r8
   10c82:	40be      	lsls	r6, r7
   10c84:	0032      	movs	r2, r6
   10c86:	1a80      	subs	r0, r0, r2
   10c88:	4199      	sbcs	r1, r3
   10c8a:	9000      	str	r0, [sp, #0]
   10c8c:	9101      	str	r1, [sp, #4]
   10c8e:	e7ae      	b.n	10bee <__udivmoddi4+0x82>
   10c90:	4642      	mov	r2, r8
   10c92:	2320      	movs	r3, #32
   10c94:	1a9b      	subs	r3, r3, r2
   10c96:	4652      	mov	r2, sl
   10c98:	40da      	lsrs	r2, r3
   10c9a:	4641      	mov	r1, r8
   10c9c:	0013      	movs	r3, r2
   10c9e:	464a      	mov	r2, r9
   10ca0:	408a      	lsls	r2, r1
   10ca2:	0017      	movs	r7, r2
   10ca4:	431f      	orrs	r7, r3
   10ca6:	e782      	b.n	10bae <__udivmoddi4+0x42>
   10ca8:	4642      	mov	r2, r8
   10caa:	2320      	movs	r3, #32
   10cac:	1a9b      	subs	r3, r3, r2
   10cae:	002a      	movs	r2, r5
   10cb0:	4646      	mov	r6, r8
   10cb2:	409a      	lsls	r2, r3
   10cb4:	0023      	movs	r3, r4
   10cb6:	40f3      	lsrs	r3, r6
   10cb8:	4313      	orrs	r3, r2
   10cba:	e7d5      	b.n	10c68 <__udivmoddi4+0xfc>
   10cbc:	4642      	mov	r2, r8
   10cbe:	2320      	movs	r3, #32
   10cc0:	2100      	movs	r1, #0
   10cc2:	1a9b      	subs	r3, r3, r2
   10cc4:	2200      	movs	r2, #0
   10cc6:	9100      	str	r1, [sp, #0]
   10cc8:	9201      	str	r2, [sp, #4]
   10cca:	2201      	movs	r2, #1
   10ccc:	40da      	lsrs	r2, r3
   10cce:	9201      	str	r2, [sp, #4]
   10cd0:	e782      	b.n	10bd8 <__udivmoddi4+0x6c>
   10cd2:	4642      	mov	r2, r8
   10cd4:	2320      	movs	r3, #32
   10cd6:	0026      	movs	r6, r4
   10cd8:	1a9b      	subs	r3, r3, r2
   10cda:	40de      	lsrs	r6, r3
   10cdc:	002f      	movs	r7, r5
   10cde:	46b4      	mov	ip, r6
   10ce0:	4097      	lsls	r7, r2
   10ce2:	4666      	mov	r6, ip
   10ce4:	003b      	movs	r3, r7
   10ce6:	4333      	orrs	r3, r6
   10ce8:	e7c9      	b.n	10c7e <__udivmoddi4+0x112>
   10cea:	46c0      	nop			; (mov r8, r8)

00010cec <__clzsi2>:
   10cec:	211c      	movs	r1, #28
   10cee:	2301      	movs	r3, #1
   10cf0:	041b      	lsls	r3, r3, #16
   10cf2:	4298      	cmp	r0, r3
   10cf4:	d301      	bcc.n	10cfa <__clzsi2+0xe>
   10cf6:	0c00      	lsrs	r0, r0, #16
   10cf8:	3910      	subs	r1, #16
   10cfa:	0a1b      	lsrs	r3, r3, #8
   10cfc:	4298      	cmp	r0, r3
   10cfe:	d301      	bcc.n	10d04 <__clzsi2+0x18>
   10d00:	0a00      	lsrs	r0, r0, #8
   10d02:	3908      	subs	r1, #8
   10d04:	091b      	lsrs	r3, r3, #4
   10d06:	4298      	cmp	r0, r3
   10d08:	d301      	bcc.n	10d0e <__clzsi2+0x22>
   10d0a:	0900      	lsrs	r0, r0, #4
   10d0c:	3904      	subs	r1, #4
   10d0e:	a202      	add	r2, pc, #8	; (adr r2, 10d18 <__clzsi2+0x2c>)
   10d10:	5c10      	ldrb	r0, [r2, r0]
   10d12:	1840      	adds	r0, r0, r1
   10d14:	4770      	bx	lr
   10d16:	46c0      	nop			; (mov r8, r8)
   10d18:	02020304 	.word	0x02020304
   10d1c:	01010101 	.word	0x01010101
	...

00010d28 <__clzdi2>:
   10d28:	b510      	push	{r4, lr}
   10d2a:	2900      	cmp	r1, #0
   10d2c:	d103      	bne.n	10d36 <__clzdi2+0xe>
   10d2e:	f7ff ffdd 	bl	10cec <__clzsi2>
   10d32:	3020      	adds	r0, #32
   10d34:	e002      	b.n	10d3c <__clzdi2+0x14>
   10d36:	1c08      	adds	r0, r1, #0
   10d38:	f7ff ffd8 	bl	10cec <__clzsi2>
   10d3c:	bd10      	pop	{r4, pc}
   10d3e:	46c0      	nop			; (mov r8, r8)

00010d40 <__assert_func>:
   10d40:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   10d42:	001d      	movs	r5, r3
   10d44:	4b0a      	ldr	r3, [pc, #40]	; (10d70 <__assert_func+0x30>)
   10d46:	0006      	movs	r6, r0
   10d48:	681b      	ldr	r3, [r3, #0]
   10d4a:	68d8      	ldr	r0, [r3, #12]
   10d4c:	2a00      	cmp	r2, #0
   10d4e:	d102      	bne.n	10d56 <__assert_func+0x16>
   10d50:	4c08      	ldr	r4, [pc, #32]	; (10d74 <__assert_func+0x34>)
   10d52:	0023      	movs	r3, r4
   10d54:	e001      	b.n	10d5a <__assert_func+0x1a>
   10d56:	0013      	movs	r3, r2
   10d58:	4c07      	ldr	r4, [pc, #28]	; (10d78 <__assert_func+0x38>)
   10d5a:	9302      	str	r3, [sp, #8]
   10d5c:	9100      	str	r1, [sp, #0]
   10d5e:	0033      	movs	r3, r6
   10d60:	002a      	movs	r2, r5
   10d62:	4906      	ldr	r1, [pc, #24]	; (10d7c <__assert_func+0x3c>)
   10d64:	9401      	str	r4, [sp, #4]
   10d66:	f000 f811 	bl	10d8c <fiprintf>
   10d6a:	f000 ff3d 	bl	11be8 <abort>
   10d6e:	46c0      	nop			; (mov r8, r8)
   10d70:	20000098 	.word	0x20000098
   10d74:	0001417a 	.word	0x0001417a
   10d78:	0001413f 	.word	0x0001413f
   10d7c:	0001414c 	.word	0x0001414c

00010d80 <atoi>:
   10d80:	b510      	push	{r4, lr}
   10d82:	220a      	movs	r2, #10
   10d84:	2100      	movs	r1, #0
   10d86:	f000 fe55 	bl	11a34 <strtol>
   10d8a:	bd10      	pop	{r4, pc}

00010d8c <fiprintf>:
   10d8c:	b40e      	push	{r1, r2, r3}
   10d8e:	b503      	push	{r0, r1, lr}
   10d90:	0001      	movs	r1, r0
   10d92:	ab03      	add	r3, sp, #12
   10d94:	4804      	ldr	r0, [pc, #16]	; (10da8 <fiprintf+0x1c>)
   10d96:	cb04      	ldmia	r3!, {r2}
   10d98:	6800      	ldr	r0, [r0, #0]
   10d9a:	9301      	str	r3, [sp, #4]
   10d9c:	f000 f916 	bl	10fcc <_vfiprintf_r>
   10da0:	b002      	add	sp, #8
   10da2:	bc08      	pop	{r3}
   10da4:	b003      	add	sp, #12
   10da6:	4718      	bx	r3
   10da8:	20000098 	.word	0x20000098

00010dac <__libc_init_array>:
   10dac:	4b0e      	ldr	r3, [pc, #56]	; (10de8 <__libc_init_array+0x3c>)
   10dae:	b570      	push	{r4, r5, r6, lr}
   10db0:	2500      	movs	r5, #0
   10db2:	001e      	movs	r6, r3
   10db4:	4c0d      	ldr	r4, [pc, #52]	; (10dec <__libc_init_array+0x40>)
   10db6:	1ae4      	subs	r4, r4, r3
   10db8:	10a4      	asrs	r4, r4, #2
   10dba:	42a5      	cmp	r5, r4
   10dbc:	d004      	beq.n	10dc8 <__libc_init_array+0x1c>
   10dbe:	00ab      	lsls	r3, r5, #2
   10dc0:	58f3      	ldr	r3, [r6, r3]
   10dc2:	4798      	blx	r3
   10dc4:	3501      	adds	r5, #1
   10dc6:	e7f8      	b.n	10dba <__libc_init_array+0xe>
   10dc8:	f003 faa6 	bl	14318 <_init>
   10dcc:	4b08      	ldr	r3, [pc, #32]	; (10df0 <__libc_init_array+0x44>)
   10dce:	2500      	movs	r5, #0
   10dd0:	001e      	movs	r6, r3
   10dd2:	4c08      	ldr	r4, [pc, #32]	; (10df4 <__libc_init_array+0x48>)
   10dd4:	1ae4      	subs	r4, r4, r3
   10dd6:	10a4      	asrs	r4, r4, #2
   10dd8:	42a5      	cmp	r5, r4
   10dda:	d004      	beq.n	10de6 <__libc_init_array+0x3a>
   10ddc:	00ab      	lsls	r3, r5, #2
   10dde:	58f3      	ldr	r3, [r6, r3]
   10de0:	4798      	blx	r3
   10de2:	3501      	adds	r5, #1
   10de4:	e7f8      	b.n	10dd8 <__libc_init_array+0x2c>
   10de6:	bd70      	pop	{r4, r5, r6, pc}
   10de8:	00014324 	.word	0x00014324
   10dec:	00014324 	.word	0x00014324
   10df0:	00014324 	.word	0x00014324
   10df4:	00014328 	.word	0x00014328

00010df8 <malloc>:
   10df8:	b510      	push	{r4, lr}
   10dfa:	4b03      	ldr	r3, [pc, #12]	; (10e08 <malloc+0x10>)
   10dfc:	0001      	movs	r1, r0
   10dfe:	6818      	ldr	r0, [r3, #0]
   10e00:	f000 f866 	bl	10ed0 <_malloc_r>
   10e04:	bd10      	pop	{r4, pc}
   10e06:	46c0      	nop			; (mov r8, r8)
   10e08:	20000098 	.word	0x20000098

00010e0c <free>:
   10e0c:	b510      	push	{r4, lr}
   10e0e:	4b03      	ldr	r3, [pc, #12]	; (10e1c <free+0x10>)
   10e10:	0001      	movs	r1, r0
   10e12:	6818      	ldr	r0, [r3, #0]
   10e14:	f000 f816 	bl	10e44 <_free_r>
   10e18:	bd10      	pop	{r4, pc}
   10e1a:	46c0      	nop			; (mov r8, r8)
   10e1c:	20000098 	.word	0x20000098

00010e20 <memcpy>:
   10e20:	2300      	movs	r3, #0
   10e22:	b510      	push	{r4, lr}
   10e24:	429a      	cmp	r2, r3
   10e26:	d003      	beq.n	10e30 <memcpy+0x10>
   10e28:	5ccc      	ldrb	r4, [r1, r3]
   10e2a:	54c4      	strb	r4, [r0, r3]
   10e2c:	3301      	adds	r3, #1
   10e2e:	e7f9      	b.n	10e24 <memcpy+0x4>
   10e30:	bd10      	pop	{r4, pc}

00010e32 <memset>:
   10e32:	0003      	movs	r3, r0
   10e34:	1882      	adds	r2, r0, r2
   10e36:	4293      	cmp	r3, r2
   10e38:	d002      	beq.n	10e40 <memset+0xe>
   10e3a:	7019      	strb	r1, [r3, #0]
   10e3c:	3301      	adds	r3, #1
   10e3e:	e7fa      	b.n	10e36 <memset+0x4>
   10e40:	4770      	bx	lr
	...

00010e44 <_free_r>:
   10e44:	b530      	push	{r4, r5, lr}
   10e46:	2900      	cmp	r1, #0
   10e48:	d03e      	beq.n	10ec8 <_free_r+0x84>
   10e4a:	3904      	subs	r1, #4
   10e4c:	680b      	ldr	r3, [r1, #0]
   10e4e:	2b00      	cmp	r3, #0
   10e50:	da00      	bge.n	10e54 <_free_r+0x10>
   10e52:	18c9      	adds	r1, r1, r3
   10e54:	4a1d      	ldr	r2, [pc, #116]	; (10ecc <_free_r+0x88>)
   10e56:	6813      	ldr	r3, [r2, #0]
   10e58:	0014      	movs	r4, r2
   10e5a:	2b00      	cmp	r3, #0
   10e5c:	d102      	bne.n	10e64 <_free_r+0x20>
   10e5e:	604b      	str	r3, [r1, #4]
   10e60:	6011      	str	r1, [r2, #0]
   10e62:	e031      	b.n	10ec8 <_free_r+0x84>
   10e64:	428b      	cmp	r3, r1
   10e66:	d90d      	bls.n	10e84 <_free_r+0x40>
   10e68:	680a      	ldr	r2, [r1, #0]
   10e6a:	1888      	adds	r0, r1, r2
   10e6c:	4283      	cmp	r3, r0
   10e6e:	d103      	bne.n	10e78 <_free_r+0x34>
   10e70:	6818      	ldr	r0, [r3, #0]
   10e72:	685b      	ldr	r3, [r3, #4]
   10e74:	1882      	adds	r2, r0, r2
   10e76:	600a      	str	r2, [r1, #0]
   10e78:	604b      	str	r3, [r1, #4]
   10e7a:	6021      	str	r1, [r4, #0]
   10e7c:	e024      	b.n	10ec8 <_free_r+0x84>
   10e7e:	428a      	cmp	r2, r1
   10e80:	d803      	bhi.n	10e8a <_free_r+0x46>
   10e82:	0013      	movs	r3, r2
   10e84:	685a      	ldr	r2, [r3, #4]
   10e86:	2a00      	cmp	r2, #0
   10e88:	d1f9      	bne.n	10e7e <_free_r+0x3a>
   10e8a:	681d      	ldr	r5, [r3, #0]
   10e8c:	195c      	adds	r4, r3, r5
   10e8e:	428c      	cmp	r4, r1
   10e90:	d10b      	bne.n	10eaa <_free_r+0x66>
   10e92:	6809      	ldr	r1, [r1, #0]
   10e94:	1869      	adds	r1, r5, r1
   10e96:	1858      	adds	r0, r3, r1
   10e98:	6019      	str	r1, [r3, #0]
   10e9a:	4282      	cmp	r2, r0
   10e9c:	d114      	bne.n	10ec8 <_free_r+0x84>
   10e9e:	6810      	ldr	r0, [r2, #0]
   10ea0:	6852      	ldr	r2, [r2, #4]
   10ea2:	1841      	adds	r1, r0, r1
   10ea4:	6019      	str	r1, [r3, #0]
   10ea6:	605a      	str	r2, [r3, #4]
   10ea8:	e00e      	b.n	10ec8 <_free_r+0x84>
   10eaa:	428c      	cmp	r4, r1
   10eac:	d902      	bls.n	10eb4 <_free_r+0x70>
   10eae:	230c      	movs	r3, #12
   10eb0:	6003      	str	r3, [r0, #0]
   10eb2:	e009      	b.n	10ec8 <_free_r+0x84>
   10eb4:	6808      	ldr	r0, [r1, #0]
   10eb6:	180c      	adds	r4, r1, r0
   10eb8:	42a2      	cmp	r2, r4
   10eba:	d103      	bne.n	10ec4 <_free_r+0x80>
   10ebc:	6814      	ldr	r4, [r2, #0]
   10ebe:	6852      	ldr	r2, [r2, #4]
   10ec0:	1820      	adds	r0, r4, r0
   10ec2:	6008      	str	r0, [r1, #0]
   10ec4:	604a      	str	r2, [r1, #4]
   10ec6:	6059      	str	r1, [r3, #4]
   10ec8:	bd30      	pop	{r4, r5, pc}
   10eca:	46c0      	nop			; (mov r8, r8)
   10ecc:	200045b4 	.word	0x200045b4

00010ed0 <_malloc_r>:
   10ed0:	2303      	movs	r3, #3
   10ed2:	b570      	push	{r4, r5, r6, lr}
   10ed4:	1ccd      	adds	r5, r1, #3
   10ed6:	439d      	bics	r5, r3
   10ed8:	3508      	adds	r5, #8
   10eda:	0006      	movs	r6, r0
   10edc:	2d0c      	cmp	r5, #12
   10ede:	d201      	bcs.n	10ee4 <_malloc_r+0x14>
   10ee0:	250c      	movs	r5, #12
   10ee2:	e005      	b.n	10ef0 <_malloc_r+0x20>
   10ee4:	2d00      	cmp	r5, #0
   10ee6:	da03      	bge.n	10ef0 <_malloc_r+0x20>
   10ee8:	230c      	movs	r3, #12
   10eea:	2000      	movs	r0, #0
   10eec:	6033      	str	r3, [r6, #0]
   10eee:	e040      	b.n	10f72 <_malloc_r+0xa2>
   10ef0:	42a9      	cmp	r1, r5
   10ef2:	d8f9      	bhi.n	10ee8 <_malloc_r+0x18>
   10ef4:	4b1f      	ldr	r3, [pc, #124]	; (10f74 <_malloc_r+0xa4>)
   10ef6:	681c      	ldr	r4, [r3, #0]
   10ef8:	001a      	movs	r2, r3
   10efa:	0021      	movs	r1, r4
   10efc:	2900      	cmp	r1, #0
   10efe:	d013      	beq.n	10f28 <_malloc_r+0x58>
   10f00:	680b      	ldr	r3, [r1, #0]
   10f02:	1b5b      	subs	r3, r3, r5
   10f04:	d40d      	bmi.n	10f22 <_malloc_r+0x52>
   10f06:	2b0b      	cmp	r3, #11
   10f08:	d902      	bls.n	10f10 <_malloc_r+0x40>
   10f0a:	600b      	str	r3, [r1, #0]
   10f0c:	18cc      	adds	r4, r1, r3
   10f0e:	e01e      	b.n	10f4e <_malloc_r+0x7e>
   10f10:	428c      	cmp	r4, r1
   10f12:	d102      	bne.n	10f1a <_malloc_r+0x4a>
   10f14:	6863      	ldr	r3, [r4, #4]
   10f16:	6013      	str	r3, [r2, #0]
   10f18:	e01a      	b.n	10f50 <_malloc_r+0x80>
   10f1a:	684b      	ldr	r3, [r1, #4]
   10f1c:	6063      	str	r3, [r4, #4]
   10f1e:	000c      	movs	r4, r1
   10f20:	e016      	b.n	10f50 <_malloc_r+0x80>
   10f22:	000c      	movs	r4, r1
   10f24:	6849      	ldr	r1, [r1, #4]
   10f26:	e7e9      	b.n	10efc <_malloc_r+0x2c>
   10f28:	4c13      	ldr	r4, [pc, #76]	; (10f78 <_malloc_r+0xa8>)
   10f2a:	6823      	ldr	r3, [r4, #0]
   10f2c:	2b00      	cmp	r3, #0
   10f2e:	d103      	bne.n	10f38 <_malloc_r+0x68>
   10f30:	0030      	movs	r0, r6
   10f32:	f000 fb91 	bl	11658 <_sbrk_r>
   10f36:	6020      	str	r0, [r4, #0]
   10f38:	0029      	movs	r1, r5
   10f3a:	0030      	movs	r0, r6
   10f3c:	f000 fb8c 	bl	11658 <_sbrk_r>
   10f40:	1c43      	adds	r3, r0, #1
   10f42:	d0d1      	beq.n	10ee8 <_malloc_r+0x18>
   10f44:	2303      	movs	r3, #3
   10f46:	1cc4      	adds	r4, r0, #3
   10f48:	439c      	bics	r4, r3
   10f4a:	42a0      	cmp	r0, r4
   10f4c:	d10a      	bne.n	10f64 <_malloc_r+0x94>
   10f4e:	6025      	str	r5, [r4, #0]
   10f50:	0020      	movs	r0, r4
   10f52:	2207      	movs	r2, #7
   10f54:	300b      	adds	r0, #11
   10f56:	1d23      	adds	r3, r4, #4
   10f58:	4390      	bics	r0, r2
   10f5a:	1ac3      	subs	r3, r0, r3
   10f5c:	d009      	beq.n	10f72 <_malloc_r+0xa2>
   10f5e:	425a      	negs	r2, r3
   10f60:	50e2      	str	r2, [r4, r3]
   10f62:	e006      	b.n	10f72 <_malloc_r+0xa2>
   10f64:	1a21      	subs	r1, r4, r0
   10f66:	0030      	movs	r0, r6
   10f68:	f000 fb76 	bl	11658 <_sbrk_r>
   10f6c:	1c43      	adds	r3, r0, #1
   10f6e:	d1ee      	bne.n	10f4e <_malloc_r+0x7e>
   10f70:	e7ba      	b.n	10ee8 <_malloc_r+0x18>
   10f72:	bd70      	pop	{r4, r5, r6, pc}
   10f74:	200045b4 	.word	0x200045b4
   10f78:	200045b0 	.word	0x200045b0

00010f7c <__sfputc_r>:
   10f7c:	6893      	ldr	r3, [r2, #8]
   10f7e:	b510      	push	{r4, lr}
   10f80:	3b01      	subs	r3, #1
   10f82:	6093      	str	r3, [r2, #8]
   10f84:	2b00      	cmp	r3, #0
   10f86:	da05      	bge.n	10f94 <__sfputc_r+0x18>
   10f88:	6994      	ldr	r4, [r2, #24]
   10f8a:	42a3      	cmp	r3, r4
   10f8c:	db08      	blt.n	10fa0 <__sfputc_r+0x24>
   10f8e:	b2cb      	uxtb	r3, r1
   10f90:	2b0a      	cmp	r3, #10
   10f92:	d005      	beq.n	10fa0 <__sfputc_r+0x24>
   10f94:	6813      	ldr	r3, [r2, #0]
   10f96:	1c58      	adds	r0, r3, #1
   10f98:	6010      	str	r0, [r2, #0]
   10f9a:	7019      	strb	r1, [r3, #0]
   10f9c:	b2c8      	uxtb	r0, r1
   10f9e:	e001      	b.n	10fa4 <__sfputc_r+0x28>
   10fa0:	f000 fd54 	bl	11a4c <__swbuf_r>
   10fa4:	bd10      	pop	{r4, pc}

00010fa6 <__sfputs_r>:
   10fa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10fa8:	0006      	movs	r6, r0
   10faa:	000f      	movs	r7, r1
   10fac:	0014      	movs	r4, r2
   10fae:	18d5      	adds	r5, r2, r3
   10fb0:	42ac      	cmp	r4, r5
   10fb2:	d008      	beq.n	10fc6 <__sfputs_r+0x20>
   10fb4:	7821      	ldrb	r1, [r4, #0]
   10fb6:	003a      	movs	r2, r7
   10fb8:	0030      	movs	r0, r6
   10fba:	f7ff ffdf 	bl	10f7c <__sfputc_r>
   10fbe:	3401      	adds	r4, #1
   10fc0:	1c43      	adds	r3, r0, #1
   10fc2:	d1f5      	bne.n	10fb0 <__sfputs_r+0xa>
   10fc4:	e000      	b.n	10fc8 <__sfputs_r+0x22>
   10fc6:	2000      	movs	r0, #0
   10fc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00010fcc <_vfiprintf_r>:
   10fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
   10fce:	b09f      	sub	sp, #124	; 0x7c
   10fd0:	0006      	movs	r6, r0
   10fd2:	000f      	movs	r7, r1
   10fd4:	9202      	str	r2, [sp, #8]
   10fd6:	9305      	str	r3, [sp, #20]
   10fd8:	2800      	cmp	r0, #0
   10fda:	d004      	beq.n	10fe6 <_vfiprintf_r+0x1a>
   10fdc:	6983      	ldr	r3, [r0, #24]
   10fde:	2b00      	cmp	r3, #0
   10fe0:	d101      	bne.n	10fe6 <_vfiprintf_r+0x1a>
   10fe2:	f000 fefd 	bl	11de0 <__sinit>
   10fe6:	4b7f      	ldr	r3, [pc, #508]	; (111e4 <_vfiprintf_r+0x218>)
   10fe8:	429f      	cmp	r7, r3
   10fea:	d101      	bne.n	10ff0 <_vfiprintf_r+0x24>
   10fec:	6877      	ldr	r7, [r6, #4]
   10fee:	e008      	b.n	11002 <_vfiprintf_r+0x36>
   10ff0:	4b7d      	ldr	r3, [pc, #500]	; (111e8 <_vfiprintf_r+0x21c>)
   10ff2:	429f      	cmp	r7, r3
   10ff4:	d101      	bne.n	10ffa <_vfiprintf_r+0x2e>
   10ff6:	68b7      	ldr	r7, [r6, #8]
   10ff8:	e003      	b.n	11002 <_vfiprintf_r+0x36>
   10ffa:	4b7c      	ldr	r3, [pc, #496]	; (111ec <_vfiprintf_r+0x220>)
   10ffc:	429f      	cmp	r7, r3
   10ffe:	d100      	bne.n	11002 <_vfiprintf_r+0x36>
   11000:	68f7      	ldr	r7, [r6, #12]
   11002:	89bb      	ldrh	r3, [r7, #12]
   11004:	071b      	lsls	r3, r3, #28
   11006:	d50a      	bpl.n	1101e <_vfiprintf_r+0x52>
   11008:	693b      	ldr	r3, [r7, #16]
   1100a:	2b00      	cmp	r3, #0
   1100c:	d007      	beq.n	1101e <_vfiprintf_r+0x52>
   1100e:	2300      	movs	r3, #0
   11010:	ad06      	add	r5, sp, #24
   11012:	616b      	str	r3, [r5, #20]
   11014:	3320      	adds	r3, #32
   11016:	766b      	strb	r3, [r5, #25]
   11018:	3310      	adds	r3, #16
   1101a:	76ab      	strb	r3, [r5, #26]
   1101c:	e03d      	b.n	1109a <_vfiprintf_r+0xce>
   1101e:	0039      	movs	r1, r7
   11020:	0030      	movs	r0, r6
   11022:	f000 fd6b 	bl	11afc <__swsetup_r>
   11026:	2800      	cmp	r0, #0
   11028:	d0f1      	beq.n	1100e <_vfiprintf_r+0x42>
   1102a:	2001      	movs	r0, #1
   1102c:	4240      	negs	r0, r0
   1102e:	e0d6      	b.n	111de <_vfiprintf_r+0x212>
   11030:	9a05      	ldr	r2, [sp, #20]
   11032:	1d11      	adds	r1, r2, #4
   11034:	6812      	ldr	r2, [r2, #0]
   11036:	9105      	str	r1, [sp, #20]
   11038:	2a00      	cmp	r2, #0
   1103a:	da00      	bge.n	1103e <_vfiprintf_r+0x72>
   1103c:	e07f      	b.n	1113e <_vfiprintf_r+0x172>
   1103e:	9209      	str	r2, [sp, #36]	; 0x24
   11040:	3401      	adds	r4, #1
   11042:	7823      	ldrb	r3, [r4, #0]
   11044:	2b2e      	cmp	r3, #46	; 0x2e
   11046:	d100      	bne.n	1104a <_vfiprintf_r+0x7e>
   11048:	e08d      	b.n	11166 <_vfiprintf_r+0x19a>
   1104a:	7821      	ldrb	r1, [r4, #0]
   1104c:	2203      	movs	r2, #3
   1104e:	4868      	ldr	r0, [pc, #416]	; (111f0 <_vfiprintf_r+0x224>)
   11050:	f000 ffbe 	bl	11fd0 <memchr>
   11054:	2800      	cmp	r0, #0
   11056:	d007      	beq.n	11068 <_vfiprintf_r+0x9c>
   11058:	4b65      	ldr	r3, [pc, #404]	; (111f0 <_vfiprintf_r+0x224>)
   1105a:	682a      	ldr	r2, [r5, #0]
   1105c:	1ac0      	subs	r0, r0, r3
   1105e:	2340      	movs	r3, #64	; 0x40
   11060:	4083      	lsls	r3, r0
   11062:	4313      	orrs	r3, r2
   11064:	602b      	str	r3, [r5, #0]
   11066:	3401      	adds	r4, #1
   11068:	7821      	ldrb	r1, [r4, #0]
   1106a:	1c63      	adds	r3, r4, #1
   1106c:	2206      	movs	r2, #6
   1106e:	4861      	ldr	r0, [pc, #388]	; (111f4 <_vfiprintf_r+0x228>)
   11070:	9302      	str	r3, [sp, #8]
   11072:	7629      	strb	r1, [r5, #24]
   11074:	f000 ffac 	bl	11fd0 <memchr>
   11078:	2800      	cmp	r0, #0
   1107a:	d100      	bne.n	1107e <_vfiprintf_r+0xb2>
   1107c:	e09d      	b.n	111ba <_vfiprintf_r+0x1ee>
   1107e:	4b5e      	ldr	r3, [pc, #376]	; (111f8 <_vfiprintf_r+0x22c>)
   11080:	2b00      	cmp	r3, #0
   11082:	d000      	beq.n	11086 <_vfiprintf_r+0xba>
   11084:	e090      	b.n	111a8 <_vfiprintf_r+0x1dc>
   11086:	2207      	movs	r2, #7
   11088:	9b05      	ldr	r3, [sp, #20]
   1108a:	3307      	adds	r3, #7
   1108c:	4393      	bics	r3, r2
   1108e:	3308      	adds	r3, #8
   11090:	9305      	str	r3, [sp, #20]
   11092:	696b      	ldr	r3, [r5, #20]
   11094:	9a03      	ldr	r2, [sp, #12]
   11096:	189b      	adds	r3, r3, r2
   11098:	616b      	str	r3, [r5, #20]
   1109a:	9c02      	ldr	r4, [sp, #8]
   1109c:	7823      	ldrb	r3, [r4, #0]
   1109e:	2b00      	cmp	r3, #0
   110a0:	d104      	bne.n	110ac <_vfiprintf_r+0xe0>
   110a2:	9b02      	ldr	r3, [sp, #8]
   110a4:	1ae3      	subs	r3, r4, r3
   110a6:	9304      	str	r3, [sp, #16]
   110a8:	d012      	beq.n	110d0 <_vfiprintf_r+0x104>
   110aa:	e003      	b.n	110b4 <_vfiprintf_r+0xe8>
   110ac:	2b25      	cmp	r3, #37	; 0x25
   110ae:	d0f8      	beq.n	110a2 <_vfiprintf_r+0xd6>
   110b0:	3401      	adds	r4, #1
   110b2:	e7f3      	b.n	1109c <_vfiprintf_r+0xd0>
   110b4:	9b04      	ldr	r3, [sp, #16]
   110b6:	9a02      	ldr	r2, [sp, #8]
   110b8:	0039      	movs	r1, r7
   110ba:	0030      	movs	r0, r6
   110bc:	f7ff ff73 	bl	10fa6 <__sfputs_r>
   110c0:	1c43      	adds	r3, r0, #1
   110c2:	d100      	bne.n	110c6 <_vfiprintf_r+0xfa>
   110c4:	e086      	b.n	111d4 <_vfiprintf_r+0x208>
   110c6:	696a      	ldr	r2, [r5, #20]
   110c8:	9b04      	ldr	r3, [sp, #16]
   110ca:	4694      	mov	ip, r2
   110cc:	4463      	add	r3, ip
   110ce:	616b      	str	r3, [r5, #20]
   110d0:	7823      	ldrb	r3, [r4, #0]
   110d2:	2b00      	cmp	r3, #0
   110d4:	d07e      	beq.n	111d4 <_vfiprintf_r+0x208>
   110d6:	2201      	movs	r2, #1
   110d8:	2300      	movs	r3, #0
   110da:	4252      	negs	r2, r2
   110dc:	606a      	str	r2, [r5, #4]
   110de:	a902      	add	r1, sp, #8
   110e0:	3254      	adds	r2, #84	; 0x54
   110e2:	1852      	adds	r2, r2, r1
   110e4:	3401      	adds	r4, #1
   110e6:	602b      	str	r3, [r5, #0]
   110e8:	60eb      	str	r3, [r5, #12]
   110ea:	60ab      	str	r3, [r5, #8]
   110ec:	7013      	strb	r3, [r2, #0]
   110ee:	65ab      	str	r3, [r5, #88]	; 0x58
   110f0:	7821      	ldrb	r1, [r4, #0]
   110f2:	2205      	movs	r2, #5
   110f4:	4841      	ldr	r0, [pc, #260]	; (111fc <_vfiprintf_r+0x230>)
   110f6:	f000 ff6b 	bl	11fd0 <memchr>
   110fa:	2800      	cmp	r0, #0
   110fc:	d008      	beq.n	11110 <_vfiprintf_r+0x144>
   110fe:	4b3f      	ldr	r3, [pc, #252]	; (111fc <_vfiprintf_r+0x230>)
   11100:	682a      	ldr	r2, [r5, #0]
   11102:	1ac0      	subs	r0, r0, r3
   11104:	2301      	movs	r3, #1
   11106:	4083      	lsls	r3, r0
   11108:	4313      	orrs	r3, r2
   1110a:	602b      	str	r3, [r5, #0]
   1110c:	3401      	adds	r4, #1
   1110e:	e7ef      	b.n	110f0 <_vfiprintf_r+0x124>
   11110:	682b      	ldr	r3, [r5, #0]
   11112:	06da      	lsls	r2, r3, #27
   11114:	d504      	bpl.n	11120 <_vfiprintf_r+0x154>
   11116:	2253      	movs	r2, #83	; 0x53
   11118:	2120      	movs	r1, #32
   1111a:	a802      	add	r0, sp, #8
   1111c:	1812      	adds	r2, r2, r0
   1111e:	7011      	strb	r1, [r2, #0]
   11120:	071a      	lsls	r2, r3, #28
   11122:	d504      	bpl.n	1112e <_vfiprintf_r+0x162>
   11124:	2253      	movs	r2, #83	; 0x53
   11126:	212b      	movs	r1, #43	; 0x2b
   11128:	a802      	add	r0, sp, #8
   1112a:	1812      	adds	r2, r2, r0
   1112c:	7011      	strb	r1, [r2, #0]
   1112e:	7822      	ldrb	r2, [r4, #0]
   11130:	2a2a      	cmp	r2, #42	; 0x2a
   11132:	d100      	bne.n	11136 <_vfiprintf_r+0x16a>
   11134:	e77c      	b.n	11030 <_vfiprintf_r+0x64>
   11136:	9b09      	ldr	r3, [sp, #36]	; 0x24
   11138:	2000      	movs	r0, #0
   1113a:	210a      	movs	r1, #10
   1113c:	e005      	b.n	1114a <_vfiprintf_r+0x17e>
   1113e:	4252      	negs	r2, r2
   11140:	60ea      	str	r2, [r5, #12]
   11142:	2202      	movs	r2, #2
   11144:	4313      	orrs	r3, r2
   11146:	602b      	str	r3, [r5, #0]
   11148:	e77a      	b.n	11040 <_vfiprintf_r+0x74>
   1114a:	7822      	ldrb	r2, [r4, #0]
   1114c:	3a30      	subs	r2, #48	; 0x30
   1114e:	2a09      	cmp	r2, #9
   11150:	d804      	bhi.n	1115c <_vfiprintf_r+0x190>
   11152:	434b      	muls	r3, r1
   11154:	3401      	adds	r4, #1
   11156:	189b      	adds	r3, r3, r2
   11158:	2001      	movs	r0, #1
   1115a:	e7f6      	b.n	1114a <_vfiprintf_r+0x17e>
   1115c:	2800      	cmp	r0, #0
   1115e:	d100      	bne.n	11162 <_vfiprintf_r+0x196>
   11160:	e76f      	b.n	11042 <_vfiprintf_r+0x76>
   11162:	9309      	str	r3, [sp, #36]	; 0x24
   11164:	e76d      	b.n	11042 <_vfiprintf_r+0x76>
   11166:	7863      	ldrb	r3, [r4, #1]
   11168:	2b2a      	cmp	r3, #42	; 0x2a
   1116a:	d10a      	bne.n	11182 <_vfiprintf_r+0x1b6>
   1116c:	9b05      	ldr	r3, [sp, #20]
   1116e:	3402      	adds	r4, #2
   11170:	1d1a      	adds	r2, r3, #4
   11172:	681b      	ldr	r3, [r3, #0]
   11174:	9205      	str	r2, [sp, #20]
   11176:	2b00      	cmp	r3, #0
   11178:	da01      	bge.n	1117e <_vfiprintf_r+0x1b2>
   1117a:	2301      	movs	r3, #1
   1117c:	425b      	negs	r3, r3
   1117e:	9307      	str	r3, [sp, #28]
   11180:	e763      	b.n	1104a <_vfiprintf_r+0x7e>
   11182:	2300      	movs	r3, #0
   11184:	200a      	movs	r0, #10
   11186:	001a      	movs	r2, r3
   11188:	3401      	adds	r4, #1
   1118a:	606b      	str	r3, [r5, #4]
   1118c:	7821      	ldrb	r1, [r4, #0]
   1118e:	3930      	subs	r1, #48	; 0x30
   11190:	2909      	cmp	r1, #9
   11192:	d804      	bhi.n	1119e <_vfiprintf_r+0x1d2>
   11194:	4342      	muls	r2, r0
   11196:	3401      	adds	r4, #1
   11198:	1852      	adds	r2, r2, r1
   1119a:	2301      	movs	r3, #1
   1119c:	e7f6      	b.n	1118c <_vfiprintf_r+0x1c0>
   1119e:	2b00      	cmp	r3, #0
   111a0:	d100      	bne.n	111a4 <_vfiprintf_r+0x1d8>
   111a2:	e752      	b.n	1104a <_vfiprintf_r+0x7e>
   111a4:	9207      	str	r2, [sp, #28]
   111a6:	e750      	b.n	1104a <_vfiprintf_r+0x7e>
   111a8:	ab05      	add	r3, sp, #20
   111aa:	9300      	str	r3, [sp, #0]
   111ac:	003a      	movs	r2, r7
   111ae:	4b14      	ldr	r3, [pc, #80]	; (11200 <_vfiprintf_r+0x234>)
   111b0:	0029      	movs	r1, r5
   111b2:	0030      	movs	r0, r6
   111b4:	e000      	b.n	111b8 <_vfiprintf_r+0x1ec>
   111b6:	bf00      	nop
   111b8:	e007      	b.n	111ca <_vfiprintf_r+0x1fe>
   111ba:	ab05      	add	r3, sp, #20
   111bc:	9300      	str	r3, [sp, #0]
   111be:	003a      	movs	r2, r7
   111c0:	4b0f      	ldr	r3, [pc, #60]	; (11200 <_vfiprintf_r+0x234>)
   111c2:	0029      	movs	r1, r5
   111c4:	0030      	movs	r0, r6
   111c6:	f000 f88b 	bl	112e0 <_printf_i>
   111ca:	9003      	str	r0, [sp, #12]
   111cc:	9b03      	ldr	r3, [sp, #12]
   111ce:	3301      	adds	r3, #1
   111d0:	d000      	beq.n	111d4 <_vfiprintf_r+0x208>
   111d2:	e75e      	b.n	11092 <_vfiprintf_r+0xc6>
   111d4:	89bb      	ldrh	r3, [r7, #12]
   111d6:	065b      	lsls	r3, r3, #25
   111d8:	d500      	bpl.n	111dc <_vfiprintf_r+0x210>
   111da:	e726      	b.n	1102a <_vfiprintf_r+0x5e>
   111dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
   111de:	b01f      	add	sp, #124	; 0x7c
   111e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   111e2:	46c0      	nop			; (mov r8, r8)
   111e4:	000142b8 	.word	0x000142b8
   111e8:	000142d8 	.word	0x000142d8
   111ec:	000142f8 	.word	0x000142f8
   111f0:	0001418a 	.word	0x0001418a
   111f4:	0001418e 	.word	0x0001418e
   111f8:	00000000 	.word	0x00000000
   111fc:	00014184 	.word	0x00014184
   11200:	00010fa7 	.word	0x00010fa7

00011204 <_printf_common>:
   11204:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11206:	0017      	movs	r7, r2
   11208:	9301      	str	r3, [sp, #4]
   1120a:	688a      	ldr	r2, [r1, #8]
   1120c:	690b      	ldr	r3, [r1, #16]
   1120e:	9000      	str	r0, [sp, #0]
   11210:	000c      	movs	r4, r1
   11212:	4293      	cmp	r3, r2
   11214:	da00      	bge.n	11218 <_printf_common+0x14>
   11216:	0013      	movs	r3, r2
   11218:	0022      	movs	r2, r4
   1121a:	603b      	str	r3, [r7, #0]
   1121c:	3243      	adds	r2, #67	; 0x43
   1121e:	7812      	ldrb	r2, [r2, #0]
   11220:	2a00      	cmp	r2, #0
   11222:	d001      	beq.n	11228 <_printf_common+0x24>
   11224:	3301      	adds	r3, #1
   11226:	603b      	str	r3, [r7, #0]
   11228:	6823      	ldr	r3, [r4, #0]
   1122a:	069b      	lsls	r3, r3, #26
   1122c:	d502      	bpl.n	11234 <_printf_common+0x30>
   1122e:	683b      	ldr	r3, [r7, #0]
   11230:	3302      	adds	r3, #2
   11232:	603b      	str	r3, [r7, #0]
   11234:	2506      	movs	r5, #6
   11236:	6823      	ldr	r3, [r4, #0]
   11238:	401d      	ands	r5, r3
   1123a:	d01e      	beq.n	1127a <_printf_common+0x76>
   1123c:	0023      	movs	r3, r4
   1123e:	3343      	adds	r3, #67	; 0x43
   11240:	781b      	ldrb	r3, [r3, #0]
   11242:	1e5a      	subs	r2, r3, #1
   11244:	4193      	sbcs	r3, r2
   11246:	6822      	ldr	r2, [r4, #0]
   11248:	0692      	lsls	r2, r2, #26
   1124a:	d51c      	bpl.n	11286 <_printf_common+0x82>
   1124c:	2030      	movs	r0, #48	; 0x30
   1124e:	18e1      	adds	r1, r4, r3
   11250:	3143      	adds	r1, #67	; 0x43
   11252:	7008      	strb	r0, [r1, #0]
   11254:	0021      	movs	r1, r4
   11256:	1c5a      	adds	r2, r3, #1
   11258:	3145      	adds	r1, #69	; 0x45
   1125a:	7809      	ldrb	r1, [r1, #0]
   1125c:	18a2      	adds	r2, r4, r2
   1125e:	3243      	adds	r2, #67	; 0x43
   11260:	3302      	adds	r3, #2
   11262:	7011      	strb	r1, [r2, #0]
   11264:	e00f      	b.n	11286 <_printf_common+0x82>
   11266:	0022      	movs	r2, r4
   11268:	2301      	movs	r3, #1
   1126a:	3219      	adds	r2, #25
   1126c:	9901      	ldr	r1, [sp, #4]
   1126e:	9800      	ldr	r0, [sp, #0]
   11270:	9e08      	ldr	r6, [sp, #32]
   11272:	47b0      	blx	r6
   11274:	1c43      	adds	r3, r0, #1
   11276:	d00e      	beq.n	11296 <_printf_common+0x92>
   11278:	3501      	adds	r5, #1
   1127a:	68e3      	ldr	r3, [r4, #12]
   1127c:	683a      	ldr	r2, [r7, #0]
   1127e:	1a9b      	subs	r3, r3, r2
   11280:	429d      	cmp	r5, r3
   11282:	dbf0      	blt.n	11266 <_printf_common+0x62>
   11284:	e7da      	b.n	1123c <_printf_common+0x38>
   11286:	0022      	movs	r2, r4
   11288:	9901      	ldr	r1, [sp, #4]
   1128a:	3243      	adds	r2, #67	; 0x43
   1128c:	9800      	ldr	r0, [sp, #0]
   1128e:	9d08      	ldr	r5, [sp, #32]
   11290:	47a8      	blx	r5
   11292:	1c43      	adds	r3, r0, #1
   11294:	d102      	bne.n	1129c <_printf_common+0x98>
   11296:	2001      	movs	r0, #1
   11298:	4240      	negs	r0, r0
   1129a:	e020      	b.n	112de <_printf_common+0xda>
   1129c:	2306      	movs	r3, #6
   1129e:	6820      	ldr	r0, [r4, #0]
   112a0:	68e1      	ldr	r1, [r4, #12]
   112a2:	683a      	ldr	r2, [r7, #0]
   112a4:	4003      	ands	r3, r0
   112a6:	2500      	movs	r5, #0
   112a8:	2b04      	cmp	r3, #4
   112aa:	d103      	bne.n	112b4 <_printf_common+0xb0>
   112ac:	1a8d      	subs	r5, r1, r2
   112ae:	43eb      	mvns	r3, r5
   112b0:	17db      	asrs	r3, r3, #31
   112b2:	401d      	ands	r5, r3
   112b4:	68a3      	ldr	r3, [r4, #8]
   112b6:	6922      	ldr	r2, [r4, #16]
   112b8:	4293      	cmp	r3, r2
   112ba:	dd01      	ble.n	112c0 <_printf_common+0xbc>
   112bc:	1a9b      	subs	r3, r3, r2
   112be:	18ed      	adds	r5, r5, r3
   112c0:	2700      	movs	r7, #0
   112c2:	42bd      	cmp	r5, r7
   112c4:	d00a      	beq.n	112dc <_printf_common+0xd8>
   112c6:	0022      	movs	r2, r4
   112c8:	2301      	movs	r3, #1
   112ca:	321a      	adds	r2, #26
   112cc:	9901      	ldr	r1, [sp, #4]
   112ce:	9800      	ldr	r0, [sp, #0]
   112d0:	9e08      	ldr	r6, [sp, #32]
   112d2:	47b0      	blx	r6
   112d4:	1c43      	adds	r3, r0, #1
   112d6:	d0de      	beq.n	11296 <_printf_common+0x92>
   112d8:	3701      	adds	r7, #1
   112da:	e7f2      	b.n	112c2 <_printf_common+0xbe>
   112dc:	2000      	movs	r0, #0
   112de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

000112e0 <_printf_i>:
   112e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   112e2:	b08b      	sub	sp, #44	; 0x2c
   112e4:	9206      	str	r2, [sp, #24]
   112e6:	000a      	movs	r2, r1
   112e8:	3243      	adds	r2, #67	; 0x43
   112ea:	9307      	str	r3, [sp, #28]
   112ec:	9005      	str	r0, [sp, #20]
   112ee:	9204      	str	r2, [sp, #16]
   112f0:	7e0a      	ldrb	r2, [r1, #24]
   112f2:	000c      	movs	r4, r1
   112f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
   112f6:	2a6e      	cmp	r2, #110	; 0x6e
   112f8:	d100      	bne.n	112fc <_printf_i+0x1c>
   112fa:	e0ab      	b.n	11454 <_printf_i+0x174>
   112fc:	d811      	bhi.n	11322 <_printf_i+0x42>
   112fe:	2a63      	cmp	r2, #99	; 0x63
   11300:	d022      	beq.n	11348 <_printf_i+0x68>
   11302:	d809      	bhi.n	11318 <_printf_i+0x38>
   11304:	2a00      	cmp	r2, #0
   11306:	d100      	bne.n	1130a <_printf_i+0x2a>
   11308:	e0b5      	b.n	11476 <_printf_i+0x196>
   1130a:	2a58      	cmp	r2, #88	; 0x58
   1130c:	d000      	beq.n	11310 <_printf_i+0x30>
   1130e:	e0c5      	b.n	1149c <_printf_i+0x1bc>
   11310:	3145      	adds	r1, #69	; 0x45
   11312:	700a      	strb	r2, [r1, #0]
   11314:	4a81      	ldr	r2, [pc, #516]	; (1151c <_printf_i+0x23c>)
   11316:	e04f      	b.n	113b8 <_printf_i+0xd8>
   11318:	2a64      	cmp	r2, #100	; 0x64
   1131a:	d01d      	beq.n	11358 <_printf_i+0x78>
   1131c:	2a69      	cmp	r2, #105	; 0x69
   1131e:	d01b      	beq.n	11358 <_printf_i+0x78>
   11320:	e0bc      	b.n	1149c <_printf_i+0x1bc>
   11322:	2a73      	cmp	r2, #115	; 0x73
   11324:	d100      	bne.n	11328 <_printf_i+0x48>
   11326:	e0aa      	b.n	1147e <_printf_i+0x19e>
   11328:	d809      	bhi.n	1133e <_printf_i+0x5e>
   1132a:	2a6f      	cmp	r2, #111	; 0x6f
   1132c:	d029      	beq.n	11382 <_printf_i+0xa2>
   1132e:	2a70      	cmp	r2, #112	; 0x70
   11330:	d000      	beq.n	11334 <_printf_i+0x54>
   11332:	e0b3      	b.n	1149c <_printf_i+0x1bc>
   11334:	2220      	movs	r2, #32
   11336:	6809      	ldr	r1, [r1, #0]
   11338:	430a      	orrs	r2, r1
   1133a:	6022      	str	r2, [r4, #0]
   1133c:	e037      	b.n	113ae <_printf_i+0xce>
   1133e:	2a75      	cmp	r2, #117	; 0x75
   11340:	d01f      	beq.n	11382 <_printf_i+0xa2>
   11342:	2a78      	cmp	r2, #120	; 0x78
   11344:	d033      	beq.n	113ae <_printf_i+0xce>
   11346:	e0a9      	b.n	1149c <_printf_i+0x1bc>
   11348:	000e      	movs	r6, r1
   1134a:	681a      	ldr	r2, [r3, #0]
   1134c:	3642      	adds	r6, #66	; 0x42
   1134e:	1d11      	adds	r1, r2, #4
   11350:	6019      	str	r1, [r3, #0]
   11352:	6813      	ldr	r3, [r2, #0]
   11354:	7033      	strb	r3, [r6, #0]
   11356:	e0a4      	b.n	114a2 <_printf_i+0x1c2>
   11358:	6821      	ldr	r1, [r4, #0]
   1135a:	681a      	ldr	r2, [r3, #0]
   1135c:	0608      	lsls	r0, r1, #24
   1135e:	d406      	bmi.n	1136e <_printf_i+0x8e>
   11360:	0649      	lsls	r1, r1, #25
   11362:	d504      	bpl.n	1136e <_printf_i+0x8e>
   11364:	1d11      	adds	r1, r2, #4
   11366:	6019      	str	r1, [r3, #0]
   11368:	2300      	movs	r3, #0
   1136a:	5ed5      	ldrsh	r5, [r2, r3]
   1136c:	e002      	b.n	11374 <_printf_i+0x94>
   1136e:	1d11      	adds	r1, r2, #4
   11370:	6019      	str	r1, [r3, #0]
   11372:	6815      	ldr	r5, [r2, #0]
   11374:	2d00      	cmp	r5, #0
   11376:	da3b      	bge.n	113f0 <_printf_i+0x110>
   11378:	232d      	movs	r3, #45	; 0x2d
   1137a:	9a04      	ldr	r2, [sp, #16]
   1137c:	426d      	negs	r5, r5
   1137e:	7013      	strb	r3, [r2, #0]
   11380:	e036      	b.n	113f0 <_printf_i+0x110>
   11382:	6821      	ldr	r1, [r4, #0]
   11384:	681a      	ldr	r2, [r3, #0]
   11386:	0608      	lsls	r0, r1, #24
   11388:	d406      	bmi.n	11398 <_printf_i+0xb8>
   1138a:	0649      	lsls	r1, r1, #25
   1138c:	d504      	bpl.n	11398 <_printf_i+0xb8>
   1138e:	6815      	ldr	r5, [r2, #0]
   11390:	1d11      	adds	r1, r2, #4
   11392:	6019      	str	r1, [r3, #0]
   11394:	b2ad      	uxth	r5, r5
   11396:	e002      	b.n	1139e <_printf_i+0xbe>
   11398:	1d11      	adds	r1, r2, #4
   1139a:	6019      	str	r1, [r3, #0]
   1139c:	6815      	ldr	r5, [r2, #0]
   1139e:	4b5f      	ldr	r3, [pc, #380]	; (1151c <_printf_i+0x23c>)
   113a0:	7e22      	ldrb	r2, [r4, #24]
   113a2:	9303      	str	r3, [sp, #12]
   113a4:	2708      	movs	r7, #8
   113a6:	2a6f      	cmp	r2, #111	; 0x6f
   113a8:	d01d      	beq.n	113e6 <_printf_i+0x106>
   113aa:	270a      	movs	r7, #10
   113ac:	e01b      	b.n	113e6 <_printf_i+0x106>
   113ae:	0022      	movs	r2, r4
   113b0:	2178      	movs	r1, #120	; 0x78
   113b2:	3245      	adds	r2, #69	; 0x45
   113b4:	7011      	strb	r1, [r2, #0]
   113b6:	4a5a      	ldr	r2, [pc, #360]	; (11520 <_printf_i+0x240>)
   113b8:	6819      	ldr	r1, [r3, #0]
   113ba:	9203      	str	r2, [sp, #12]
   113bc:	1d08      	adds	r0, r1, #4
   113be:	6822      	ldr	r2, [r4, #0]
   113c0:	6018      	str	r0, [r3, #0]
   113c2:	680d      	ldr	r5, [r1, #0]
   113c4:	0610      	lsls	r0, r2, #24
   113c6:	d402      	bmi.n	113ce <_printf_i+0xee>
   113c8:	0650      	lsls	r0, r2, #25
   113ca:	d500      	bpl.n	113ce <_printf_i+0xee>
   113cc:	b2ad      	uxth	r5, r5
   113ce:	07d3      	lsls	r3, r2, #31
   113d0:	d502      	bpl.n	113d8 <_printf_i+0xf8>
   113d2:	2320      	movs	r3, #32
   113d4:	431a      	orrs	r2, r3
   113d6:	6022      	str	r2, [r4, #0]
   113d8:	2710      	movs	r7, #16
   113da:	2d00      	cmp	r5, #0
   113dc:	d103      	bne.n	113e6 <_printf_i+0x106>
   113de:	2320      	movs	r3, #32
   113e0:	6822      	ldr	r2, [r4, #0]
   113e2:	439a      	bics	r2, r3
   113e4:	6022      	str	r2, [r4, #0]
   113e6:	0023      	movs	r3, r4
   113e8:	2200      	movs	r2, #0
   113ea:	3343      	adds	r3, #67	; 0x43
   113ec:	701a      	strb	r2, [r3, #0]
   113ee:	e002      	b.n	113f6 <_printf_i+0x116>
   113f0:	270a      	movs	r7, #10
   113f2:	4b4a      	ldr	r3, [pc, #296]	; (1151c <_printf_i+0x23c>)
   113f4:	9303      	str	r3, [sp, #12]
   113f6:	6863      	ldr	r3, [r4, #4]
   113f8:	60a3      	str	r3, [r4, #8]
   113fa:	2b00      	cmp	r3, #0
   113fc:	db09      	blt.n	11412 <_printf_i+0x132>
   113fe:	2204      	movs	r2, #4
   11400:	6821      	ldr	r1, [r4, #0]
   11402:	4391      	bics	r1, r2
   11404:	6021      	str	r1, [r4, #0]
   11406:	2d00      	cmp	r5, #0
   11408:	d105      	bne.n	11416 <_printf_i+0x136>
   1140a:	9e04      	ldr	r6, [sp, #16]
   1140c:	2b00      	cmp	r3, #0
   1140e:	d011      	beq.n	11434 <_printf_i+0x154>
   11410:	e07b      	b.n	1150a <_printf_i+0x22a>
   11412:	2d00      	cmp	r5, #0
   11414:	d079      	beq.n	1150a <_printf_i+0x22a>
   11416:	9e04      	ldr	r6, [sp, #16]
   11418:	0028      	movs	r0, r5
   1141a:	0039      	movs	r1, r7
   1141c:	f7ff fa6a 	bl	108f4 <__aeabi_uidivmod>
   11420:	9b03      	ldr	r3, [sp, #12]
   11422:	3e01      	subs	r6, #1
   11424:	5c5b      	ldrb	r3, [r3, r1]
   11426:	0028      	movs	r0, r5
   11428:	7033      	strb	r3, [r6, #0]
   1142a:	0039      	movs	r1, r7
   1142c:	f7ff f9dc 	bl	107e8 <__aeabi_uidiv>
   11430:	1e05      	subs	r5, r0, #0
   11432:	d1f1      	bne.n	11418 <_printf_i+0x138>
   11434:	2f08      	cmp	r7, #8
   11436:	d109      	bne.n	1144c <_printf_i+0x16c>
   11438:	6823      	ldr	r3, [r4, #0]
   1143a:	07db      	lsls	r3, r3, #31
   1143c:	d506      	bpl.n	1144c <_printf_i+0x16c>
   1143e:	6863      	ldr	r3, [r4, #4]
   11440:	6922      	ldr	r2, [r4, #16]
   11442:	4293      	cmp	r3, r2
   11444:	dc02      	bgt.n	1144c <_printf_i+0x16c>
   11446:	2330      	movs	r3, #48	; 0x30
   11448:	3e01      	subs	r6, #1
   1144a:	7033      	strb	r3, [r6, #0]
   1144c:	9b04      	ldr	r3, [sp, #16]
   1144e:	1b9b      	subs	r3, r3, r6
   11450:	6123      	str	r3, [r4, #16]
   11452:	e02b      	b.n	114ac <_printf_i+0x1cc>
   11454:	6809      	ldr	r1, [r1, #0]
   11456:	681a      	ldr	r2, [r3, #0]
   11458:	0608      	lsls	r0, r1, #24
   1145a:	d407      	bmi.n	1146c <_printf_i+0x18c>
   1145c:	0649      	lsls	r1, r1, #25
   1145e:	d505      	bpl.n	1146c <_printf_i+0x18c>
   11460:	1d11      	adds	r1, r2, #4
   11462:	6019      	str	r1, [r3, #0]
   11464:	6813      	ldr	r3, [r2, #0]
   11466:	8aa2      	ldrh	r2, [r4, #20]
   11468:	801a      	strh	r2, [r3, #0]
   1146a:	e004      	b.n	11476 <_printf_i+0x196>
   1146c:	1d11      	adds	r1, r2, #4
   1146e:	6019      	str	r1, [r3, #0]
   11470:	6813      	ldr	r3, [r2, #0]
   11472:	6962      	ldr	r2, [r4, #20]
   11474:	601a      	str	r2, [r3, #0]
   11476:	2300      	movs	r3, #0
   11478:	9e04      	ldr	r6, [sp, #16]
   1147a:	6123      	str	r3, [r4, #16]
   1147c:	e016      	b.n	114ac <_printf_i+0x1cc>
   1147e:	681a      	ldr	r2, [r3, #0]
   11480:	1d11      	adds	r1, r2, #4
   11482:	6019      	str	r1, [r3, #0]
   11484:	6816      	ldr	r6, [r2, #0]
   11486:	2100      	movs	r1, #0
   11488:	6862      	ldr	r2, [r4, #4]
   1148a:	0030      	movs	r0, r6
   1148c:	f000 fda0 	bl	11fd0 <memchr>
   11490:	2800      	cmp	r0, #0
   11492:	d001      	beq.n	11498 <_printf_i+0x1b8>
   11494:	1b80      	subs	r0, r0, r6
   11496:	6060      	str	r0, [r4, #4]
   11498:	6863      	ldr	r3, [r4, #4]
   1149a:	e003      	b.n	114a4 <_printf_i+0x1c4>
   1149c:	0026      	movs	r6, r4
   1149e:	3642      	adds	r6, #66	; 0x42
   114a0:	7032      	strb	r2, [r6, #0]
   114a2:	2301      	movs	r3, #1
   114a4:	6123      	str	r3, [r4, #16]
   114a6:	2300      	movs	r3, #0
   114a8:	9a04      	ldr	r2, [sp, #16]
   114aa:	7013      	strb	r3, [r2, #0]
   114ac:	9b07      	ldr	r3, [sp, #28]
   114ae:	aa09      	add	r2, sp, #36	; 0x24
   114b0:	9300      	str	r3, [sp, #0]
   114b2:	0021      	movs	r1, r4
   114b4:	9b06      	ldr	r3, [sp, #24]
   114b6:	9805      	ldr	r0, [sp, #20]
   114b8:	f7ff fea4 	bl	11204 <_printf_common>
   114bc:	1c43      	adds	r3, r0, #1
   114be:	d102      	bne.n	114c6 <_printf_i+0x1e6>
   114c0:	2001      	movs	r0, #1
   114c2:	4240      	negs	r0, r0
   114c4:	e027      	b.n	11516 <_printf_i+0x236>
   114c6:	6923      	ldr	r3, [r4, #16]
   114c8:	0032      	movs	r2, r6
   114ca:	9906      	ldr	r1, [sp, #24]
   114cc:	9805      	ldr	r0, [sp, #20]
   114ce:	9d07      	ldr	r5, [sp, #28]
   114d0:	47a8      	blx	r5
   114d2:	1c43      	adds	r3, r0, #1
   114d4:	d0f4      	beq.n	114c0 <_printf_i+0x1e0>
   114d6:	6823      	ldr	r3, [r4, #0]
   114d8:	2500      	movs	r5, #0
   114da:	079b      	lsls	r3, r3, #30
   114dc:	d40f      	bmi.n	114fe <_printf_i+0x21e>
   114de:	9b09      	ldr	r3, [sp, #36]	; 0x24
   114e0:	68e0      	ldr	r0, [r4, #12]
   114e2:	4298      	cmp	r0, r3
   114e4:	da17      	bge.n	11516 <_printf_i+0x236>
   114e6:	0018      	movs	r0, r3
   114e8:	e015      	b.n	11516 <_printf_i+0x236>
   114ea:	0022      	movs	r2, r4
   114ec:	2301      	movs	r3, #1
   114ee:	3219      	adds	r2, #25
   114f0:	9906      	ldr	r1, [sp, #24]
   114f2:	9805      	ldr	r0, [sp, #20]
   114f4:	9e07      	ldr	r6, [sp, #28]
   114f6:	47b0      	blx	r6
   114f8:	1c43      	adds	r3, r0, #1
   114fa:	d0e1      	beq.n	114c0 <_printf_i+0x1e0>
   114fc:	3501      	adds	r5, #1
   114fe:	68e3      	ldr	r3, [r4, #12]
   11500:	9a09      	ldr	r2, [sp, #36]	; 0x24
   11502:	1a9b      	subs	r3, r3, r2
   11504:	429d      	cmp	r5, r3
   11506:	dbf0      	blt.n	114ea <_printf_i+0x20a>
   11508:	e7e9      	b.n	114de <_printf_i+0x1fe>
   1150a:	0026      	movs	r6, r4
   1150c:	9b03      	ldr	r3, [sp, #12]
   1150e:	3642      	adds	r6, #66	; 0x42
   11510:	781b      	ldrb	r3, [r3, #0]
   11512:	7033      	strb	r3, [r6, #0]
   11514:	e78e      	b.n	11434 <_printf_i+0x154>
   11516:	b00b      	add	sp, #44	; 0x2c
   11518:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1151a:	46c0      	nop			; (mov r8, r8)
   1151c:	00014195 	.word	0x00014195
   11520:	000141a6 	.word	0x000141a6

00011524 <iprintf>:
   11524:	b40f      	push	{r0, r1, r2, r3}
   11526:	4b0b      	ldr	r3, [pc, #44]	; (11554 <iprintf+0x30>)
   11528:	b513      	push	{r0, r1, r4, lr}
   1152a:	681c      	ldr	r4, [r3, #0]
   1152c:	2c00      	cmp	r4, #0
   1152e:	d005      	beq.n	1153c <iprintf+0x18>
   11530:	69a3      	ldr	r3, [r4, #24]
   11532:	2b00      	cmp	r3, #0
   11534:	d102      	bne.n	1153c <iprintf+0x18>
   11536:	0020      	movs	r0, r4
   11538:	f000 fc52 	bl	11de0 <__sinit>
   1153c:	ab05      	add	r3, sp, #20
   1153e:	9a04      	ldr	r2, [sp, #16]
   11540:	68a1      	ldr	r1, [r4, #8]
   11542:	0020      	movs	r0, r4
   11544:	9301      	str	r3, [sp, #4]
   11546:	f7ff fd41 	bl	10fcc <_vfiprintf_r>
   1154a:	bc16      	pop	{r1, r2, r4}
   1154c:	bc08      	pop	{r3}
   1154e:	b004      	add	sp, #16
   11550:	4718      	bx	r3
   11552:	46c0      	nop			; (mov r8, r8)
   11554:	20000098 	.word	0x20000098

00011558 <putchar>:
   11558:	4b08      	ldr	r3, [pc, #32]	; (1157c <putchar+0x24>)
   1155a:	b570      	push	{r4, r5, r6, lr}
   1155c:	681c      	ldr	r4, [r3, #0]
   1155e:	0005      	movs	r5, r0
   11560:	2c00      	cmp	r4, #0
   11562:	d005      	beq.n	11570 <putchar+0x18>
   11564:	69a3      	ldr	r3, [r4, #24]
   11566:	2b00      	cmp	r3, #0
   11568:	d102      	bne.n	11570 <putchar+0x18>
   1156a:	0020      	movs	r0, r4
   1156c:	f000 fc38 	bl	11de0 <__sinit>
   11570:	0029      	movs	r1, r5
   11572:	68a2      	ldr	r2, [r4, #8]
   11574:	0020      	movs	r0, r4
   11576:	f000 fed1 	bl	1231c <_putc_r>
   1157a:	bd70      	pop	{r4, r5, r6, pc}
   1157c:	20000098 	.word	0x20000098

00011580 <_puts_r>:
   11580:	b570      	push	{r4, r5, r6, lr}
   11582:	0005      	movs	r5, r0
   11584:	000e      	movs	r6, r1
   11586:	2800      	cmp	r0, #0
   11588:	d004      	beq.n	11594 <_puts_r+0x14>
   1158a:	6983      	ldr	r3, [r0, #24]
   1158c:	2b00      	cmp	r3, #0
   1158e:	d101      	bne.n	11594 <_puts_r+0x14>
   11590:	f000 fc26 	bl	11de0 <__sinit>
   11594:	69ab      	ldr	r3, [r5, #24]
   11596:	68ac      	ldr	r4, [r5, #8]
   11598:	2b00      	cmp	r3, #0
   1159a:	d102      	bne.n	115a2 <_puts_r+0x22>
   1159c:	0028      	movs	r0, r5
   1159e:	f000 fc1f 	bl	11de0 <__sinit>
   115a2:	4b25      	ldr	r3, [pc, #148]	; (11638 <_puts_r+0xb8>)
   115a4:	429c      	cmp	r4, r3
   115a6:	d101      	bne.n	115ac <_puts_r+0x2c>
   115a8:	686c      	ldr	r4, [r5, #4]
   115aa:	e008      	b.n	115be <_puts_r+0x3e>
   115ac:	4b23      	ldr	r3, [pc, #140]	; (1163c <_puts_r+0xbc>)
   115ae:	429c      	cmp	r4, r3
   115b0:	d101      	bne.n	115b6 <_puts_r+0x36>
   115b2:	68ac      	ldr	r4, [r5, #8]
   115b4:	e003      	b.n	115be <_puts_r+0x3e>
   115b6:	4b22      	ldr	r3, [pc, #136]	; (11640 <_puts_r+0xc0>)
   115b8:	429c      	cmp	r4, r3
   115ba:	d100      	bne.n	115be <_puts_r+0x3e>
   115bc:	68ec      	ldr	r4, [r5, #12]
   115be:	89a3      	ldrh	r3, [r4, #12]
   115c0:	071b      	lsls	r3, r3, #28
   115c2:	d502      	bpl.n	115ca <_puts_r+0x4a>
   115c4:	6923      	ldr	r3, [r4, #16]
   115c6:	2b00      	cmp	r3, #0
   115c8:	d111      	bne.n	115ee <_puts_r+0x6e>
   115ca:	0021      	movs	r1, r4
   115cc:	0028      	movs	r0, r5
   115ce:	f000 fa95 	bl	11afc <__swsetup_r>
   115d2:	2800      	cmp	r0, #0
   115d4:	d00b      	beq.n	115ee <_puts_r+0x6e>
   115d6:	2001      	movs	r0, #1
   115d8:	4240      	negs	r0, r0
   115da:	e02b      	b.n	11634 <_puts_r+0xb4>
   115dc:	3b01      	subs	r3, #1
   115de:	3601      	adds	r6, #1
   115e0:	60a3      	str	r3, [r4, #8]
   115e2:	2b00      	cmp	r3, #0
   115e4:	db08      	blt.n	115f8 <_puts_r+0x78>
   115e6:	6823      	ldr	r3, [r4, #0]
   115e8:	1c5a      	adds	r2, r3, #1
   115ea:	6022      	str	r2, [r4, #0]
   115ec:	7019      	strb	r1, [r3, #0]
   115ee:	7831      	ldrb	r1, [r6, #0]
   115f0:	68a3      	ldr	r3, [r4, #8]
   115f2:	2900      	cmp	r1, #0
   115f4:	d1f2      	bne.n	115dc <_puts_r+0x5c>
   115f6:	e00b      	b.n	11610 <_puts_r+0x90>
   115f8:	69a2      	ldr	r2, [r4, #24]
   115fa:	4293      	cmp	r3, r2
   115fc:	db01      	blt.n	11602 <_puts_r+0x82>
   115fe:	290a      	cmp	r1, #10
   11600:	d1f1      	bne.n	115e6 <_puts_r+0x66>
   11602:	0022      	movs	r2, r4
   11604:	0028      	movs	r0, r5
   11606:	f000 fa21 	bl	11a4c <__swbuf_r>
   1160a:	1c43      	adds	r3, r0, #1
   1160c:	d1ef      	bne.n	115ee <_puts_r+0x6e>
   1160e:	e7e2      	b.n	115d6 <_puts_r+0x56>
   11610:	3b01      	subs	r3, #1
   11612:	60a3      	str	r3, [r4, #8]
   11614:	2b00      	cmp	r3, #0
   11616:	da08      	bge.n	1162a <_puts_r+0xaa>
   11618:	0022      	movs	r2, r4
   1161a:	310a      	adds	r1, #10
   1161c:	0028      	movs	r0, r5
   1161e:	f000 fa15 	bl	11a4c <__swbuf_r>
   11622:	1c43      	adds	r3, r0, #1
   11624:	d0d7      	beq.n	115d6 <_puts_r+0x56>
   11626:	200a      	movs	r0, #10
   11628:	e004      	b.n	11634 <_puts_r+0xb4>
   1162a:	200a      	movs	r0, #10
   1162c:	6823      	ldr	r3, [r4, #0]
   1162e:	1c5a      	adds	r2, r3, #1
   11630:	6022      	str	r2, [r4, #0]
   11632:	7018      	strb	r0, [r3, #0]
   11634:	bd70      	pop	{r4, r5, r6, pc}
   11636:	46c0      	nop			; (mov r8, r8)
   11638:	000142b8 	.word	0x000142b8
   1163c:	000142d8 	.word	0x000142d8
   11640:	000142f8 	.word	0x000142f8

00011644 <puts>:
   11644:	b510      	push	{r4, lr}
   11646:	4b03      	ldr	r3, [pc, #12]	; (11654 <puts+0x10>)
   11648:	0001      	movs	r1, r0
   1164a:	6818      	ldr	r0, [r3, #0]
   1164c:	f7ff ff98 	bl	11580 <_puts_r>
   11650:	bd10      	pop	{r4, pc}
   11652:	46c0      	nop			; (mov r8, r8)
   11654:	20000098 	.word	0x20000098

00011658 <_sbrk_r>:
   11658:	2300      	movs	r3, #0
   1165a:	b570      	push	{r4, r5, r6, lr}
   1165c:	4c06      	ldr	r4, [pc, #24]	; (11678 <_sbrk_r+0x20>)
   1165e:	0005      	movs	r5, r0
   11660:	0008      	movs	r0, r1
   11662:	6023      	str	r3, [r4, #0]
   11664:	f7fb fc88 	bl	cf78 <_sbrk>
   11668:	1c43      	adds	r3, r0, #1
   1166a:	d103      	bne.n	11674 <_sbrk_r+0x1c>
   1166c:	6823      	ldr	r3, [r4, #0]
   1166e:	2b00      	cmp	r3, #0
   11670:	d000      	beq.n	11674 <_sbrk_r+0x1c>
   11672:	602b      	str	r3, [r5, #0]
   11674:	bd70      	pop	{r4, r5, r6, pc}
   11676:	46c0      	nop			; (mov r8, r8)
   11678:	20004810 	.word	0x20004810

0001167c <setbuf>:
   1167c:	424a      	negs	r2, r1
   1167e:	414a      	adcs	r2, r1
   11680:	2380      	movs	r3, #128	; 0x80
   11682:	b510      	push	{r4, lr}
   11684:	0052      	lsls	r2, r2, #1
   11686:	00db      	lsls	r3, r3, #3
   11688:	f000 f802 	bl	11690 <setvbuf>
   1168c:	bd10      	pop	{r4, pc}
	...

00011690 <setvbuf>:
   11690:	b5f0      	push	{r4, r5, r6, r7, lr}
   11692:	001d      	movs	r5, r3
   11694:	4b51      	ldr	r3, [pc, #324]	; (117dc <setvbuf+0x14c>)
   11696:	b085      	sub	sp, #20
   11698:	681e      	ldr	r6, [r3, #0]
   1169a:	0004      	movs	r4, r0
   1169c:	000f      	movs	r7, r1
   1169e:	9200      	str	r2, [sp, #0]
   116a0:	2e00      	cmp	r6, #0
   116a2:	d005      	beq.n	116b0 <setvbuf+0x20>
   116a4:	69b3      	ldr	r3, [r6, #24]
   116a6:	2b00      	cmp	r3, #0
   116a8:	d102      	bne.n	116b0 <setvbuf+0x20>
   116aa:	0030      	movs	r0, r6
   116ac:	f000 fb98 	bl	11de0 <__sinit>
   116b0:	4b4b      	ldr	r3, [pc, #300]	; (117e0 <setvbuf+0x150>)
   116b2:	429c      	cmp	r4, r3
   116b4:	d101      	bne.n	116ba <setvbuf+0x2a>
   116b6:	6874      	ldr	r4, [r6, #4]
   116b8:	e008      	b.n	116cc <setvbuf+0x3c>
   116ba:	4b4a      	ldr	r3, [pc, #296]	; (117e4 <setvbuf+0x154>)
   116bc:	429c      	cmp	r4, r3
   116be:	d101      	bne.n	116c4 <setvbuf+0x34>
   116c0:	68b4      	ldr	r4, [r6, #8]
   116c2:	e003      	b.n	116cc <setvbuf+0x3c>
   116c4:	4b48      	ldr	r3, [pc, #288]	; (117e8 <setvbuf+0x158>)
   116c6:	429c      	cmp	r4, r3
   116c8:	d100      	bne.n	116cc <setvbuf+0x3c>
   116ca:	68f4      	ldr	r4, [r6, #12]
   116cc:	9b00      	ldr	r3, [sp, #0]
   116ce:	2b02      	cmp	r3, #2
   116d0:	d005      	beq.n	116de <setvbuf+0x4e>
   116d2:	2b01      	cmp	r3, #1
   116d4:	d900      	bls.n	116d8 <setvbuf+0x48>
   116d6:	e07c      	b.n	117d2 <setvbuf+0x142>
   116d8:	2d00      	cmp	r5, #0
   116da:	da00      	bge.n	116de <setvbuf+0x4e>
   116dc:	e079      	b.n	117d2 <setvbuf+0x142>
   116de:	0021      	movs	r1, r4
   116e0:	0030      	movs	r0, r6
   116e2:	f000 fb0f 	bl	11d04 <_fflush_r>
   116e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
   116e8:	2900      	cmp	r1, #0
   116ea:	d008      	beq.n	116fe <setvbuf+0x6e>
   116ec:	0023      	movs	r3, r4
   116ee:	3344      	adds	r3, #68	; 0x44
   116f0:	4299      	cmp	r1, r3
   116f2:	d002      	beq.n	116fa <setvbuf+0x6a>
   116f4:	0030      	movs	r0, r6
   116f6:	f7ff fba5 	bl	10e44 <_free_r>
   116fa:	2300      	movs	r3, #0
   116fc:	6363      	str	r3, [r4, #52]	; 0x34
   116fe:	2300      	movs	r3, #0
   11700:	61a3      	str	r3, [r4, #24]
   11702:	6063      	str	r3, [r4, #4]
   11704:	89a3      	ldrh	r3, [r4, #12]
   11706:	061b      	lsls	r3, r3, #24
   11708:	d503      	bpl.n	11712 <setvbuf+0x82>
   1170a:	6921      	ldr	r1, [r4, #16]
   1170c:	0030      	movs	r0, r6
   1170e:	f7ff fb99 	bl	10e44 <_free_r>
   11712:	89a2      	ldrh	r2, [r4, #12]
   11714:	4b35      	ldr	r3, [pc, #212]	; (117ec <setvbuf+0x15c>)
   11716:	4013      	ands	r3, r2
   11718:	81a3      	strh	r3, [r4, #12]
   1171a:	9b00      	ldr	r3, [sp, #0]
   1171c:	2b02      	cmp	r3, #2
   1171e:	d021      	beq.n	11764 <setvbuf+0xd4>
   11720:	ab03      	add	r3, sp, #12
   11722:	aa02      	add	r2, sp, #8
   11724:	0021      	movs	r1, r4
   11726:	0030      	movs	r0, r6
   11728:	f000 fbee 	bl	11f08 <__swhatbuf_r>
   1172c:	89a3      	ldrh	r3, [r4, #12]
   1172e:	4318      	orrs	r0, r3
   11730:	81a0      	strh	r0, [r4, #12]
   11732:	2d00      	cmp	r5, #0
   11734:	d101      	bne.n	1173a <setvbuf+0xaa>
   11736:	9d02      	ldr	r5, [sp, #8]
   11738:	e001      	b.n	1173e <setvbuf+0xae>
   1173a:	2f00      	cmp	r7, #0
   1173c:	d125      	bne.n	1178a <setvbuf+0xfa>
   1173e:	0028      	movs	r0, r5
   11740:	f7ff fb5a 	bl	10df8 <malloc>
   11744:	9501      	str	r5, [sp, #4]
   11746:	1e07      	subs	r7, r0, #0
   11748:	d11a      	bne.n	11780 <setvbuf+0xf0>
   1174a:	9b02      	ldr	r3, [sp, #8]
   1174c:	9301      	str	r3, [sp, #4]
   1174e:	42ab      	cmp	r3, r5
   11750:	d102      	bne.n	11758 <setvbuf+0xc8>
   11752:	2001      	movs	r0, #1
   11754:	4240      	negs	r0, r0
   11756:	e006      	b.n	11766 <setvbuf+0xd6>
   11758:	9801      	ldr	r0, [sp, #4]
   1175a:	f7ff fb4d 	bl	10df8 <malloc>
   1175e:	1e07      	subs	r7, r0, #0
   11760:	d10e      	bne.n	11780 <setvbuf+0xf0>
   11762:	e7f6      	b.n	11752 <setvbuf+0xc2>
   11764:	2000      	movs	r0, #0
   11766:	2202      	movs	r2, #2
   11768:	89a3      	ldrh	r3, [r4, #12]
   1176a:	4313      	orrs	r3, r2
   1176c:	81a3      	strh	r3, [r4, #12]
   1176e:	2300      	movs	r3, #0
   11770:	60a3      	str	r3, [r4, #8]
   11772:	0023      	movs	r3, r4
   11774:	3347      	adds	r3, #71	; 0x47
   11776:	6023      	str	r3, [r4, #0]
   11778:	6123      	str	r3, [r4, #16]
   1177a:	2301      	movs	r3, #1
   1177c:	6163      	str	r3, [r4, #20]
   1177e:	e02a      	b.n	117d6 <setvbuf+0x146>
   11780:	2280      	movs	r2, #128	; 0x80
   11782:	89a3      	ldrh	r3, [r4, #12]
   11784:	9d01      	ldr	r5, [sp, #4]
   11786:	4313      	orrs	r3, r2
   11788:	81a3      	strh	r3, [r4, #12]
   1178a:	69b3      	ldr	r3, [r6, #24]
   1178c:	2b00      	cmp	r3, #0
   1178e:	d102      	bne.n	11796 <setvbuf+0x106>
   11790:	0030      	movs	r0, r6
   11792:	f000 fb25 	bl	11de0 <__sinit>
   11796:	9b00      	ldr	r3, [sp, #0]
   11798:	2b01      	cmp	r3, #1
   1179a:	d103      	bne.n	117a4 <setvbuf+0x114>
   1179c:	89a3      	ldrh	r3, [r4, #12]
   1179e:	9a00      	ldr	r2, [sp, #0]
   117a0:	431a      	orrs	r2, r3
   117a2:	81a2      	strh	r2, [r4, #12]
   117a4:	2308      	movs	r3, #8
   117a6:	89a2      	ldrh	r2, [r4, #12]
   117a8:	6027      	str	r7, [r4, #0]
   117aa:	4013      	ands	r3, r2
   117ac:	6127      	str	r7, [r4, #16]
   117ae:	6165      	str	r5, [r4, #20]
   117b0:	1e18      	subs	r0, r3, #0
   117b2:	d00c      	beq.n	117ce <setvbuf+0x13e>
   117b4:	2301      	movs	r3, #1
   117b6:	401a      	ands	r2, r3
   117b8:	2300      	movs	r3, #0
   117ba:	1e10      	subs	r0, r2, #0
   117bc:	4298      	cmp	r0, r3
   117be:	d004      	beq.n	117ca <setvbuf+0x13a>
   117c0:	426d      	negs	r5, r5
   117c2:	60a3      	str	r3, [r4, #8]
   117c4:	61a5      	str	r5, [r4, #24]
   117c6:	0018      	movs	r0, r3
   117c8:	e005      	b.n	117d6 <setvbuf+0x146>
   117ca:	60a5      	str	r5, [r4, #8]
   117cc:	e003      	b.n	117d6 <setvbuf+0x146>
   117ce:	60a3      	str	r3, [r4, #8]
   117d0:	e001      	b.n	117d6 <setvbuf+0x146>
   117d2:	2001      	movs	r0, #1
   117d4:	4240      	negs	r0, r0
   117d6:	b005      	add	sp, #20
   117d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   117da:	46c0      	nop			; (mov r8, r8)
   117dc:	20000098 	.word	0x20000098
   117e0:	000142b8 	.word	0x000142b8
   117e4:	000142d8 	.word	0x000142d8
   117e8:	000142f8 	.word	0x000142f8
   117ec:	fffff35c 	.word	0xfffff35c

000117f0 <sniprintf>:
   117f0:	b40c      	push	{r2, r3}
   117f2:	b530      	push	{r4, r5, lr}
   117f4:	4b16      	ldr	r3, [pc, #88]	; (11850 <sniprintf+0x60>)
   117f6:	b09d      	sub	sp, #116	; 0x74
   117f8:	1e0c      	subs	r4, r1, #0
   117fa:	681d      	ldr	r5, [r3, #0]
   117fc:	da04      	bge.n	11808 <sniprintf+0x18>
   117fe:	238b      	movs	r3, #139	; 0x8b
   11800:	2001      	movs	r0, #1
   11802:	602b      	str	r3, [r5, #0]
   11804:	4240      	negs	r0, r0
   11806:	e01d      	b.n	11844 <sniprintf+0x54>
   11808:	2382      	movs	r3, #130	; 0x82
   1180a:	a902      	add	r1, sp, #8
   1180c:	009b      	lsls	r3, r3, #2
   1180e:	818b      	strh	r3, [r1, #12]
   11810:	2300      	movs	r3, #0
   11812:	9002      	str	r0, [sp, #8]
   11814:	6108      	str	r0, [r1, #16]
   11816:	429c      	cmp	r4, r3
   11818:	d000      	beq.n	1181c <sniprintf+0x2c>
   1181a:	1e63      	subs	r3, r4, #1
   1181c:	608b      	str	r3, [r1, #8]
   1181e:	614b      	str	r3, [r1, #20]
   11820:	2301      	movs	r3, #1
   11822:	425b      	negs	r3, r3
   11824:	81cb      	strh	r3, [r1, #14]
   11826:	9a20      	ldr	r2, [sp, #128]	; 0x80
   11828:	ab21      	add	r3, sp, #132	; 0x84
   1182a:	0028      	movs	r0, r5
   1182c:	9301      	str	r3, [sp, #4]
   1182e:	f000 fc77 	bl	12120 <_svfiprintf_r>
   11832:	1c43      	adds	r3, r0, #1
   11834:	da01      	bge.n	1183a <sniprintf+0x4a>
   11836:	238b      	movs	r3, #139	; 0x8b
   11838:	602b      	str	r3, [r5, #0]
   1183a:	2c00      	cmp	r4, #0
   1183c:	d002      	beq.n	11844 <sniprintf+0x54>
   1183e:	2300      	movs	r3, #0
   11840:	9a02      	ldr	r2, [sp, #8]
   11842:	7013      	strb	r3, [r2, #0]
   11844:	b01d      	add	sp, #116	; 0x74
   11846:	bc30      	pop	{r4, r5}
   11848:	bc08      	pop	{r3}
   1184a:	b002      	add	sp, #8
   1184c:	4718      	bx	r3
   1184e:	46c0      	nop			; (mov r8, r8)
   11850:	20000098 	.word	0x20000098

00011854 <siprintf>:
   11854:	b40e      	push	{r1, r2, r3}
   11856:	b510      	push	{r4, lr}
   11858:	b09d      	sub	sp, #116	; 0x74
   1185a:	a902      	add	r1, sp, #8
   1185c:	9002      	str	r0, [sp, #8]
   1185e:	6108      	str	r0, [r1, #16]
   11860:	480b      	ldr	r0, [pc, #44]	; (11890 <siprintf+0x3c>)
   11862:	2482      	movs	r4, #130	; 0x82
   11864:	6088      	str	r0, [r1, #8]
   11866:	6148      	str	r0, [r1, #20]
   11868:	2001      	movs	r0, #1
   1186a:	4240      	negs	r0, r0
   1186c:	ab1f      	add	r3, sp, #124	; 0x7c
   1186e:	81c8      	strh	r0, [r1, #14]
   11870:	4808      	ldr	r0, [pc, #32]	; (11894 <siprintf+0x40>)
   11872:	cb04      	ldmia	r3!, {r2}
   11874:	00a4      	lsls	r4, r4, #2
   11876:	6800      	ldr	r0, [r0, #0]
   11878:	9301      	str	r3, [sp, #4]
   1187a:	818c      	strh	r4, [r1, #12]
   1187c:	f000 fc50 	bl	12120 <_svfiprintf_r>
   11880:	2300      	movs	r3, #0
   11882:	9a02      	ldr	r2, [sp, #8]
   11884:	7013      	strb	r3, [r2, #0]
   11886:	b01d      	add	sp, #116	; 0x74
   11888:	bc10      	pop	{r4}
   1188a:	bc08      	pop	{r3}
   1188c:	b003      	add	sp, #12
   1188e:	4718      	bx	r3
   11890:	7fffffff 	.word	0x7fffffff
   11894:	20000098 	.word	0x20000098

00011898 <strcmp>:
   11898:	7802      	ldrb	r2, [r0, #0]
   1189a:	780b      	ldrb	r3, [r1, #0]
   1189c:	2a00      	cmp	r2, #0
   1189e:	d003      	beq.n	118a8 <strcmp+0x10>
   118a0:	3001      	adds	r0, #1
   118a2:	3101      	adds	r1, #1
   118a4:	429a      	cmp	r2, r3
   118a6:	d0f7      	beq.n	11898 <strcmp>
   118a8:	1ad0      	subs	r0, r2, r3
   118aa:	4770      	bx	lr

000118ac <strcpy>:
   118ac:	1c03      	adds	r3, r0, #0
   118ae:	780a      	ldrb	r2, [r1, #0]
   118b0:	3101      	adds	r1, #1
   118b2:	701a      	strb	r2, [r3, #0]
   118b4:	3301      	adds	r3, #1
   118b6:	2a00      	cmp	r2, #0
   118b8:	d1f9      	bne.n	118ae <strcpy+0x2>
   118ba:	4770      	bx	lr

000118bc <strlen>:
   118bc:	2300      	movs	r3, #0
   118be:	5cc2      	ldrb	r2, [r0, r3]
   118c0:	3301      	adds	r3, #1
   118c2:	2a00      	cmp	r2, #0
   118c4:	d1fb      	bne.n	118be <strlen+0x2>
   118c6:	1e58      	subs	r0, r3, #1
   118c8:	4770      	bx	lr

000118ca <strncmp>:
   118ca:	2300      	movs	r3, #0
   118cc:	b530      	push	{r4, r5, lr}
   118ce:	429a      	cmp	r2, r3
   118d0:	d00b      	beq.n	118ea <strncmp+0x20>
   118d2:	3a01      	subs	r2, #1
   118d4:	5cc4      	ldrb	r4, [r0, r3]
   118d6:	5ccd      	ldrb	r5, [r1, r3]
   118d8:	42ac      	cmp	r4, r5
   118da:	d105      	bne.n	118e8 <strncmp+0x1e>
   118dc:	429a      	cmp	r2, r3
   118de:	d002      	beq.n	118e6 <strncmp+0x1c>
   118e0:	3301      	adds	r3, #1
   118e2:	2c00      	cmp	r4, #0
   118e4:	d1f6      	bne.n	118d4 <strncmp+0xa>
   118e6:	0025      	movs	r5, r4
   118e8:	1b63      	subs	r3, r4, r5
   118ea:	0018      	movs	r0, r3
   118ec:	bd30      	pop	{r4, r5, pc}

000118ee <strspn>:
   118ee:	0003      	movs	r3, r0
   118f0:	b530      	push	{r4, r5, lr}
   118f2:	781c      	ldrb	r4, [r3, #0]
   118f4:	2c00      	cmp	r4, #0
   118f6:	d009      	beq.n	1190c <strspn+0x1e>
   118f8:	000a      	movs	r2, r1
   118fa:	7815      	ldrb	r5, [r2, #0]
   118fc:	2d00      	cmp	r5, #0
   118fe:	d005      	beq.n	1190c <strspn+0x1e>
   11900:	42ac      	cmp	r4, r5
   11902:	d001      	beq.n	11908 <strspn+0x1a>
   11904:	3201      	adds	r2, #1
   11906:	e7f8      	b.n	118fa <strspn+0xc>
   11908:	3301      	adds	r3, #1
   1190a:	e7f2      	b.n	118f2 <strspn+0x4>
   1190c:	1a18      	subs	r0, r3, r0
   1190e:	bd30      	pop	{r4, r5, pc}

00011910 <_strtol_r>:
   11910:	b5f0      	push	{r4, r5, r6, r7, lr}
   11912:	001e      	movs	r6, r3
   11914:	4b45      	ldr	r3, [pc, #276]	; (11a2c <_strtol_r+0x11c>)
   11916:	b087      	sub	sp, #28
   11918:	681b      	ldr	r3, [r3, #0]
   1191a:	9201      	str	r2, [sp, #4]
   1191c:	9302      	str	r3, [sp, #8]
   1191e:	2208      	movs	r2, #8
   11920:	000b      	movs	r3, r1
   11922:	9005      	str	r0, [sp, #20]
   11924:	9103      	str	r1, [sp, #12]
   11926:	781c      	ldrb	r4, [r3, #0]
   11928:	9902      	ldr	r1, [sp, #8]
   1192a:	1c5d      	adds	r5, r3, #1
   1192c:	1909      	adds	r1, r1, r4
   1192e:	7848      	ldrb	r0, [r1, #1]
   11930:	4010      	ands	r0, r2
   11932:	d001      	beq.n	11938 <_strtol_r+0x28>
   11934:	002b      	movs	r3, r5
   11936:	e7f6      	b.n	11926 <_strtol_r+0x16>
   11938:	2c2d      	cmp	r4, #45	; 0x2d
   1193a:	d104      	bne.n	11946 <_strtol_r+0x36>
   1193c:	1c9d      	adds	r5, r3, #2
   1193e:	785c      	ldrb	r4, [r3, #1]
   11940:	2301      	movs	r3, #1
   11942:	9300      	str	r3, [sp, #0]
   11944:	e004      	b.n	11950 <_strtol_r+0x40>
   11946:	9000      	str	r0, [sp, #0]
   11948:	2c2b      	cmp	r4, #43	; 0x2b
   1194a:	d101      	bne.n	11950 <_strtol_r+0x40>
   1194c:	785c      	ldrb	r4, [r3, #1]
   1194e:	1c9d      	adds	r5, r3, #2
   11950:	2e00      	cmp	r6, #0
   11952:	d002      	beq.n	1195a <_strtol_r+0x4a>
   11954:	2e10      	cmp	r6, #16
   11956:	d10a      	bne.n	1196e <_strtol_r+0x5e>
   11958:	e062      	b.n	11a20 <_strtol_r+0x110>
   1195a:	2c30      	cmp	r4, #48	; 0x30
   1195c:	d15e      	bne.n	11a1c <_strtol_r+0x10c>
   1195e:	2220      	movs	r2, #32
   11960:	782b      	ldrb	r3, [r5, #0]
   11962:	4393      	bics	r3, r2
   11964:	2b58      	cmp	r3, #88	; 0x58
   11966:	d154      	bne.n	11a12 <_strtol_r+0x102>
   11968:	2610      	movs	r6, #16
   1196a:	786c      	ldrb	r4, [r5, #1]
   1196c:	3502      	adds	r5, #2
   1196e:	9f00      	ldr	r7, [sp, #0]
   11970:	0031      	movs	r1, r6
   11972:	1e7b      	subs	r3, r7, #1
   11974:	419f      	sbcs	r7, r3
   11976:	4b2e      	ldr	r3, [pc, #184]	; (11a30 <_strtol_r+0x120>)
   11978:	18ff      	adds	r7, r7, r3
   1197a:	0038      	movs	r0, r7
   1197c:	f7fe ffba 	bl	108f4 <__aeabi_uidivmod>
   11980:	0038      	movs	r0, r7
   11982:	9104      	str	r1, [sp, #16]
   11984:	0031      	movs	r1, r6
   11986:	f7fe ff2f 	bl	107e8 <__aeabi_uidiv>
   1198a:	2300      	movs	r3, #0
   1198c:	2203      	movs	r2, #3
   1198e:	0007      	movs	r7, r0
   11990:	4694      	mov	ip, r2
   11992:	0018      	movs	r0, r3
   11994:	9a02      	ldr	r2, [sp, #8]
   11996:	1912      	adds	r2, r2, r4
   11998:	7851      	ldrb	r1, [r2, #1]
   1199a:	2204      	movs	r2, #4
   1199c:	4211      	tst	r1, r2
   1199e:	d001      	beq.n	119a4 <_strtol_r+0x94>
   119a0:	3c30      	subs	r4, #48	; 0x30
   119a2:	e007      	b.n	119b4 <_strtol_r+0xa4>
   119a4:	4662      	mov	r2, ip
   119a6:	4011      	ands	r1, r2
   119a8:	d017      	beq.n	119da <_strtol_r+0xca>
   119aa:	2237      	movs	r2, #55	; 0x37
   119ac:	2901      	cmp	r1, #1
   119ae:	d000      	beq.n	119b2 <_strtol_r+0xa2>
   119b0:	3220      	adds	r2, #32
   119b2:	1aa4      	subs	r4, r4, r2
   119b4:	42a6      	cmp	r6, r4
   119b6:	dd10      	ble.n	119da <_strtol_r+0xca>
   119b8:	1c5a      	adds	r2, r3, #1
   119ba:	d00b      	beq.n	119d4 <_strtol_r+0xc4>
   119bc:	42b8      	cmp	r0, r7
   119be:	d807      	bhi.n	119d0 <_strtol_r+0xc0>
   119c0:	d102      	bne.n	119c8 <_strtol_r+0xb8>
   119c2:	9b04      	ldr	r3, [sp, #16]
   119c4:	429c      	cmp	r4, r3
   119c6:	dc03      	bgt.n	119d0 <_strtol_r+0xc0>
   119c8:	4370      	muls	r0, r6
   119ca:	2301      	movs	r3, #1
   119cc:	1820      	adds	r0, r4, r0
   119ce:	e001      	b.n	119d4 <_strtol_r+0xc4>
   119d0:	2301      	movs	r3, #1
   119d2:	425b      	negs	r3, r3
   119d4:	782c      	ldrb	r4, [r5, #0]
   119d6:	3501      	adds	r5, #1
   119d8:	e7dc      	b.n	11994 <_strtol_r+0x84>
   119da:	1c5a      	adds	r2, r3, #1
   119dc:	d10b      	bne.n	119f6 <_strtol_r+0xe6>
   119de:	9800      	ldr	r0, [sp, #0]
   119e0:	9a05      	ldr	r2, [sp, #20]
   119e2:	1e43      	subs	r3, r0, #1
   119e4:	4198      	sbcs	r0, r3
   119e6:	4b12      	ldr	r3, [pc, #72]	; (11a30 <_strtol_r+0x120>)
   119e8:	18c0      	adds	r0, r0, r3
   119ea:	2322      	movs	r3, #34	; 0x22
   119ec:	6013      	str	r3, [r2, #0]
   119ee:	9b01      	ldr	r3, [sp, #4]
   119f0:	2b00      	cmp	r3, #0
   119f2:	d10a      	bne.n	11a0a <_strtol_r+0xfa>
   119f4:	e017      	b.n	11a26 <_strtol_r+0x116>
   119f6:	9a00      	ldr	r2, [sp, #0]
   119f8:	2a00      	cmp	r2, #0
   119fa:	d000      	beq.n	119fe <_strtol_r+0xee>
   119fc:	4240      	negs	r0, r0
   119fe:	9a01      	ldr	r2, [sp, #4]
   11a00:	2a00      	cmp	r2, #0
   11a02:	d010      	beq.n	11a26 <_strtol_r+0x116>
   11a04:	9a03      	ldr	r2, [sp, #12]
   11a06:	2b00      	cmp	r3, #0
   11a08:	d000      	beq.n	11a0c <_strtol_r+0xfc>
   11a0a:	1e6a      	subs	r2, r5, #1
   11a0c:	9b01      	ldr	r3, [sp, #4]
   11a0e:	601a      	str	r2, [r3, #0]
   11a10:	e009      	b.n	11a26 <_strtol_r+0x116>
   11a12:	2430      	movs	r4, #48	; 0x30
   11a14:	2e00      	cmp	r6, #0
   11a16:	d1aa      	bne.n	1196e <_strtol_r+0x5e>
   11a18:	2608      	movs	r6, #8
   11a1a:	e7a8      	b.n	1196e <_strtol_r+0x5e>
   11a1c:	260a      	movs	r6, #10
   11a1e:	e7a6      	b.n	1196e <_strtol_r+0x5e>
   11a20:	2c30      	cmp	r4, #48	; 0x30
   11a22:	d09c      	beq.n	1195e <_strtol_r+0x4e>
   11a24:	e7a3      	b.n	1196e <_strtol_r+0x5e>
   11a26:	b007      	add	sp, #28
   11a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11a2a:	46c0      	nop			; (mov r8, r8)
   11a2c:	2000009c 	.word	0x2000009c
   11a30:	7fffffff 	.word	0x7fffffff

00011a34 <strtol>:
   11a34:	b510      	push	{r4, lr}
   11a36:	0013      	movs	r3, r2
   11a38:	000a      	movs	r2, r1
   11a3a:	0001      	movs	r1, r0
   11a3c:	4802      	ldr	r0, [pc, #8]	; (11a48 <strtol+0x14>)
   11a3e:	6800      	ldr	r0, [r0, #0]
   11a40:	f7ff ff66 	bl	11910 <_strtol_r>
   11a44:	bd10      	pop	{r4, pc}
   11a46:	46c0      	nop			; (mov r8, r8)
   11a48:	20000098 	.word	0x20000098

00011a4c <__swbuf_r>:
   11a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11a4e:	0005      	movs	r5, r0
   11a50:	000f      	movs	r7, r1
   11a52:	0014      	movs	r4, r2
   11a54:	2800      	cmp	r0, #0
   11a56:	d004      	beq.n	11a62 <__swbuf_r+0x16>
   11a58:	6983      	ldr	r3, [r0, #24]
   11a5a:	2b00      	cmp	r3, #0
   11a5c:	d101      	bne.n	11a62 <__swbuf_r+0x16>
   11a5e:	f000 f9bf 	bl	11de0 <__sinit>
   11a62:	4b23      	ldr	r3, [pc, #140]	; (11af0 <__swbuf_r+0xa4>)
   11a64:	429c      	cmp	r4, r3
   11a66:	d101      	bne.n	11a6c <__swbuf_r+0x20>
   11a68:	686c      	ldr	r4, [r5, #4]
   11a6a:	e008      	b.n	11a7e <__swbuf_r+0x32>
   11a6c:	4b21      	ldr	r3, [pc, #132]	; (11af4 <__swbuf_r+0xa8>)
   11a6e:	429c      	cmp	r4, r3
   11a70:	d101      	bne.n	11a76 <__swbuf_r+0x2a>
   11a72:	68ac      	ldr	r4, [r5, #8]
   11a74:	e003      	b.n	11a7e <__swbuf_r+0x32>
   11a76:	4b20      	ldr	r3, [pc, #128]	; (11af8 <__swbuf_r+0xac>)
   11a78:	429c      	cmp	r4, r3
   11a7a:	d100      	bne.n	11a7e <__swbuf_r+0x32>
   11a7c:	68ec      	ldr	r4, [r5, #12]
   11a7e:	69a3      	ldr	r3, [r4, #24]
   11a80:	60a3      	str	r3, [r4, #8]
   11a82:	89a3      	ldrh	r3, [r4, #12]
   11a84:	071b      	lsls	r3, r3, #28
   11a86:	d50a      	bpl.n	11a9e <__swbuf_r+0x52>
   11a88:	6923      	ldr	r3, [r4, #16]
   11a8a:	2b00      	cmp	r3, #0
   11a8c:	d007      	beq.n	11a9e <__swbuf_r+0x52>
   11a8e:	6823      	ldr	r3, [r4, #0]
   11a90:	6922      	ldr	r2, [r4, #16]
   11a92:	b2fe      	uxtb	r6, r7
   11a94:	1a98      	subs	r0, r3, r2
   11a96:	6963      	ldr	r3, [r4, #20]
   11a98:	4298      	cmp	r0, r3
   11a9a:	db0f      	blt.n	11abc <__swbuf_r+0x70>
   11a9c:	e008      	b.n	11ab0 <__swbuf_r+0x64>
   11a9e:	0021      	movs	r1, r4
   11aa0:	0028      	movs	r0, r5
   11aa2:	f000 f82b 	bl	11afc <__swsetup_r>
   11aa6:	2800      	cmp	r0, #0
   11aa8:	d0f1      	beq.n	11a8e <__swbuf_r+0x42>
   11aaa:	2001      	movs	r0, #1
   11aac:	4240      	negs	r0, r0
   11aae:	e01d      	b.n	11aec <__swbuf_r+0xa0>
   11ab0:	0021      	movs	r1, r4
   11ab2:	0028      	movs	r0, r5
   11ab4:	f000 f926 	bl	11d04 <_fflush_r>
   11ab8:	2800      	cmp	r0, #0
   11aba:	d1f6      	bne.n	11aaa <__swbuf_r+0x5e>
   11abc:	68a3      	ldr	r3, [r4, #8]
   11abe:	3001      	adds	r0, #1
   11ac0:	3b01      	subs	r3, #1
   11ac2:	60a3      	str	r3, [r4, #8]
   11ac4:	6823      	ldr	r3, [r4, #0]
   11ac6:	1c5a      	adds	r2, r3, #1
   11ac8:	6022      	str	r2, [r4, #0]
   11aca:	701f      	strb	r7, [r3, #0]
   11acc:	6963      	ldr	r3, [r4, #20]
   11ace:	4298      	cmp	r0, r3
   11ad0:	d005      	beq.n	11ade <__swbuf_r+0x92>
   11ad2:	89a3      	ldrh	r3, [r4, #12]
   11ad4:	0030      	movs	r0, r6
   11ad6:	07db      	lsls	r3, r3, #31
   11ad8:	d508      	bpl.n	11aec <__swbuf_r+0xa0>
   11ada:	2e0a      	cmp	r6, #10
   11adc:	d106      	bne.n	11aec <__swbuf_r+0xa0>
   11ade:	0021      	movs	r1, r4
   11ae0:	0028      	movs	r0, r5
   11ae2:	f000 f90f 	bl	11d04 <_fflush_r>
   11ae6:	2800      	cmp	r0, #0
   11ae8:	d1df      	bne.n	11aaa <__swbuf_r+0x5e>
   11aea:	0030      	movs	r0, r6
   11aec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11aee:	46c0      	nop			; (mov r8, r8)
   11af0:	000142b8 	.word	0x000142b8
   11af4:	000142d8 	.word	0x000142d8
   11af8:	000142f8 	.word	0x000142f8

00011afc <__swsetup_r>:
   11afc:	4b36      	ldr	r3, [pc, #216]	; (11bd8 <__swsetup_r+0xdc>)
   11afe:	b570      	push	{r4, r5, r6, lr}
   11b00:	681d      	ldr	r5, [r3, #0]
   11b02:	0006      	movs	r6, r0
   11b04:	000c      	movs	r4, r1
   11b06:	2d00      	cmp	r5, #0
   11b08:	d005      	beq.n	11b16 <__swsetup_r+0x1a>
   11b0a:	69ab      	ldr	r3, [r5, #24]
   11b0c:	2b00      	cmp	r3, #0
   11b0e:	d102      	bne.n	11b16 <__swsetup_r+0x1a>
   11b10:	0028      	movs	r0, r5
   11b12:	f000 f965 	bl	11de0 <__sinit>
   11b16:	4b31      	ldr	r3, [pc, #196]	; (11bdc <__swsetup_r+0xe0>)
   11b18:	429c      	cmp	r4, r3
   11b1a:	d101      	bne.n	11b20 <__swsetup_r+0x24>
   11b1c:	686c      	ldr	r4, [r5, #4]
   11b1e:	e008      	b.n	11b32 <__swsetup_r+0x36>
   11b20:	4b2f      	ldr	r3, [pc, #188]	; (11be0 <__swsetup_r+0xe4>)
   11b22:	429c      	cmp	r4, r3
   11b24:	d101      	bne.n	11b2a <__swsetup_r+0x2e>
   11b26:	68ac      	ldr	r4, [r5, #8]
   11b28:	e003      	b.n	11b32 <__swsetup_r+0x36>
   11b2a:	4b2e      	ldr	r3, [pc, #184]	; (11be4 <__swsetup_r+0xe8>)
   11b2c:	429c      	cmp	r4, r3
   11b2e:	d100      	bne.n	11b32 <__swsetup_r+0x36>
   11b30:	68ec      	ldr	r4, [r5, #12]
   11b32:	220c      	movs	r2, #12
   11b34:	5ea3      	ldrsh	r3, [r4, r2]
   11b36:	b29a      	uxth	r2, r3
   11b38:	0711      	lsls	r1, r2, #28
   11b3a:	d423      	bmi.n	11b84 <__swsetup_r+0x88>
   11b3c:	06d1      	lsls	r1, r2, #27
   11b3e:	d407      	bmi.n	11b50 <__swsetup_r+0x54>
   11b40:	2209      	movs	r2, #9
   11b42:	2001      	movs	r0, #1
   11b44:	6032      	str	r2, [r6, #0]
   11b46:	3237      	adds	r2, #55	; 0x37
   11b48:	4313      	orrs	r3, r2
   11b4a:	81a3      	strh	r3, [r4, #12]
   11b4c:	4240      	negs	r0, r0
   11b4e:	e042      	b.n	11bd6 <__swsetup_r+0xda>
   11b50:	0753      	lsls	r3, r2, #29
   11b52:	d513      	bpl.n	11b7c <__swsetup_r+0x80>
   11b54:	6b61      	ldr	r1, [r4, #52]	; 0x34
   11b56:	2900      	cmp	r1, #0
   11b58:	d008      	beq.n	11b6c <__swsetup_r+0x70>
   11b5a:	0023      	movs	r3, r4
   11b5c:	3344      	adds	r3, #68	; 0x44
   11b5e:	4299      	cmp	r1, r3
   11b60:	d002      	beq.n	11b68 <__swsetup_r+0x6c>
   11b62:	0030      	movs	r0, r6
   11b64:	f7ff f96e 	bl	10e44 <_free_r>
   11b68:	2300      	movs	r3, #0
   11b6a:	6363      	str	r3, [r4, #52]	; 0x34
   11b6c:	2224      	movs	r2, #36	; 0x24
   11b6e:	89a3      	ldrh	r3, [r4, #12]
   11b70:	4393      	bics	r3, r2
   11b72:	81a3      	strh	r3, [r4, #12]
   11b74:	2300      	movs	r3, #0
   11b76:	6063      	str	r3, [r4, #4]
   11b78:	6923      	ldr	r3, [r4, #16]
   11b7a:	6023      	str	r3, [r4, #0]
   11b7c:	2208      	movs	r2, #8
   11b7e:	89a3      	ldrh	r3, [r4, #12]
   11b80:	4313      	orrs	r3, r2
   11b82:	81a3      	strh	r3, [r4, #12]
   11b84:	6923      	ldr	r3, [r4, #16]
   11b86:	2b00      	cmp	r3, #0
   11b88:	d10b      	bne.n	11ba2 <__swsetup_r+0xa6>
   11b8a:	23a0      	movs	r3, #160	; 0xa0
   11b8c:	89a2      	ldrh	r2, [r4, #12]
   11b8e:	009b      	lsls	r3, r3, #2
   11b90:	4013      	ands	r3, r2
   11b92:	2280      	movs	r2, #128	; 0x80
   11b94:	0092      	lsls	r2, r2, #2
   11b96:	4293      	cmp	r3, r2
   11b98:	d003      	beq.n	11ba2 <__swsetup_r+0xa6>
   11b9a:	0021      	movs	r1, r4
   11b9c:	0030      	movs	r0, r6
   11b9e:	f000 f9d9 	bl	11f54 <__smakebuf_r>
   11ba2:	2301      	movs	r3, #1
   11ba4:	89a2      	ldrh	r2, [r4, #12]
   11ba6:	4013      	ands	r3, r2
   11ba8:	d005      	beq.n	11bb6 <__swsetup_r+0xba>
   11baa:	2300      	movs	r3, #0
   11bac:	60a3      	str	r3, [r4, #8]
   11bae:	6963      	ldr	r3, [r4, #20]
   11bb0:	425b      	negs	r3, r3
   11bb2:	61a3      	str	r3, [r4, #24]
   11bb4:	e003      	b.n	11bbe <__swsetup_r+0xc2>
   11bb6:	0792      	lsls	r2, r2, #30
   11bb8:	d400      	bmi.n	11bbc <__swsetup_r+0xc0>
   11bba:	6963      	ldr	r3, [r4, #20]
   11bbc:	60a3      	str	r3, [r4, #8]
   11bbe:	2000      	movs	r0, #0
   11bc0:	6923      	ldr	r3, [r4, #16]
   11bc2:	4283      	cmp	r3, r0
   11bc4:	d107      	bne.n	11bd6 <__swsetup_r+0xda>
   11bc6:	220c      	movs	r2, #12
   11bc8:	5ea3      	ldrsh	r3, [r4, r2]
   11bca:	061a      	lsls	r2, r3, #24
   11bcc:	d503      	bpl.n	11bd6 <__swsetup_r+0xda>
   11bce:	2240      	movs	r2, #64	; 0x40
   11bd0:	4313      	orrs	r3, r2
   11bd2:	81a3      	strh	r3, [r4, #12]
   11bd4:	3801      	subs	r0, #1
   11bd6:	bd70      	pop	{r4, r5, r6, pc}
   11bd8:	20000098 	.word	0x20000098
   11bdc:	000142b8 	.word	0x000142b8
   11be0:	000142d8 	.word	0x000142d8
   11be4:	000142f8 	.word	0x000142f8

00011be8 <abort>:
   11be8:	b510      	push	{r4, lr}
   11bea:	2006      	movs	r0, #6
   11bec:	f000 fbf6 	bl	123dc <raise>
   11bf0:	2001      	movs	r0, #1
   11bf2:	f7fb fa0d 	bl	d010 <_exit>
	...

00011bf8 <__sflush_r>:
   11bf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11bfa:	898a      	ldrh	r2, [r1, #12]
   11bfc:	0005      	movs	r5, r0
   11bfe:	000c      	movs	r4, r1
   11c00:	0713      	lsls	r3, r2, #28
   11c02:	d45a      	bmi.n	11cba <__sflush_r+0xc2>
   11c04:	684b      	ldr	r3, [r1, #4]
   11c06:	2b00      	cmp	r3, #0
   11c08:	dc02      	bgt.n	11c10 <__sflush_r+0x18>
   11c0a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
   11c0c:	2b00      	cmp	r3, #0
   11c0e:	dd19      	ble.n	11c44 <__sflush_r+0x4c>
   11c10:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   11c12:	2f00      	cmp	r7, #0
   11c14:	d016      	beq.n	11c44 <__sflush_r+0x4c>
   11c16:	2300      	movs	r3, #0
   11c18:	682e      	ldr	r6, [r5, #0]
   11c1a:	602b      	str	r3, [r5, #0]
   11c1c:	2380      	movs	r3, #128	; 0x80
   11c1e:	015b      	lsls	r3, r3, #5
   11c20:	401a      	ands	r2, r3
   11c22:	d001      	beq.n	11c28 <__sflush_r+0x30>
   11c24:	6d60      	ldr	r0, [r4, #84]	; 0x54
   11c26:	e014      	b.n	11c52 <__sflush_r+0x5a>
   11c28:	2301      	movs	r3, #1
   11c2a:	6a21      	ldr	r1, [r4, #32]
   11c2c:	0028      	movs	r0, r5
   11c2e:	47b8      	blx	r7
   11c30:	1c43      	adds	r3, r0, #1
   11c32:	d10e      	bne.n	11c52 <__sflush_r+0x5a>
   11c34:	682b      	ldr	r3, [r5, #0]
   11c36:	2b00      	cmp	r3, #0
   11c38:	d00b      	beq.n	11c52 <__sflush_r+0x5a>
   11c3a:	2b1d      	cmp	r3, #29
   11c3c:	d001      	beq.n	11c42 <__sflush_r+0x4a>
   11c3e:	2b16      	cmp	r3, #22
   11c40:	d102      	bne.n	11c48 <__sflush_r+0x50>
   11c42:	602e      	str	r6, [r5, #0]
   11c44:	2000      	movs	r0, #0
   11c46:	e05a      	b.n	11cfe <__sflush_r+0x106>
   11c48:	2240      	movs	r2, #64	; 0x40
   11c4a:	89a3      	ldrh	r3, [r4, #12]
   11c4c:	4313      	orrs	r3, r2
   11c4e:	81a3      	strh	r3, [r4, #12]
   11c50:	e055      	b.n	11cfe <__sflush_r+0x106>
   11c52:	89a3      	ldrh	r3, [r4, #12]
   11c54:	075b      	lsls	r3, r3, #29
   11c56:	d506      	bpl.n	11c66 <__sflush_r+0x6e>
   11c58:	6863      	ldr	r3, [r4, #4]
   11c5a:	1ac0      	subs	r0, r0, r3
   11c5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
   11c5e:	2b00      	cmp	r3, #0
   11c60:	d001      	beq.n	11c66 <__sflush_r+0x6e>
   11c62:	6c23      	ldr	r3, [r4, #64]	; 0x40
   11c64:	1ac0      	subs	r0, r0, r3
   11c66:	2300      	movs	r3, #0
   11c68:	0002      	movs	r2, r0
   11c6a:	6a21      	ldr	r1, [r4, #32]
   11c6c:	0028      	movs	r0, r5
   11c6e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
   11c70:	47b8      	blx	r7
   11c72:	89a3      	ldrh	r3, [r4, #12]
   11c74:	1c42      	adds	r2, r0, #1
   11c76:	d106      	bne.n	11c86 <__sflush_r+0x8e>
   11c78:	6829      	ldr	r1, [r5, #0]
   11c7a:	291d      	cmp	r1, #29
   11c7c:	d83a      	bhi.n	11cf4 <__sflush_r+0xfc>
   11c7e:	4a20      	ldr	r2, [pc, #128]	; (11d00 <__sflush_r+0x108>)
   11c80:	40ca      	lsrs	r2, r1
   11c82:	07d2      	lsls	r2, r2, #31
   11c84:	d536      	bpl.n	11cf4 <__sflush_r+0xfc>
   11c86:	2200      	movs	r2, #0
   11c88:	6062      	str	r2, [r4, #4]
   11c8a:	6922      	ldr	r2, [r4, #16]
   11c8c:	6022      	str	r2, [r4, #0]
   11c8e:	04db      	lsls	r3, r3, #19
   11c90:	d505      	bpl.n	11c9e <__sflush_r+0xa6>
   11c92:	1c43      	adds	r3, r0, #1
   11c94:	d102      	bne.n	11c9c <__sflush_r+0xa4>
   11c96:	682b      	ldr	r3, [r5, #0]
   11c98:	2b00      	cmp	r3, #0
   11c9a:	d100      	bne.n	11c9e <__sflush_r+0xa6>
   11c9c:	6560      	str	r0, [r4, #84]	; 0x54
   11c9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
   11ca0:	602e      	str	r6, [r5, #0]
   11ca2:	2900      	cmp	r1, #0
   11ca4:	d0ce      	beq.n	11c44 <__sflush_r+0x4c>
   11ca6:	0023      	movs	r3, r4
   11ca8:	3344      	adds	r3, #68	; 0x44
   11caa:	4299      	cmp	r1, r3
   11cac:	d002      	beq.n	11cb4 <__sflush_r+0xbc>
   11cae:	0028      	movs	r0, r5
   11cb0:	f7ff f8c8 	bl	10e44 <_free_r>
   11cb4:	2000      	movs	r0, #0
   11cb6:	6360      	str	r0, [r4, #52]	; 0x34
   11cb8:	e021      	b.n	11cfe <__sflush_r+0x106>
   11cba:	690f      	ldr	r7, [r1, #16]
   11cbc:	2f00      	cmp	r7, #0
   11cbe:	d0c1      	beq.n	11c44 <__sflush_r+0x4c>
   11cc0:	680b      	ldr	r3, [r1, #0]
   11cc2:	600f      	str	r7, [r1, #0]
   11cc4:	1bdb      	subs	r3, r3, r7
   11cc6:	9301      	str	r3, [sp, #4]
   11cc8:	2300      	movs	r3, #0
   11cca:	0792      	lsls	r2, r2, #30
   11ccc:	d100      	bne.n	11cd0 <__sflush_r+0xd8>
   11cce:	694b      	ldr	r3, [r1, #20]
   11cd0:	60a3      	str	r3, [r4, #8]
   11cd2:	e003      	b.n	11cdc <__sflush_r+0xe4>
   11cd4:	9b01      	ldr	r3, [sp, #4]
   11cd6:	183f      	adds	r7, r7, r0
   11cd8:	1a1b      	subs	r3, r3, r0
   11cda:	9301      	str	r3, [sp, #4]
   11cdc:	9b01      	ldr	r3, [sp, #4]
   11cde:	2b00      	cmp	r3, #0
   11ce0:	ddb0      	ble.n	11c44 <__sflush_r+0x4c>
   11ce2:	9b01      	ldr	r3, [sp, #4]
   11ce4:	003a      	movs	r2, r7
   11ce6:	6a21      	ldr	r1, [r4, #32]
   11ce8:	0028      	movs	r0, r5
   11cea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   11cec:	47b0      	blx	r6
   11cee:	2800      	cmp	r0, #0
   11cf0:	dcf0      	bgt.n	11cd4 <__sflush_r+0xdc>
   11cf2:	89a3      	ldrh	r3, [r4, #12]
   11cf4:	2240      	movs	r2, #64	; 0x40
   11cf6:	2001      	movs	r0, #1
   11cf8:	4313      	orrs	r3, r2
   11cfa:	81a3      	strh	r3, [r4, #12]
   11cfc:	4240      	negs	r0, r0
   11cfe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   11d00:	20400001 	.word	0x20400001

00011d04 <_fflush_r>:
   11d04:	690b      	ldr	r3, [r1, #16]
   11d06:	b570      	push	{r4, r5, r6, lr}
   11d08:	0005      	movs	r5, r0
   11d0a:	000c      	movs	r4, r1
   11d0c:	2b00      	cmp	r3, #0
   11d0e:	d101      	bne.n	11d14 <_fflush_r+0x10>
   11d10:	2000      	movs	r0, #0
   11d12:	e01c      	b.n	11d4e <_fflush_r+0x4a>
   11d14:	2800      	cmp	r0, #0
   11d16:	d004      	beq.n	11d22 <_fflush_r+0x1e>
   11d18:	6983      	ldr	r3, [r0, #24]
   11d1a:	2b00      	cmp	r3, #0
   11d1c:	d101      	bne.n	11d22 <_fflush_r+0x1e>
   11d1e:	f000 f85f 	bl	11de0 <__sinit>
   11d22:	4b0b      	ldr	r3, [pc, #44]	; (11d50 <_fflush_r+0x4c>)
   11d24:	429c      	cmp	r4, r3
   11d26:	d101      	bne.n	11d2c <_fflush_r+0x28>
   11d28:	686c      	ldr	r4, [r5, #4]
   11d2a:	e008      	b.n	11d3e <_fflush_r+0x3a>
   11d2c:	4b09      	ldr	r3, [pc, #36]	; (11d54 <_fflush_r+0x50>)
   11d2e:	429c      	cmp	r4, r3
   11d30:	d101      	bne.n	11d36 <_fflush_r+0x32>
   11d32:	68ac      	ldr	r4, [r5, #8]
   11d34:	e003      	b.n	11d3e <_fflush_r+0x3a>
   11d36:	4b08      	ldr	r3, [pc, #32]	; (11d58 <_fflush_r+0x54>)
   11d38:	429c      	cmp	r4, r3
   11d3a:	d100      	bne.n	11d3e <_fflush_r+0x3a>
   11d3c:	68ec      	ldr	r4, [r5, #12]
   11d3e:	220c      	movs	r2, #12
   11d40:	5ea3      	ldrsh	r3, [r4, r2]
   11d42:	2b00      	cmp	r3, #0
   11d44:	d0e4      	beq.n	11d10 <_fflush_r+0xc>
   11d46:	0021      	movs	r1, r4
   11d48:	0028      	movs	r0, r5
   11d4a:	f7ff ff55 	bl	11bf8 <__sflush_r>
   11d4e:	bd70      	pop	{r4, r5, r6, pc}
   11d50:	000142b8 	.word	0x000142b8
   11d54:	000142d8 	.word	0x000142d8
   11d58:	000142f8 	.word	0x000142f8

00011d5c <_cleanup_r>:
   11d5c:	b510      	push	{r4, lr}
   11d5e:	4902      	ldr	r1, [pc, #8]	; (11d68 <_cleanup_r+0xc>)
   11d60:	f000 f8b0 	bl	11ec4 <_fwalk_reent>
   11d64:	bd10      	pop	{r4, pc}
   11d66:	46c0      	nop			; (mov r8, r8)
   11d68:	00011d05 	.word	0x00011d05

00011d6c <std.isra.0>:
   11d6c:	2300      	movs	r3, #0
   11d6e:	b510      	push	{r4, lr}
   11d70:	0004      	movs	r4, r0
   11d72:	6003      	str	r3, [r0, #0]
   11d74:	6043      	str	r3, [r0, #4]
   11d76:	6083      	str	r3, [r0, #8]
   11d78:	8181      	strh	r1, [r0, #12]
   11d7a:	6643      	str	r3, [r0, #100]	; 0x64
   11d7c:	81c2      	strh	r2, [r0, #14]
   11d7e:	6103      	str	r3, [r0, #16]
   11d80:	6143      	str	r3, [r0, #20]
   11d82:	6183      	str	r3, [r0, #24]
   11d84:	0019      	movs	r1, r3
   11d86:	2208      	movs	r2, #8
   11d88:	305c      	adds	r0, #92	; 0x5c
   11d8a:	f7ff f852 	bl	10e32 <memset>
   11d8e:	4b05      	ldr	r3, [pc, #20]	; (11da4 <std.isra.0+0x38>)
   11d90:	6224      	str	r4, [r4, #32]
   11d92:	6263      	str	r3, [r4, #36]	; 0x24
   11d94:	4b04      	ldr	r3, [pc, #16]	; (11da8 <std.isra.0+0x3c>)
   11d96:	62a3      	str	r3, [r4, #40]	; 0x28
   11d98:	4b04      	ldr	r3, [pc, #16]	; (11dac <std.isra.0+0x40>)
   11d9a:	62e3      	str	r3, [r4, #44]	; 0x2c
   11d9c:	4b04      	ldr	r3, [pc, #16]	; (11db0 <std.isra.0+0x44>)
   11d9e:	6323      	str	r3, [r4, #48]	; 0x30
   11da0:	bd10      	pop	{r4, pc}
   11da2:	46c0      	nop			; (mov r8, r8)
   11da4:	0001241d 	.word	0x0001241d
   11da8:	00012445 	.word	0x00012445
   11dac:	0001247d 	.word	0x0001247d
   11db0:	000124a9 	.word	0x000124a9

00011db4 <__sfmoreglue>:
   11db4:	b570      	push	{r4, r5, r6, lr}
   11db6:	2568      	movs	r5, #104	; 0x68
   11db8:	1e4b      	subs	r3, r1, #1
   11dba:	435d      	muls	r5, r3
   11dbc:	000e      	movs	r6, r1
   11dbe:	0029      	movs	r1, r5
   11dc0:	3174      	adds	r1, #116	; 0x74
   11dc2:	f7ff f885 	bl	10ed0 <_malloc_r>
   11dc6:	1e04      	subs	r4, r0, #0
   11dc8:	d008      	beq.n	11ddc <__sfmoreglue+0x28>
   11dca:	2100      	movs	r1, #0
   11dcc:	002a      	movs	r2, r5
   11dce:	6001      	str	r1, [r0, #0]
   11dd0:	6046      	str	r6, [r0, #4]
   11dd2:	300c      	adds	r0, #12
   11dd4:	60a0      	str	r0, [r4, #8]
   11dd6:	3268      	adds	r2, #104	; 0x68
   11dd8:	f7ff f82b 	bl	10e32 <memset>
   11ddc:	0020      	movs	r0, r4
   11dde:	bd70      	pop	{r4, r5, r6, pc}

00011de0 <__sinit>:
   11de0:	6983      	ldr	r3, [r0, #24]
   11de2:	b513      	push	{r0, r1, r4, lr}
   11de4:	0004      	movs	r4, r0
   11de6:	2b00      	cmp	r3, #0
   11de8:	d128      	bne.n	11e3c <__sinit+0x5c>
   11dea:	6483      	str	r3, [r0, #72]	; 0x48
   11dec:	64c3      	str	r3, [r0, #76]	; 0x4c
   11dee:	6503      	str	r3, [r0, #80]	; 0x50
   11df0:	4b13      	ldr	r3, [pc, #76]	; (11e40 <__sinit+0x60>)
   11df2:	4a14      	ldr	r2, [pc, #80]	; (11e44 <__sinit+0x64>)
   11df4:	681b      	ldr	r3, [r3, #0]
   11df6:	6282      	str	r2, [r0, #40]	; 0x28
   11df8:	9301      	str	r3, [sp, #4]
   11dfa:	4298      	cmp	r0, r3
   11dfc:	d101      	bne.n	11e02 <__sinit+0x22>
   11dfe:	2301      	movs	r3, #1
   11e00:	6183      	str	r3, [r0, #24]
   11e02:	0020      	movs	r0, r4
   11e04:	f000 f820 	bl	11e48 <__sfp>
   11e08:	6060      	str	r0, [r4, #4]
   11e0a:	0020      	movs	r0, r4
   11e0c:	f000 f81c 	bl	11e48 <__sfp>
   11e10:	60a0      	str	r0, [r4, #8]
   11e12:	0020      	movs	r0, r4
   11e14:	f000 f818 	bl	11e48 <__sfp>
   11e18:	2200      	movs	r2, #0
   11e1a:	60e0      	str	r0, [r4, #12]
   11e1c:	2104      	movs	r1, #4
   11e1e:	6860      	ldr	r0, [r4, #4]
   11e20:	f7ff ffa4 	bl	11d6c <std.isra.0>
   11e24:	2201      	movs	r2, #1
   11e26:	2109      	movs	r1, #9
   11e28:	68a0      	ldr	r0, [r4, #8]
   11e2a:	f7ff ff9f 	bl	11d6c <std.isra.0>
   11e2e:	2202      	movs	r2, #2
   11e30:	2112      	movs	r1, #18
   11e32:	68e0      	ldr	r0, [r4, #12]
   11e34:	f7ff ff9a 	bl	11d6c <std.isra.0>
   11e38:	2301      	movs	r3, #1
   11e3a:	61a3      	str	r3, [r4, #24]
   11e3c:	bd13      	pop	{r0, r1, r4, pc}
   11e3e:	46c0      	nop			; (mov r8, r8)
   11e40:	00014180 	.word	0x00014180
   11e44:	00011d5d 	.word	0x00011d5d

00011e48 <__sfp>:
   11e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11e4a:	4b1d      	ldr	r3, [pc, #116]	; (11ec0 <__sfp+0x78>)
   11e4c:	0006      	movs	r6, r0
   11e4e:	681d      	ldr	r5, [r3, #0]
   11e50:	69ab      	ldr	r3, [r5, #24]
   11e52:	2b00      	cmp	r3, #0
   11e54:	d102      	bne.n	11e5c <__sfp+0x14>
   11e56:	0028      	movs	r0, r5
   11e58:	f7ff ffc2 	bl	11de0 <__sinit>
   11e5c:	3548      	adds	r5, #72	; 0x48
   11e5e:	68ac      	ldr	r4, [r5, #8]
   11e60:	686b      	ldr	r3, [r5, #4]
   11e62:	3b01      	subs	r3, #1
   11e64:	d405      	bmi.n	11e72 <__sfp+0x2a>
   11e66:	220c      	movs	r2, #12
   11e68:	5ea7      	ldrsh	r7, [r4, r2]
   11e6a:	2f00      	cmp	r7, #0
   11e6c:	d010      	beq.n	11e90 <__sfp+0x48>
   11e6e:	3468      	adds	r4, #104	; 0x68
   11e70:	e7f7      	b.n	11e62 <__sfp+0x1a>
   11e72:	682b      	ldr	r3, [r5, #0]
   11e74:	2b00      	cmp	r3, #0
   11e76:	d001      	beq.n	11e7c <__sfp+0x34>
   11e78:	682d      	ldr	r5, [r5, #0]
   11e7a:	e7f0      	b.n	11e5e <__sfp+0x16>
   11e7c:	2104      	movs	r1, #4
   11e7e:	0030      	movs	r0, r6
   11e80:	f7ff ff98 	bl	11db4 <__sfmoreglue>
   11e84:	6028      	str	r0, [r5, #0]
   11e86:	2800      	cmp	r0, #0
   11e88:	d1f6      	bne.n	11e78 <__sfp+0x30>
   11e8a:	230c      	movs	r3, #12
   11e8c:	6033      	str	r3, [r6, #0]
   11e8e:	e016      	b.n	11ebe <__sfp+0x76>
   11e90:	2301      	movs	r3, #1
   11e92:	0020      	movs	r0, r4
   11e94:	425b      	negs	r3, r3
   11e96:	81e3      	strh	r3, [r4, #14]
   11e98:	3302      	adds	r3, #2
   11e9a:	81a3      	strh	r3, [r4, #12]
   11e9c:	6667      	str	r7, [r4, #100]	; 0x64
   11e9e:	6027      	str	r7, [r4, #0]
   11ea0:	60a7      	str	r7, [r4, #8]
   11ea2:	6067      	str	r7, [r4, #4]
   11ea4:	6127      	str	r7, [r4, #16]
   11ea6:	6167      	str	r7, [r4, #20]
   11ea8:	61a7      	str	r7, [r4, #24]
   11eaa:	305c      	adds	r0, #92	; 0x5c
   11eac:	2208      	movs	r2, #8
   11eae:	0039      	movs	r1, r7
   11eb0:	f7fe ffbf 	bl	10e32 <memset>
   11eb4:	0020      	movs	r0, r4
   11eb6:	6367      	str	r7, [r4, #52]	; 0x34
   11eb8:	63a7      	str	r7, [r4, #56]	; 0x38
   11eba:	64a7      	str	r7, [r4, #72]	; 0x48
   11ebc:	64e7      	str	r7, [r4, #76]	; 0x4c
   11ebe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11ec0:	00014180 	.word	0x00014180

00011ec4 <_fwalk_reent>:
   11ec4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11ec6:	0004      	movs	r4, r0
   11ec8:	0007      	movs	r7, r0
   11eca:	2600      	movs	r6, #0
   11ecc:	9101      	str	r1, [sp, #4]
   11ece:	3448      	adds	r4, #72	; 0x48
   11ed0:	2c00      	cmp	r4, #0
   11ed2:	d016      	beq.n	11f02 <_fwalk_reent+0x3e>
   11ed4:	6863      	ldr	r3, [r4, #4]
   11ed6:	68a5      	ldr	r5, [r4, #8]
   11ed8:	9300      	str	r3, [sp, #0]
   11eda:	9b00      	ldr	r3, [sp, #0]
   11edc:	3b01      	subs	r3, #1
   11ede:	9300      	str	r3, [sp, #0]
   11ee0:	d40d      	bmi.n	11efe <_fwalk_reent+0x3a>
   11ee2:	89ab      	ldrh	r3, [r5, #12]
   11ee4:	2b01      	cmp	r3, #1
   11ee6:	d908      	bls.n	11efa <_fwalk_reent+0x36>
   11ee8:	220e      	movs	r2, #14
   11eea:	5eab      	ldrsh	r3, [r5, r2]
   11eec:	3301      	adds	r3, #1
   11eee:	d004      	beq.n	11efa <_fwalk_reent+0x36>
   11ef0:	0029      	movs	r1, r5
   11ef2:	0038      	movs	r0, r7
   11ef4:	9b01      	ldr	r3, [sp, #4]
   11ef6:	4798      	blx	r3
   11ef8:	4306      	orrs	r6, r0
   11efa:	3568      	adds	r5, #104	; 0x68
   11efc:	e7ed      	b.n	11eda <_fwalk_reent+0x16>
   11efe:	6824      	ldr	r4, [r4, #0]
   11f00:	e7e6      	b.n	11ed0 <_fwalk_reent+0xc>
   11f02:	0030      	movs	r0, r6
   11f04:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00011f08 <__swhatbuf_r>:
   11f08:	b570      	push	{r4, r5, r6, lr}
   11f0a:	000e      	movs	r6, r1
   11f0c:	001d      	movs	r5, r3
   11f0e:	230e      	movs	r3, #14
   11f10:	5ec9      	ldrsh	r1, [r1, r3]
   11f12:	b090      	sub	sp, #64	; 0x40
   11f14:	0014      	movs	r4, r2
   11f16:	2900      	cmp	r1, #0
   11f18:	da06      	bge.n	11f28 <__swhatbuf_r+0x20>
   11f1a:	2300      	movs	r3, #0
   11f1c:	602b      	str	r3, [r5, #0]
   11f1e:	89b3      	ldrh	r3, [r6, #12]
   11f20:	061b      	lsls	r3, r3, #24
   11f22:	d50f      	bpl.n	11f44 <__swhatbuf_r+0x3c>
   11f24:	2340      	movs	r3, #64	; 0x40
   11f26:	e00f      	b.n	11f48 <__swhatbuf_r+0x40>
   11f28:	aa01      	add	r2, sp, #4
   11f2a:	f000 fae9 	bl	12500 <_fstat_r>
   11f2e:	2800      	cmp	r0, #0
   11f30:	dbf3      	blt.n	11f1a <__swhatbuf_r+0x12>
   11f32:	23f0      	movs	r3, #240	; 0xf0
   11f34:	9a02      	ldr	r2, [sp, #8]
   11f36:	021b      	lsls	r3, r3, #8
   11f38:	4013      	ands	r3, r2
   11f3a:	4a05      	ldr	r2, [pc, #20]	; (11f50 <__swhatbuf_r+0x48>)
   11f3c:	189b      	adds	r3, r3, r2
   11f3e:	425a      	negs	r2, r3
   11f40:	4153      	adcs	r3, r2
   11f42:	602b      	str	r3, [r5, #0]
   11f44:	2380      	movs	r3, #128	; 0x80
   11f46:	00db      	lsls	r3, r3, #3
   11f48:	2000      	movs	r0, #0
   11f4a:	6023      	str	r3, [r4, #0]
   11f4c:	b010      	add	sp, #64	; 0x40
   11f4e:	bd70      	pop	{r4, r5, r6, pc}
   11f50:	ffffe000 	.word	0xffffe000

00011f54 <__smakebuf_r>:
   11f54:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   11f56:	2602      	movs	r6, #2
   11f58:	898b      	ldrh	r3, [r1, #12]
   11f5a:	0005      	movs	r5, r0
   11f5c:	000c      	movs	r4, r1
   11f5e:	4233      	tst	r3, r6
   11f60:	d110      	bne.n	11f84 <__smakebuf_r+0x30>
   11f62:	ab01      	add	r3, sp, #4
   11f64:	466a      	mov	r2, sp
   11f66:	f7ff ffcf 	bl	11f08 <__swhatbuf_r>
   11f6a:	9900      	ldr	r1, [sp, #0]
   11f6c:	0007      	movs	r7, r0
   11f6e:	0028      	movs	r0, r5
   11f70:	f7fe ffae 	bl	10ed0 <_malloc_r>
   11f74:	2800      	cmp	r0, #0
   11f76:	d10c      	bne.n	11f92 <__smakebuf_r+0x3e>
   11f78:	220c      	movs	r2, #12
   11f7a:	5ea3      	ldrsh	r3, [r4, r2]
   11f7c:	059a      	lsls	r2, r3, #22
   11f7e:	d423      	bmi.n	11fc8 <__smakebuf_r+0x74>
   11f80:	4333      	orrs	r3, r6
   11f82:	81a3      	strh	r3, [r4, #12]
   11f84:	0023      	movs	r3, r4
   11f86:	3347      	adds	r3, #71	; 0x47
   11f88:	6023      	str	r3, [r4, #0]
   11f8a:	6123      	str	r3, [r4, #16]
   11f8c:	2301      	movs	r3, #1
   11f8e:	6163      	str	r3, [r4, #20]
   11f90:	e01a      	b.n	11fc8 <__smakebuf_r+0x74>
   11f92:	2280      	movs	r2, #128	; 0x80
   11f94:	4b0d      	ldr	r3, [pc, #52]	; (11fcc <__smakebuf_r+0x78>)
   11f96:	62ab      	str	r3, [r5, #40]	; 0x28
   11f98:	89a3      	ldrh	r3, [r4, #12]
   11f9a:	6020      	str	r0, [r4, #0]
   11f9c:	4313      	orrs	r3, r2
   11f9e:	81a3      	strh	r3, [r4, #12]
   11fa0:	9b00      	ldr	r3, [sp, #0]
   11fa2:	6120      	str	r0, [r4, #16]
   11fa4:	6163      	str	r3, [r4, #20]
   11fa6:	9b01      	ldr	r3, [sp, #4]
   11fa8:	2b00      	cmp	r3, #0
   11faa:	d00a      	beq.n	11fc2 <__smakebuf_r+0x6e>
   11fac:	230e      	movs	r3, #14
   11fae:	5ee1      	ldrsh	r1, [r4, r3]
   11fb0:	0028      	movs	r0, r5
   11fb2:	f000 fab7 	bl	12524 <_isatty_r>
   11fb6:	2800      	cmp	r0, #0
   11fb8:	d003      	beq.n	11fc2 <__smakebuf_r+0x6e>
   11fba:	2201      	movs	r2, #1
   11fbc:	89a3      	ldrh	r3, [r4, #12]
   11fbe:	4313      	orrs	r3, r2
   11fc0:	81a3      	strh	r3, [r4, #12]
   11fc2:	89a3      	ldrh	r3, [r4, #12]
   11fc4:	431f      	orrs	r7, r3
   11fc6:	81a7      	strh	r7, [r4, #12]
   11fc8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
   11fca:	46c0      	nop			; (mov r8, r8)
   11fcc:	00011d5d 	.word	0x00011d5d

00011fd0 <memchr>:
   11fd0:	b2c9      	uxtb	r1, r1
   11fd2:	1882      	adds	r2, r0, r2
   11fd4:	4290      	cmp	r0, r2
   11fd6:	d004      	beq.n	11fe2 <memchr+0x12>
   11fd8:	7803      	ldrb	r3, [r0, #0]
   11fda:	428b      	cmp	r3, r1
   11fdc:	d002      	beq.n	11fe4 <memchr+0x14>
   11fde:	3001      	adds	r0, #1
   11fe0:	e7f8      	b.n	11fd4 <memchr+0x4>
   11fe2:	2000      	movs	r0, #0
   11fe4:	4770      	bx	lr

00011fe6 <memmove>:
   11fe6:	b510      	push	{r4, lr}
   11fe8:	4288      	cmp	r0, r1
   11fea:	d902      	bls.n	11ff2 <memmove+0xc>
   11fec:	188b      	adds	r3, r1, r2
   11fee:	4298      	cmp	r0, r3
   11ff0:	d301      	bcc.n	11ff6 <memmove+0x10>
   11ff2:	2300      	movs	r3, #0
   11ff4:	e005      	b.n	12002 <memmove+0x1c>
   11ff6:	1a9b      	subs	r3, r3, r2
   11ff8:	3a01      	subs	r2, #1
   11ffa:	d308      	bcc.n	1200e <memmove+0x28>
   11ffc:	5c99      	ldrb	r1, [r3, r2]
   11ffe:	5481      	strb	r1, [r0, r2]
   12000:	e7fa      	b.n	11ff8 <memmove+0x12>
   12002:	4293      	cmp	r3, r2
   12004:	d003      	beq.n	1200e <memmove+0x28>
   12006:	5ccc      	ldrb	r4, [r1, r3]
   12008:	54c4      	strb	r4, [r0, r3]
   1200a:	3301      	adds	r3, #1
   1200c:	e7f9      	b.n	12002 <memmove+0x1c>
   1200e:	bd10      	pop	{r4, pc}

00012010 <_realloc_r>:
   12010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12012:	0006      	movs	r6, r0
   12014:	000c      	movs	r4, r1
   12016:	0015      	movs	r5, r2
   12018:	2900      	cmp	r1, #0
   1201a:	d104      	bne.n	12026 <_realloc_r+0x16>
   1201c:	0011      	movs	r1, r2
   1201e:	f7fe ff57 	bl	10ed0 <_malloc_r>
   12022:	0004      	movs	r4, r0
   12024:	e018      	b.n	12058 <_realloc_r+0x48>
   12026:	2a00      	cmp	r2, #0
   12028:	d103      	bne.n	12032 <_realloc_r+0x22>
   1202a:	f7fe ff0b 	bl	10e44 <_free_r>
   1202e:	002c      	movs	r4, r5
   12030:	e012      	b.n	12058 <_realloc_r+0x48>
   12032:	f000 fa9d 	bl	12570 <_malloc_usable_size_r>
   12036:	4285      	cmp	r5, r0
   12038:	d90e      	bls.n	12058 <_realloc_r+0x48>
   1203a:	0029      	movs	r1, r5
   1203c:	0030      	movs	r0, r6
   1203e:	f7fe ff47 	bl	10ed0 <_malloc_r>
   12042:	1e07      	subs	r7, r0, #0
   12044:	d007      	beq.n	12056 <_realloc_r+0x46>
   12046:	0021      	movs	r1, r4
   12048:	002a      	movs	r2, r5
   1204a:	f7fe fee9 	bl	10e20 <memcpy>
   1204e:	0021      	movs	r1, r4
   12050:	0030      	movs	r0, r6
   12052:	f7fe fef7 	bl	10e44 <_free_r>
   12056:	003c      	movs	r4, r7
   12058:	0020      	movs	r0, r4
   1205a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001205c <__ssputs_r>:
   1205c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1205e:	688e      	ldr	r6, [r1, #8]
   12060:	b085      	sub	sp, #20
   12062:	0007      	movs	r7, r0
   12064:	000c      	movs	r4, r1
   12066:	9203      	str	r2, [sp, #12]
   12068:	9301      	str	r3, [sp, #4]
   1206a:	429e      	cmp	r6, r3
   1206c:	d843      	bhi.n	120f6 <__ssputs_r+0x9a>
   1206e:	2390      	movs	r3, #144	; 0x90
   12070:	898a      	ldrh	r2, [r1, #12]
   12072:	00db      	lsls	r3, r3, #3
   12074:	421a      	tst	r2, r3
   12076:	d03e      	beq.n	120f6 <__ssputs_r+0x9a>
   12078:	2503      	movs	r5, #3
   1207a:	6909      	ldr	r1, [r1, #16]
   1207c:	6823      	ldr	r3, [r4, #0]
   1207e:	9801      	ldr	r0, [sp, #4]
   12080:	1a5b      	subs	r3, r3, r1
   12082:	9302      	str	r3, [sp, #8]
   12084:	6963      	ldr	r3, [r4, #20]
   12086:	435d      	muls	r5, r3
   12088:	0feb      	lsrs	r3, r5, #31
   1208a:	195d      	adds	r5, r3, r5
   1208c:	9b02      	ldr	r3, [sp, #8]
   1208e:	106d      	asrs	r5, r5, #1
   12090:	3301      	adds	r3, #1
   12092:	181b      	adds	r3, r3, r0
   12094:	42ab      	cmp	r3, r5
   12096:	d900      	bls.n	1209a <__ssputs_r+0x3e>
   12098:	001d      	movs	r5, r3
   1209a:	0553      	lsls	r3, r2, #21
   1209c:	d510      	bpl.n	120c0 <__ssputs_r+0x64>
   1209e:	0029      	movs	r1, r5
   120a0:	0038      	movs	r0, r7
   120a2:	f7fe ff15 	bl	10ed0 <_malloc_r>
   120a6:	1e06      	subs	r6, r0, #0
   120a8:	d014      	beq.n	120d4 <__ssputs_r+0x78>
   120aa:	9a02      	ldr	r2, [sp, #8]
   120ac:	6921      	ldr	r1, [r4, #16]
   120ae:	f7fe feb7 	bl	10e20 <memcpy>
   120b2:	89a2      	ldrh	r2, [r4, #12]
   120b4:	4b19      	ldr	r3, [pc, #100]	; (1211c <__ssputs_r+0xc0>)
   120b6:	4013      	ands	r3, r2
   120b8:	2280      	movs	r2, #128	; 0x80
   120ba:	4313      	orrs	r3, r2
   120bc:	81a3      	strh	r3, [r4, #12]
   120be:	e012      	b.n	120e6 <__ssputs_r+0x8a>
   120c0:	002a      	movs	r2, r5
   120c2:	0038      	movs	r0, r7
   120c4:	f7ff ffa4 	bl	12010 <_realloc_r>
   120c8:	1e06      	subs	r6, r0, #0
   120ca:	d10c      	bne.n	120e6 <__ssputs_r+0x8a>
   120cc:	6921      	ldr	r1, [r4, #16]
   120ce:	0038      	movs	r0, r7
   120d0:	f7fe feb8 	bl	10e44 <_free_r>
   120d4:	230c      	movs	r3, #12
   120d6:	2240      	movs	r2, #64	; 0x40
   120d8:	2001      	movs	r0, #1
   120da:	603b      	str	r3, [r7, #0]
   120dc:	89a3      	ldrh	r3, [r4, #12]
   120de:	4240      	negs	r0, r0
   120e0:	4313      	orrs	r3, r2
   120e2:	81a3      	strh	r3, [r4, #12]
   120e4:	e017      	b.n	12116 <__ssputs_r+0xba>
   120e6:	9b02      	ldr	r3, [sp, #8]
   120e8:	6126      	str	r6, [r4, #16]
   120ea:	18f6      	adds	r6, r6, r3
   120ec:	6026      	str	r6, [r4, #0]
   120ee:	6165      	str	r5, [r4, #20]
   120f0:	9e01      	ldr	r6, [sp, #4]
   120f2:	1aed      	subs	r5, r5, r3
   120f4:	60a5      	str	r5, [r4, #8]
   120f6:	9b01      	ldr	r3, [sp, #4]
   120f8:	42b3      	cmp	r3, r6
   120fa:	d200      	bcs.n	120fe <__ssputs_r+0xa2>
   120fc:	001e      	movs	r6, r3
   120fe:	0032      	movs	r2, r6
   12100:	9903      	ldr	r1, [sp, #12]
   12102:	6820      	ldr	r0, [r4, #0]
   12104:	f7ff ff6f 	bl	11fe6 <memmove>
   12108:	2000      	movs	r0, #0
   1210a:	68a3      	ldr	r3, [r4, #8]
   1210c:	1b9b      	subs	r3, r3, r6
   1210e:	60a3      	str	r3, [r4, #8]
   12110:	6823      	ldr	r3, [r4, #0]
   12112:	199e      	adds	r6, r3, r6
   12114:	6026      	str	r6, [r4, #0]
   12116:	b005      	add	sp, #20
   12118:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1211a:	46c0      	nop			; (mov r8, r8)
   1211c:	fffffb7f 	.word	0xfffffb7f

00012120 <_svfiprintf_r>:
   12120:	b5f0      	push	{r4, r5, r6, r7, lr}
   12122:	b09f      	sub	sp, #124	; 0x7c
   12124:	9002      	str	r0, [sp, #8]
   12126:	9305      	str	r3, [sp, #20]
   12128:	898b      	ldrh	r3, [r1, #12]
   1212a:	000f      	movs	r7, r1
   1212c:	0016      	movs	r6, r2
   1212e:	061b      	lsls	r3, r3, #24
   12130:	d510      	bpl.n	12154 <_svfiprintf_r+0x34>
   12132:	690b      	ldr	r3, [r1, #16]
   12134:	2b00      	cmp	r3, #0
   12136:	d10d      	bne.n	12154 <_svfiprintf_r+0x34>
   12138:	2140      	movs	r1, #64	; 0x40
   1213a:	f7fe fec9 	bl	10ed0 <_malloc_r>
   1213e:	6038      	str	r0, [r7, #0]
   12140:	6138      	str	r0, [r7, #16]
   12142:	2800      	cmp	r0, #0
   12144:	d104      	bne.n	12150 <_svfiprintf_r+0x30>
   12146:	230c      	movs	r3, #12
   12148:	9a02      	ldr	r2, [sp, #8]
   1214a:	3801      	subs	r0, #1
   1214c:	6013      	str	r3, [r2, #0]
   1214e:	e0d8      	b.n	12302 <_svfiprintf_r+0x1e2>
   12150:	2340      	movs	r3, #64	; 0x40
   12152:	617b      	str	r3, [r7, #20]
   12154:	2300      	movs	r3, #0
   12156:	ad06      	add	r5, sp, #24
   12158:	616b      	str	r3, [r5, #20]
   1215a:	3320      	adds	r3, #32
   1215c:	766b      	strb	r3, [r5, #25]
   1215e:	3310      	adds	r3, #16
   12160:	76ab      	strb	r3, [r5, #26]
   12162:	0034      	movs	r4, r6
   12164:	7823      	ldrb	r3, [r4, #0]
   12166:	2b00      	cmp	r3, #0
   12168:	d103      	bne.n	12172 <_svfiprintf_r+0x52>
   1216a:	1ba3      	subs	r3, r4, r6
   1216c:	9304      	str	r3, [sp, #16]
   1216e:	d012      	beq.n	12196 <_svfiprintf_r+0x76>
   12170:	e003      	b.n	1217a <_svfiprintf_r+0x5a>
   12172:	2b25      	cmp	r3, #37	; 0x25
   12174:	d0f9      	beq.n	1216a <_svfiprintf_r+0x4a>
   12176:	3401      	adds	r4, #1
   12178:	e7f4      	b.n	12164 <_svfiprintf_r+0x44>
   1217a:	1ba3      	subs	r3, r4, r6
   1217c:	0032      	movs	r2, r6
   1217e:	0039      	movs	r1, r7
   12180:	9802      	ldr	r0, [sp, #8]
   12182:	f7ff ff6b 	bl	1205c <__ssputs_r>
   12186:	1c43      	adds	r3, r0, #1
   12188:	d100      	bne.n	1218c <_svfiprintf_r+0x6c>
   1218a:	e0b4      	b.n	122f6 <_svfiprintf_r+0x1d6>
   1218c:	696a      	ldr	r2, [r5, #20]
   1218e:	9b04      	ldr	r3, [sp, #16]
   12190:	4694      	mov	ip, r2
   12192:	4463      	add	r3, ip
   12194:	616b      	str	r3, [r5, #20]
   12196:	7823      	ldrb	r3, [r4, #0]
   12198:	2b00      	cmp	r3, #0
   1219a:	d100      	bne.n	1219e <_svfiprintf_r+0x7e>
   1219c:	e0ab      	b.n	122f6 <_svfiprintf_r+0x1d6>
   1219e:	2201      	movs	r2, #1
   121a0:	2300      	movs	r3, #0
   121a2:	4252      	negs	r2, r2
   121a4:	606a      	str	r2, [r5, #4]
   121a6:	a902      	add	r1, sp, #8
   121a8:	3254      	adds	r2, #84	; 0x54
   121aa:	1852      	adds	r2, r2, r1
   121ac:	3401      	adds	r4, #1
   121ae:	602b      	str	r3, [r5, #0]
   121b0:	60eb      	str	r3, [r5, #12]
   121b2:	60ab      	str	r3, [r5, #8]
   121b4:	7013      	strb	r3, [r2, #0]
   121b6:	65ab      	str	r3, [r5, #88]	; 0x58
   121b8:	4e53      	ldr	r6, [pc, #332]	; (12308 <_svfiprintf_r+0x1e8>)
   121ba:	7821      	ldrb	r1, [r4, #0]
   121bc:	2205      	movs	r2, #5
   121be:	0030      	movs	r0, r6
   121c0:	f7ff ff06 	bl	11fd0 <memchr>
   121c4:	2800      	cmp	r0, #0
   121c6:	d007      	beq.n	121d8 <_svfiprintf_r+0xb8>
   121c8:	2301      	movs	r3, #1
   121ca:	1b80      	subs	r0, r0, r6
   121cc:	4083      	lsls	r3, r0
   121ce:	682a      	ldr	r2, [r5, #0]
   121d0:	3401      	adds	r4, #1
   121d2:	4313      	orrs	r3, r2
   121d4:	602b      	str	r3, [r5, #0]
   121d6:	e7ef      	b.n	121b8 <_svfiprintf_r+0x98>
   121d8:	682b      	ldr	r3, [r5, #0]
   121da:	06da      	lsls	r2, r3, #27
   121dc:	d504      	bpl.n	121e8 <_svfiprintf_r+0xc8>
   121de:	2253      	movs	r2, #83	; 0x53
   121e0:	2120      	movs	r1, #32
   121e2:	a802      	add	r0, sp, #8
   121e4:	1812      	adds	r2, r2, r0
   121e6:	7011      	strb	r1, [r2, #0]
   121e8:	071a      	lsls	r2, r3, #28
   121ea:	d504      	bpl.n	121f6 <_svfiprintf_r+0xd6>
   121ec:	2253      	movs	r2, #83	; 0x53
   121ee:	212b      	movs	r1, #43	; 0x2b
   121f0:	a802      	add	r0, sp, #8
   121f2:	1812      	adds	r2, r2, r0
   121f4:	7011      	strb	r1, [r2, #0]
   121f6:	7822      	ldrb	r2, [r4, #0]
   121f8:	2a2a      	cmp	r2, #42	; 0x2a
   121fa:	d003      	beq.n	12204 <_svfiprintf_r+0xe4>
   121fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
   121fe:	2000      	movs	r0, #0
   12200:	210a      	movs	r1, #10
   12202:	e00e      	b.n	12222 <_svfiprintf_r+0x102>
   12204:	9a05      	ldr	r2, [sp, #20]
   12206:	1d11      	adds	r1, r2, #4
   12208:	6812      	ldr	r2, [r2, #0]
   1220a:	9105      	str	r1, [sp, #20]
   1220c:	2a00      	cmp	r2, #0
   1220e:	db01      	blt.n	12214 <_svfiprintf_r+0xf4>
   12210:	9209      	str	r2, [sp, #36]	; 0x24
   12212:	e004      	b.n	1221e <_svfiprintf_r+0xfe>
   12214:	4252      	negs	r2, r2
   12216:	60ea      	str	r2, [r5, #12]
   12218:	2202      	movs	r2, #2
   1221a:	4313      	orrs	r3, r2
   1221c:	602b      	str	r3, [r5, #0]
   1221e:	3401      	adds	r4, #1
   12220:	e00b      	b.n	1223a <_svfiprintf_r+0x11a>
   12222:	7822      	ldrb	r2, [r4, #0]
   12224:	3a30      	subs	r2, #48	; 0x30
   12226:	2a09      	cmp	r2, #9
   12228:	d804      	bhi.n	12234 <_svfiprintf_r+0x114>
   1222a:	434b      	muls	r3, r1
   1222c:	3401      	adds	r4, #1
   1222e:	189b      	adds	r3, r3, r2
   12230:	2001      	movs	r0, #1
   12232:	e7f6      	b.n	12222 <_svfiprintf_r+0x102>
   12234:	2800      	cmp	r0, #0
   12236:	d000      	beq.n	1223a <_svfiprintf_r+0x11a>
   12238:	9309      	str	r3, [sp, #36]	; 0x24
   1223a:	7823      	ldrb	r3, [r4, #0]
   1223c:	2b2e      	cmp	r3, #46	; 0x2e
   1223e:	d11e      	bne.n	1227e <_svfiprintf_r+0x15e>
   12240:	7863      	ldrb	r3, [r4, #1]
   12242:	2b2a      	cmp	r3, #42	; 0x2a
   12244:	d10a      	bne.n	1225c <_svfiprintf_r+0x13c>
   12246:	9b05      	ldr	r3, [sp, #20]
   12248:	3402      	adds	r4, #2
   1224a:	1d1a      	adds	r2, r3, #4
   1224c:	681b      	ldr	r3, [r3, #0]
   1224e:	9205      	str	r2, [sp, #20]
   12250:	2b00      	cmp	r3, #0
   12252:	da01      	bge.n	12258 <_svfiprintf_r+0x138>
   12254:	2301      	movs	r3, #1
   12256:	425b      	negs	r3, r3
   12258:	9307      	str	r3, [sp, #28]
   1225a:	e010      	b.n	1227e <_svfiprintf_r+0x15e>
   1225c:	2300      	movs	r3, #0
   1225e:	200a      	movs	r0, #10
   12260:	001a      	movs	r2, r3
   12262:	3401      	adds	r4, #1
   12264:	606b      	str	r3, [r5, #4]
   12266:	7821      	ldrb	r1, [r4, #0]
   12268:	3930      	subs	r1, #48	; 0x30
   1226a:	2909      	cmp	r1, #9
   1226c:	d804      	bhi.n	12278 <_svfiprintf_r+0x158>
   1226e:	4342      	muls	r2, r0
   12270:	3401      	adds	r4, #1
   12272:	1852      	adds	r2, r2, r1
   12274:	2301      	movs	r3, #1
   12276:	e7f6      	b.n	12266 <_svfiprintf_r+0x146>
   12278:	2b00      	cmp	r3, #0
   1227a:	d000      	beq.n	1227e <_svfiprintf_r+0x15e>
   1227c:	9207      	str	r2, [sp, #28]
   1227e:	4e23      	ldr	r6, [pc, #140]	; (1230c <_svfiprintf_r+0x1ec>)
   12280:	7821      	ldrb	r1, [r4, #0]
   12282:	2203      	movs	r2, #3
   12284:	0030      	movs	r0, r6
   12286:	f7ff fea3 	bl	11fd0 <memchr>
   1228a:	2800      	cmp	r0, #0
   1228c:	d006      	beq.n	1229c <_svfiprintf_r+0x17c>
   1228e:	2340      	movs	r3, #64	; 0x40
   12290:	1b80      	subs	r0, r0, r6
   12292:	4083      	lsls	r3, r0
   12294:	682a      	ldr	r2, [r5, #0]
   12296:	3401      	adds	r4, #1
   12298:	4313      	orrs	r3, r2
   1229a:	602b      	str	r3, [r5, #0]
   1229c:	7821      	ldrb	r1, [r4, #0]
   1229e:	2206      	movs	r2, #6
   122a0:	481b      	ldr	r0, [pc, #108]	; (12310 <_svfiprintf_r+0x1f0>)
   122a2:	1c66      	adds	r6, r4, #1
   122a4:	7629      	strb	r1, [r5, #24]
   122a6:	f7ff fe93 	bl	11fd0 <memchr>
   122aa:	2800      	cmp	r0, #0
   122ac:	d012      	beq.n	122d4 <_svfiprintf_r+0x1b4>
   122ae:	4b19      	ldr	r3, [pc, #100]	; (12314 <_svfiprintf_r+0x1f4>)
   122b0:	2b00      	cmp	r3, #0
   122b2:	d106      	bne.n	122c2 <_svfiprintf_r+0x1a2>
   122b4:	2207      	movs	r2, #7
   122b6:	9b05      	ldr	r3, [sp, #20]
   122b8:	3307      	adds	r3, #7
   122ba:	4393      	bics	r3, r2
   122bc:	3308      	adds	r3, #8
   122be:	9305      	str	r3, [sp, #20]
   122c0:	e014      	b.n	122ec <_svfiprintf_r+0x1cc>
   122c2:	ab05      	add	r3, sp, #20
   122c4:	9300      	str	r3, [sp, #0]
   122c6:	003a      	movs	r2, r7
   122c8:	4b13      	ldr	r3, [pc, #76]	; (12318 <_svfiprintf_r+0x1f8>)
   122ca:	0029      	movs	r1, r5
   122cc:	9802      	ldr	r0, [sp, #8]
   122ce:	e000      	b.n	122d2 <_svfiprintf_r+0x1b2>
   122d0:	bf00      	nop
   122d2:	e007      	b.n	122e4 <_svfiprintf_r+0x1c4>
   122d4:	ab05      	add	r3, sp, #20
   122d6:	9300      	str	r3, [sp, #0]
   122d8:	003a      	movs	r2, r7
   122da:	4b0f      	ldr	r3, [pc, #60]	; (12318 <_svfiprintf_r+0x1f8>)
   122dc:	0029      	movs	r1, r5
   122de:	9802      	ldr	r0, [sp, #8]
   122e0:	f7fe fffe 	bl	112e0 <_printf_i>
   122e4:	9003      	str	r0, [sp, #12]
   122e6:	9b03      	ldr	r3, [sp, #12]
   122e8:	3301      	adds	r3, #1
   122ea:	d004      	beq.n	122f6 <_svfiprintf_r+0x1d6>
   122ec:	696b      	ldr	r3, [r5, #20]
   122ee:	9a03      	ldr	r2, [sp, #12]
   122f0:	189b      	adds	r3, r3, r2
   122f2:	616b      	str	r3, [r5, #20]
   122f4:	e735      	b.n	12162 <_svfiprintf_r+0x42>
   122f6:	89bb      	ldrh	r3, [r7, #12]
   122f8:	980b      	ldr	r0, [sp, #44]	; 0x2c
   122fa:	065b      	lsls	r3, r3, #25
   122fc:	d501      	bpl.n	12302 <_svfiprintf_r+0x1e2>
   122fe:	2001      	movs	r0, #1
   12300:	4240      	negs	r0, r0
   12302:	b01f      	add	sp, #124	; 0x7c
   12304:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12306:	46c0      	nop			; (mov r8, r8)
   12308:	00014184 	.word	0x00014184
   1230c:	0001418a 	.word	0x0001418a
   12310:	0001418e 	.word	0x0001418e
   12314:	00000000 	.word	0x00000000
   12318:	0001205d 	.word	0x0001205d

0001231c <_putc_r>:
   1231c:	b570      	push	{r4, r5, r6, lr}
   1231e:	0006      	movs	r6, r0
   12320:	000d      	movs	r5, r1
   12322:	0014      	movs	r4, r2
   12324:	2800      	cmp	r0, #0
   12326:	d004      	beq.n	12332 <_putc_r+0x16>
   12328:	6983      	ldr	r3, [r0, #24]
   1232a:	2b00      	cmp	r3, #0
   1232c:	d101      	bne.n	12332 <_putc_r+0x16>
   1232e:	f7ff fd57 	bl	11de0 <__sinit>
   12332:	4b12      	ldr	r3, [pc, #72]	; (1237c <_putc_r+0x60>)
   12334:	429c      	cmp	r4, r3
   12336:	d101      	bne.n	1233c <_putc_r+0x20>
   12338:	6874      	ldr	r4, [r6, #4]
   1233a:	e008      	b.n	1234e <_putc_r+0x32>
   1233c:	4b10      	ldr	r3, [pc, #64]	; (12380 <_putc_r+0x64>)
   1233e:	429c      	cmp	r4, r3
   12340:	d101      	bne.n	12346 <_putc_r+0x2a>
   12342:	68b4      	ldr	r4, [r6, #8]
   12344:	e003      	b.n	1234e <_putc_r+0x32>
   12346:	4b0f      	ldr	r3, [pc, #60]	; (12384 <_putc_r+0x68>)
   12348:	429c      	cmp	r4, r3
   1234a:	d100      	bne.n	1234e <_putc_r+0x32>
   1234c:	68f4      	ldr	r4, [r6, #12]
   1234e:	68a3      	ldr	r3, [r4, #8]
   12350:	3b01      	subs	r3, #1
   12352:	60a3      	str	r3, [r4, #8]
   12354:	2b00      	cmp	r3, #0
   12356:	da05      	bge.n	12364 <_putc_r+0x48>
   12358:	69a2      	ldr	r2, [r4, #24]
   1235a:	4293      	cmp	r3, r2
   1235c:	db08      	blt.n	12370 <_putc_r+0x54>
   1235e:	b2eb      	uxtb	r3, r5
   12360:	2b0a      	cmp	r3, #10
   12362:	d005      	beq.n	12370 <_putc_r+0x54>
   12364:	6823      	ldr	r3, [r4, #0]
   12366:	b2e8      	uxtb	r0, r5
   12368:	1c5a      	adds	r2, r3, #1
   1236a:	6022      	str	r2, [r4, #0]
   1236c:	701d      	strb	r5, [r3, #0]
   1236e:	e004      	b.n	1237a <_putc_r+0x5e>
   12370:	0022      	movs	r2, r4
   12372:	0029      	movs	r1, r5
   12374:	0030      	movs	r0, r6
   12376:	f7ff fb69 	bl	11a4c <__swbuf_r>
   1237a:	bd70      	pop	{r4, r5, r6, pc}
   1237c:	000142b8 	.word	0x000142b8
   12380:	000142d8 	.word	0x000142d8
   12384:	000142f8 	.word	0x000142f8

00012388 <_raise_r>:
   12388:	b570      	push	{r4, r5, r6, lr}
   1238a:	0004      	movs	r4, r0
   1238c:	1e0d      	subs	r5, r1, #0
   1238e:	2d1f      	cmp	r5, #31
   12390:	d904      	bls.n	1239c <_raise_r+0x14>
   12392:	2316      	movs	r3, #22
   12394:	6003      	str	r3, [r0, #0]
   12396:	2001      	movs	r0, #1
   12398:	4240      	negs	r0, r0
   1239a:	e01e      	b.n	123da <_raise_r+0x52>
   1239c:	6c42      	ldr	r2, [r0, #68]	; 0x44
   1239e:	2a00      	cmp	r2, #0
   123a0:	d004      	beq.n	123ac <_raise_r+0x24>
   123a2:	008b      	lsls	r3, r1, #2
   123a4:	18d2      	adds	r2, r2, r3
   123a6:	6813      	ldr	r3, [r2, #0]
   123a8:	2b00      	cmp	r3, #0
   123aa:	d108      	bne.n	123be <_raise_r+0x36>
   123ac:	0020      	movs	r0, r4
   123ae:	f000 f831 	bl	12414 <_getpid_r>
   123b2:	002a      	movs	r2, r5
   123b4:	0001      	movs	r1, r0
   123b6:	0020      	movs	r0, r4
   123b8:	f000 f81a 	bl	123f0 <_kill_r>
   123bc:	e00d      	b.n	123da <_raise_r+0x52>
   123be:	2000      	movs	r0, #0
   123c0:	2b01      	cmp	r3, #1
   123c2:	d00a      	beq.n	123da <_raise_r+0x52>
   123c4:	1c59      	adds	r1, r3, #1
   123c6:	d103      	bne.n	123d0 <_raise_r+0x48>
   123c8:	3317      	adds	r3, #23
   123ca:	6023      	str	r3, [r4, #0]
   123cc:	3001      	adds	r0, #1
   123ce:	e004      	b.n	123da <_raise_r+0x52>
   123d0:	2400      	movs	r4, #0
   123d2:	0028      	movs	r0, r5
   123d4:	6014      	str	r4, [r2, #0]
   123d6:	4798      	blx	r3
   123d8:	0020      	movs	r0, r4
   123da:	bd70      	pop	{r4, r5, r6, pc}

000123dc <raise>:
   123dc:	b510      	push	{r4, lr}
   123de:	4b03      	ldr	r3, [pc, #12]	; (123ec <raise+0x10>)
   123e0:	0001      	movs	r1, r0
   123e2:	6818      	ldr	r0, [r3, #0]
   123e4:	f7ff ffd0 	bl	12388 <_raise_r>
   123e8:	bd10      	pop	{r4, pc}
   123ea:	46c0      	nop			; (mov r8, r8)
   123ec:	20000098 	.word	0x20000098

000123f0 <_kill_r>:
   123f0:	2300      	movs	r3, #0
   123f2:	b570      	push	{r4, r5, r6, lr}
   123f4:	4c06      	ldr	r4, [pc, #24]	; (12410 <_kill_r+0x20>)
   123f6:	0005      	movs	r5, r0
   123f8:	0008      	movs	r0, r1
   123fa:	0011      	movs	r1, r2
   123fc:	6023      	str	r3, [r4, #0]
   123fe:	f7fa fe11 	bl	d024 <_kill>
   12402:	1c43      	adds	r3, r0, #1
   12404:	d103      	bne.n	1240e <_kill_r+0x1e>
   12406:	6823      	ldr	r3, [r4, #0]
   12408:	2b00      	cmp	r3, #0
   1240a:	d000      	beq.n	1240e <_kill_r+0x1e>
   1240c:	602b      	str	r3, [r5, #0]
   1240e:	bd70      	pop	{r4, r5, r6, pc}
   12410:	20004810 	.word	0x20004810

00012414 <_getpid_r>:
   12414:	b510      	push	{r4, lr}
   12416:	f7fa fe0f 	bl	d038 <_getpid>
   1241a:	bd10      	pop	{r4, pc}

0001241c <__sread>:
   1241c:	b570      	push	{r4, r5, r6, lr}
   1241e:	000c      	movs	r4, r1
   12420:	250e      	movs	r5, #14
   12422:	5f49      	ldrsh	r1, [r1, r5]
   12424:	f000 f8b0 	bl	12588 <_read_r>
   12428:	2800      	cmp	r0, #0
   1242a:	db03      	blt.n	12434 <__sread+0x18>
   1242c:	6d63      	ldr	r3, [r4, #84]	; 0x54
   1242e:	181b      	adds	r3, r3, r0
   12430:	6563      	str	r3, [r4, #84]	; 0x54
   12432:	e003      	b.n	1243c <__sread+0x20>
   12434:	89a2      	ldrh	r2, [r4, #12]
   12436:	4b02      	ldr	r3, [pc, #8]	; (12440 <__sread+0x24>)
   12438:	4013      	ands	r3, r2
   1243a:	81a3      	strh	r3, [r4, #12]
   1243c:	bd70      	pop	{r4, r5, r6, pc}
   1243e:	46c0      	nop			; (mov r8, r8)
   12440:	ffffefff 	.word	0xffffefff

00012444 <__swrite>:
   12444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   12446:	001f      	movs	r7, r3
   12448:	898b      	ldrh	r3, [r1, #12]
   1244a:	0005      	movs	r5, r0
   1244c:	000c      	movs	r4, r1
   1244e:	0016      	movs	r6, r2
   12450:	05db      	lsls	r3, r3, #23
   12452:	d505      	bpl.n	12460 <__swrite+0x1c>
   12454:	230e      	movs	r3, #14
   12456:	5ec9      	ldrsh	r1, [r1, r3]
   12458:	2200      	movs	r2, #0
   1245a:	2302      	movs	r3, #2
   1245c:	f000 f874 	bl	12548 <_lseek_r>
   12460:	89a2      	ldrh	r2, [r4, #12]
   12462:	4b05      	ldr	r3, [pc, #20]	; (12478 <__swrite+0x34>)
   12464:	0028      	movs	r0, r5
   12466:	4013      	ands	r3, r2
   12468:	81a3      	strh	r3, [r4, #12]
   1246a:	0032      	movs	r2, r6
   1246c:	230e      	movs	r3, #14
   1246e:	5ee1      	ldrsh	r1, [r4, r3]
   12470:	003b      	movs	r3, r7
   12472:	f000 f81f 	bl	124b4 <_write_r>
   12476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   12478:	ffffefff 	.word	0xffffefff

0001247c <__sseek>:
   1247c:	b570      	push	{r4, r5, r6, lr}
   1247e:	000c      	movs	r4, r1
   12480:	250e      	movs	r5, #14
   12482:	5f49      	ldrsh	r1, [r1, r5]
   12484:	f000 f860 	bl	12548 <_lseek_r>
   12488:	89a3      	ldrh	r3, [r4, #12]
   1248a:	1c42      	adds	r2, r0, #1
   1248c:	d103      	bne.n	12496 <__sseek+0x1a>
   1248e:	4a05      	ldr	r2, [pc, #20]	; (124a4 <__sseek+0x28>)
   12490:	4013      	ands	r3, r2
   12492:	81a3      	strh	r3, [r4, #12]
   12494:	e004      	b.n	124a0 <__sseek+0x24>
   12496:	2280      	movs	r2, #128	; 0x80
   12498:	0152      	lsls	r2, r2, #5
   1249a:	4313      	orrs	r3, r2
   1249c:	81a3      	strh	r3, [r4, #12]
   1249e:	6560      	str	r0, [r4, #84]	; 0x54
   124a0:	bd70      	pop	{r4, r5, r6, pc}
   124a2:	46c0      	nop			; (mov r8, r8)
   124a4:	ffffefff 	.word	0xffffefff

000124a8 <__sclose>:
   124a8:	b510      	push	{r4, lr}
   124aa:	230e      	movs	r3, #14
   124ac:	5ec9      	ldrsh	r1, [r1, r3]
   124ae:	f000 f815 	bl	124dc <_close_r>
   124b2:	bd10      	pop	{r4, pc}

000124b4 <_write_r>:
   124b4:	b570      	push	{r4, r5, r6, lr}
   124b6:	0005      	movs	r5, r0
   124b8:	0008      	movs	r0, r1
   124ba:	0011      	movs	r1, r2
   124bc:	2200      	movs	r2, #0
   124be:	4c06      	ldr	r4, [pc, #24]	; (124d8 <_write_r+0x24>)
   124c0:	6022      	str	r2, [r4, #0]
   124c2:	001a      	movs	r2, r3
   124c4:	f7fa fd22 	bl	cf0c <_write>
   124c8:	1c43      	adds	r3, r0, #1
   124ca:	d103      	bne.n	124d4 <_write_r+0x20>
   124cc:	6823      	ldr	r3, [r4, #0]
   124ce:	2b00      	cmp	r3, #0
   124d0:	d000      	beq.n	124d4 <_write_r+0x20>
   124d2:	602b      	str	r3, [r5, #0]
   124d4:	bd70      	pop	{r4, r5, r6, pc}
   124d6:	46c0      	nop			; (mov r8, r8)
   124d8:	20004810 	.word	0x20004810

000124dc <_close_r>:
   124dc:	2300      	movs	r3, #0
   124de:	b570      	push	{r4, r5, r6, lr}
   124e0:	4c06      	ldr	r4, [pc, #24]	; (124fc <_close_r+0x20>)
   124e2:	0005      	movs	r5, r0
   124e4:	0008      	movs	r0, r1
   124e6:	6023      	str	r3, [r4, #0]
   124e8:	f7fa fd64 	bl	cfb4 <_close>
   124ec:	1c43      	adds	r3, r0, #1
   124ee:	d103      	bne.n	124f8 <_close_r+0x1c>
   124f0:	6823      	ldr	r3, [r4, #0]
   124f2:	2b00      	cmp	r3, #0
   124f4:	d000      	beq.n	124f8 <_close_r+0x1c>
   124f6:	602b      	str	r3, [r5, #0]
   124f8:	bd70      	pop	{r4, r5, r6, pc}
   124fa:	46c0      	nop			; (mov r8, r8)
   124fc:	20004810 	.word	0x20004810

00012500 <_fstat_r>:
   12500:	2300      	movs	r3, #0
   12502:	b570      	push	{r4, r5, r6, lr}
   12504:	4c06      	ldr	r4, [pc, #24]	; (12520 <_fstat_r+0x20>)
   12506:	0005      	movs	r5, r0
   12508:	0008      	movs	r0, r1
   1250a:	0011      	movs	r1, r2
   1250c:	6023      	str	r3, [r4, #0]
   1250e:	f7fa fd5b 	bl	cfc8 <_fstat>
   12512:	1c43      	adds	r3, r0, #1
   12514:	d103      	bne.n	1251e <_fstat_r+0x1e>
   12516:	6823      	ldr	r3, [r4, #0]
   12518:	2b00      	cmp	r3, #0
   1251a:	d000      	beq.n	1251e <_fstat_r+0x1e>
   1251c:	602b      	str	r3, [r5, #0]
   1251e:	bd70      	pop	{r4, r5, r6, pc}
   12520:	20004810 	.word	0x20004810

00012524 <_isatty_r>:
   12524:	2300      	movs	r3, #0
   12526:	b570      	push	{r4, r5, r6, lr}
   12528:	4c06      	ldr	r4, [pc, #24]	; (12544 <_isatty_r+0x20>)
   1252a:	0005      	movs	r5, r0
   1252c:	0008      	movs	r0, r1
   1252e:	6023      	str	r3, [r4, #0]
   12530:	f7fa fd58 	bl	cfe4 <_isatty>
   12534:	1c43      	adds	r3, r0, #1
   12536:	d103      	bne.n	12540 <_isatty_r+0x1c>
   12538:	6823      	ldr	r3, [r4, #0]
   1253a:	2b00      	cmp	r3, #0
   1253c:	d000      	beq.n	12540 <_isatty_r+0x1c>
   1253e:	602b      	str	r3, [r5, #0]
   12540:	bd70      	pop	{r4, r5, r6, pc}
   12542:	46c0      	nop			; (mov r8, r8)
   12544:	20004810 	.word	0x20004810

00012548 <_lseek_r>:
   12548:	b570      	push	{r4, r5, r6, lr}
   1254a:	0005      	movs	r5, r0
   1254c:	0008      	movs	r0, r1
   1254e:	0011      	movs	r1, r2
   12550:	2200      	movs	r2, #0
   12552:	4c06      	ldr	r4, [pc, #24]	; (1256c <_lseek_r+0x24>)
   12554:	6022      	str	r2, [r4, #0]
   12556:	001a      	movs	r2, r3
   12558:	f7fa fd4e 	bl	cff8 <_lseek>
   1255c:	1c43      	adds	r3, r0, #1
   1255e:	d103      	bne.n	12568 <_lseek_r+0x20>
   12560:	6823      	ldr	r3, [r4, #0]
   12562:	2b00      	cmp	r3, #0
   12564:	d000      	beq.n	12568 <_lseek_r+0x20>
   12566:	602b      	str	r3, [r5, #0]
   12568:	bd70      	pop	{r4, r5, r6, pc}
   1256a:	46c0      	nop			; (mov r8, r8)
   1256c:	20004810 	.word	0x20004810

00012570 <_malloc_usable_size_r>:
   12570:	1f0b      	subs	r3, r1, #4
   12572:	681a      	ldr	r2, [r3, #0]
   12574:	1f10      	subs	r0, r2, #4
   12576:	2a00      	cmp	r2, #0
   12578:	da04      	bge.n	12584 <_malloc_usable_size_r+0x14>
   1257a:	1889      	adds	r1, r1, r2
   1257c:	3904      	subs	r1, #4
   1257e:	680b      	ldr	r3, [r1, #0]
   12580:	18d0      	adds	r0, r2, r3
   12582:	3804      	subs	r0, #4
   12584:	4770      	bx	lr
	...

00012588 <_read_r>:
   12588:	b570      	push	{r4, r5, r6, lr}
   1258a:	0005      	movs	r5, r0
   1258c:	0008      	movs	r0, r1
   1258e:	0011      	movs	r1, r2
   12590:	2200      	movs	r2, #0
   12592:	4c06      	ldr	r4, [pc, #24]	; (125ac <_read_r+0x24>)
   12594:	6022      	str	r2, [r4, #0]
   12596:	001a      	movs	r2, r3
   12598:	f7fa fc8e 	bl	ceb8 <_read>
   1259c:	1c43      	adds	r3, r0, #1
   1259e:	d103      	bne.n	125a8 <_read_r+0x20>
   125a0:	6823      	ldr	r3, [r4, #0]
   125a2:	2b00      	cmp	r3, #0
   125a4:	d000      	beq.n	125a8 <_read_r+0x20>
   125a6:	602b      	str	r3, [r5, #0]
   125a8:	bd70      	pop	{r4, r5, r6, pc}
   125aa:	46c0      	nop			; (mov r8, r8)
   125ac:	20004810 	.word	0x20004810
   125b0:	0000040a 	.word	0x0000040a
   125b4:	000003fe 	.word	0x000003fe
   125b8:	000003fe 	.word	0x000003fe
   125bc:	000003fe 	.word	0x000003fe
   125c0:	000003fe 	.word	0x000003fe
   125c4:	000003fe 	.word	0x000003fe
   125c8:	000003fe 	.word	0x000003fe
   125cc:	000003fe 	.word	0x000003fe
   125d0:	000003fe 	.word	0x000003fe
   125d4:	000003fe 	.word	0x000003fe
   125d8:	000003fe 	.word	0x000003fe
   125dc:	000003fe 	.word	0x000003fe
   125e0:	000003fe 	.word	0x000003fe
   125e4:	0000040a 	.word	0x0000040a
   125e8:	000003fe 	.word	0x000003fe
   125ec:	000003fe 	.word	0x000003fe
   125f0:	000003fe 	.word	0x000003fe
   125f4:	000003fe 	.word	0x000003fe
   125f8:	000003fe 	.word	0x000003fe
   125fc:	000003fe 	.word	0x000003fe
   12600:	000003fe 	.word	0x000003fe
   12604:	000003fe 	.word	0x000003fe
   12608:	000003fe 	.word	0x000003fe
   1260c:	000003fe 	.word	0x000003fe
   12610:	000003fe 	.word	0x000003fe
   12614:	000003fe 	.word	0x000003fe
   12618:	000003fe 	.word	0x000003fe
   1261c:	000003fe 	.word	0x000003fe
   12620:	000003fe 	.word	0x000003fe
   12624:	000003fe 	.word	0x000003fe
   12628:	000003fe 	.word	0x000003fe
   1262c:	000003fe 	.word	0x000003fe
   12630:	000003fe 	.word	0x000003fe
   12634:	000003fe 	.word	0x000003fe
   12638:	000003fe 	.word	0x000003fe
   1263c:	000003fe 	.word	0x000003fe
   12640:	000003fe 	.word	0x000003fe
   12644:	000003fe 	.word	0x000003fe
   12648:	000003fe 	.word	0x000003fe
   1264c:	000003fe 	.word	0x000003fe
   12650:	000003fe 	.word	0x000003fe
   12654:	000003fe 	.word	0x000003fe
   12658:	000003fe 	.word	0x000003fe
   1265c:	000003fe 	.word	0x000003fe
   12660:	000003fe 	.word	0x000003fe
   12664:	000003fe 	.word	0x000003fe
   12668:	000003fe 	.word	0x000003fe
   1266c:	000003fe 	.word	0x000003fe
   12670:	000003fe 	.word	0x000003fe
   12674:	000003fe 	.word	0x000003fe
   12678:	000003fe 	.word	0x000003fe
   1267c:	000003fe 	.word	0x000003fe
   12680:	000003fe 	.word	0x000003fe
   12684:	000003fe 	.word	0x000003fe
   12688:	000003fe 	.word	0x000003fe
   1268c:	000003fe 	.word	0x000003fe
   12690:	000003fe 	.word	0x000003fe
   12694:	000003fe 	.word	0x000003fe
   12698:	0000040a 	.word	0x0000040a
   1269c:	000003fe 	.word	0x000003fe
   126a0:	000003fe 	.word	0x000003fe
   126a4:	000003fe 	.word	0x000003fe
   126a8:	000003fe 	.word	0x000003fe
   126ac:	000003fe 	.word	0x000003fe
   126b0:	0000040a 	.word	0x0000040a
   126b4:	000003fe 	.word	0x000003fe
   126b8:	000003fe 	.word	0x000003fe
   126bc:	000003fe 	.word	0x000003fe
   126c0:	0000040a 	.word	0x0000040a
   126c4:	000003fe 	.word	0x000003fe
   126c8:	000003fe 	.word	0x000003fe
   126cc:	000003fe 	.word	0x000003fe
   126d0:	000003fe 	.word	0x000003fe
   126d4:	000003fe 	.word	0x000003fe
   126d8:	000003fe 	.word	0x000003fe
   126dc:	000003fe 	.word	0x000003fe
   126e0:	0000040a 	.word	0x0000040a
   126e4:	000003fe 	.word	0x000003fe
   126e8:	000003fe 	.word	0x000003fe
   126ec:	000003fe 	.word	0x000003fe
   126f0:	0000040a 	.word	0x0000040a
   126f4:	000003fe 	.word	0x000003fe
   126f8:	0000040a 	.word	0x0000040a
   126fc:	00000354 	.word	0x00000354

00012700 <PubNubPublishKey>:
   12700:	6f6d6564 00000000                       demo....

00012708 <PubNubSubscribeKey>:
   12708:	6f6d6564 00000000 706d6574 7465735f     demo....temp_set
   12718:	6e696f70 00000074 6b636f73 725f7465     point...socket_r
   12728:	6c6f7365 635f6576 25203a62 65722073     esolve_cb: %s re
   12738:	766c6f73 77206465 20687469 25205049     solved with IP %
   12748:	64252e64 2e64252e 0a0d6425 00000000     d.%d.%d.%d......
   12758:	5f6d326d 69666977 6174735f 203a6574     m2m_wifi_state: 
   12768:	5f4d324d 49464957 5345525f 4f435f50     M2M_WIFI_RESP_CO
   12778:	54535f4e 5f455441 4e414843 3a444547     N_STATE_CHANGED:
   12788:	4e4f4320 5443454e 000d4445 5f6d326d      CONNECTED..m2m_
   12798:	69666977 6174735f 203a6574 5f4d324d     wifi_state: M2M_
   127a8:	49464957 5345525f 4f435f50 54535f4e     WIFI_RESP_CON_ST
   127b8:	5f455441 4e414843 3a444547 53494420     ATE_CHANGED: DIS
   127c8:	4e4e4f43 45544345 00000d44 74616869     CONNECTED...ihat
   127d8:	6d696b65 00000000 73696f4d 206e6574     ekim....Moisten 
   127e8:	72756f59 72684320 75626d69 75422073     Your Chrimbus Bu
   127f8:	00006873 5f6d326d 69666977 6174735f     sh..m2m_wifi_sta
   12808:	203a6574 5f4d324d 49464957 5145525f     te: M2M_WIFI_REQ
   12818:	4348445f 4f435f50 203a464e 69205049     _DHCP_CONF: IP i
   12828:	75252073 2e75252e 252e7525 000a0d75     s %u.%u.%u.%u...
   12838:	6e69616d 326d203a 69775f6d 695f6966     main: m2m_wifi_i
   12848:	2074696e 6c6c6163 72726520 0d21726f     nit call error!.
   12858:	00000000 6e69616d 414d203a 64612043     ....main: MAC ad
   12868:	73657264 75662073 62206573 68207469     dress fuse bit h
   12878:	6e207361 6220746f 206e6565 666e6f63     as not been conf
   12888:	72756769 0d216465 00000000 6e69616d     igured!.....main
   12898:	7355203a 326d2065 69775f6d 735f6966     : Use m2m_wifi_s
   128a8:	6d5f7465 615f6361 65726464 29287373     et_mac_address()
   128b8:	49504120 206f7420 20746573 2043414d      API to set MAC 
   128c8:	72646461 20737365 20616976 74666f73     address via soft
   128d8:	65726177 00000d2e 0000000d 6e69616d     ware........main
   128e8:	7550203a 62754e62 6e6f6320 75676966     : PubNub configu
   128f8:	20646572 68746977 6c6f6620 69776f6c     red with followi
   12908:	7320676e 69747465 3a73676e 0000000d     ng settings:....
   12918:	6e69616d 2d20203a 62755020 6873696c     main:  - Publish
   12928:	79656b20 2522203a 202c2273 73627553      key: "%s", Subs
   12938:	62697263 656b2065 22203a79 2c227325     cribe key: "%s",
   12948:	61684320 6c656e6e 2522203a 0d2e2273      Channel: "%s"..
   12958:	000a0d0a 6e69616d 6957203a 2069462d     ....main: Wi-Fi 
   12968:	6e6e6f63 69746365 7420676e 5041206f     connecting to AP
   12978:	69737520 6820676e 63647261 6465646f      using hardcoded
   12988:	65726320 746e6564 736c6169 0d2e2e2e      credentials....
   12998:	00000000 6564227b 65636976 25223a22     ....{"device":"%
   129a8:	202c2273 74617722 745f7265 22706d65     s", "water_temp"
   129b8:	6425223a 00007d22 6e69616d 7570203a     :"%d"}..main: pu
   129c8:	73696c62 76652068 3a746e65 73257b20     blish event: {%s
   129d8:	000a0d7d 6e69616d 7573203a 72637362     }...main: subscr
   129e8:	20656269 6e657665 50202c74 4f5f524e     ibe event, PNR_O
   129f8:	00000d4b 69666977 7361745f 73315f6b     K...wifi_task_1s
   12a08:	6f63203a 20646c75 20746f6e 6f6c6c61     : could not allo
   12a18:	65746163 6d656d20 2079726f 20726f66     cate memory for 
   12a28:	656b6f74 0000736e 69766564 00006563     tokens..device..
   12a38:	6e69616d 7573203a 72637362 20656269     main: subscribe 
   12a48:	6e657665 69202c74 7265746e 2e6c6176     event, interval.
   12a58:	0000000d                                ....

00012a5c <wifi_handlers>:
   12a5c:	00012710 0000000e 000007c1 00000000     .'..............
	...
   12a74:	42002c00 42003000 42003400 001c1c1b     .,.B.0.B.4.B....
   12a84:	10000800 00002000                       ..... ..

00012a8c <num_to_seg>:
   12a8c:	4f5b063f 077d6d66 00006f7f              ?.[Ofm}..o..

00012a98 <display_handlers>:
   12a98:	00000001 00001779 00000004 00001809     ....y...........
   12aa8:	00000008 000018a1 00000010 00001905     ................
   12ab8:	00000020 000019a1 00000040 00001a35      .......@...5...
   12ac8:	00000080 00001aad 00000002 000017d1     ................
	...
   12ae0:	6f727245 55202172 6c62616e 6f742065     Error! Unable to
   12af0:	61657220 75622064 6e6f7474 61747320      read button sta
   12b00:	00737574                                tus.

00012b04 <water_temp_LUT>:
   12b04:	00c50000 00c80001 00ca0002 00cc0003     ................
   12b14:	00ce0004 00d00005 00d20006 00d40007     ................
   12b24:	00d60008 00d90009 00db000a 00dd000b     ................
   12b34:	00e0000c 00e2000d 00e5000e 00e7000f     ................
   12b44:	00ea0010 00ed0011 00ef0012 00f20013     ................
   12b54:	00f50014 00f80015 00fb0016 00fe0017     ................
   12b64:	01010018 01040019 0108001a 010b001b     ................
   12b74:	010f001c 0112001d 0116001e 011a001f     ................
   12b84:	011e0020 01220021 01260022 012a0023      ...!.".".&.#.*.
   12b94:	012e0024 01330025 01380026 013d0027     $...%.3.&.8.'.=.
   12ba4:	01410028 01460029 014b002a 0151002b     (.A.).F.*.K.+.Q.
   12bb4:	0157002c 015c002d 0162002e 0169002f     ,.W.-.\...b./.i.
   12bc4:	016f0030 01760031 017c0032 01840033     0.o.1.v.2.|.3...
   12bd4:	018b0034 01930035 019b0036 01a30037     4...5...6...7...
   12be4:	01ac0038 01b50039 01be003a 01c8003b     8...9...:...;...
   12bf4:	01d2003c 01dd003d 01e8003e 01f4003f     <...=...>...?...
   12c04:	02010040 020e0041 02180042 02230043     @...A...B...C.#.
   12c14:	022e0044 023a0045 02460046 02510047     D...E.:.F.F.G.Q.
   12c24:	025c0048 02690049 0275004a 0282004b     H.\.I.i.J.u.K...
   12c34:	0290004c 029e004d 02ad004e 02bc004f     L...M...N...O...
   12c44:	02cc0050 02d90051 02e60052 02f40053     P...Q...R...S...
   12c54:	03020054 03100055 03200056 03300057     T...U...V. .W.0.
   12c64:	03410058 03520059 0364005a 0372005b     X.A.Y.R.Z.d.[.r.
   12c74:	0381005c 0390005d 039f005e 03af005f     \...]...^..._...
   12c84:	03c00060 03d10061 03e30062 03f80063     `...a...b...c...
   12c94:	040a0064 041d0065 04320066 04470067     d...e...f.2.g.G.
   12ca4:	045d0068 6b736174 6568545f 00006d72     h.].task_Therm..
   12cb4:	6c696146 74206465 7263206f 65746165     Failed to create
   12cc4:	73617420 68545f6b 616d7265 6874206c      task_Thermal th
   12cd4:	64616572 00000021 6c696146 74206465     read!...Failed t
   12ce4:	7263206f 65746165 65687420 735f6d72     o create therm_s
   12cf4:	00216d65 6c696166 74206465 6e69206f     em!.failed to in
   12d04:	61697469 657a696c 43545720 38303536     itialize WTC6508
   12d14:	00000021 50504128 52452829 255b2952     !...(APP)(ERR)[%
   12d24:	255b5d73 00005d64 61766e69 6564696c     s][%d]..invalide
   12d34:	636f6920 6320746c 0000646d               ioclt cmd..

00012d40 <__FUNCTION__.14905>:
   12d40:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....
   12d50:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   12d60:	00005d64 46494828 69614629 6f74206c     d]..(HIF)Fail to
   12d70:	6b617720 74207075 63206568 00706968      wakup the chip.
   12d80:	66696828 49572029 485f4946 5f54534f     (hif) WIFI_HOST_
   12d90:	5f564352 4c525443 6220315f 66207375     RCV_CTRL_1 bus f
   12da0:	006c6961 66696828 64612029 73657264     ail.(hif) addres
   12db0:	75622073 61662073 00006c69 66696828     s bus fail..(hif
   12dc0:	6f432029 70757272 20646574 6b636170     ) Corrupted pack
   12dd0:	53207465 20657a69 7525203d 204c3c20     et Size = %u <L 
   12de0:	7525203d 2047202c 7525203d 504f202c     = %u, G = %u, OP
   12df0:	25203d20 3e583230 0000000a 66696828      = %02X>....(hif
   12e00:	6e692029 696c6176 72672064 2070756f     ) invalid group 
   12e10:	00004449 66696828 6f682029 61207473     ID..(hif) host a
   12e20:	64207070 276e6469 65732074 58522074     pp didn't set RX
   12e30:	6e6f4420 00000065 66696828 72572029      Done...(hif) Wr
   12e40:	20676e6f 657a6953 00000000 66696828     ong Size....(hif
   12e50:	61462029 2065736c 65746e69 70757272     ) False interrup
   12e60:	6c252074 00000078 66696828 61462029     t %lx...(hif) Fa
   12e70:	74206c69 6552206f 69206461 7265746e     il to Read inter
   12e80:	74707572 67657220 00000000 66696828     rupt reg....(hif
   12e90:	41462029 74204c49 6177206f 7075656b     ) FAIL to wakeup
   12ea0:	65687420 69686320 00000070 46494828      the chip...(HIF
   12eb0:	61462029 74206c69 6168206f 656c646e     ) Fail to handle
   12ec0:	746e6920 75727265 25207470 72742064      interrupt %d tr
   12ed0:	67412079 2e6e6961 00000a2e 66696820     y Again..... hif
   12ee0:	6365725f 65766965 6e49203a 696c6176     _receive: Invali
   12ef0:	72612064 656d7567 0000746e 20505041     d argument..APP 
   12f00:	75716552 65747365 69532064 6920657a     Requested Size i
   12f10:	616c2073 72656772 61687420 6874206e     s larger than th
   12f20:	65722065 65766963 75622064 72656666     e recived buffer
   12f30:	7a697320 253c2065 253c3e64 000a3e64      size <%d><%d>..
   12f40:	20505041 75716552 65747365 64412064     APP Requested Ad
   12f50:	73657264 65622073 646e6f79 65687420     dress beyond the
   12f60:	63657220 64657669 66756220 20726566      recived buffer 
   12f70:	72646461 20737365 20646e61 676e656c     address and leng
   12f80:	00006874 20705247 6425203f 0000000a     th..GRp ? %d....
   12f90:	00004d34 00004d0c 00004d04 00004d1c     4M...M...M...M..
   12fa0:	00004d14 00004d34 00004d24 00004d2c     .M..4M..$M..,M..

00012fb0 <__FUNCTION__.12480>:
   12fb0:	5f666968 646e6573 00000000              hif_send....

00012fbc <__FUNCTION__.12490>:
   12fbc:	5f666968 00727369                       hif_isr.

00012fc4 <__FUNCTION__.12496>:
   12fc4:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

00012fd4 <__FUNCTION__.12511>:
   12fd4:	5f666968 65636572 00657669              hif_receive.

00012fe0 <__FUNCTION__.12526>:
   12fe0:	5f666968 69676572 72657473 0062635f     hif_register_cb.
   12ff0:	50504128 4e492829 00294f46 666e6f43     (APP)(INFO).Conf
   13000:	7463696c 49206465 20222050 252e7525     licted IP " %u.%
   13010:	75252e75 2075252e 000a2022 50504128     u.%u.%u " ..(APP
   13020:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   13030:	20514552 20746f4e 69666564 2064656e     REQ Not defined 
   13040:	000a6425 41564e49 2044494c 4e494f50     %d..INVALID POIN
   13050:	00524554 41564e49 2044494c 44495353     TER.INVALID SSID
   13060:	00000000 41564e49 2044494c 00004843     ....INVALID CH..
   13070:	41564e49 2044494c 50434844 52455320     INVALID DHCP SER
   13080:	20524556 00005049 41564e49 2044494c     VER IP..INVALID 
   13090:	2059454b 45444e49 00000058 41564e49     KEY INDEX...INVA
   130a0:	2044494c 2059454b 455a4953 00000000     LID KEY SIZE....
   130b0:	41564e49 2044494c 20504557 0059454b     INVALID WEP KEY.
   130c0:	41564e49 2044494c 48545541 49544e45     INVALID AUTHENTI
   130d0:	49544143 4d204e4f 0045444f 41564e49     CATION MODE.INVA
   130e0:	2044494c 6f206f4e 63732066 73206e61     LID No of scan s
   130f0:	73746f6c 00000021 41564e49 2044494c     lots!...INVALID 
   13100:	6e616373 6f6c7320 69742074 0021656d     scan slot time!.
   13110:	41564e49 2044494c 6f206f4e 72702066     INVALID No of pr
   13120:	2065626f 75716572 73747365 72657020     obe requests per
   13130:	61637320 6c73206e 0000746f 41564e49      scan slot..INVA
   13140:	2044494c 49535352 72687420 6f687365     LID RSSI thresho
   13150:	2520646c 000a2064 6d726946 65726177     ld %d ..Firmware
   13160:	72657620 3a202020 2e752520 252e7525      ver   : %u.%u.%
   13170:	00000a75 206e694d 76697264 76207265     u...Min driver v
   13180:	3a207265 2e752520 252e7525 00000a75     er : %u.%u.%u...
   13190:	72727543 69726420 20726576 3a726576     Curr driver ver:
   131a0:	2e752520 252e7525 00000a75 6d73694d      %u.%u.%u...Mism
   131b0:	68637461 72694620 7277616d 65562065     atch Firmawre Ve
   131c0:	6f697372 0000006e 2079654b 6e207369     rsion...Key is n
   131d0:	7620746f 64696c61 00000000 61766e49     ot valid....Inva
   131e0:	2064696c 0079654b 44495353 4e454c20     lid Key.SSID LEN
   131f0:	564e4920 44494c41 00000000 49204843      INVALID....CH I
   13200:	4c41564e 00004449 61766e49 2064696c     NVALID..Invalid 
   13210:	20706557 2079656b 65646e69 64252078     Wep key index %d
   13220:	0000000a 61766e49 2064696c 20706557     ....Invalid Wep 
   13230:	2079656b 676e656c 25206874 00000a64     key length %d...
   13240:	6f636e49 63657272 53502074 656b204b     Incorrect PSK ke
   13250:	656c2079 6874676e 00000000 65646e75     y length....unde
   13260:	656e6966 65732064 79742063 00006570     fined sec type..
   13270:	5f53505f 56524553 205f5245 6e207369     _PS_SERVER_ is n
   13280:	6420746f 6e696665 00006465 7473694c     ot defined..List
   13290:	63206e65 6e6e6168 73206c65 6c756f68     en channel shoul
   132a0:	6e6f2064 6220796c 2c312065 6f203620     d only be 1, 6 o
   132b0:	31312072 00000000 45574f50 41532052     r 11....POWER SA
   132c0:	25204556 00000a64 41564e49 2044494c     VE %d...INVALID 
   132d0:	414d4f44 4e204e49 00454d41 474e5250     DOMAIN NAME.PRNG
   132e0:	66754220 20726566 65637865 64656465      Buffer exceeded
   132f0:	78616d20 6d756d69 7a697320 64252065      maximum size %d
   13300:	20726f20 4c4c554e 66754220 0a726566      or NULL Buffer.
   13310:	00000000                                ....

00013314 <__FUNCTION__.12453>:
   13314:	5f6d326d 69666977 0062635f              m2m_wifi_cb.

00013320 <__FUNCTION__.12477>:
   13320:	5f6d326d 69666977 696e695f 00000074     m2m_wifi_init...

00013330 <__FUNCTION__.12505>:
   13330:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
   13340:	0063735f 50504128 52452829 255b2952     _sc.(APP)(ERR)[%
   13350:	255b5d73 00005d64 20737542 6f727265     s][%d]..Bus erro
   13360:	31282072 57202e29 20656b61 66207075     r (1). Wake up f
   13370:	656c6961 00000064 20737542 6f727265     ailed...Bus erro
   13380:	32282072 57202e29 20656b61 66207075     r (2). Wake up f
   13390:	656c6961 00000064 636f6c63 7320736b     ailed...clocks s
   133a0:	6c6c6974 46464f20 6157202e 7520656b     till OFF. Wake u
   133b0:	61662070 64656c69 00000000 696d6e5b     p failed....[nmi
   133c0:	61747320 3a5d7472 69616620 6572206c      start]: fail re
   133d0:	72206461 30206765 31313178 2e2e2038     ad reg 0x1118 ..
   133e0:	0000002e 6c696166 74206465 6564206f     ....failed to de
   133f0:	696e692d 6c616974 00657a69 6f727245     -initialize.Erro
   13400:	68772072 20656c69 74697277 20676e69     r while writing 
   13410:	00676572 6f727245 68772072 20656c69     reg.Error while 
   13420:	64616572 20676e69 00676572 6c75705b     reading reg.[pul
   13430:	5f70756c 6c727463 66203a5d 656c6961     lup_ctrl]: faile
   13440:	6f742064 61657220 00000064 6c75705b     d to read...[pul
   13450:	5f70756c 6c727463 66203a5d 656c6961     lup_ctrl]: faile
   13460:	6f742064 69727720 00006574              d to write..

0001346c <__FUNCTION__.12290>:
   1346c:	635f6d6e 656c6b6c 775f7373 00656b61     nm_clkless_wake.

0001347c <__FUNCTION__.12384>:
   1347c:	70696863 6965645f 0074696e 50504128     chip_deinit.(APP
   1348c:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   1349c:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
   134ac:	6e69206c 62207469 00007375 50504128     l init bus..(APP
   134bc:	4e492829 00294f46 70696843 20444920     )(INFO).Chip ID 
   134cc:	0a786c25 00000000 6c696166 74206465     %lx.....failed t
   134dc:	6e65206f 656c6261 746e6920 75727265     o enable interru
   134ec:	2e737470 0000002e 696d6e5b 6f747320     pts.....[nmi sto
   134fc:	203a5d70 70696863 6965645f 2074696e     p]: chip_deinit 
   1350c:	6c696166 00000000 696d6e5b 6f747320     fail....[nmi sto
   1351c:	203a5d70 20495053 73616c66 69642068     p]: SPI flash di
   1352c:	6c626173 61662065 00006c69 696d6e5b     sable fail..[nmi
   1353c:	6f747320 203a5d70 6c696166 696e6920      stop]: fail ini
   1354c:	75622074 00000073                       t bus...

00013554 <__FUNCTION__.12371>:
   13554:	645f6d6e 695f7672 0074696e              nm_drv_init.

00013560 <__FUNCTION__.12378>:
   13560:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...

00013570 <crc7_syndrome_table>:
   13570:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
   13580:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
   13590:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
   135a0:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
   135b0:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
   135c0:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
   135d0:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
   135e0:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
   135f0:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
   13600:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
   13610:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
   13620:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
   13630:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
   13640:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
   13650:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
   13660:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy
   13670:	50504128 52452829 255b2952 255b5d73     (APP)(ERR)[%s][%
   13680:	00005d64 696d6e5b 69707320 46203a5d     d]..[nmi spi]: F
   13690:	656c6961 6d632064 72772064 2c657469     ailed cmd write,
   136a0:	73756220 72726520 2e2e726f 0000002e      bus error......
   136b0:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   136c0:	6d632064 65722064 6e6f7073 72206573     d cmd response r
   136d0:	2c646165 73756220 72726520 2e2e726f     ead, bus error..
   136e0:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   136f0:	656c6961 61642064 72206174 6f707365     ailed data respo
   13700:	2065736e 64616572 7562202c 72652073     nse read, bus er
   13710:	2e726f72 00002e2e 696d6e5b 69707320     ror.....[nmi spi
   13720:	46203a5d 656c6961 61642064 72206174     ]: Failed data r
   13730:	6f707365 2065736e 64616572 282e2e2e     esponse read...(
   13740:	78323025 00000a29 696d6e5b 69707320     %02x)...[nmi spi
   13750:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   13760:	6b636f6c 61657220 62202c64 65207375     lock read, bus e
   13770:	726f7272 002e2e2e 696d6e5b 69707320     rror....[nmi spi
   13780:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   13790:	6b636f6c 63726320 61657220 62202c64     lock crc read, b
   137a0:	65207375 726f7272 002e2e2e 696d6e5b     us error....[nmi
   137b0:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
   137c0:	62206174 6b636f6c 646d6320 69727720     ta block cmd wri
   137d0:	202c6574 20737562 6f727265 2e2e2e72     te, bus error...
   137e0:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   137f0:	656c6961 61642064 62206174 6b636f6c     ailed data block
   13800:	69727720 202c6574 20737562 6f727265      write, bus erro
   13810:	2e2e2e72 00000000 696d6e5b 69707320     r.......[nmi spi
   13820:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
   13830:	6b636f6c 63726320 69727720 202c6574     lock crc write, 
   13840:	20737562 6f727265 2e2e2e72 00000000     bus error.......
   13850:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   13860:	6d632064 77202c64 65746972 67657220     d cmd, write reg
   13870:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
   13880:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
   13890:	65722064 6e6f7073 202c6573 74697277     d response, writ
   138a0:	65722065 25282067 29783830 0a2e2e2e     e reg (%08x)....
   138b0:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   138c0:	656c6961 6d632064 77202c64 65746972     ailed cmd, write
   138d0:	6f6c6220 28206b63 78383025 2e2e2e29      block (%08x)...
   138e0:	0000000a 696d6e5b 69707320 203a5d20     ....[nmi spi ]: 
   138f0:	6c696146 63206465 7220646d 6f707365     Failed cmd respo
   13900:	2c65736e 69727720 62206574 6b636f6c     nse, write block
   13910:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
   13920:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
   13930:	206b636f 61746164 69727720 2e2e6574     ock data write..
   13940:	0000002e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   13950:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
   13960:	20676572 38302528 2e2e2978 00000a2e     reg (%08x)......
   13970:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   13980:	6d632064 65722064 6e6f7073 202c6573     d cmd response, 
   13990:	64616572 67657220 30252820 2e297838     read reg (%08x).
   139a0:	000a2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   139b0:	656c6961 61642064 72206174 2e646165     ailed data read.
   139c0:	00002e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   139d0:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
   139e0:	636f6c62 2528206b 29783830 0a2e2e2e     block (%08x)....
   139f0:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   13a00:	656c6961 6d632064 65722064 6e6f7073     ailed cmd respon
   13a10:	202c6573 64616572 6f6c6220 28206b63     se, read block (
   13a20:	78383025 2e2e2e29 0000000a 696d6e5b     %08x).......[nmi
   13a30:	69707320 46203a5d 656c6961 6c622064      spi]: Failed bl
   13a40:	206b636f 61746164 61657220 2e2e2e64     ock data read...
   13a50:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   13a60:	656c6961 6e692064 6e726574 72206c61     ailed internal r
   13a70:	20646165 746f7270 6c6f636f 74697720     ead protocol wit
   13a80:	52432068 6e6f2043 6572202c 69727974     h CRC on, retyri
   13a90:	7720676e 20687469 20435243 2e66666f     ng with CRC off.
   13aa0:	00002e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   13ab0:	656c6961 6e692064 6e726574 72206c61     ailed internal r
   13ac0:	20646165 746f7270 6c6f636f 002e2e2e     ead protocol....
   13ad0:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
   13ae0:	6e692064 6e726574 77206c61 65746972     d internal write
   13af0:	6f727020 6f636f74 6572206c 2e2e2e67      protocol reg...
   13b00:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
   13b10:	206c6961 20646d63 64616572 69686320     ail cmd read chi
   13b20:	64692070 002e2e2e 00006a90 00006a90     p id.....j...j..
   13b30:	00006b20 000069e4 00006a2a 00006a4c      k...i..*j..Lj..
   13b40:	00006ad2 00006ad2 00006b8c 000069b8     .j...j...k...i..
   13b50:	00006be6 00006be6 00006be6 00006be6     .k...k...k...k..
   13b60:	00006a6e                                nj..

00013b64 <__FUNCTION__.11755>:
   13b64:	5f697073 00646d63                       spi_cmd.

00013b6c <__FUNCTION__.11763>:
   13b6c:	5f697073 5f646d63 00707372              spi_cmd_rsp.

00013b78 <__FUNCTION__.11779>:
   13b78:	5f697073 61746164 6165725f 00000064     spi_data_read...

00013b88 <__FUNCTION__.11794>:
   13b88:	5f697073 61746164 6972775f 00006574     spi_data_write..

00013b98 <__FUNCTION__.11804>:
   13b98:	5f697073 74697277 65725f65 00000067     spi_write_reg...

00013ba8 <__FUNCTION__.11812>:
   13ba8:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

00013bb8 <__FUNCTION__.11821>:
   13bb8:	5f697073 64616572 6765725f 00000000     spi_read_reg....

00013bc8 <__FUNCTION__.11829>:
   13bc8:	735f6d6e 725f6970 00646165              nm_spi_read.

00013bd4 <__FUNCTION__.11846>:
   13bd4:	735f6d6e 695f6970 0074696e 50504128     nm_spi_init.(APP
   13be4:	4e492829 00294f46 52524528 75432952     )(INFO).(ERRR)Cu
   13bf4:	6e657272 253c2074 000a3e64 50504128     rrent <%d>..(APP
   13c04:	52452829 255b2952 255b5d73 00005d64     )(ERR)[%s][%d]..
   13c14:	20494e53 65637845 20736465 2078614d     SNI Exceeds Max 
   13c24:	676e654c 00006874 6e6b6e55 206e776f     Length..Unknown 
   13c34:	204c5353 6b636f53 4f207465 6f697470     SSL Socket Optio
   13c44:	6425206e 0000000a 20746f4e 204c5353     n %d....Not SSL 
   13c54:	6b636f53 00007465 00000002 00000003     Socket..........
   13c64:	00000028 00000029 00000004 00000005     (...)...........
   13c74:	00000006 00000007 0000ffff 0000ffff     ................
   13c84:	00000022 00000023 0000ffff 0000ffff     "...#...........
   13c94:	0000ffff 0000ffff 00000008 00000009     ................
   13ca4:	0000000a 0000000b 00008fe2 00008fe8     ................
   13cb4:	00008fe8 00008fe8 00008fe8 00008fe8     ................
   13cc4:	00008fe8 00008fe8 00008fe8 00008fe8     ................
   13cd4:	00008fe8 00008fe8 00008fe8 00008fe8     ................
   13ce4:	00008fe8 00008fe8 00008fc0 00008fe8     ................
   13cf4:	00008fe8 00008fe8 00008fe8 00008fe8     ................
   13d04:	00008fe8 00008fe8 00008fe8 00008fe8     ................
   13d14:	00008fe8 00008fe8 00008fe8 00008fe8     ................
   13d24:	00008fe8 00008fe8 00008fdc 00008fe8     ................
   13d34:	00008fe8 00008fe8 00008fe8 00008fe8     ................
   13d44:	00008fe8 00008fe8 00008fe8 00008fe8     ................
   13d54:	00008fe8 00008fe8 00008fe8 00008fe8     ................
   13d64:	00008fe8 00008fe8 00008fd6 00008f7e     ............~...
   13d74:	00008f94 00008faa 00008f64 42000800     ........d......B
   13d84:	42000c00 42001000 42001400 42001800     ...B...B...B...B
   13d94:	42001c00 0c0b0a09 00000e0d 0000beb2     ...B............
   13da4:	0000bf2a 0000bf2a 0000bed0 0000beca     *...*...........
   13db4:	0000bed6 0000beb8 0000bedc 0000bf10     ................
   13dc4:	0000c1f4 0000c244 0000c244 0000c240     ....D...D...@...
   13dd4:	0000c1e6 0000c206 0000c1d6 0000c218     ................
   13de4:	0000c22a 0000c292 0000c2c0 0000c2c0     *...............
   13df4:	0000c2bc 0000c28c 0000c298 0000c286     ................
   13e04:	0000c29e 0000c2a4                       ........

00013e0c <_tcc_intflag>:
   13e0c:	00000001 00000002 00000004 00000008     ................
   13e1c:	00001000 00002000 00004000 00008000     ..... ...@......
   13e2c:	00010000 00020000 00040000 00080000     ................
   13e3c:	454c4449 00000000 20726d54 00637653     IDLE....Tmr Svc.
   13e4c:	51726d54 00000000 0000f164 0000f164     TmrQ....d...d...
   13e5c:	0000f164 0000f1f2 0000f1bc 0000f1e6     d...............
   13e6c:	0000f164 0000f164 0000f1f2 0000f1bc     d...d...........
   13e7c:	63617453 766f206b 6c667265 3a21776f     Stack overflow!:
   13e8c:	0a732520 0000000d 6c6c614d 6620636f      %s.....Malloc f
   13e9c:	656c6961 0d0a2164 00000000 6b736174     ailed!......task
   13eac:	0073335f 6b736174 0073315f 6b736174     _3s.task_1s.task
   13ebc:	4833335f 0000007a 6b736174 7a75425f     _33Hz...task_Buz
   13ecc:	0072657a 73627570 702e6275 756e6275     zer.pubsub.pubnu
   13edc:	6f632e62 0000006d 20544547 48207325     b.com...GET %s H
   13eec:	2f505454 0d312e31 736f480a 25203a74     TTP/1.1..Host: %
   13efc:	550a0d73 2d726573 6e656741 50203a74     s..User-Agent: P
   13f0c:	754e6275 49572d62 3531434e 0a0d3030     ubNub-WINC1500..
   13f1c:	6e6e6f43 69746365 203a6e6f 7065654b     Connection: Keep
   13f2c:	696c412d 0a0d6576 00000a0d 696c6176     -Alive......vali
   13f3c:	74635f64 72705f78 62702874 00000029     d_ctx_prt(pb)...
   13f4c:	732f2e2e 502f6372 754e6275 00632e62     ../src/PubNub.c.
   13f5c:	2d627028 6174733e 3d206574 5350203d     (pb->state == PS
   13f6c:	4c44495f 7c202945 7028207c 733e2d62     _IDLE) || (pb->s
   13f7c:	65746174 203d3d20 575f5350 5f544941     tate == PS_WAIT_
   13f8c:	29534e44 207c7c20 2d627028 6174733e     DNS) || (pb->sta
   13f9c:	3d206574 5350203d 4941575f 4f435f54     te == PS_WAIT_CO
   13fac:	43454e4e 00002954 6c696166 74206465     NNECT)..failed t
   13fbc:	7263206f 65746165 50435420 696c6320     o create TCP cli
   13fcc:	20746e65 6b636f73 65207465 726f7272     ent socket error
   13fdc:	00000d21 746e6f43 2d746e65 676e654c     !...Content-Leng
   13fec:	203a6874 00000000 0000005b 65646e69     th: ....[...inde
   13ffc:	203c2078 4e425550 435f4255 4d5f5854     x < PUBNUB_CTX_M
   1400c:	00005841 6275702f 6873696c 2f73252f     AX../publish/%s/
   1401c:	302f7325 2f73252f 00002f30 64636261     %s/0/%s/0/..abcd
   1402c:	68676665 6c6b6a69 706f6e6d 74737271     efghijklmnopqrst
   1403c:	78777675 42417a79 46454443 4a494847     uvwxyzABCDEFGHIJ
   1404c:	4e4d4c4b 5251504f 56555453 5a595857     KLMNOPQRSTUVWXYZ
   1405c:	33323130 37363534 5f2d3938 3d2c7e2e     0123456789-_.~,=
   1406c:	5b403b3a 0000005d 33323130 37363534     :;@[]...01234567
   1407c:	42413938 46454443 00000000 64697575     89ABCDEF....uuid
   1408c:	0000003d 00000000 00000026 68747561     =.......&...auth
   1409c:	0000003d 6275732f 69726373 252f6562     =.../subscribe/%
   140ac:	73252f73 252f302f 73253f73 73257325     s/%s/0/%s?%s%s%s
   140bc:	73257325 736e7026 573d6b64 31434e49     %s%s&pnsdk=WINC1
   140cc:	25303035 32252573 00732546 00312e30     500%s%%2F%s.0.1.

000140dc <__func__.12046>:
   140dc:	646e6168 735f656c 74726174 6e6f635f     handle_start_con
   140ec:	7463656e 00000000                       nect....

000140f4 <__func__.12124>:
   140f4:	6e627570 675f6275 635f7465 00007874     pubnub_get_ctx..

00014104 <__func__.12130>:
   14104:	6e627570 695f6275 0074696e              pubnub_init.

00014110 <__func__.12136>:
   14110:	6e627570 705f6275 696c6275 00006873     pubnub_publish..

00014120 <__func__.12147>:
   14120:	6e627570 735f6275 63736275 65626972     pubnub_subscribe
   14130:	00000000                                ....

00014134 <__func__.12151>:
   14134:	6e627570 675f6275 2c007465 6e756620     pubnub_get., fun
   14144:	6f697463 00203a6e 65737361 6f697472     ction: .assertio
   14154:	2522206e 66202273 656c6961 66203a64     n "%s" failed: f
   14164:	20656c69 22732522 696c202c 2520656e     ile "%s", line %
   14174:	25732564 43000a73 00000000              d%s%s..C....

00014180 <_global_impure_ptr>:
   14180:	20000038 2b302d23 6c680020 6665004c     8.. #-0+ .hlL.ef
   14190:	47464567 32313000 36353433 41393837     gEFG.0123456789A
   141a0:	45444342 31300046 35343332 39383736     BCDEF.0123456789
   141b0:	64636261 00006665                                abcdef.

000141b7 <_ctype_>:
   141b7:	20202000 20202020 28282020 20282828     .         ((((( 
   141c7:	20202020 20202020 20202020 20202020                     
   141d7:	10108820 10101010 10101010 10101010      ...............
   141e7:	04040410 04040404 10040404 10101010     ................
   141f7:	41411010 41414141 01010101 01010101     ..AAAAAA........
   14207:	01010101 01010101 01010101 10101010     ................
   14217:	42421010 42424242 02020202 02020202     ..BBBBBB........
   14227:	02020202 02020202 02020202 10101010     ................
   14237:	00000020 00000000 00000000 00000000      ...............
	...

000142b8 <__sf_fake_stdin>:
	...

000142d8 <__sf_fake_stdout>:
	...

000142f8 <__sf_fake_stderr>:
	...

00014318 <_init>:
   14318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1431a:	46c0      	nop			; (mov r8, r8)
   1431c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1431e:	bc08      	pop	{r3}
   14320:	469e      	mov	lr, r3
   14322:	4770      	bx	lr

00014324 <__init_array_start>:
   14324:	000000dd 	.word	0x000000dd

00014328 <_fini>:
   14328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1432a:	46c0      	nop			; (mov r8, r8)
   1432c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1432e:	bc08      	pop	{r3}
   14330:	469e      	mov	lr, r3
   14332:	4770      	bx	lr

00014334 <__fini_array_start>:
   14334:	000000b5 	.word	0x000000b5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	2800      	cmp	r0, #0
20000008:	d1fa      	bne.n	20000000 <portable_delay_cycles>
		"SUB r0, r0, #1 \n"
#endif
		"CMP r0, #0  \n"
		"BNE loop         "
	);
}
2000000a:	4770      	bx	lr

2000000c <PubNubChannel>:
2000000c:	4957 434e 3531 3030 305f 3a30 3030 0a00          WINC1500_00:00.

2000001b <num_tokens>:
2000001b:	120a                                             .

2000001c <analog_channels>:
2000001c:	0012 0000 0007 0000                         ........

20000024 <egstrNmBusCapabilities>:
20000024:	0100 0000                                   ....

20000028 <clk_status_reg_adr>:
20000028:	000f 0000                                   ....

2000002c <g_interrupt_enabled>:
2000002c:	0001 0000                                   ....

20000030 <phantomISR>:
20000030:	270f 0000                                   .'..

20000034 <uxCriticalNesting>:
20000034:	aaaa aaaa                                   ....

20000038 <impure_data>:
20000038:	0000 0000 42b8 0001 42d8 0001 42f8 0001     .....B...B...B..
	...
20000058:	417b 0001 0000 0000 0000 0000 0000 0000     {A..............
	...

20000098 <_impure_ptr>:
20000098:	0038 2000                                   8.. 

2000009c <__ctype_ptr__>:
2000009c:	41b7 0001                                   .A..
