Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Mar 15 16:13:19 2022
| Host         : LAPTOP-D6VM0O5J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (22)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.031        0.000                      0                  213        0.249        0.000                      0                  213        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.031        0.000                      0                  213        0.249        0.000                      0                  213        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.008ns (18.603%)  route 4.410ns (81.397%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.622     5.206    inputstorer/btnA/CLK
    SLICE_X60Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.539    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.663 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.064    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.734    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.858 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.269    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.387 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.238    10.624    inputstorer/E[0]
    SLICE_X61Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.513    14.918    inputstorer/CLK
    SLICE_X61Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C
                         clock pessimism              0.179    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X61Y35         FDRE (Setup_fdre_C_CE)      -0.407    14.655    inputstorer/M_storeA_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.008ns (18.603%)  route 4.410ns (81.397%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.622     5.206    inputstorer/btnA/CLK
    SLICE_X60Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.539    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.663 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.064    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.734    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.858 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.269    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.387 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.238    10.624    inputstorer/E[0]
    SLICE_X61Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.513    14.918    inputstorer/CLK
    SLICE_X61Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
                         clock pessimism              0.179    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X61Y35         FDRE (Setup_fdre_C_CE)      -0.407    14.655    inputstorer/M_storeA_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.008ns (18.603%)  route 4.410ns (81.397%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.622     5.206    inputstorer/btnA/CLK
    SLICE_X60Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.539    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.663 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.064    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.734    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.858 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.269    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.387 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.238    10.624    inputstorer/E[0]
    SLICE_X61Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.513    14.918    inputstorer/CLK
    SLICE_X61Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C
                         clock pessimism              0.179    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X61Y35         FDRE (Setup_fdre_C_CE)      -0.407    14.655    inputstorer/M_storeA_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 1.008ns (18.603%)  route 4.410ns (81.397%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.622     5.206    inputstorer/btnA/CLK
    SLICE_X60Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.539    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.663 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.064    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.734    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.858 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.269    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.387 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.238    10.624    inputstorer/E[0]
    SLICE_X61Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.513    14.918    inputstorer/CLK
    SLICE_X61Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/C
                         clock pessimism              0.179    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X61Y35         FDRE (Setup_fdre_C_CE)      -0.407    14.655    inputstorer/M_storeA_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.031    

Slack (MET) :             4.133ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 1.008ns (19.069%)  route 4.278ns (80.931%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.622     5.206    inputstorer/btnA/CLK
    SLICE_X60Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.539    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.663 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.064    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.734    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.858 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.269    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.387 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.105    10.492    inputstorer/E[0]
    SLICE_X54Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.447    14.852    inputstorer/CLK
    SLICE_X54Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X54Y35         FDRE (Setup_fdre_C_CE)      -0.371    14.625    inputstorer/M_storeA_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.492    
  -------------------------------------------------------------------
                         slack                                  4.133    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 1.014ns (19.355%)  route 4.225ns (80.645%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.555     5.139    inputstorer/btnB/CLK
    SLICE_X54Y62         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  inputstorer/btnB/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.818     6.475    inputstorer/btnB/M_ctr_q_reg[16]
    SLICE_X55Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     7.001    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.717     7.842    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.966 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.412     8.378    inputstorer/btnB/M_detector_b_in
    SLICE_X55Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.502 r  inputstorer/btnB/s0_i_2/O
                         net (fo=17, routed)          1.876    10.378    alu16/adder/s0_1[0]
    DSP48_X1Y14          DSP48E1                                      r  alu16/adder/s0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.537    14.941    alu16/adder/CLK
    DSP48_X1Y14          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.179    15.121    
                         clock uncertainty           -0.035    15.086    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514    14.572    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.008ns (20.243%)  route 3.972ns (79.757%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.622     5.206    inputstorer/btnA/CLK
    SLICE_X60Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.539    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.663 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.064    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.734    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.858 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.269    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.387 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.799    10.186    alu16/adder/E[0]
    DSP48_X1Y14          DSP48E1                                      r  alu16/adder/s0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.537    14.941    alu16/adder/CLK
    DSP48_X1Y14          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.179    15.121    
                         clock uncertainty           -0.035    15.086    
    DSP48_X1Y14          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.387    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.387    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.008ns (19.587%)  route 4.138ns (80.413%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.622     5.206    inputstorer/btnA/CLK
    SLICE_X60Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.539    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.663 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.064    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.734    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.858 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.269    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.387 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.965    10.352    inputstorer/E[0]
    SLICE_X54Y36         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.447    14.852    inputstorer/CLK
    SLICE_X54Y36         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X54Y36         FDRE (Setup_fdre_C_CE)      -0.371    14.625    inputstorer/M_storeA_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.625    
                         arrival time                         -10.352    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 1.008ns (19.834%)  route 4.074ns (80.166%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.206ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.622     5.206    inputstorer/btnA/CLK
    SLICE_X60Y61         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y61         FDRE (Prop_fdre_C_Q)         0.518     5.724 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.539    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.663 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.064    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.734    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.858 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.269    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y58         LUT2 (Prop_lut2_I0_O)        0.118     8.387 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.901    10.288    inputstorer/E[0]
    SLICE_X58Y36         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.513    14.918    inputstorer/CLK
    SLICE_X58Y36         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C
                         clock pessimism              0.179    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X58Y36         FDRE (Setup_fdre_C_CE)      -0.407    14.655    inputstorer/M_storeA_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.288    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 1.014ns (19.227%)  route 4.260ns (80.773%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.555     5.139    inputstorer/btnB/CLK
    SLICE_X54Y62         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518     5.657 r  inputstorer/btnB/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.818     6.475    inputstorer/btnB/M_ctr_q_reg[16]
    SLICE_X55Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.599 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.401     7.001    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X55Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.125 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           0.717     7.842    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X55Y58         LUT6 (Prop_lut6_I4_O)        0.124     7.966 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.412     8.378    inputstorer/btnB/M_detector_b_in
    SLICE_X55Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.502 r  inputstorer/btnB/s0_i_2/O
                         net (fo=17, routed)          1.911    10.413    inputstorer/M_last_q_reg[0]
    SLICE_X55Y36         FDRE                                         r  inputstorer/M_storeB_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.447    14.852    inputstorer/CLK
    SLICE_X55Y36         FDRE                                         r  inputstorer/M_storeB_q_reg[4]/C
                         clock pessimism              0.179    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X55Y36         FDRE (Setup_fdre_C_CE)      -0.205    14.791    inputstorer/M_storeB_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  4.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 inputstorer/btnA/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.535    inputstorer/btnA/sync/CLK
    SLICE_X62Y61         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/btnA/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.850    inputstorer/btnA/sync/M_pipe_d[1]
    SLICE_X62Y61         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.861     2.051    inputstorer/btnA/sync/CLK
    SLICE_X62Y61         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X62Y61         FDRE (Hold_fdre_C_D)         0.066     1.601    inputstorer/btnA/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.589     1.533    slowclock/CLK
    SLICE_X63Y17         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.782    slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.858     2.048    slowclock/CLK
    SLICE_X63Y17         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.529    slowclock/CLK
    SLICE_X63Y21         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.778    slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  slowclock/M_ctr_q_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.886    slowclock/M_ctr_q_reg[16]_i_1__1_n_4
    SLICE_X63Y21         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.854     2.044    slowclock/CLK
    SLICE_X63Y21         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.634    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.587     1.531    slowclock/CLK
    SLICE_X63Y19         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.780    slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  slowclock/M_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.888    slowclock/M_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X63Y19         FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.856     2.046    slowclock/CLK
    SLICE_X63Y19         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.636    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.586     1.530    slowclock/CLK
    SLICE_X63Y20         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.779    slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  slowclock/M_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.887    slowclock/M_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X63Y20         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.855     2.045    slowclock/CLK
    SLICE_X63Y20         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.635    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.529    slowclock/CLK
    SLICE_X63Y22         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.778    slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X63Y22         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.853     2.043    slowclock/CLK
    SLICE_X63Y22         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.634    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.588     1.532    slowclock/CLK
    SLICE_X63Y18         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.781    slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  slowclock/M_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.889    slowclock/M_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X63Y18         FDRE                                         r  slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.857     2.047    slowclock/CLK
    SLICE_X63Y18         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.529    slowclock/CLK
    SLICE_X63Y21         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  slowclock/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.775    slowclock/M_ctr_q_reg_n_0_[16]
    SLICE_X63Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  slowclock/M_ctr_q_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[16]_i_1__1_n_7
    SLICE_X63Y21         FDRE                                         r  slowclock/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.854     2.044    slowclock/CLK
    SLICE_X63Y21         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.105     1.634    slowclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.586     1.530    slowclock/CLK
    SLICE_X63Y20         FDRE                                         r  slowclock/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  slowclock/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.776    slowclock/M_ctr_q_reg_n_0_[12]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  slowclock/M_ctr_q_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.891    slowclock/M_ctr_q_reg[12]_i_1__1_n_7
    SLICE_X63Y20         FDRE                                         r  slowclock/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.855     2.045    slowclock/CLK
    SLICE_X63Y20         FDRE                                         r  slowclock/M_ctr_q_reg[12]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.635    slowclock/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.585     1.529    slowclock/CLK
    SLICE_X63Y22         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  slowclock/M_ctr_q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.775    slowclock/M_ctr_q_reg_n_0_[20]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X63Y22         FDRE                                         r  slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.853     2.043    slowclock/CLK
    SLICE_X63Y22         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.634    slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y37   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y38   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y40   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y40   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y40   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y40   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y35   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y35   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y37   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y38   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y40   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y40   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.313ns  (logic 25.750ns (40.039%)  route 38.563ns (59.961%))
  Logic Levels:           112  (CARRY4=82 FDRE=1 LUT2=1 LUT3=16 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[4]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  autotester/FSM_sequential_M_feeder_q_reg[4]/Q
                         net (fo=35, routed)          1.371     1.889    autotester/inputs/Q[4]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.013 r  autotester/inputs/s0_i_211/O
                         net (fo=1, routed)           0.000     2.013    autotester/inputs/s0_i_211_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.656 r  autotester/inputs/s0_i_110/O[3]
                         net (fo=76, routed)          3.204     5.860    autotester/inputs/out3[7]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.307     6.167 r  autotester/inputs/s0_i_128/O
                         net (fo=7, routed)           0.979     7.146    autotester/inputs/s0_i_128_n_0
    SLICE_X51Y21         LUT3 (Prop_lut3_I2_O)        0.152     7.298 r  autotester/inputs/s0_i_174/O
                         net (fo=2, routed)           0.961     8.259    autotester/inputs/s0_i_174_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I2_O)        0.326     8.585 r  autotester/inputs/s0_i_72/O
                         net (fo=3, routed)           0.608     9.193    autotester/inputs/s0_i_72_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  autotester/inputs/s0_i_17/O
                         net (fo=47, routed)          3.090    12.407    autotester/inputs/M_alu16_a[15]
    SLICE_X65Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.531 r  autotester/inputs/i__carry__0_i_181/O
                         net (fo=1, routed)           0.000    12.531    autotester/inputs/i__carry__0_i_181_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.063 r  autotester/inputs/i__carry__0_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.063    autotester/inputs/i__carry__0_i_156_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  autotester/inputs/i__carry__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.177    autotester/inputs/i__carry__0_i_121_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.291    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.405    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.676 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.566    15.242    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X64Y13         LUT3 (Prop_lut3_I0_O)        0.373    15.615 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    15.615    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.148 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    16.148    autotester/inputs/i__carry_i_620_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.265 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    16.265    autotester/inputs/i__carry_i_544_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.382 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.382    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    16.499    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.656 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.679    18.336    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.668 r  autotester/alu16/adder/i__carry_i_627/O
                         net (fo=1, routed)           0.000    18.668    autotester/inputs/i__carry_i_618_0[1]
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.048 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    19.048    autotester/inputs/i__carry_i_536_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    19.165    autotester/inputs/i__carry_i_531_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    19.282    autotester/inputs/i__carry_i_451_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    19.399    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.556 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.511    21.067    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.332    21.399 r  autotester/alu16/adder/i__carry_i_619/O
                         net (fo=1, routed)           0.000    21.399    autotester/inputs/i__carry_i_614_0[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.949 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.949    autotester/inputs/i__carry_i_526_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    22.063    autotester/inputs/i__carry_i_443_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    22.177    autotester/inputs/i__carry_i_438_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    22.291    autotester/inputs/i__carry_i_329_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.252    23.700    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.329    24.029 r  autotester/alu16/adder/i__carry_i_529/O
                         net (fo=1, routed)           0.000    24.029    autotester/inputs/i__carry_i_524[1]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.579 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.579    autotester/inputs/i__carry_i_433_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.693 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    24.693    autotester/inputs/i__carry_i_312_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.807    autotester/inputs/i__carry_i_309_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.964 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.541    26.505    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    26.834 r  autotester/alu16/adder/i__carry_i_609/O
                         net (fo=1, routed)           0.000    26.834    autotester/inputs/i__carry_i_606_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.235 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.235    autotester/inputs/i__carry_i_516_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.349 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    27.349    autotester/inputs/i__carry_i_428_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.463 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    27.463    autotester/inputs/i__carry_i_304_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.577 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    27.577    autotester/inputs/i__carry_i_186_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.734 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.387    29.121    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.450 r  autotester/alu16/adder/i__carry_i_607/O
                         net (fo=1, routed)           0.000    29.450    autotester/inputs/i__carry_i_648_0[0]
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.000 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    30.000    autotester/inputs/i__carry_i_515_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.114 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.000    30.114    autotester/inputs/i__carry_i_427_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.228 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    30.228    autotester/inputs/i__carry_i_303_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    30.342    autotester/inputs/i__carry_i_184_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.590    32.089    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.418 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    32.418    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.968 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    32.968    autotester/inputs/i__carry_i_562_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.082 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.082    autotester/inputs/i__carry_i_469_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.196 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    33.196    autotester/inputs/i__carry_i_353_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.310 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    33.310    autotester/inputs/i__carry_i_230_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.467 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.224    34.691    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    35.020 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    35.020    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.553 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    35.553    autotester/inputs/i__carry_i_637_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.670 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    35.670    autotester/inputs/i__carry_i_553_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.787 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    35.787    autotester/inputs/i__carry_i_460_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.904 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    35.904    autotester/inputs/i__carry_i_350_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.061 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.747    37.808    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.140 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    38.140    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.690 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    38.690    autotester/inputs/i__carry_i_636_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.804 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.804    autotester/inputs/i__carry_i_552_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.918 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    38.918    autotester/inputs/i__carry_i_459_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.032 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.032    autotester/inputs/i__carry_i_349_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.189 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.415    40.604    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.933 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    40.933    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.334 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    41.334    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.448    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    41.562    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.676 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.676    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.833 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.706    43.540    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    43.869 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    43.869    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.402 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.402    autotester/inputs/i__carry_i_652_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.519 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.519    autotester/inputs/i__carry_i_572_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.636 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    44.636    autotester/inputs/i__carry_i_479_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.753 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    44.753    autotester/inputs/i__carry_i_380_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.910 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.394    46.304    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    46.636 r  autotester/alu16/adder/i__carry_i_694/O
                         net (fo=1, routed)           0.000    46.636    autotester/inputs/i__carry_i_712_0[2]
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.037 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.037    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.151    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    47.265    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    47.379    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.536 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.530    49.066    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.395 r  autotester/alu16/adder/i__carry_i_713/O
                         net (fo=1, routed)           0.000    49.395    autotester/inputs/i__carry_i_716_0[0]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.928 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    49.928    autotester/inputs/i__carry_i_671_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    50.045    autotester/inputs/i__carry_i_594_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.162    autotester/inputs/i__carry_i_503_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.279    autotester/inputs/i__carry_i_407_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.436 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.555    51.991    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    52.323 r  autotester/alu16/adder/i__carry_i_715/O
                         net (fo=1, routed)           0.000    52.323    autotester/inputs/i__carry_i_708_0[2]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.724 r  autotester/inputs/i__carry_i_676/CO[3]
                         net (fo=1, routed)           0.000    52.724    autotester/inputs/i__carry_i_676_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.838 r  autotester/inputs/i__carry_i_599/CO[3]
                         net (fo=1, routed)           0.000    52.838    autotester/inputs/i__carry_i_599_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.952 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    52.952    autotester/inputs/i__carry_i_508_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.066 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.066    autotester/inputs/i__carry_i_412_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.223 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.846    55.069    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.329    55.398 r  autotester/alu16/adder/i__carry_i_709/O
                         net (fo=1, routed)           0.000    55.398    autotester/inputs/i__carry_i_589_1[0]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.911 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.911    autotester/inputs/i__carry_i_666_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    56.028    autotester/inputs/i__carry_i_589_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    56.145    autotester/inputs/i__carry_i_498_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    56.262    autotester/inputs/i__carry_i_401_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.516 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.821    57.337    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y9          LUT6 (Prop_lut6_I4_O)        0.367    57.704 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.585    58.290    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    58.414 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.661    59.074    autotester/inputs/z1__14
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124    59.198 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.666    59.864    autotester/inputs/out2_out__0
    SLICE_X60Y9          LUT5 (Prop_lut5_I0_O)        0.124    59.988 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    59.988    autotester/inputs/i__carry_i_63_n_0
    SLICE_X60Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    60.202 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           1.079    61.281    autotester/inputs/M_alu16_out[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.297    61.578 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.578    autotester/inputs_n_3
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.110 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    62.110    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.267 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.591    62.858    autotester/answers/CO[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I2_O)        0.329    63.187 f  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=5, routed)           1.002    64.189    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.124    64.313 r  autotester/answers/FSM_sequential_M_feeder_q[2]_i_1/O
                         net (fo=1, routed)           0.000    64.313    autotester/M_feeder_d[2]
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.294ns  (logic 25.750ns (40.050%)  route 38.544ns (59.950%))
  Logic Levels:           112  (CARRY4=82 FDRE=1 LUT2=1 LUT3=16 LUT5=5 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[4]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  autotester/FSM_sequential_M_feeder_q_reg[4]/Q
                         net (fo=35, routed)          1.371     1.889    autotester/inputs/Q[4]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.013 r  autotester/inputs/s0_i_211/O
                         net (fo=1, routed)           0.000     2.013    autotester/inputs/s0_i_211_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.656 r  autotester/inputs/s0_i_110/O[3]
                         net (fo=76, routed)          3.204     5.860    autotester/inputs/out3[7]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.307     6.167 r  autotester/inputs/s0_i_128/O
                         net (fo=7, routed)           0.979     7.146    autotester/inputs/s0_i_128_n_0
    SLICE_X51Y21         LUT3 (Prop_lut3_I2_O)        0.152     7.298 r  autotester/inputs/s0_i_174/O
                         net (fo=2, routed)           0.961     8.259    autotester/inputs/s0_i_174_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I2_O)        0.326     8.585 r  autotester/inputs/s0_i_72/O
                         net (fo=3, routed)           0.608     9.193    autotester/inputs/s0_i_72_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  autotester/inputs/s0_i_17/O
                         net (fo=47, routed)          3.090    12.407    autotester/inputs/M_alu16_a[15]
    SLICE_X65Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.531 r  autotester/inputs/i__carry__0_i_181/O
                         net (fo=1, routed)           0.000    12.531    autotester/inputs/i__carry__0_i_181_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.063 r  autotester/inputs/i__carry__0_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.063    autotester/inputs/i__carry__0_i_156_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  autotester/inputs/i__carry__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.177    autotester/inputs/i__carry__0_i_121_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.291    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.405    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.676 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.566    15.242    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X64Y13         LUT3 (Prop_lut3_I0_O)        0.373    15.615 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    15.615    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.148 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    16.148    autotester/inputs/i__carry_i_620_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.265 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    16.265    autotester/inputs/i__carry_i_544_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.382 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.382    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    16.499    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.656 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.679    18.336    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.668 r  autotester/alu16/adder/i__carry_i_627/O
                         net (fo=1, routed)           0.000    18.668    autotester/inputs/i__carry_i_618_0[1]
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.048 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    19.048    autotester/inputs/i__carry_i_536_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    19.165    autotester/inputs/i__carry_i_531_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    19.282    autotester/inputs/i__carry_i_451_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    19.399    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.556 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.511    21.067    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.332    21.399 r  autotester/alu16/adder/i__carry_i_619/O
                         net (fo=1, routed)           0.000    21.399    autotester/inputs/i__carry_i_614_0[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.949 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.949    autotester/inputs/i__carry_i_526_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    22.063    autotester/inputs/i__carry_i_443_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    22.177    autotester/inputs/i__carry_i_438_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    22.291    autotester/inputs/i__carry_i_329_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.252    23.700    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.329    24.029 r  autotester/alu16/adder/i__carry_i_529/O
                         net (fo=1, routed)           0.000    24.029    autotester/inputs/i__carry_i_524[1]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.579 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.579    autotester/inputs/i__carry_i_433_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.693 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    24.693    autotester/inputs/i__carry_i_312_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.807    autotester/inputs/i__carry_i_309_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.964 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.541    26.505    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    26.834 r  autotester/alu16/adder/i__carry_i_609/O
                         net (fo=1, routed)           0.000    26.834    autotester/inputs/i__carry_i_606_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.235 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.235    autotester/inputs/i__carry_i_516_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.349 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    27.349    autotester/inputs/i__carry_i_428_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.463 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    27.463    autotester/inputs/i__carry_i_304_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.577 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    27.577    autotester/inputs/i__carry_i_186_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.734 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.387    29.121    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.450 r  autotester/alu16/adder/i__carry_i_607/O
                         net (fo=1, routed)           0.000    29.450    autotester/inputs/i__carry_i_648_0[0]
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.000 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    30.000    autotester/inputs/i__carry_i_515_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.114 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.000    30.114    autotester/inputs/i__carry_i_427_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.228 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    30.228    autotester/inputs/i__carry_i_303_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    30.342    autotester/inputs/i__carry_i_184_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.590    32.089    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.418 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    32.418    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.968 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    32.968    autotester/inputs/i__carry_i_562_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.082 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.082    autotester/inputs/i__carry_i_469_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.196 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    33.196    autotester/inputs/i__carry_i_353_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.310 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    33.310    autotester/inputs/i__carry_i_230_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.467 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.224    34.691    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    35.020 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    35.020    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.553 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    35.553    autotester/inputs/i__carry_i_637_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.670 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    35.670    autotester/inputs/i__carry_i_553_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.787 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    35.787    autotester/inputs/i__carry_i_460_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.904 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    35.904    autotester/inputs/i__carry_i_350_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.061 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.747    37.808    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.140 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    38.140    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.690 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    38.690    autotester/inputs/i__carry_i_636_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.804 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.804    autotester/inputs/i__carry_i_552_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.918 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    38.918    autotester/inputs/i__carry_i_459_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.032 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.032    autotester/inputs/i__carry_i_349_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.189 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.415    40.604    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.933 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    40.933    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.334 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    41.334    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.448    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    41.562    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.676 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.676    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.833 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.706    43.540    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    43.869 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    43.869    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.402 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.402    autotester/inputs/i__carry_i_652_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.519 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.519    autotester/inputs/i__carry_i_572_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.636 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    44.636    autotester/inputs/i__carry_i_479_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.753 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    44.753    autotester/inputs/i__carry_i_380_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.910 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.394    46.304    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    46.636 r  autotester/alu16/adder/i__carry_i_694/O
                         net (fo=1, routed)           0.000    46.636    autotester/inputs/i__carry_i_712_0[2]
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.037 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.037    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.151    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    47.265    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    47.379    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.536 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.530    49.066    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.395 r  autotester/alu16/adder/i__carry_i_713/O
                         net (fo=1, routed)           0.000    49.395    autotester/inputs/i__carry_i_716_0[0]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.928 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    49.928    autotester/inputs/i__carry_i_671_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    50.045    autotester/inputs/i__carry_i_594_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.162    autotester/inputs/i__carry_i_503_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.279    autotester/inputs/i__carry_i_407_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.436 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.555    51.991    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    52.323 r  autotester/alu16/adder/i__carry_i_715/O
                         net (fo=1, routed)           0.000    52.323    autotester/inputs/i__carry_i_708_0[2]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.724 r  autotester/inputs/i__carry_i_676/CO[3]
                         net (fo=1, routed)           0.000    52.724    autotester/inputs/i__carry_i_676_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.838 r  autotester/inputs/i__carry_i_599/CO[3]
                         net (fo=1, routed)           0.000    52.838    autotester/inputs/i__carry_i_599_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.952 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    52.952    autotester/inputs/i__carry_i_508_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.066 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.066    autotester/inputs/i__carry_i_412_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.223 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.846    55.069    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.329    55.398 r  autotester/alu16/adder/i__carry_i_709/O
                         net (fo=1, routed)           0.000    55.398    autotester/inputs/i__carry_i_589_1[0]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.911 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.911    autotester/inputs/i__carry_i_666_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    56.028    autotester/inputs/i__carry_i_589_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    56.145    autotester/inputs/i__carry_i_498_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    56.262    autotester/inputs/i__carry_i_401_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.516 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.821    57.337    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y9          LUT6 (Prop_lut6_I4_O)        0.367    57.704 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.585    58.290    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    58.414 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.661    59.074    autotester/inputs/z1__14
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124    59.198 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.666    59.864    autotester/inputs/out2_out__0
    SLICE_X60Y9          LUT5 (Prop_lut5_I0_O)        0.124    59.988 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    59.988    autotester/inputs/i__carry_i_63_n_0
    SLICE_X60Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    60.202 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           1.079    61.281    autotester/inputs/M_alu16_out[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.297    61.578 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.578    autotester/inputs_n_3
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.110 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    62.110    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.267 r  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.591    62.858    autotester/answers/CO[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I2_O)        0.329    63.187 r  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=5, routed)           0.983    64.170    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.124    64.294 r  autotester/answers/FSM_sequential_M_feeder_q[1]_i_1/O
                         net (fo=1, routed)           0.000    64.294    autotester/M_feeder_d[1]
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.113ns  (logic 25.964ns (40.497%)  route 38.149ns (59.503%))
  Logic Levels:           113  (CARRY4=82 FDRE=1 LUT2=1 LUT3=16 LUT4=1 LUT5=4 LUT6=6 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[4]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  autotester/FSM_sequential_M_feeder_q_reg[4]/Q
                         net (fo=35, routed)          1.371     1.889    autotester/inputs/Q[4]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.013 r  autotester/inputs/s0_i_211/O
                         net (fo=1, routed)           0.000     2.013    autotester/inputs/s0_i_211_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.656 r  autotester/inputs/s0_i_110/O[3]
                         net (fo=76, routed)          3.204     5.860    autotester/inputs/out3[7]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.307     6.167 r  autotester/inputs/s0_i_128/O
                         net (fo=7, routed)           0.979     7.146    autotester/inputs/s0_i_128_n_0
    SLICE_X51Y21         LUT3 (Prop_lut3_I2_O)        0.152     7.298 r  autotester/inputs/s0_i_174/O
                         net (fo=2, routed)           0.961     8.259    autotester/inputs/s0_i_174_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I2_O)        0.326     8.585 r  autotester/inputs/s0_i_72/O
                         net (fo=3, routed)           0.608     9.193    autotester/inputs/s0_i_72_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  autotester/inputs/s0_i_17/O
                         net (fo=47, routed)          3.090    12.407    autotester/inputs/M_alu16_a[15]
    SLICE_X65Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.531 r  autotester/inputs/i__carry__0_i_181/O
                         net (fo=1, routed)           0.000    12.531    autotester/inputs/i__carry__0_i_181_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.063 r  autotester/inputs/i__carry__0_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.063    autotester/inputs/i__carry__0_i_156_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  autotester/inputs/i__carry__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.177    autotester/inputs/i__carry__0_i_121_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.291    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.405    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.676 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.566    15.242    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X64Y13         LUT3 (Prop_lut3_I0_O)        0.373    15.615 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    15.615    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.148 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    16.148    autotester/inputs/i__carry_i_620_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.265 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    16.265    autotester/inputs/i__carry_i_544_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.382 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.382    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    16.499    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.656 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.679    18.336    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.668 r  autotester/alu16/adder/i__carry_i_627/O
                         net (fo=1, routed)           0.000    18.668    autotester/inputs/i__carry_i_618_0[1]
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.048 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    19.048    autotester/inputs/i__carry_i_536_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    19.165    autotester/inputs/i__carry_i_531_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    19.282    autotester/inputs/i__carry_i_451_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    19.399    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.556 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.511    21.067    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.332    21.399 r  autotester/alu16/adder/i__carry_i_619/O
                         net (fo=1, routed)           0.000    21.399    autotester/inputs/i__carry_i_614_0[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.949 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.949    autotester/inputs/i__carry_i_526_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    22.063    autotester/inputs/i__carry_i_443_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    22.177    autotester/inputs/i__carry_i_438_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    22.291    autotester/inputs/i__carry_i_329_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.252    23.700    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.329    24.029 r  autotester/alu16/adder/i__carry_i_529/O
                         net (fo=1, routed)           0.000    24.029    autotester/inputs/i__carry_i_524[1]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.579 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.579    autotester/inputs/i__carry_i_433_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.693 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    24.693    autotester/inputs/i__carry_i_312_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.807    autotester/inputs/i__carry_i_309_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.964 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.541    26.505    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    26.834 r  autotester/alu16/adder/i__carry_i_609/O
                         net (fo=1, routed)           0.000    26.834    autotester/inputs/i__carry_i_606_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.235 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.235    autotester/inputs/i__carry_i_516_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.349 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    27.349    autotester/inputs/i__carry_i_428_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.463 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    27.463    autotester/inputs/i__carry_i_304_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.577 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    27.577    autotester/inputs/i__carry_i_186_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.734 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.387    29.121    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.450 r  autotester/alu16/adder/i__carry_i_607/O
                         net (fo=1, routed)           0.000    29.450    autotester/inputs/i__carry_i_648_0[0]
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.000 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    30.000    autotester/inputs/i__carry_i_515_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.114 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.000    30.114    autotester/inputs/i__carry_i_427_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.228 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    30.228    autotester/inputs/i__carry_i_303_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    30.342    autotester/inputs/i__carry_i_184_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.590    32.089    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.418 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    32.418    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.968 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    32.968    autotester/inputs/i__carry_i_562_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.082 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.082    autotester/inputs/i__carry_i_469_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.196 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    33.196    autotester/inputs/i__carry_i_353_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.310 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    33.310    autotester/inputs/i__carry_i_230_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.467 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.224    34.691    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    35.020 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    35.020    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.553 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    35.553    autotester/inputs/i__carry_i_637_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.670 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    35.670    autotester/inputs/i__carry_i_553_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.787 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    35.787    autotester/inputs/i__carry_i_460_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.904 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    35.904    autotester/inputs/i__carry_i_350_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.061 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.747    37.808    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.140 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    38.140    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.690 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    38.690    autotester/inputs/i__carry_i_636_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.804 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.804    autotester/inputs/i__carry_i_552_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.918 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    38.918    autotester/inputs/i__carry_i_459_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.032 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.032    autotester/inputs/i__carry_i_349_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.189 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.415    40.604    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.933 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    40.933    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.334 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    41.334    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.448    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    41.562    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.676 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.676    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.833 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.706    43.540    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    43.869 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    43.869    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.402 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.402    autotester/inputs/i__carry_i_652_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.519 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.519    autotester/inputs/i__carry_i_572_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.636 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    44.636    autotester/inputs/i__carry_i_479_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.753 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    44.753    autotester/inputs/i__carry_i_380_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.910 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.394    46.304    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    46.636 r  autotester/alu16/adder/i__carry_i_694/O
                         net (fo=1, routed)           0.000    46.636    autotester/inputs/i__carry_i_712_0[2]
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.037 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.037    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.151    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    47.265    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    47.379    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.536 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.530    49.066    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.395 r  autotester/alu16/adder/i__carry_i_713/O
                         net (fo=1, routed)           0.000    49.395    autotester/inputs/i__carry_i_716_0[0]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.928 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    49.928    autotester/inputs/i__carry_i_671_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    50.045    autotester/inputs/i__carry_i_594_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.162    autotester/inputs/i__carry_i_503_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.279    autotester/inputs/i__carry_i_407_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.436 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.555    51.991    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    52.323 r  autotester/alu16/adder/i__carry_i_715/O
                         net (fo=1, routed)           0.000    52.323    autotester/inputs/i__carry_i_708_0[2]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.724 r  autotester/inputs/i__carry_i_676/CO[3]
                         net (fo=1, routed)           0.000    52.724    autotester/inputs/i__carry_i_676_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.838 r  autotester/inputs/i__carry_i_599/CO[3]
                         net (fo=1, routed)           0.000    52.838    autotester/inputs/i__carry_i_599_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.952 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    52.952    autotester/inputs/i__carry_i_508_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.066 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.066    autotester/inputs/i__carry_i_412_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.223 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.846    55.069    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.329    55.398 r  autotester/alu16/adder/i__carry_i_709/O
                         net (fo=1, routed)           0.000    55.398    autotester/inputs/i__carry_i_589_1[0]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.911 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.911    autotester/inputs/i__carry_i_666_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    56.028    autotester/inputs/i__carry_i_589_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    56.145    autotester/inputs/i__carry_i_498_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    56.262    autotester/inputs/i__carry_i_401_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.516 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.821    57.337    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y9          LUT6 (Prop_lut6_I4_O)        0.367    57.704 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.585    58.290    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    58.414 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.661    59.074    autotester/inputs/z1__14
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124    59.198 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.666    59.864    autotester/inputs/out2_out__0
    SLICE_X60Y9          LUT5 (Prop_lut5_I0_O)        0.124    59.988 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    59.988    autotester/inputs/i__carry_i_63_n_0
    SLICE_X60Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    60.202 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           1.079    61.281    autotester/inputs/M_alu16_out[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.297    61.578 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.578    autotester/inputs_n_3
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.110 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    62.110    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.267 r  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.591    62.858    autotester/answers/CO[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I2_O)        0.329    63.187 r  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=5, routed)           0.588    63.775    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X64Y22         LUT4 (Prop_lut4_I2_O)        0.124    63.899 r  autotester/answers/FSM_sequential_M_feeder_q[0]_i_3/O
                         net (fo=1, routed)           0.000    63.899    autotester/answers/FSM_sequential_M_feeder_q[0]_i_3_n_0
    SLICE_X64Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    64.113 r  autotester/answers/FSM_sequential_M_feeder_q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    64.113    autotester/M_feeder_d[0]
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.060ns  (logic 25.750ns (40.197%)  route 38.310ns (59.803%))
  Logic Levels:           112  (CARRY4=82 FDRE=1 LUT2=1 LUT3=16 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[4]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  autotester/FSM_sequential_M_feeder_q_reg[4]/Q
                         net (fo=35, routed)          1.371     1.889    autotester/inputs/Q[4]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.013 r  autotester/inputs/s0_i_211/O
                         net (fo=1, routed)           0.000     2.013    autotester/inputs/s0_i_211_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.656 r  autotester/inputs/s0_i_110/O[3]
                         net (fo=76, routed)          3.204     5.860    autotester/inputs/out3[7]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.307     6.167 r  autotester/inputs/s0_i_128/O
                         net (fo=7, routed)           0.979     7.146    autotester/inputs/s0_i_128_n_0
    SLICE_X51Y21         LUT3 (Prop_lut3_I2_O)        0.152     7.298 r  autotester/inputs/s0_i_174/O
                         net (fo=2, routed)           0.961     8.259    autotester/inputs/s0_i_174_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I2_O)        0.326     8.585 r  autotester/inputs/s0_i_72/O
                         net (fo=3, routed)           0.608     9.193    autotester/inputs/s0_i_72_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  autotester/inputs/s0_i_17/O
                         net (fo=47, routed)          3.090    12.407    autotester/inputs/M_alu16_a[15]
    SLICE_X65Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.531 r  autotester/inputs/i__carry__0_i_181/O
                         net (fo=1, routed)           0.000    12.531    autotester/inputs/i__carry__0_i_181_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.063 r  autotester/inputs/i__carry__0_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.063    autotester/inputs/i__carry__0_i_156_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  autotester/inputs/i__carry__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.177    autotester/inputs/i__carry__0_i_121_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.291    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.405    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.676 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.566    15.242    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X64Y13         LUT3 (Prop_lut3_I0_O)        0.373    15.615 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    15.615    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.148 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    16.148    autotester/inputs/i__carry_i_620_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.265 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    16.265    autotester/inputs/i__carry_i_544_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.382 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.382    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    16.499    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.656 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.679    18.336    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.668 r  autotester/alu16/adder/i__carry_i_627/O
                         net (fo=1, routed)           0.000    18.668    autotester/inputs/i__carry_i_618_0[1]
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.048 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    19.048    autotester/inputs/i__carry_i_536_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    19.165    autotester/inputs/i__carry_i_531_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    19.282    autotester/inputs/i__carry_i_451_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    19.399    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.556 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.511    21.067    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.332    21.399 r  autotester/alu16/adder/i__carry_i_619/O
                         net (fo=1, routed)           0.000    21.399    autotester/inputs/i__carry_i_614_0[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.949 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.949    autotester/inputs/i__carry_i_526_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    22.063    autotester/inputs/i__carry_i_443_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    22.177    autotester/inputs/i__carry_i_438_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    22.291    autotester/inputs/i__carry_i_329_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.252    23.700    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.329    24.029 r  autotester/alu16/adder/i__carry_i_529/O
                         net (fo=1, routed)           0.000    24.029    autotester/inputs/i__carry_i_524[1]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.579 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.579    autotester/inputs/i__carry_i_433_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.693 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    24.693    autotester/inputs/i__carry_i_312_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.807    autotester/inputs/i__carry_i_309_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.964 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.541    26.505    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    26.834 r  autotester/alu16/adder/i__carry_i_609/O
                         net (fo=1, routed)           0.000    26.834    autotester/inputs/i__carry_i_606_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.235 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.235    autotester/inputs/i__carry_i_516_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.349 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    27.349    autotester/inputs/i__carry_i_428_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.463 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    27.463    autotester/inputs/i__carry_i_304_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.577 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    27.577    autotester/inputs/i__carry_i_186_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.734 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.387    29.121    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.450 r  autotester/alu16/adder/i__carry_i_607/O
                         net (fo=1, routed)           0.000    29.450    autotester/inputs/i__carry_i_648_0[0]
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.000 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    30.000    autotester/inputs/i__carry_i_515_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.114 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.000    30.114    autotester/inputs/i__carry_i_427_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.228 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    30.228    autotester/inputs/i__carry_i_303_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    30.342    autotester/inputs/i__carry_i_184_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.590    32.089    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.418 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    32.418    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.968 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    32.968    autotester/inputs/i__carry_i_562_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.082 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.082    autotester/inputs/i__carry_i_469_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.196 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    33.196    autotester/inputs/i__carry_i_353_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.310 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    33.310    autotester/inputs/i__carry_i_230_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.467 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.224    34.691    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    35.020 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    35.020    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.553 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    35.553    autotester/inputs/i__carry_i_637_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.670 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    35.670    autotester/inputs/i__carry_i_553_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.787 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    35.787    autotester/inputs/i__carry_i_460_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.904 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    35.904    autotester/inputs/i__carry_i_350_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.061 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.747    37.808    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.140 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    38.140    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.690 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    38.690    autotester/inputs/i__carry_i_636_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.804 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.804    autotester/inputs/i__carry_i_552_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.918 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    38.918    autotester/inputs/i__carry_i_459_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.032 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.032    autotester/inputs/i__carry_i_349_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.189 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.415    40.604    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.933 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    40.933    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.334 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    41.334    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.448    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    41.562    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.676 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.676    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.833 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.706    43.540    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    43.869 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    43.869    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.402 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.402    autotester/inputs/i__carry_i_652_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.519 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.519    autotester/inputs/i__carry_i_572_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.636 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    44.636    autotester/inputs/i__carry_i_479_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.753 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    44.753    autotester/inputs/i__carry_i_380_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.910 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.394    46.304    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    46.636 r  autotester/alu16/adder/i__carry_i_694/O
                         net (fo=1, routed)           0.000    46.636    autotester/inputs/i__carry_i_712_0[2]
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.037 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.037    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.151    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    47.265    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    47.379    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.536 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.530    49.066    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.395 r  autotester/alu16/adder/i__carry_i_713/O
                         net (fo=1, routed)           0.000    49.395    autotester/inputs/i__carry_i_716_0[0]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.928 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    49.928    autotester/inputs/i__carry_i_671_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    50.045    autotester/inputs/i__carry_i_594_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.162    autotester/inputs/i__carry_i_503_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.279    autotester/inputs/i__carry_i_407_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.436 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.555    51.991    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    52.323 r  autotester/alu16/adder/i__carry_i_715/O
                         net (fo=1, routed)           0.000    52.323    autotester/inputs/i__carry_i_708_0[2]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.724 r  autotester/inputs/i__carry_i_676/CO[3]
                         net (fo=1, routed)           0.000    52.724    autotester/inputs/i__carry_i_676_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.838 r  autotester/inputs/i__carry_i_599/CO[3]
                         net (fo=1, routed)           0.000    52.838    autotester/inputs/i__carry_i_599_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.952 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    52.952    autotester/inputs/i__carry_i_508_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.066 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.066    autotester/inputs/i__carry_i_412_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.223 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.846    55.069    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.329    55.398 r  autotester/alu16/adder/i__carry_i_709/O
                         net (fo=1, routed)           0.000    55.398    autotester/inputs/i__carry_i_589_1[0]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.911 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.911    autotester/inputs/i__carry_i_666_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    56.028    autotester/inputs/i__carry_i_589_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    56.145    autotester/inputs/i__carry_i_498_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    56.262    autotester/inputs/i__carry_i_401_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.516 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.821    57.337    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y9          LUT6 (Prop_lut6_I4_O)        0.367    57.704 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.585    58.290    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    58.414 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.661    59.074    autotester/inputs/z1__14
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124    59.198 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.666    59.864    autotester/inputs/out2_out__0
    SLICE_X60Y9          LUT5 (Prop_lut5_I0_O)        0.124    59.988 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    59.988    autotester/inputs/i__carry_i_63_n_0
    SLICE_X60Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    60.202 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           1.079    61.281    autotester/inputs/M_alu16_out[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.297    61.578 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.578    autotester/inputs_n_3
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.110 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    62.110    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.267 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.591    62.858    autotester/answers/CO[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I2_O)        0.329    63.187 f  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=5, routed)           0.749    63.936    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.124    64.060 r  autotester/answers/FSM_sequential_M_feeder_q[4]_i_2/O
                         net (fo=1, routed)           0.000    64.060    autotester/M_feeder_d[4]
    SLICE_X64Y23         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        64.049ns  (logic 25.750ns (40.204%)  route 38.299ns (59.796%))
  Logic Levels:           112  (CARRY4=82 FDRE=1 LUT2=1 LUT3=16 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[4]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  autotester/FSM_sequential_M_feeder_q_reg[4]/Q
                         net (fo=35, routed)          1.371     1.889    autotester/inputs/Q[4]
    SLICE_X60Y23         LUT5 (Prop_lut5_I0_O)        0.124     2.013 r  autotester/inputs/s0_i_211/O
                         net (fo=1, routed)           0.000     2.013    autotester/inputs/s0_i_211_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.656 r  autotester/inputs/s0_i_110/O[3]
                         net (fo=76, routed)          3.204     5.860    autotester/inputs/out3[7]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.307     6.167 r  autotester/inputs/s0_i_128/O
                         net (fo=7, routed)           0.979     7.146    autotester/inputs/s0_i_128_n_0
    SLICE_X51Y21         LUT3 (Prop_lut3_I2_O)        0.152     7.298 r  autotester/inputs/s0_i_174/O
                         net (fo=2, routed)           0.961     8.259    autotester/inputs/s0_i_174_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I2_O)        0.326     8.585 r  autotester/inputs/s0_i_72/O
                         net (fo=3, routed)           0.608     9.193    autotester/inputs/s0_i_72_n_0
    SLICE_X54Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  autotester/inputs/s0_i_17/O
                         net (fo=47, routed)          3.090    12.407    autotester/inputs/M_alu16_a[15]
    SLICE_X65Y14         LUT2 (Prop_lut2_I1_O)        0.124    12.531 r  autotester/inputs/i__carry__0_i_181/O
                         net (fo=1, routed)           0.000    12.531    autotester/inputs/i__carry__0_i_181_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.063 r  autotester/inputs/i__carry__0_i_156/CO[3]
                         net (fo=1, routed)           0.000    13.063    autotester/inputs/i__carry__0_i_156_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.177 r  autotester/inputs/i__carry__0_i_121/CO[3]
                         net (fo=1, routed)           0.000    13.177    autotester/inputs/i__carry__0_i_121_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.291 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    13.291    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.405 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.405    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.676 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.566    15.242    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X64Y13         LUT3 (Prop_lut3_I0_O)        0.373    15.615 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    15.615    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.148 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    16.148    autotester/inputs/i__carry_i_620_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.265 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    16.265    autotester/inputs/i__carry_i_544_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.382 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    16.382    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.499 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    16.499    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.656 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.679    18.336    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X60Y12         LUT3 (Prop_lut3_I0_O)        0.332    18.668 r  autotester/alu16/adder/i__carry_i_627/O
                         net (fo=1, routed)           0.000    18.668    autotester/inputs/i__carry_i_618_0[1]
    SLICE_X60Y12         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.048 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    19.048    autotester/inputs/i__carry_i_536_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.165 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    19.165    autotester/inputs/i__carry_i_531_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.282 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    19.282    autotester/inputs/i__carry_i_451_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.399 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    19.399    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.556 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.511    21.067    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X61Y11         LUT3 (Prop_lut3_I0_O)        0.332    21.399 r  autotester/alu16/adder/i__carry_i_619/O
                         net (fo=1, routed)           0.000    21.399    autotester/inputs/i__carry_i_614_0[0]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.949 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.949    autotester/inputs/i__carry_i_526_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.063 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    22.063    autotester/inputs/i__carry_i_443_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.177 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    22.177    autotester/inputs/i__carry_i_438_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.291 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    22.291    autotester/inputs/i__carry_i_329_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.448 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.252    23.700    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X62Y13         LUT3 (Prop_lut3_I0_O)        0.329    24.029 r  autotester/alu16/adder/i__carry_i_529/O
                         net (fo=1, routed)           0.000    24.029    autotester/inputs/i__carry_i_524[1]
    SLICE_X62Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.579 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.579    autotester/inputs/i__carry_i_433_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.693 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    24.693    autotester/inputs/i__carry_i_312_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.807 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.807    autotester/inputs/i__carry_i_309_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.964 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.541    26.505    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.329    26.834 r  autotester/alu16/adder/i__carry_i_609/O
                         net (fo=1, routed)           0.000    26.834    autotester/inputs/i__carry_i_606_0[2]
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.235 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.000    27.235    autotester/inputs/i__carry_i_516_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.349 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    27.349    autotester/inputs/i__carry_i_428_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.463 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    27.463    autotester/inputs/i__carry_i_304_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.577 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    27.577    autotester/inputs/i__carry_i_186_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.734 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.387    29.121    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.450 r  autotester/alu16/adder/i__carry_i_607/O
                         net (fo=1, routed)           0.000    29.450    autotester/inputs/i__carry_i_648_0[0]
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.000 r  autotester/inputs/i__carry_i_515/CO[3]
                         net (fo=1, routed)           0.000    30.000    autotester/inputs/i__carry_i_515_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.114 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.000    30.114    autotester/inputs/i__carry_i_427_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.228 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    30.228    autotester/inputs/i__carry_i_303_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.342 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    30.342    autotester/inputs/i__carry_i_184_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.499 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.590    32.089    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X57Y12         LUT3 (Prop_lut3_I0_O)        0.329    32.418 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    32.418    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X57Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.968 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    32.968    autotester/inputs/i__carry_i_562_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.082 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.000    33.082    autotester/inputs/i__carry_i_469_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.196 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    33.196    autotester/inputs/i__carry_i_353_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.310 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    33.310    autotester/inputs/i__carry_i_230_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.467 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.224    34.691    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X56Y12         LUT3 (Prop_lut3_I0_O)        0.329    35.020 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    35.020    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.553 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    35.553    autotester/inputs/i__carry_i_637_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.670 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    35.670    autotester/inputs/i__carry_i_553_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.787 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    35.787    autotester/inputs/i__carry_i_460_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.904 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    35.904    autotester/inputs/i__carry_i_350_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.061 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.747    37.808    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X48Y12         LUT3 (Prop_lut3_I0_O)        0.332    38.140 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    38.140    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X48Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.690 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    38.690    autotester/inputs/i__carry_i_636_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.804 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.804    autotester/inputs/i__carry_i_552_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.918 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    38.918    autotester/inputs/i__carry_i_459_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.032 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.032    autotester/inputs/i__carry_i_349_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.189 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.415    40.604    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    40.933 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    40.933    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.334 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    41.334    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.448 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.448    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.562 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    41.562    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.676 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.676    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.833 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.706    43.540    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    43.869 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    43.869    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.402 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.402    autotester/inputs/i__carry_i_652_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.519 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.519    autotester/inputs/i__carry_i_572_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.636 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    44.636    autotester/inputs/i__carry_i_479_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.753 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    44.753    autotester/inputs/i__carry_i_380_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.910 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.394    46.304    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.332    46.636 r  autotester/alu16/adder/i__carry_i_694/O
                         net (fo=1, routed)           0.000    46.636    autotester/inputs/i__carry_i_712_0[2]
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.037 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.037    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.151 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.151    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.265 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    47.265    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.379 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    47.379    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.536 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.530    49.066    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X54Y10         LUT3 (Prop_lut3_I0_O)        0.329    49.395 r  autotester/alu16/adder/i__carry_i_713/O
                         net (fo=1, routed)           0.000    49.395    autotester/inputs/i__carry_i_716_0[0]
    SLICE_X54Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.928 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    49.928    autotester/inputs/i__carry_i_671_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.045 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    50.045    autotester/inputs/i__carry_i_594_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.162 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.162    autotester/inputs/i__carry_i_503_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.279 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.279    autotester/inputs/i__carry_i_407_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.436 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.555    51.991    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X55Y9          LUT3 (Prop_lut3_I0_O)        0.332    52.323 r  autotester/alu16/adder/i__carry_i_715/O
                         net (fo=1, routed)           0.000    52.323    autotester/inputs/i__carry_i_708_0[2]
    SLICE_X55Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.724 r  autotester/inputs/i__carry_i_676/CO[3]
                         net (fo=1, routed)           0.000    52.724    autotester/inputs/i__carry_i_676_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.838 r  autotester/inputs/i__carry_i_599/CO[3]
                         net (fo=1, routed)           0.000    52.838    autotester/inputs/i__carry_i_599_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.952 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    52.952    autotester/inputs/i__carry_i_508_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.066 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.066    autotester/inputs/i__carry_i_412_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.223 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.846    55.069    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X56Y7          LUT3 (Prop_lut3_I0_O)        0.329    55.398 r  autotester/alu16/adder/i__carry_i_709/O
                         net (fo=1, routed)           0.000    55.398    autotester/inputs/i__carry_i_589_1[0]
    SLICE_X56Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    55.911 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.911    autotester/inputs/i__carry_i_666_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.028 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    56.028    autotester/inputs/i__carry_i_589_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.145 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    56.145    autotester/inputs/i__carry_i_498_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.262 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    56.262    autotester/inputs/i__carry_i_401_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    56.516 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.821    57.337    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X57Y9          LUT6 (Prop_lut6_I4_O)        0.367    57.704 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.585    58.290    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I2_O)        0.124    58.414 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.661    59.074    autotester/inputs/z1__14
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.124    59.198 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.666    59.864    autotester/inputs/out2_out__0
    SLICE_X60Y9          LUT5 (Prop_lut5_I0_O)        0.124    59.988 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    59.988    autotester/inputs/i__carry_i_63_n_0
    SLICE_X60Y9          MUXF7 (Prop_muxf7_I1_O)      0.214    60.202 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           1.079    61.281    autotester/inputs/M_alu16_out[0]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.297    61.578 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    61.578    autotester/inputs_n_3
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    62.110 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    62.110    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.267 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=2, routed)           0.591    62.858    autotester/answers/CO[0]
    SLICE_X62Y20         LUT5 (Prop_lut5_I2_O)        0.329    63.187 f  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=5, routed)           0.738    63.925    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.124    64.049 r  autotester/answers/FSM_sequential_M_feeder_q[3]_i_1/O
                         net (fo=1, routed)           0.000    64.049    autotester/M_feeder_d[3]
    SLICE_X64Y23         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.103ns  (logic 7.066ns (33.485%)  route 14.037ns (66.515%))
  Logic Levels:           12  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.974     6.448    inputstorer/io_dip_IBUF[0]
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.572 r  inputstorer/i___13_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.572    alu16/adder/io_led_OBUF[12]_inst_i_4_0[1]
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.236    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.570 r  alu16/adder/s0_inferred__0/i___13_carry__2/O[1]
                         net (fo=1, routed)           1.069     8.639    alu16/adder/s0_inferred__0/i___13_carry__2_n_6
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.303     8.942 r  alu16/adder/io_led_OBUF[21]_inst_i_4/O
                         net (fo=2, routed)           0.681     9.623    alu16/adder/s0_0[12]
    SLICE_X61Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.747 r  alu16/adder/io_led_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.984    10.730    alu16/adder/io_led_OBUF[2]_inst_i_6_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I4_O)        0.124    10.854 r  alu16/adder/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.081    11.936    alu16/adder/io_led_OBUF[2]_inst_i_5_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.060 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.865    12.925    inputstorer/z1__14
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    13.049 r  inputstorer/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           1.075    14.124    inputstorer/out2_out
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124    14.248 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.307    17.555    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    21.103 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    21.103    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.130ns  (logic 6.946ns (34.504%)  route 13.184ns (65.496%))
  Logic Levels:           11  (CARRY4=3 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.974     6.448    inputstorer/io_dip_IBUF[0]
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.572 r  inputstorer/i___13_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.572    alu16/adder/io_led_OBUF[12]_inst_i_4_0[1]
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.236    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.570 f  alu16/adder/s0_inferred__0/i___13_carry__2/O[1]
                         net (fo=1, routed)           1.069     8.639    alu16/adder/s0_inferred__0/i___13_carry__2_n_6
    SLICE_X61Y39         LUT5 (Prop_lut5_I4_O)        0.303     8.942 f  alu16/adder/io_led_OBUF[21]_inst_i_4/O
                         net (fo=2, routed)           0.681     9.623    alu16/adder/s0_0[12]
    SLICE_X61Y39         LUT4 (Prop_lut4_I0_O)        0.124     9.747 f  alu16/adder/io_led_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.984    10.730    alu16/adder/io_led_OBUF[2]_inst_i_6_n_0
    SLICE_X58Y35         LUT5 (Prop_lut5_I4_O)        0.124    10.854 f  alu16/adder/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.081    11.936    alu16/adder/io_led_OBUF[2]_inst_i_5_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    12.060 f  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.236    13.296    alu16/adder/z1__14
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.124    13.420 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.159    16.579    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    20.130 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.130    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.382ns  (logic 6.780ns (39.008%)  route 10.602ns (60.992%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.974     6.448    inputstorer/io_dip_IBUF[0]
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.572 r  inputstorer/i___13_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.572    alu16/adder/io_led_OBUF[12]_inst_i_4_0[1]
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.122 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.122    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.236 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.236    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.549 r  alu16/adder/s0_inferred__0/i___13_carry__2/O[3]
                         net (fo=1, routed)           0.580     8.130    alu16/adder/s0_inferred__0/i___13_carry__2_n_4
    SLICE_X57Y38         LUT5 (Prop_lut5_I4_O)        0.306     8.436 r  alu16/adder/io_led_OBUF[23]_inst_i_4/O
                         net (fo=5, routed)           1.551     9.987    alu16/adder/M_adder_n
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.152    10.139 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.496    13.635    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.748    17.382 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.382    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.828ns  (logic 6.462ns (38.402%)  route 10.365ns (61.598%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.526     6.000    inputstorer/io_dip_IBUF[0]
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.124 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.124    alu16/adder/S[1]
    SLICE_X55Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.674 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     6.674    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.008 r  alu16/adder/s0_inferred__0/i___13_carry__0/O[1]
                         net (fo=1, routed)           0.992     8.000    alu16/adder/s0_inferred__0/i___13_carry__0_n_6
    SLICE_X53Y36         LUT5 (Prop_lut5_I4_O)        0.303     8.303 r  alu16/adder/io_led_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           1.373     9.676    inputstorer/io_led[22][4]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.800 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.474    13.274    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    16.828 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.828    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.463ns  (logic 6.107ns (37.092%)  route 10.357ns (62.908%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.974     6.448    inputstorer/io_dip_IBUF[0]
    SLICE_X55Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.572 r  inputstorer/i___13_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.572    alu16/adder/io_led_OBUF[12]_inst_i_4_0[1]
    SLICE_X55Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.152 r  alu16/adder/s0_inferred__0/i___13_carry__0/O[2]
                         net (fo=1, routed)           0.656     7.808    alu16/adder/s0_inferred__0/i___13_carry__0_n_5
    SLICE_X57Y37         LUT5 (Prop_lut5_I4_O)        0.302     8.110 r  alu16/adder/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.806     8.916    inputstorer/io_led[22][5]
    SLICE_X58Y33         LUT5 (Prop_lut5_I4_O)        0.124     9.040 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.921    12.960    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    16.463 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.463    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.174%)  route 0.184ns (46.826%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[1]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_feeder_q_reg[1]/Q
                         net (fo=35, routed)          0.184     0.348    autotester/answers/Q[1]
    SLICE_X64Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.393 r  autotester/answers/FSM_sequential_M_feeder_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.393    autotester/M_feeder_d[1]
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.117%)  route 0.184ns (46.883%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=34, routed)          0.184     0.348    autotester/answers/Q[2]
    SLICE_X64Y22         LUT6 (Prop_lut6_I2_O)        0.045     0.393 r  autotester/answers/FSM_sequential_M_feeder_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    autotester/M_feeder_d[2]
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.209ns (49.948%)  route 0.209ns (50.052%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[3]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_feeder_q_reg[3]/Q
                         net (fo=36, routed)          0.209     0.373    autotester/answers/Q[3]
    SLICE_X64Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.418 r  autotester/answers/FSM_sequential_M_feeder_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.418    autotester/M_feeder_d[3]
    SLICE_X64Y23         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.209ns (49.948%)  route 0.209ns (50.052%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[3]/C
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_feeder_q_reg[3]/Q
                         net (fo=36, routed)          0.209     0.373    autotester/answers/Q[3]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     0.418 r  autotester/answers/FSM_sequential_M_feeder_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.418    autotester/M_feeder_d[4]
    SLICE_X64Y23         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.271ns (56.262%)  route 0.211ns (43.738%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=36, routed)          0.211     0.375    autotester/answers/Q[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.420 r  autotester/answers/FSM_sequential_M_feeder_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.420    autotester/answers/FSM_sequential_M_feeder_q[0]_i_2_n_0
    SLICE_X64Y22         MUXF7 (Prop_muxf7_I0_O)      0.062     0.482 r  autotester/answers/FSM_sequential_M_feeder_q_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.482    autotester/M_feeder_d[0]
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.209ns (34.403%)  route 0.399ns (65.597%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=34, routed)          0.270     0.434    autotester/M_feeder_q[2]
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.479 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.128     0.608    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.209ns (34.403%)  route 0.399ns (65.597%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=34, routed)          0.270     0.434    autotester/M_feeder_q[2]
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.479 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.128     0.608    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X64Y23         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.209ns (24.212%)  route 0.654ns (75.788%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=34, routed)          0.270     0.434    autotester/M_feeder_q[2]
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.479 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.384     0.863    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.209ns (24.212%)  route 0.654ns (75.788%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=34, routed)          0.270     0.434    autotester/M_feeder_q[2]
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.479 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.384     0.863    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.209ns (24.212%)  route 0.654ns (75.788%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[2]/Q
                         net (fo=34, routed)          0.270     0.434    autotester/M_feeder_q[2]
    SLICE_X64Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.479 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.384     0.863    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.966ns  (logic 26.273ns (45.326%)  route 31.692ns (54.674%))
  Logic Levels:           99  (CARRY4=78 LUT2=1 LUT3=15 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.569     5.153    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.352     8.023    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.147 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.147    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.660 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.660    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.777    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.894    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.011 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.011    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.265 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.545    10.810    alu16/adder/p_0_in__0[15]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.367    11.177 r  alu16/adder/io_led_OBUF[22]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.177    inputstorer/io_led_OBUF[21]_inst_i_40[1]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.575    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.689    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.803    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.917    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.074 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.416    13.490    alu16/adder/p_0_in__0[14]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.329    13.819 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.819    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.369 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.369    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.483 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.483    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.597 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.597    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.711 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.711    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.868 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.552    16.420    alu16/adder/p_0_in__0[13]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.329    16.749 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.749    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.299 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.299    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.413 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.413    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.527    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.641    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.798 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    19.574    alu16/adder/p_0_in__0[12]
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.903 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.903    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.436    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.553    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.670 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.670    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.787 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.787    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.944 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.745    22.689    alu16/adder/p_0_in__0[11]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.332    23.021 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.021    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.554 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.554    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.671 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.671    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.788 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.788    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.905 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.905    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.062 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.056    25.118    alu16/adder/p_0_in__0[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    25.450 r  alu16/adder/io_led_OBUF[17]_inst_i_41/O
                         net (fo=1, routed)           0.000    25.450    inputstorer/io_led_OBUF[16]_inst_i_42[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.000 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.000    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.114 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.114    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.228 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.228    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.342 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.342    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.499 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.362    27.860    alu16/adder/p_0_in__0[9]
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.329    28.189 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    28.189    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.722 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.722    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.839 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.839    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.956 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.956    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.073 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.073    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.230 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.834    31.065    alu16/adder/p_0_in__0[8]
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.332    31.397 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    31.397    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.947 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.947    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.061 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.061    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.175 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.175    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.289 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.289    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.446 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.542    33.987    alu16/adder/p_0_in__0[7]
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.329    34.316 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    34.316    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.692 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.692    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.809 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.809    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.926 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.926    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.043 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.043    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.200 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    36.896    alu16/adder/p_0_in__0[6]
    SLICE_X61Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.228 r  alu16/adder/io_led_OBUF[13]_inst_i_43/O
                         net (fo=1, routed)           0.000    37.228    inputstorer/io_led_OBUF[12]_inst_i_42[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.778 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    37.778    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.892 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.892    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.006 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.006    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.277 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    40.054    alu16/adder/p_0_in__0[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.329    40.383 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    40.383    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.916 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.916    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.033 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.033    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.150 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.150    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.267 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.267    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.424 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.363    42.786    alu16/adder/p_0_in__0[4]
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.332    43.118 r  alu16/adder/io_led_OBUF[11]_inst_i_37/O
                         net (fo=1, routed)           0.000    43.118    inputstorer/io_led_OBUF[10]_inst_i_37[1]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.668 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.668    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.782 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.782    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.896 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.896    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.053 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.395    45.448    alu16/adder/p_0_in__0[3]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    45.777 r  alu16/adder/io_led_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.777    inputstorer/io_led_OBUF[9]_inst_i_33[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.310 r  inputstorer/io_led_OBUF[10]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.310    inputstorer/io_led_OBUF[10]_inst_i_29_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.427    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.544    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.701 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.565    48.266    alu16/adder/p_0_in__0[2]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.332    48.598 r  alu16/adder/io_led_OBUF[9]_inst_i_37/O
                         net (fo=1, routed)           0.000    48.598    inputstorer/io_led_OBUF[8]_inst_i_35[0]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.148 r  inputstorer/io_led_OBUF[9]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.148    inputstorer/io_led_OBUF[9]_inst_i_30_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  inputstorer/io_led_OBUF[9]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.262    inputstorer/io_led_OBUF[9]_inst_i_25_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  inputstorer/io_led_OBUF[9]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.376    inputstorer/io_led_OBUF[9]_inst_i_20_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  inputstorer/io_led_OBUF[9]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.490    inputstorer/io_led_OBUF[9]_inst_i_15_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.647 r  inputstorer/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.547    51.194    alu16/adder/p_0_in__0[1]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    51.523 r  alu16/adder/io_led_OBUF[8]_inst_i_35/O
                         net (fo=1, routed)           0.000    51.523    inputstorer/io_led_OBUF[8]_inst_i_23_0[1]
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.056 r  inputstorer/io_led_OBUF[8]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.056    inputstorer/io_led_OBUF[8]_inst_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.173 r  inputstorer/io_led_OBUF[8]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.173    inputstorer/io_led_OBUF[8]_inst_i_23_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.290 r  inputstorer/io_led_OBUF[8]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.290    inputstorer/io_led_OBUF[8]_inst_i_18_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.407 r  inputstorer/io_led_OBUF[8]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.407    inputstorer/io_led_OBUF[8]_inst_i_16_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.661 r  inputstorer/io_led_OBUF[8]_inst_i_13/CO[0]
                         net (fo=2, routed)           0.353    53.014    alu16/adder/p_0_in__0[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.367    53.381 r  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.571    53.952    alu16/adder/p_0_in[0]
    SLICE_X53Y34         LUT6 (Prop_lut6_I2_O)        0.124    54.076 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.865    54.941    inputstorer/z1__14
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.124    55.065 r  inputstorer/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           1.075    56.140    inputstorer/out2_out
    SLICE_X53Y34         LUT6 (Prop_lut6_I0_O)        0.124    56.264 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.307    59.572    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    63.119 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    63.119    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.992ns  (logic 26.153ns (45.888%)  route 30.840ns (54.112%))
  Logic Levels:           98  (CARRY4=78 LUT2=1 LUT3=16 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.569     5.153    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.352     8.023    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.147 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.147    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.660 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.660    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.777    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.894    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.011 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.011    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.265 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.545    10.810    alu16/adder/p_0_in__0[15]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.367    11.177 r  alu16/adder/io_led_OBUF[22]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.177    inputstorer/io_led_OBUF[21]_inst_i_40[1]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.575    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.689    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.803    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.917    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.074 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.416    13.490    alu16/adder/p_0_in__0[14]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.329    13.819 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.819    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.369 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.369    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.483 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.483    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.597 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.597    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.711 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.711    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.868 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.552    16.420    alu16/adder/p_0_in__0[13]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.329    16.749 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.749    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.299 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.299    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.413 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.413    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.527    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.641    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.798 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    19.574    alu16/adder/p_0_in__0[12]
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.903 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.903    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.436    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.553    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.670 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.670    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.787 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.787    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.944 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.745    22.689    alu16/adder/p_0_in__0[11]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.332    23.021 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.021    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.554 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.554    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.671 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.671    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.788 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.788    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.905 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.905    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.062 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.056    25.118    alu16/adder/p_0_in__0[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    25.450 r  alu16/adder/io_led_OBUF[17]_inst_i_41/O
                         net (fo=1, routed)           0.000    25.450    inputstorer/io_led_OBUF[16]_inst_i_42[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.000 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.000    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.114 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.114    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.228 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.228    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.342 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.342    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.499 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.362    27.860    alu16/adder/p_0_in__0[9]
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.329    28.189 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    28.189    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.722 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.722    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.839 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.839    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.956 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.956    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.073 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.073    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.230 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.834    31.065    alu16/adder/p_0_in__0[8]
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.332    31.397 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    31.397    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.947 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.947    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.061 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.061    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.175 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.175    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.289 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.289    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.446 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.542    33.987    alu16/adder/p_0_in__0[7]
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.329    34.316 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    34.316    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.692 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.692    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.809 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.809    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.926 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.926    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.043 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.043    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.200 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    36.896    alu16/adder/p_0_in__0[6]
    SLICE_X61Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.228 r  alu16/adder/io_led_OBUF[13]_inst_i_43/O
                         net (fo=1, routed)           0.000    37.228    inputstorer/io_led_OBUF[12]_inst_i_42[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.778 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    37.778    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.892 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.892    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.006 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.006    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.277 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    40.054    alu16/adder/p_0_in__0[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.329    40.383 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    40.383    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.916 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.916    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.033 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.033    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.150 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.150    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.267 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.267    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.424 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.363    42.786    alu16/adder/p_0_in__0[4]
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.332    43.118 r  alu16/adder/io_led_OBUF[11]_inst_i_37/O
                         net (fo=1, routed)           0.000    43.118    inputstorer/io_led_OBUF[10]_inst_i_37[1]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.668 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.668    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.782 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.782    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.896 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.896    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.053 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.395    45.448    alu16/adder/p_0_in__0[3]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    45.777 r  alu16/adder/io_led_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.777    inputstorer/io_led_OBUF[9]_inst_i_33[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.310 r  inputstorer/io_led_OBUF[10]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.310    inputstorer/io_led_OBUF[10]_inst_i_29_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.427    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.544    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.701 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.565    48.266    alu16/adder/p_0_in__0[2]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.332    48.598 r  alu16/adder/io_led_OBUF[9]_inst_i_37/O
                         net (fo=1, routed)           0.000    48.598    inputstorer/io_led_OBUF[8]_inst_i_35[0]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.148 r  inputstorer/io_led_OBUF[9]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.148    inputstorer/io_led_OBUF[9]_inst_i_30_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  inputstorer/io_led_OBUF[9]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.262    inputstorer/io_led_OBUF[9]_inst_i_25_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  inputstorer/io_led_OBUF[9]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.376    inputstorer/io_led_OBUF[9]_inst_i_20_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  inputstorer/io_led_OBUF[9]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.490    inputstorer/io_led_OBUF[9]_inst_i_15_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.647 r  inputstorer/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.547    51.194    alu16/adder/p_0_in__0[1]
    SLICE_X52Y31         LUT3 (Prop_lut3_I0_O)        0.329    51.523 r  alu16/adder/io_led_OBUF[8]_inst_i_35/O
                         net (fo=1, routed)           0.000    51.523    inputstorer/io_led_OBUF[8]_inst_i_23_0[1]
    SLICE_X52Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    52.056 r  inputstorer/io_led_OBUF[8]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.056    inputstorer/io_led_OBUF[8]_inst_i_28_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.173 r  inputstorer/io_led_OBUF[8]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.173    inputstorer/io_led_OBUF[8]_inst_i_23_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.290 r  inputstorer/io_led_OBUF[8]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.290    inputstorer/io_led_OBUF[8]_inst_i_18_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.407 r  inputstorer/io_led_OBUF[8]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.407    inputstorer/io_led_OBUF[8]_inst_i_16_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    52.661 f  inputstorer/io_led_OBUF[8]_inst_i_13/CO[0]
                         net (fo=2, routed)           0.353    53.014    alu16/adder/p_0_in__0[0]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.367    53.381 f  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.571    53.952    alu16/adder/p_0_in[0]
    SLICE_X53Y34         LUT6 (Prop_lut6_I2_O)        0.124    54.076 f  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.236    55.312    alu16/adder/z1__14
    SLICE_X61Y47         LUT3 (Prop_lut3_I0_O)        0.124    55.436 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.159    58.595    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    62.146 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    62.146    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.511ns  (logic 24.522ns (45.826%)  route 28.989ns (54.174%))
  Logic Levels:           91  (CARRY4=73 LUT2=1 LUT3=14 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.569     5.153    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.352     8.023    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.147 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.147    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.660 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.660    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.777    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.894    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.011 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.011    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.265 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.545    10.810    alu16/adder/p_0_in__0[15]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.367    11.177 r  alu16/adder/io_led_OBUF[22]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.177    inputstorer/io_led_OBUF[21]_inst_i_40[1]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.575    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.689    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.803    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.917    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.074 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.416    13.490    alu16/adder/p_0_in__0[14]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.329    13.819 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.819    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.369 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.369    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.483 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.483    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.597 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.597    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.711 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.711    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.868 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.552    16.420    alu16/adder/p_0_in__0[13]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.329    16.749 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.749    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.299 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.299    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.413 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.413    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.527    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.641    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.798 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    19.574    alu16/adder/p_0_in__0[12]
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.903 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.903    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.436    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.553    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.670 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.670    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.787 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.787    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.944 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.745    22.689    alu16/adder/p_0_in__0[11]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.332    23.021 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.021    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.554 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.554    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.671 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.671    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.788 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.788    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.905 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.905    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.062 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.056    25.118    alu16/adder/p_0_in__0[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    25.450 r  alu16/adder/io_led_OBUF[17]_inst_i_41/O
                         net (fo=1, routed)           0.000    25.450    inputstorer/io_led_OBUF[16]_inst_i_42[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.000 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.000    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.114 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.114    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.228 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.228    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.342 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.342    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.499 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.362    27.860    alu16/adder/p_0_in__0[9]
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.329    28.189 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    28.189    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.722 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.722    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.839 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.839    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.956 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.956    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.073 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.073    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.230 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.834    31.065    alu16/adder/p_0_in__0[8]
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.332    31.397 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    31.397    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.947 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.947    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.061 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.061    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.175 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.175    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.289 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.289    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.446 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.542    33.987    alu16/adder/p_0_in__0[7]
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.329    34.316 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    34.316    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.692 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.692    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.809 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.809    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.926 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.926    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.043 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.043    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.200 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    36.896    alu16/adder/p_0_in__0[6]
    SLICE_X61Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.228 r  alu16/adder/io_led_OBUF[13]_inst_i_43/O
                         net (fo=1, routed)           0.000    37.228    inputstorer/io_led_OBUF[12]_inst_i_42[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.778 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    37.778    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.892 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.892    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.006 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.006    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.277 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    40.054    alu16/adder/p_0_in__0[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.329    40.383 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    40.383    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.916 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.916    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.033 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.033    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.150 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.150    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.267 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.267    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.424 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.363    42.786    alu16/adder/p_0_in__0[4]
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.332    43.118 r  alu16/adder/io_led_OBUF[11]_inst_i_37/O
                         net (fo=1, routed)           0.000    43.118    inputstorer/io_led_OBUF[10]_inst_i_37[1]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.668 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.668    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.782 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.782    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.896 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.896    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.053 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.395    45.448    alu16/adder/p_0_in__0[3]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    45.777 r  alu16/adder/io_led_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.777    inputstorer/io_led_OBUF[9]_inst_i_33[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.310 r  inputstorer/io_led_OBUF[10]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.310    inputstorer/io_led_OBUF[10]_inst_i_29_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.427    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.544    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.701 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.565    48.266    alu16/adder/p_0_in__0[2]
    SLICE_X55Y30         LUT3 (Prop_lut3_I0_O)        0.332    48.598 r  alu16/adder/io_led_OBUF[9]_inst_i_37/O
                         net (fo=1, routed)           0.000    48.598    inputstorer/io_led_OBUF[8]_inst_i_35[0]
    SLICE_X55Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.148 r  inputstorer/io_led_OBUF[9]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    49.148    inputstorer/io_led_OBUF[9]_inst_i_30_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.262 r  inputstorer/io_led_OBUF[9]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    49.262    inputstorer/io_led_OBUF[9]_inst_i_25_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.376 r  inputstorer/io_led_OBUF[9]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    49.376    inputstorer/io_led_OBUF[9]_inst_i_20_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.490 r  inputstorer/io_led_OBUF[9]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    49.490    inputstorer/io_led_OBUF[9]_inst_i_15_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.647 r  inputstorer/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.153    50.799    alu16/adder/p_0_in__0[1]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.329    51.128 r  alu16/adder/io_led_OBUF[9]_inst_i_4/O
                         net (fo=2, routed)           0.554    51.682    inputstorer/io_led[22][0]
    SLICE_X53Y33         LUT5 (Prop_lut5_I4_O)        0.124    51.806 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.309    55.115    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    58.665 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    58.665    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.282ns  (logic 23.145ns (45.133%)  route 28.137ns (54.867%))
  Logic Levels:           85  (CARRY4=68 LUT2=1 LUT3=13 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.569     5.153    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.352     8.023    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.147 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.147    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.660 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.660    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.777    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.894    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.011 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.011    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.265 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.545    10.810    alu16/adder/p_0_in__0[15]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.367    11.177 r  alu16/adder/io_led_OBUF[22]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.177    inputstorer/io_led_OBUF[21]_inst_i_40[1]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.575    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.689    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.803    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.917    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.074 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.416    13.490    alu16/adder/p_0_in__0[14]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.329    13.819 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.819    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.369 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.369    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.483 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.483    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.597 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.597    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.711 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.711    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.868 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.552    16.420    alu16/adder/p_0_in__0[13]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.329    16.749 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.749    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.299 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.299    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.413 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.413    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.527    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.641    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.798 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    19.574    alu16/adder/p_0_in__0[12]
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.903 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.903    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.436    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.553    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.670 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.670    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.787 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.787    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.944 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.745    22.689    alu16/adder/p_0_in__0[11]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.332    23.021 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.021    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.554 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.554    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.671 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.671    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.788 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.788    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.905 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.905    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.062 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.056    25.118    alu16/adder/p_0_in__0[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    25.450 r  alu16/adder/io_led_OBUF[17]_inst_i_41/O
                         net (fo=1, routed)           0.000    25.450    inputstorer/io_led_OBUF[16]_inst_i_42[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.000 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.000    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.114 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.114    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.228 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.228    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.342 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.342    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.499 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.362    27.860    alu16/adder/p_0_in__0[9]
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.329    28.189 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    28.189    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.722 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.722    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.839 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.839    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.956 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.956    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.073 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.073    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.230 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.834    31.065    alu16/adder/p_0_in__0[8]
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.332    31.397 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    31.397    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.947 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.947    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.061 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.061    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.175 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.175    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.289 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.289    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.446 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.542    33.987    alu16/adder/p_0_in__0[7]
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.329    34.316 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    34.316    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.692 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.692    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.809 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.809    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.926 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.926    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.043 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.043    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.200 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    36.896    alu16/adder/p_0_in__0[6]
    SLICE_X61Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.228 r  alu16/adder/io_led_OBUF[13]_inst_i_43/O
                         net (fo=1, routed)           0.000    37.228    inputstorer/io_led_OBUF[12]_inst_i_42[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.778 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    37.778    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.892 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.892    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.006 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.006    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.277 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    40.054    alu16/adder/p_0_in__0[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.329    40.383 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    40.383    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.916 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.916    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.033 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.033    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.150 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.150    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.267 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.267    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.424 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.363    42.786    alu16/adder/p_0_in__0[4]
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.332    43.118 r  alu16/adder/io_led_OBUF[11]_inst_i_37/O
                         net (fo=1, routed)           0.000    43.118    inputstorer/io_led_OBUF[10]_inst_i_37[1]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.668 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.668    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.782 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.782    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.896 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.896    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.053 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.395    45.448    alu16/adder/p_0_in__0[3]
    SLICE_X56Y32         LUT3 (Prop_lut3_I0_O)        0.329    45.777 r  alu16/adder/io_led_OBUF[10]_inst_i_37/O
                         net (fo=1, routed)           0.000    45.777    inputstorer/io_led_OBUF[9]_inst_i_33[1]
    SLICE_X56Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.310 r  inputstorer/io_led_OBUF[10]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.310    inputstorer/io_led_OBUF[10]_inst_i_29_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.427    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    46.544    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.701 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.070    47.771    alu16/adder/p_0_in__0[2]
    SLICE_X54Y32         LUT5 (Prop_lut5_I0_O)        0.332    48.103 r  alu16/adder/io_led_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           0.916    49.019    inputstorer/io_led[22][1]
    SLICE_X54Y32         LUT5 (Prop_lut5_I4_O)        0.124    49.143 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.743    52.885    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    56.435 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    56.435    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.530ns  (logic 21.898ns (45.122%)  route 26.632ns (54.878%))
  Logic Levels:           80  (CARRY4=64 LUT2=1 LUT3=12 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.569     5.153    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.352     8.023    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.147 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.147    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.660 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.660    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.777    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.894    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.011 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.011    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.265 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.545    10.810    alu16/adder/p_0_in__0[15]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.367    11.177 r  alu16/adder/io_led_OBUF[22]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.177    inputstorer/io_led_OBUF[21]_inst_i_40[1]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.575    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.689    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.803    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.917    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.074 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.416    13.490    alu16/adder/p_0_in__0[14]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.329    13.819 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.819    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.369 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.369    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.483 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.483    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.597 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.597    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.711 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.711    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.868 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.552    16.420    alu16/adder/p_0_in__0[13]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.329    16.749 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.749    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.299 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.299    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.413 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.413    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.527    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.641    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.798 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    19.574    alu16/adder/p_0_in__0[12]
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.903 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.903    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.436    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.553    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.670 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.670    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.787 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.787    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.944 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.745    22.689    alu16/adder/p_0_in__0[11]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.332    23.021 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.021    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.554 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.554    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.671 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.671    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.788 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.788    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.905 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.905    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.062 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.056    25.118    alu16/adder/p_0_in__0[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    25.450 r  alu16/adder/io_led_OBUF[17]_inst_i_41/O
                         net (fo=1, routed)           0.000    25.450    inputstorer/io_led_OBUF[16]_inst_i_42[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.000 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.000    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.114 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.114    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.228 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.228    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.342 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.342    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.499 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.362    27.860    alu16/adder/p_0_in__0[9]
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.329    28.189 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    28.189    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.722 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.722    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.839 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.839    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.956 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.956    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.073 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.073    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.230 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.834    31.065    alu16/adder/p_0_in__0[8]
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.332    31.397 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    31.397    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.947 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.947    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.061 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.061    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.175 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.175    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.289 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.289    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.446 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.542    33.987    alu16/adder/p_0_in__0[7]
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.329    34.316 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    34.316    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.692 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.692    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.809 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.809    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.926 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.926    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.043 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.043    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.200 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    36.896    alu16/adder/p_0_in__0[6]
    SLICE_X61Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.228 r  alu16/adder/io_led_OBUF[13]_inst_i_43/O
                         net (fo=1, routed)           0.000    37.228    inputstorer/io_led_OBUF[12]_inst_i_42[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.778 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    37.778    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.892 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.892    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.006 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.006    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.277 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    40.054    alu16/adder/p_0_in__0[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.329    40.383 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    40.383    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.916 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.916    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.033 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.033    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.150 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.150    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.267 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.267    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.424 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.363    42.786    alu16/adder/p_0_in__0[4]
    SLICE_X57Y33         LUT3 (Prop_lut3_I0_O)        0.332    43.118 r  alu16/adder/io_led_OBUF[11]_inst_i_37/O
                         net (fo=1, routed)           0.000    43.118    inputstorer/io_led_OBUF[10]_inst_i_37[1]
    SLICE_X57Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.668 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.668    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.782 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.782    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.896 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.896    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.053 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          0.755    44.808    alu16/adder/p_0_in__0[3]
    SLICE_X53Y35         LUT5 (Prop_lut5_I0_O)        0.329    45.137 r  alu16/adder/io_led_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           1.386    46.523    inputstorer/io_led[22][2]
    SLICE_X58Y32         LUT5 (Prop_lut5_I4_O)        0.124    46.647 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.478    50.125    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    53.683 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    53.683    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.695ns  (logic 20.619ns (45.123%)  route 25.076ns (54.877%))
  Logic Levels:           75  (CARRY4=60 LUT2=1 LUT3=11 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.569     5.153    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.352     8.023    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.147 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.147    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.660 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.660    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.777    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.894    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.011 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.011    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.265 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.545    10.810    alu16/adder/p_0_in__0[15]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.367    11.177 r  alu16/adder/io_led_OBUF[22]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.177    inputstorer/io_led_OBUF[21]_inst_i_40[1]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.575    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.689    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.803    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.917    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.074 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.416    13.490    alu16/adder/p_0_in__0[14]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.329    13.819 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.819    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.369 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.369    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.483 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.483    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.597 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.597    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.711 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.711    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.868 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.552    16.420    alu16/adder/p_0_in__0[13]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.329    16.749 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.749    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.299 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.299    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.413 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.413    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.527    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.641    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.798 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    19.574    alu16/adder/p_0_in__0[12]
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.903 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.903    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.436    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.553    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.670 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.670    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.787 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.787    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.944 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.745    22.689    alu16/adder/p_0_in__0[11]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.332    23.021 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.021    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.554 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.554    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.671 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.671    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.788 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.788    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.905 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.905    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.062 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.056    25.118    alu16/adder/p_0_in__0[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    25.450 r  alu16/adder/io_led_OBUF[17]_inst_i_41/O
                         net (fo=1, routed)           0.000    25.450    inputstorer/io_led_OBUF[16]_inst_i_42[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.000 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.000    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.114 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.114    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.228 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.228    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.342 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.342    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.499 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.362    27.860    alu16/adder/p_0_in__0[9]
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.329    28.189 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    28.189    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.722 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.722    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.839 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.839    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.956 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.956    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.073 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.073    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.230 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.834    31.065    alu16/adder/p_0_in__0[8]
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.332    31.397 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    31.397    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.947 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.947    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.061 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.061    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.175 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.175    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.289 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.289    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.446 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.542    33.987    alu16/adder/p_0_in__0[7]
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.329    34.316 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    34.316    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.692 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.692    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.809 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.809    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.926 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.926    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.043 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.043    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.200 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    36.896    alu16/adder/p_0_in__0[6]
    SLICE_X61Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.228 r  alu16/adder/io_led_OBUF[13]_inst_i_43/O
                         net (fo=1, routed)           0.000    37.228    inputstorer/io_led_OBUF[12]_inst_i_42[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.778 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    37.778    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.892 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.892    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.006 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.006    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.277 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    40.054    alu16/adder/p_0_in__0[5]
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.329    40.383 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    40.383    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X54Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.916 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    40.916    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.033 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    41.033    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.150 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    41.150    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.267 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    41.267    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.424 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.098    42.521    alu16/adder/p_0_in__0[4]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.332    42.853 r  alu16/adder/io_led_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.836    43.689    inputstorer/io_led[22][3]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.124    43.813 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.491    47.304    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    50.848 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    50.848    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.393ns  (logic 19.255ns (44.375%)  route 24.137ns (55.625%))
  Logic Levels:           69  (CARRY4=55 LUT2=1 LUT3=10 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.569     5.153    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.352     8.023    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.147 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.147    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.660 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.660    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.777    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.894    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.011 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.011    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.265 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.545    10.810    alu16/adder/p_0_in__0[15]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.367    11.177 r  alu16/adder/io_led_OBUF[22]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.177    inputstorer/io_led_OBUF[21]_inst_i_40[1]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.575    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.689    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.803    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.917    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.074 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.416    13.490    alu16/adder/p_0_in__0[14]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.329    13.819 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.819    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.369 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.369    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.483 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.483    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.597 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.597    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.711 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.711    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.868 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.552    16.420    alu16/adder/p_0_in__0[13]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.329    16.749 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.749    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.299 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.299    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.413 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.413    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.527    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.641    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.798 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    19.574    alu16/adder/p_0_in__0[12]
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.903 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.903    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.436    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.553    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.670 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.670    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.787 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.787    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.944 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.745    22.689    alu16/adder/p_0_in__0[11]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.332    23.021 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.021    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.554 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.554    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.671 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.671    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.788 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.788    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.905 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.905    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.062 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.056    25.118    alu16/adder/p_0_in__0[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    25.450 r  alu16/adder/io_led_OBUF[17]_inst_i_41/O
                         net (fo=1, routed)           0.000    25.450    inputstorer/io_led_OBUF[16]_inst_i_42[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.000 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.000    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.114 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.114    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.228 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.228    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.342 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.342    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.499 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.362    27.860    alu16/adder/p_0_in__0[9]
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.329    28.189 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    28.189    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.722 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.722    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.839 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.839    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.956 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.956    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.073 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.073    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.230 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.834    31.065    alu16/adder/p_0_in__0[8]
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.332    31.397 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    31.397    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.947 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.947    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.061 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.061    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.175 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.175    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.289 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.289    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.446 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.542    33.987    alu16/adder/p_0_in__0[7]
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.329    34.316 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    34.316    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.692 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.692    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.809 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.809    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.926 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.926    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.043 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.043    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.200 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    36.896    alu16/adder/p_0_in__0[6]
    SLICE_X61Y34         LUT3 (Prop_lut3_I0_O)        0.332    37.228 r  alu16/adder/io_led_OBUF[13]_inst_i_43/O
                         net (fo=1, routed)           0.000    37.228    inputstorer/io_led_OBUF[12]_inst_i_42[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.778 r  inputstorer/io_led_OBUF[13]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    37.778    inputstorer/io_led_OBUF[13]_inst_i_36_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.892 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.892    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.006 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    38.006    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.120 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    38.120    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.277 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.415    39.693    alu16/adder/p_0_in__0[5]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.329    40.022 r  alu16/adder/io_led_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           1.373    41.394    inputstorer/io_led[22][4]
    SLICE_X59Y33         LUT5 (Prop_lut5_I4_O)        0.124    41.518 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.474    44.993    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    48.546 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    48.546    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.701ns  (logic 17.827ns (44.903%)  route 21.874ns (55.097%))
  Logic Levels:           63  (CARRY4=50 LUT2=1 LUT3=9 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.569     5.153    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.352     8.023    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.147 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.147    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.660 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.660    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.777    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.894    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.011 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.011    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.265 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.545    10.810    alu16/adder/p_0_in__0[15]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.367    11.177 r  alu16/adder/io_led_OBUF[22]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.177    inputstorer/io_led_OBUF[21]_inst_i_40[1]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.575    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.689    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.803    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.917    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.074 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.416    13.490    alu16/adder/p_0_in__0[14]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.329    13.819 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.819    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.369 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.369    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.483 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.483    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.597 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.597    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.711 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.711    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.868 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.552    16.420    alu16/adder/p_0_in__0[13]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.329    16.749 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.749    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.299 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.299    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.413 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.413    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.527    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.641    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.798 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    19.574    alu16/adder/p_0_in__0[12]
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.903 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.903    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.436    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.553    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.670 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.670    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.787 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.787    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.944 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.745    22.689    alu16/adder/p_0_in__0[11]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.332    23.021 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.021    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.554 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.554    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.671 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.671    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.788 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.788    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.905 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.905    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.062 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.056    25.118    alu16/adder/p_0_in__0[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    25.450 r  alu16/adder/io_led_OBUF[17]_inst_i_41/O
                         net (fo=1, routed)           0.000    25.450    inputstorer/io_led_OBUF[16]_inst_i_42[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.000 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.000    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.114 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.114    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.228 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.228    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.342 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.342    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.499 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.362    27.860    alu16/adder/p_0_in__0[9]
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.329    28.189 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    28.189    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.722 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.722    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.839 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.839    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.956 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.956    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.073 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.073    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.230 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.834    31.065    alu16/adder/p_0_in__0[8]
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.332    31.397 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    31.397    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.947 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.947    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.061 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.061    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.175 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.175    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.289 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.289    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.446 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.542    33.987    alu16/adder/p_0_in__0[7]
    SLICE_X60Y36         LUT3 (Prop_lut3_I0_O)        0.329    34.316 r  alu16/adder/io_led_OBUF[14]_inst_i_39/O
                         net (fo=1, routed)           0.000    34.316    inputstorer/io_led_OBUF[13]_inst_i_42[2]
    SLICE_X60Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.692 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.692    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.809 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.809    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.926 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.926    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.043 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    35.043    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.200 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          0.969    36.169    alu16/adder/p_0_in__0[6]
    SLICE_X57Y37         LUT5 (Prop_lut5_I0_O)        0.332    36.501 r  alu16/adder/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.806    37.307    inputstorer/io_led[22][5]
    SLICE_X58Y33         LUT5 (Prop_lut5_I4_O)        0.124    37.431 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.921    41.352    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    44.854 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    44.854    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.579ns  (logic 16.609ns (45.405%)  route 19.970ns (54.595%))
  Logic Levels:           57  (CARRY4=45 LUT2=1 LUT3=8 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.569     5.153    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.352     8.023    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.147 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.147    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.660 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.660    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.777    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.894    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.011 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.011    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.265 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.545    10.810    alu16/adder/p_0_in__0[15]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.367    11.177 r  alu16/adder/io_led_OBUF[22]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.177    inputstorer/io_led_OBUF[21]_inst_i_40[1]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.575    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.689    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.803    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.917    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.074 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.416    13.490    alu16/adder/p_0_in__0[14]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.329    13.819 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.819    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.369 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.369    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.483 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.483    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.597 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.597    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.711 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.711    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.868 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.552    16.420    alu16/adder/p_0_in__0[13]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.329    16.749 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.749    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.299 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.299    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.413 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.413    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.527    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.641    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.798 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    19.574    alu16/adder/p_0_in__0[12]
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.903 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.903    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.436    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.553    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.670 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.670    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.787 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.787    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.944 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.745    22.689    alu16/adder/p_0_in__0[11]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.332    23.021 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.021    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.554 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.554    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.671 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.671    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.788 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.788    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.905 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.905    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.062 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.056    25.118    alu16/adder/p_0_in__0[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    25.450 r  alu16/adder/io_led_OBUF[17]_inst_i_41/O
                         net (fo=1, routed)           0.000    25.450    inputstorer/io_led_OBUF[16]_inst_i_42[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.000 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.000    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.114 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.114    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.228 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.228    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.342 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.342    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.499 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.362    27.860    alu16/adder/p_0_in__0[9]
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.329    28.189 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    28.189    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.722 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.722    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.839 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.839    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.956 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.956    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.073 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.073    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.230 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.834    31.065    alu16/adder/p_0_in__0[8]
    SLICE_X59Y36         LUT3 (Prop_lut3_I0_O)        0.332    31.397 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    31.397    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.947 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.947    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.061 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    32.061    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.175 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    32.175    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.289 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    32.289    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.446 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.671    34.116    alu16/adder/p_0_in__0[7]
    SLICE_X53Y36         LUT5 (Prop_lut5_I0_O)        0.329    34.445 r  alu16/adder/io_led_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           1.249    35.694    inputstorer/io_led[22][6]
    SLICE_X60Y33         LUT5 (Prop_lut5_I4_O)        0.124    35.818 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.413    38.231    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    41.732 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    41.732    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.231ns  (logic 15.255ns (45.905%)  route 17.977ns (54.095%))
  Logic Levels:           51  (CARRY4=40 LUT2=1 LUT3=7 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.569     5.153    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          2.352     8.023    inputstorer/M_inputstorer_outA[15]
    SLICE_X64Y34         LUT2 (Prop_lut2_I1_O)        0.124     8.147 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     8.147    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.660 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.660    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.777 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000     8.777    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.894 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.894    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.011 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.011    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.265 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.545    10.810    alu16/adder/p_0_in__0[15]
    SLICE_X63Y34         LUT3 (Prop_lut3_I0_O)        0.367    11.177 r  alu16/adder/io_led_OBUF[22]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.177    inputstorer/io_led_OBUF[21]_inst_i_40[1]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.575 r  inputstorer/io_led_OBUF[22]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.575    inputstorer/io_led_OBUF[22]_inst_i_38_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.689 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.689    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.803 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    11.803    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.917    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.074 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.416    13.490    alu16/adder/p_0_in__0[14]
    SLICE_X62Y35         LUT3 (Prop_lut3_I0_O)        0.329    13.819 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    13.819    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.369 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    14.369    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.483 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.483    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.597 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.597    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.711 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    14.711    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.868 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.552    16.420    alu16/adder/p_0_in__0[13]
    SLICE_X58Y36         LUT3 (Prop_lut3_I0_O)        0.329    16.749 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    16.749    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X58Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.299 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    17.299    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.413 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    17.413    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.527 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    17.527    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.641 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.641    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.798 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.776    19.574    alu16/adder/p_0_in__0[12]
    SLICE_X56Y36         LUT3 (Prop_lut3_I0_O)        0.329    19.903 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    19.903    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.436 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.436    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.553 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    20.553    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.670 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    20.670    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.787 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.787    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.944 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.745    22.689    alu16/adder/p_0_in__0[11]
    SLICE_X52Y36         LUT3 (Prop_lut3_I0_O)        0.332    23.021 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    23.021    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X52Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.554 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.554    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.671 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.671    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X52Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.788 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.788    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X52Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.905 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.905    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X52Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.062 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.056    25.118    alu16/adder/p_0_in__0[10]
    SLICE_X55Y39         LUT3 (Prop_lut3_I0_O)        0.332    25.450 r  alu16/adder/io_led_OBUF[17]_inst_i_41/O
                         net (fo=1, routed)           0.000    25.450    inputstorer/io_led_OBUF[16]_inst_i_42[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.000 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    26.000    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.114 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.114    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.228 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.228    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.342 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.342    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.499 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.362    27.860    alu16/adder/p_0_in__0[9]
    SLICE_X54Y38         LUT3 (Prop_lut3_I0_O)        0.329    28.189 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    28.189    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X54Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.722 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.722    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X54Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.839 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    28.839    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X54Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.956 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    28.956    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X54Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.073 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.073    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.230 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.471    30.701    alu16/adder/p_0_in__0[8]
    SLICE_X57Y37         LUT5 (Prop_lut5_I0_O)        0.332    31.033 r  alu16/adder/io_led_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.845    31.878    inputstorer/io_led[22][7]
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.124    32.002 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.858    34.860    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    38.385 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    38.385    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.164ns (21.534%)  route 0.598ns (78.466%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.588     1.532    reset_cond/CLK
    SLICE_X64Y18         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.164     1.696 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=31, routed)          0.598     2.293    autotester/Q[0]
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.164ns (21.534%)  route 0.598ns (78.466%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.588     1.532    reset_cond/CLK
    SLICE_X64Y18         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.164     1.696 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=31, routed)          0.598     2.293    autotester/Q[0]
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.164ns (21.534%)  route 0.598ns (78.466%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.588     1.532    reset_cond/CLK
    SLICE_X64Y18         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.164     1.696 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=31, routed)          0.598     2.293    autotester/Q[0]
    SLICE_X64Y22         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.164ns (18.720%)  route 0.712ns (81.280%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.588     1.532    reset_cond/CLK
    SLICE_X64Y18         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.164     1.696 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=31, routed)          0.712     2.408    autotester/Q[0]
    SLICE_X64Y23         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.876ns  (logic 0.164ns (18.720%)  route 0.712ns (81.280%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.588     1.532    reset_cond/CLK
    SLICE_X64Y18         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDSE (Prop_fdse_C_Q)         0.164     1.696 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=31, routed)          0.712     2.408    autotester/Q[0]
    SLICE_X64Y23         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.722ns  (logic 1.508ns (55.413%)  route 1.214ns (44.587%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.565     1.509    inputstorer/CLK
    SLICE_X55Y40         FDRE                                         r  inputstorer/M_storeB_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  inputstorer/M_storeB_q_reg[1]/Q
                         net (fo=103, routed)         0.324     1.974    inputstorer/Q[1]
    SLICE_X58Y41         LUT6 (Prop_lut6_I1_O)        0.045     2.019 r  inputstorer/io_led_OBUF[23]_inst_i_8/O
                         net (fo=1, routed)           0.097     2.116    inputstorer/out0_in[15]
    SLICE_X58Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.161 r  inputstorer/io_led_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.288     2.449    inputstorer/alu16/M_shifter_out[15]
    SLICE_X60Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.494 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.504     2.998    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.230 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.230    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.743ns  (logic 1.581ns (57.622%)  route 1.163ns (42.378%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.562     1.506    inputstorer/CLK
    SLICE_X54Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y35         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  inputstorer/M_storeA_q_reg[7]/Q
                         net (fo=22, routed)          0.407     2.077    inputstorer/M_storeA_q_reg[14]_0[7]
    SLICE_X60Y33         LUT6 (Prop_lut6_I3_O)        0.045     2.122 r  inputstorer/io_led_OBUF[15]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.122    inputstorer/io_led_OBUF[15]_inst_i_5_n_0
    SLICE_X60Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     2.184 r  inputstorer/io_led_OBUF[15]_inst_i_2/O
                         net (fo=1, routed)           0.125     2.309    inputstorer/alu16/M_boolean_out[7]
    SLICE_X60Y33         LUT5 (Prop_lut5_I0_O)        0.108     2.417 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.630     3.047    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     4.249 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.249    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.715ns  (logic 1.583ns (58.284%)  route 1.133ns (41.716%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.591     1.535    inputstorer/CLK
    SLICE_X58Y37         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y37         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  inputstorer/M_storeA_q_reg[9]/Q
                         net (fo=24, routed)          0.240     1.916    inputstorer/M_storeA_q_reg[14]_0[9]
    SLICE_X59Y35         LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  inputstorer/io_led_OBUF[17]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.961    inputstorer/io_led_OBUF[17]_inst_i_5_n_0
    SLICE_X59Y35         MUXF7 (Prop_muxf7_I0_O)      0.062     2.023 r  inputstorer/io_led_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.139     2.162    inputstorer/alu16/M_boolean_out[9]
    SLICE_X59Y35         LUT5 (Prop_lut5_I0_O)        0.108     2.270 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.753     3.023    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.250 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.250    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.614ns (58.748%)  route 1.133ns (41.251%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.567     1.511    inputstorer/CLK
    SLICE_X56Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  inputstorer/M_storeA_q_reg[12]/Q
                         net (fo=30, routed)          0.410     2.085    inputstorer/M_storeA_q_reg[14]_0[12]
    SLICE_X62Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.130 r  inputstorer/io_led_OBUF[20]_inst_i_5/O
                         net (fo=1, routed)           0.000     2.130    inputstorer/io_led_OBUF[20]_inst_i_5_n_0
    SLICE_X62Y41         MUXF7 (Prop_muxf7_I0_O)      0.062     2.192 r  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.332    inputstorer/alu16/M_boolean_out[12]
    SLICE_X62Y41         LUT5 (Prop_lut5_I0_O)        0.108     2.440 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.583     3.023    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     4.257 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     4.257    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.784ns  (logic 1.505ns (54.071%)  route 1.279ns (45.930%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.565     1.509    inputstorer/CLK
    SLICE_X55Y40         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=101, routed)         0.417     2.067    inputstorer/Q[0]
    SLICE_X62Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.112 r  inputstorer/io_led_OBUF[21]_inst_i_9/O
                         net (fo=1, routed)           0.143     2.255    inputstorer/out0_in[13]
    SLICE_X61Y40         LUT5 (Prop_lut5_I4_O)        0.045     2.300 r  inputstorer/io_led_OBUF[21]_inst_i_3/O
                         net (fo=1, routed)           0.136     2.436    inputstorer/alu16/M_shifter_out[13]
    SLICE_X61Y39         LUT5 (Prop_lut5_I2_O)        0.045     2.481 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.583     3.063    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.293 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.293    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.020ns  (logic 1.634ns (27.140%)  route 4.386ns (72.860%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.975     4.485    reset_cond/rst_n_IBUF
    SLICE_X62Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.609 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.411     6.020    reset_cond/M_reset_cond_in
    SLICE_X64Y18         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.509     4.914    reset_cond/CLK
    SLICE_X64Y18         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.963ns  (logic 1.634ns (27.402%)  route 4.329ns (72.598%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.919ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.975     4.485    reset_cond/rst_n_IBUF
    SLICE_X62Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.609 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.353     5.963    reset_cond/M_reset_cond_in
    SLICE_X64Y13         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.514     4.919    reset_cond/CLK
    SLICE_X64Y13         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.730ns  (logic 1.634ns (28.515%)  route 4.096ns (71.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.975     4.485    reset_cond/rst_n_IBUF
    SLICE_X62Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.609 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.121     5.730    reset_cond/M_reset_cond_in
    SLICE_X64Y10         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.922    reset_cond/CLK
    SLICE_X64Y10         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.730ns  (logic 1.634ns (28.515%)  route 4.096ns (71.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.975     4.485    reset_cond/rst_n_IBUF
    SLICE_X62Y0          LUT1 (Prop_lut1_I0_O)        0.124     4.609 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.121     5.730    reset_cond/M_reset_cond_in
    SLICE_X64Y10         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.517     4.922    reset_cond/CLK
    SLICE_X64Y10         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.298ns  (logic 1.534ns (28.962%)  route 3.763ns (71.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.763     5.298    inputstorer/io_dip_IBUF[14]
    SLICE_X54Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.447     4.852    inputstorer/CLK
    SLICE_X54Y35         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.247ns  (logic 1.536ns (29.275%)  route 3.711ns (70.725%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.711     5.247    inputstorer/io_dip_IBUF[13]
    SLICE_X54Y36         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.447     4.852    inputstorer/CLK
    SLICE_X54Y36         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[9]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.496ns (28.834%)  route 3.692ns (71.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[9] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[9]
    D3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  io_dip_IBUF[9]_inst/O
                         net (fo=4, routed)           3.692     5.188    inputstorer/io_dip_IBUF[8]
    SLICE_X55Y40         FDRE                                         r  inputstorer/M_storeB_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.450     4.855    inputstorer/CLK
    SLICE_X55Y40         FDRE                                         r  inputstorer/M_storeB_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.156ns  (logic 1.501ns (29.107%)  route 3.655ns (70.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.655     5.156    inputstorer/io_button_IBUF[0]
    SLICE_X54Y42         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.451     4.856    inputstorer/CLK
    SLICE_X54Y42         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            inputstorer/btnB/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.069ns  (logic 1.529ns (30.164%)  route 3.540ns (69.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.540     5.069    inputstorer/btnB/sync/io_button_IBUF[0]
    SLICE_X55Y62         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.438     4.842    inputstorer/btnB/sync/CLK
    SLICE_X55Y62         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.067ns  (logic 1.536ns (30.315%)  route 3.531ns (69.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.531     5.067    inputstorer/io_dip_IBUF[13]
    SLICE_X55Y36         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         1.447     4.852    inputstorer/CLK
    SLICE_X55Y36         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.244ns (25.408%)  route 0.717ns (74.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=4, routed)           0.717     0.961    inputstorer/io_dip_IBUF[16]
    SLICE_X58Y37         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.050    inputstorer/CLK
    SLICE_X58Y37         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.232ns (23.988%)  route 0.734ns (76.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.734     0.966    inputstorer/io_dip_IBUF[22]
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.836     2.026    inputstorer/CLK
    SLICE_X54Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.221ns (22.743%)  route 0.750ns (77.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.750     0.970    inputstorer/io_dip_IBUF[21]
    SLICE_X56Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.836     2.026    inputstorer/CLK
    SLICE_X56Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.243ns (24.442%)  route 0.751ns (75.558%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.751     0.994    inputstorer/io_dip_IBUF[19]
    SLICE_X56Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.836     2.026    inputstorer/CLK
    SLICE_X56Y40         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.009ns  (logic 0.254ns (25.174%)  route 0.755ns (74.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=4, routed)           0.755     1.009    inputstorer/io_dip_IBUF[15]
    SLICE_X58Y37         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.860     2.050    inputstorer/CLK
    SLICE_X58Y37         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.232ns (22.307%)  route 0.807ns (77.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.807     1.039    inputstorer/io_dip_IBUF[22]
    SLICE_X54Y42         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.836     2.026    inputstorer/CLK
    SLICE_X54Y42         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.243ns (23.377%)  route 0.796ns (76.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.796     1.039    inputstorer/io_dip_IBUF[19]
    SLICE_X55Y40         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.836     2.026    inputstorer/CLK
    SLICE_X55Y40         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.079ns  (logic 0.240ns (22.229%)  route 0.839ns (77.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.839     1.079    inputstorer/io_dip_IBUF[20]
    SLICE_X55Y39         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.835     2.025    inputstorer/CLK
    SLICE_X55Y39         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.257ns (23.314%)  route 0.845ns (76.686%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.845     1.101    inputstorer/io_dip_IBUF[18]
    SLICE_X54Y39         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.835     2.025    inputstorer/CLK
    SLICE_X54Y39         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.254ns (22.467%)  route 0.877ns (77.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.877     1.132    inputstorer/io_dip_IBUF[17]
    SLICE_X54Y39         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=109, routed)         0.835     2.025    inputstorer/CLK
    SLICE_X54Y39         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/C





