
FW_IMU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095b4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  08009758  08009758  00019758  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b78  08009b78  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  08009b78  08009b78  00019b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b80  08009b80  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b80  08009b80  00019b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b84  08009b84  00019b84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08009b88  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000688  200001e8  08009d70  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000870  08009d70  00020870  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c67e  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000029c6  00000000  00000000  0003c8d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a58  00000000  00000000  0003f2a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000147d  00000000  00000000  00040cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018e6d  00000000  00000000  00042175  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000190d1  00000000  00000000  0005afe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00099878  00000000  00000000  000740b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000086b4  00000000  00000000  0010d92c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  00115fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800973c 	.word	0x0800973c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800973c 	.word	0x0800973c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b08a      	sub	sp, #40	; 0x28
 8000f58:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5a:	f107 0314 	add.w	r3, r7, #20
 8000f5e:	2200      	movs	r2, #0
 8000f60:	601a      	str	r2, [r3, #0]
 8000f62:	605a      	str	r2, [r3, #4]
 8000f64:	609a      	str	r2, [r3, #8]
 8000f66:	60da      	str	r2, [r3, #12]
 8000f68:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	4b2d      	ldr	r3, [pc, #180]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f72:	4a2c      	ldr	r2, [pc, #176]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f74:	f043 0304 	orr.w	r3, r3, #4
 8000f78:	6313      	str	r3, [r2, #48]	; 0x30
 8000f7a:	4b2a      	ldr	r3, [pc, #168]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7e:	f003 0304 	and.w	r3, r3, #4
 8000f82:	613b      	str	r3, [r7, #16]
 8000f84:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f86:	2300      	movs	r3, #0
 8000f88:	60fb      	str	r3, [r7, #12]
 8000f8a:	4b26      	ldr	r3, [pc, #152]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8e:	4a25      	ldr	r2, [pc, #148]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f90:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f94:	6313      	str	r3, [r2, #48]	; 0x30
 8000f96:	4b23      	ldr	r3, [pc, #140]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	60bb      	str	r3, [r7, #8]
 8000fa6:	4b1f      	ldr	r3, [pc, #124]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	4a1e      	ldr	r2, [pc, #120]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fb2:	4b1c      	ldr	r3, [pc, #112]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb6:	f003 0301 	and.w	r3, r3, #1
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	607b      	str	r3, [r7, #4]
 8000fc2:	4b18      	ldr	r3, [pc, #96]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc6:	4a17      	ldr	r2, [pc, #92]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fc8:	f043 0302 	orr.w	r3, r3, #2
 8000fcc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fce:	4b15      	ldr	r3, [pc, #84]	; (8001024 <MX_GPIO_Init+0xd0>)
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	f003 0302 	and.w	r3, r3, #2
 8000fd6:	607b      	str	r3, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	2120      	movs	r1, #32
 8000fde:	4812      	ldr	r0, [pc, #72]	; (8001028 <MX_GPIO_Init+0xd4>)
 8000fe0:	f000 ff02 	bl	8001de8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fe4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fe8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000fea:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000fee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ff4:	f107 0314 	add.w	r3, r7, #20
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	480c      	ldr	r0, [pc, #48]	; (800102c <MX_GPIO_Init+0xd8>)
 8000ffc:	f000 fd70 	bl	8001ae0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001000:	2320      	movs	r3, #32
 8001002:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001004:	2301      	movs	r3, #1
 8001006:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	2300      	movs	r3, #0
 800100a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100c:	2300      	movs	r3, #0
 800100e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	4619      	mov	r1, r3
 8001016:	4804      	ldr	r0, [pc, #16]	; (8001028 <MX_GPIO_Init+0xd4>)
 8001018:	f000 fd62 	bl	8001ae0 <HAL_GPIO_Init>

}
 800101c:	bf00      	nop
 800101e:	3728      	adds	r7, #40	; 0x28
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40023800 	.word	0x40023800
 8001028:	40020000 	.word	0x40020000
 800102c:	40020800 	.word	0x40020800

08001030 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001034:	4b12      	ldr	r3, [pc, #72]	; (8001080 <MX_I2C1_Init+0x50>)
 8001036:	4a13      	ldr	r2, [pc, #76]	; (8001084 <MX_I2C1_Init+0x54>)
 8001038:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800103a:	4b11      	ldr	r3, [pc, #68]	; (8001080 <MX_I2C1_Init+0x50>)
 800103c:	4a12      	ldr	r2, [pc, #72]	; (8001088 <MX_I2C1_Init+0x58>)
 800103e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001040:	4b0f      	ldr	r3, [pc, #60]	; (8001080 <MX_I2C1_Init+0x50>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001046:	4b0e      	ldr	r3, [pc, #56]	; (8001080 <MX_I2C1_Init+0x50>)
 8001048:	2200      	movs	r2, #0
 800104a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <MX_I2C1_Init+0x50>)
 800104e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001052:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001054:	4b0a      	ldr	r3, [pc, #40]	; (8001080 <MX_I2C1_Init+0x50>)
 8001056:	2200      	movs	r2, #0
 8001058:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800105a:	4b09      	ldr	r3, [pc, #36]	; (8001080 <MX_I2C1_Init+0x50>)
 800105c:	2200      	movs	r2, #0
 800105e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001060:	4b07      	ldr	r3, [pc, #28]	; (8001080 <MX_I2C1_Init+0x50>)
 8001062:	2200      	movs	r2, #0
 8001064:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001066:	4b06      	ldr	r3, [pc, #24]	; (8001080 <MX_I2C1_Init+0x50>)
 8001068:	2200      	movs	r2, #0
 800106a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800106c:	4804      	ldr	r0, [pc, #16]	; (8001080 <MX_I2C1_Init+0x50>)
 800106e:	f000 fed5 	bl	8001e1c <HAL_I2C_Init>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001078:	f000 f8cc 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000204 	.word	0x20000204
 8001084:	40005400 	.word	0x40005400
 8001088:	000186a0 	.word	0x000186a0

0800108c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 0314 	add.w	r3, r7, #20
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a19      	ldr	r2, [pc, #100]	; (8001110 <HAL_I2C_MspInit+0x84>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d12c      	bne.n	8001108 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ae:	2300      	movs	r3, #0
 80010b0:	613b      	str	r3, [r7, #16]
 80010b2:	4b18      	ldr	r3, [pc, #96]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010b6:	4a17      	ldr	r2, [pc, #92]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010b8:	f043 0302 	orr.w	r3, r3, #2
 80010bc:	6313      	str	r3, [r2, #48]	; 0x30
 80010be:	4b15      	ldr	r3, [pc, #84]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010c2:	f003 0302 	and.w	r3, r3, #2
 80010c6:	613b      	str	r3, [r7, #16]
 80010c8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80010ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80010ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010d0:	2312      	movs	r3, #18
 80010d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d8:	2303      	movs	r3, #3
 80010da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80010dc:	2304      	movs	r3, #4
 80010de:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	480c      	ldr	r0, [pc, #48]	; (8001118 <HAL_I2C_MspInit+0x8c>)
 80010e8:	f000 fcfa 	bl	8001ae0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010ec:	2300      	movs	r3, #0
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	4b08      	ldr	r3, [pc, #32]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f4:	4a07      	ldr	r2, [pc, #28]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010f6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80010fa:	6413      	str	r3, [r2, #64]	; 0x40
 80010fc:	4b05      	ldr	r3, [pc, #20]	; (8001114 <HAL_I2C_MspInit+0x88>)
 80010fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001108:	bf00      	nop
 800110a:	3728      	adds	r7, #40	; 0x28
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40005400 	.word	0x40005400
 8001114:	40023800 	.word	0x40023800
 8001118:	40020400 	.word	0x40020400

0800111c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001122:	f000 fb35 	bl	8001790 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001126:	f000 f815 	bl	8001154 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800112a:	f7ff ff13 	bl	8000f54 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800112e:	f000 fa93 	bl	8001658 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001132:	f7ff ff7d 	bl	8001030 <MX_I2C1_Init>

  MX_TIM1_Init();
 8001136:	f000 f9a7 	bl	8001488 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  uint8_t data[30];

  /* USER CODE END 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 800113a:	4805      	ldr	r0, [pc, #20]	; (8001150 <main+0x34>)
 800113c:	f002 fb2a 	bl	8003794 <HAL_TIM_Base_Start_IT>
  lsm6dsr_read_data_polling();
 8001140:	f004 f9ba 	bl	80054b8 <lsm6dsr_read_data_polling>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
      HAL_Delay(1000);
 8001144:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001148:	f000 fb94 	bl	8001874 <HAL_Delay>
 800114c:	e7fa      	b.n	8001144 <main+0x28>
 800114e:	bf00      	nop
 8001150:	2000025c 	.word	0x2000025c

08001154 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b094      	sub	sp, #80	; 0x50
 8001158:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115a:	f107 0320 	add.w	r3, r7, #32
 800115e:	2230      	movs	r2, #48	; 0x30
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f005 fa89 	bl	800667a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
 800117c:	4b23      	ldr	r3, [pc, #140]	; (800120c <SystemClock_Config+0xb8>)
 800117e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001180:	4a22      	ldr	r2, [pc, #136]	; (800120c <SystemClock_Config+0xb8>)
 8001182:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001186:	6413      	str	r3, [r2, #64]	; 0x40
 8001188:	4b20      	ldr	r3, [pc, #128]	; (800120c <SystemClock_Config+0xb8>)
 800118a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800118c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001194:	2300      	movs	r3, #0
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <SystemClock_Config+0xbc>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011a0:	4a1b      	ldr	r2, [pc, #108]	; (8001210 <SystemClock_Config+0xbc>)
 80011a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011a6:	6013      	str	r3, [r2, #0]
 80011a8:	4b19      	ldr	r3, [pc, #100]	; (8001210 <SystemClock_Config+0xbc>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011b0:	607b      	str	r3, [r7, #4]
 80011b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011b4:	2302      	movs	r3, #2
 80011b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011b8:	2301      	movs	r3, #1
 80011ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011bc:	2310      	movs	r3, #16
 80011be:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011c0:	2300      	movs	r3, #0
 80011c2:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c4:	f107 0320 	add.w	r3, r7, #32
 80011c8:	4618      	mov	r0, r3
 80011ca:	f001 fe4b 	bl	8002e64 <HAL_RCC_OscConfig>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011d4:	f000 f81e 	bl	8001214 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d8:	230f      	movs	r3, #15
 80011da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011dc:	2300      	movs	r3, #0
 80011de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011ee:	f107 030c 	add.w	r3, r7, #12
 80011f2:	2100      	movs	r1, #0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f002 f8ad 	bl	8003354 <HAL_RCC_ClockConfig>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001200:	f000 f808 	bl	8001214 <Error_Handler>
  }
}
 8001204:	bf00      	nop
 8001206:	3750      	adds	r7, #80	; 0x50
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40023800 	.word	0x40023800
 8001210:	40007000 	.word	0x40007000

08001214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121c:	e7fe      	b.n	800121c <Error_Handler+0x8>
	...

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	4b10      	ldr	r3, [pc, #64]	; (800126c <HAL_MspInit+0x4c>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122e:	4a0f      	ldr	r2, [pc, #60]	; (800126c <HAL_MspInit+0x4c>)
 8001230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001234:	6453      	str	r3, [r2, #68]	; 0x44
 8001236:	4b0d      	ldr	r3, [pc, #52]	; (800126c <HAL_MspInit+0x4c>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <HAL_MspInit+0x4c>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124a:	4a08      	ldr	r2, [pc, #32]	; (800126c <HAL_MspInit+0x4c>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001250:	6413      	str	r3, [r2, #64]	; 0x40
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <HAL_MspInit+0x4c>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800125e:	2007      	movs	r0, #7
 8001260:	f000 fbfc 	bl	8001a5c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40023800 	.word	0x40023800

08001270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001274:	e7fe      	b.n	8001274 <NMI_Handler+0x4>

08001276 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001276:	b480      	push	{r7}
 8001278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800127a:	e7fe      	b.n	800127a <HardFault_Handler+0x4>

0800127c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001280:	e7fe      	b.n	8001280 <MemManage_Handler+0x4>

08001282 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001286:	e7fe      	b.n	8001286 <BusFault_Handler+0x4>

08001288 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800128c:	e7fe      	b.n	800128c <UsageFault_Handler+0x4>

0800128e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800128e:	b480      	push	{r7}
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012aa:	b480      	push	{r7}
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012bc:	f000 faba 	bl	8001834 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012c8:	4802      	ldr	r0, [pc, #8]	; (80012d4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80012ca:	f002 fb14 	bl	80038f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	2000025c 	.word	0x2000025c

080012d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return 1;
 80012dc:	2301      	movs	r3, #1
}
 80012de:	4618      	mov	r0, r3
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <_kill>:

int _kill(int pid, int sig)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80012f2:	f005 fa15 	bl	8006720 <__errno>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2216      	movs	r2, #22
 80012fa:	601a      	str	r2, [r3, #0]
  return -1;
 80012fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001300:	4618      	mov	r0, r3
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <_exit>:

void _exit (int status)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001310:	f04f 31ff 	mov.w	r1, #4294967295
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ffe7 	bl	80012e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800131a:	e7fe      	b.n	800131a <_exit+0x12>

0800131c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b086      	sub	sp, #24
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
 800132c:	e00a      	b.n	8001344 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800132e:	f3af 8000 	nop.w
 8001332:	4601      	mov	r1, r0
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	1c5a      	adds	r2, r3, #1
 8001338:	60ba      	str	r2, [r7, #8]
 800133a:	b2ca      	uxtb	r2, r1
 800133c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	3301      	adds	r3, #1
 8001342:	617b      	str	r3, [r7, #20]
 8001344:	697a      	ldr	r2, [r7, #20]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	429a      	cmp	r2, r3
 800134a:	dbf0      	blt.n	800132e <_read+0x12>
  }

  return len;
 800134c:	687b      	ldr	r3, [r7, #4]
}
 800134e:	4618      	mov	r0, r3
 8001350:	3718      	adds	r7, #24
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b086      	sub	sp, #24
 800135a:	af00      	add	r7, sp, #0
 800135c:	60f8      	str	r0, [r7, #12]
 800135e:	60b9      	str	r1, [r7, #8]
 8001360:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001362:	2300      	movs	r3, #0
 8001364:	617b      	str	r3, [r7, #20]
 8001366:	e009      	b.n	800137c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	1c5a      	adds	r2, r3, #1
 800136c:	60ba      	str	r2, [r7, #8]
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	4618      	mov	r0, r3
 8001372:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	3301      	adds	r3, #1
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	697a      	ldr	r2, [r7, #20]
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	429a      	cmp	r2, r3
 8001382:	dbf1      	blt.n	8001368 <_write+0x12>
  }
  return len;
 8001384:	687b      	ldr	r3, [r7, #4]
}
 8001386:	4618      	mov	r0, r3
 8001388:	3718      	adds	r7, #24
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <_close>:

int _close(int file)
{
 800138e:	b480      	push	{r7}
 8001390:	b083      	sub	sp, #12
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
}
 800139a:	4618      	mov	r0, r3
 800139c:	370c      	adds	r7, #12
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr

080013a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013a6:	b480      	push	{r7}
 80013a8:	b083      	sub	sp, #12
 80013aa:	af00      	add	r7, sp, #0
 80013ac:	6078      	str	r0, [r7, #4]
 80013ae:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80013b6:	605a      	str	r2, [r3, #4]
  return 0;
 80013b8:	2300      	movs	r3, #0
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr

080013c6 <_isatty>:

int _isatty(int file)
{
 80013c6:	b480      	push	{r7}
 80013c8:	b083      	sub	sp, #12
 80013ca:	af00      	add	r7, sp, #0
 80013cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80013ce:	2301      	movs	r3, #1
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr

080013dc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80013dc:	b480      	push	{r7}
 80013de:	b085      	sub	sp, #20
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80013e8:	2300      	movs	r3, #0
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	3714      	adds	r7, #20
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
	...

080013f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001400:	4a14      	ldr	r2, [pc, #80]	; (8001454 <_sbrk+0x5c>)
 8001402:	4b15      	ldr	r3, [pc, #84]	; (8001458 <_sbrk+0x60>)
 8001404:	1ad3      	subs	r3, r2, r3
 8001406:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800140c:	4b13      	ldr	r3, [pc, #76]	; (800145c <_sbrk+0x64>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d102      	bne.n	800141a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001414:	4b11      	ldr	r3, [pc, #68]	; (800145c <_sbrk+0x64>)
 8001416:	4a12      	ldr	r2, [pc, #72]	; (8001460 <_sbrk+0x68>)
 8001418:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800141a:	4b10      	ldr	r3, [pc, #64]	; (800145c <_sbrk+0x64>)
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4413      	add	r3, r2
 8001422:	693a      	ldr	r2, [r7, #16]
 8001424:	429a      	cmp	r2, r3
 8001426:	d207      	bcs.n	8001438 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001428:	f005 f97a 	bl	8006720 <__errno>
 800142c:	4603      	mov	r3, r0
 800142e:	220c      	movs	r2, #12
 8001430:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001432:	f04f 33ff 	mov.w	r3, #4294967295
 8001436:	e009      	b.n	800144c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001438:	4b08      	ldr	r3, [pc, #32]	; (800145c <_sbrk+0x64>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800143e:	4b07      	ldr	r3, [pc, #28]	; (800145c <_sbrk+0x64>)
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4413      	add	r3, r2
 8001446:	4a05      	ldr	r2, [pc, #20]	; (800145c <_sbrk+0x64>)
 8001448:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800144a:	68fb      	ldr	r3, [r7, #12]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	20018000 	.word	0x20018000
 8001458:	00000400 	.word	0x00000400
 800145c:	20000258 	.word	0x20000258
 8001460:	20000870 	.word	0x20000870

08001464 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001464:	b480      	push	{r7}
 8001466:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001468:	4b06      	ldr	r3, [pc, #24]	; (8001484 <SystemInit+0x20>)
 800146a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800146e:	4a05      	ldr	r2, [pc, #20]	; (8001484 <SystemInit+0x20>)
 8001470:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001474:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop
 8001484:	e000ed00 	.word	0xe000ed00

08001488 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b092      	sub	sp, #72	; 0x48
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800148e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149c:	2200      	movs	r2, #0
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	609a      	str	r2, [r3, #8]
 80014a4:	60da      	str	r2, [r3, #12]
 80014a6:	611a      	str	r2, [r3, #16]
 80014a8:	615a      	str	r2, [r3, #20]
 80014aa:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	2220      	movs	r2, #32
 80014b0:	2100      	movs	r1, #0
 80014b2:	4618      	mov	r0, r3
 80014b4:	f005 f8e1 	bl	800667a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80014b8:	4b34      	ldr	r3, [pc, #208]	; (800158c <MX_TIM1_Init+0x104>)
 80014ba:	4a35      	ldr	r2, [pc, #212]	; (8001590 <MX_TIM1_Init+0x108>)
 80014bc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16000;
 80014be:	4b33      	ldr	r3, [pc, #204]	; (800158c <MX_TIM1_Init+0x104>)
 80014c0:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80014c4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014c6:	4b31      	ldr	r3, [pc, #196]	; (800158c <MX_TIM1_Init+0x104>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 80014cc:	4b2f      	ldr	r3, [pc, #188]	; (800158c <MX_TIM1_Init+0x104>)
 80014ce:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80014d2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014d4:	4b2d      	ldr	r3, [pc, #180]	; (800158c <MX_TIM1_Init+0x104>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80014da:	4b2c      	ldr	r3, [pc, #176]	; (800158c <MX_TIM1_Init+0x104>)
 80014dc:	2200      	movs	r2, #0
 80014de:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014e0:	4b2a      	ldr	r3, [pc, #168]	; (800158c <MX_TIM1_Init+0x104>)
 80014e2:	2280      	movs	r2, #128	; 0x80
 80014e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80014e6:	4829      	ldr	r0, [pc, #164]	; (800158c <MX_TIM1_Init+0x104>)
 80014e8:	f002 f9b6 	bl	8003858 <HAL_TIM_OC_Init>
 80014ec:	4603      	mov	r3, r0
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d001      	beq.n	80014f6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80014f2:	f7ff fe8f 	bl	8001214 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f6:	2300      	movs	r3, #0
 80014f8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014fa:	2300      	movs	r3, #0
 80014fc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80014fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001502:	4619      	mov	r1, r3
 8001504:	4821      	ldr	r0, [pc, #132]	; (800158c <MX_TIM1_Init+0x104>)
 8001506:	f002 fd8d 	bl	8004024 <HAL_TIMEx_MasterConfigSynchronization>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8001510:	f7ff fe80 	bl	8001214 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001514:	2300      	movs	r3, #0
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 500;
 8001518:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800151c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800151e:	2300      	movs	r3, #0
 8001520:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001522:	2300      	movs	r3, #0
 8001524:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001526:	2300      	movs	r3, #0
 8001528:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800152a:	2300      	movs	r3, #0
 800152c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800152e:	2300      	movs	r3, #0
 8001530:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001532:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001536:	2200      	movs	r2, #0
 8001538:	4619      	mov	r1, r3
 800153a:	4814      	ldr	r0, [pc, #80]	; (800158c <MX_TIM1_Init+0x104>)
 800153c:	f002 facc 	bl	8003ad8 <HAL_TIM_OC_ConfigChannel>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001546:	f7ff fe65 	bl	8001214 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800154a:	2300      	movs	r3, #0
 800154c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800154e:	2300      	movs	r3, #0
 8001550:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001552:	2300      	movs	r3, #0
 8001554:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800155a:	2300      	movs	r3, #0
 800155c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800155e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001562:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001564:	2300      	movs	r3, #0
 8001566:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001568:	1d3b      	adds	r3, r7, #4
 800156a:	4619      	mov	r1, r3
 800156c:	4807      	ldr	r0, [pc, #28]	; (800158c <MX_TIM1_Init+0x104>)
 800156e:	f002 fdc7 	bl	8004100 <HAL_TIMEx_ConfigBreakDeadTime>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d001      	beq.n	800157c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001578:	f7ff fe4c 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800157c:	4803      	ldr	r0, [pc, #12]	; (800158c <MX_TIM1_Init+0x104>)
 800157e:	f000 f831 	bl	80015e4 <HAL_TIM_MspPostInit>

}
 8001582:	bf00      	nop
 8001584:	3748      	adds	r7, #72	; 0x48
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	2000025c 	.word	0x2000025c
 8001590:	40010000 	.word	0x40010000

08001594 <HAL_TIM_OC_MspInit>:


void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM1)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a0e      	ldr	r2, [pc, #56]	; (80015dc <HAL_TIM_OC_MspInit+0x48>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d115      	bne.n	80015d2 <HAL_TIM_OC_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015a6:	2300      	movs	r3, #0
 80015a8:	60fb      	str	r3, [r7, #12]
 80015aa:	4b0d      	ldr	r3, [pc, #52]	; (80015e0 <HAL_TIM_OC_MspInit+0x4c>)
 80015ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ae:	4a0c      	ldr	r2, [pc, #48]	; (80015e0 <HAL_TIM_OC_MspInit+0x4c>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	6453      	str	r3, [r2, #68]	; 0x44
 80015b6:	4b0a      	ldr	r3, [pc, #40]	; (80015e0 <HAL_TIM_OC_MspInit+0x4c>)
 80015b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	2019      	movs	r0, #25
 80015c8:	f000 fa53 	bl	8001a72 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80015cc:	2019      	movs	r0, #25
 80015ce:	f000 fa6c 	bl	8001aaa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80015d2:	bf00      	nop
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40010000 	.word	0x40010000
 80015e0:	40023800 	.word	0x40023800

080015e4 <HAL_TIM_MspPostInit>:


void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b088      	sub	sp, #32
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ec:	f107 030c 	add.w	r3, r7, #12
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	605a      	str	r2, [r3, #4]
 80015f6:	609a      	str	r2, [r3, #8]
 80015f8:	60da      	str	r2, [r3, #12]
 80015fa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	4a12      	ldr	r2, [pc, #72]	; (800164c <HAL_TIM_MspPostInit+0x68>)
 8001602:	4293      	cmp	r3, r2
 8001604:	d11e      	bne.n	8001644 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001606:	2300      	movs	r3, #0
 8001608:	60bb      	str	r3, [r7, #8]
 800160a:	4b11      	ldr	r3, [pc, #68]	; (8001650 <HAL_TIM_MspPostInit+0x6c>)
 800160c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160e:	4a10      	ldr	r2, [pc, #64]	; (8001650 <HAL_TIM_MspPostInit+0x6c>)
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	6313      	str	r3, [r2, #48]	; 0x30
 8001616:	4b0e      	ldr	r3, [pc, #56]	; (8001650 <HAL_TIM_MspPostInit+0x6c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	f003 0301 	and.w	r3, r3, #1
 800161e:	60bb      	str	r3, [r7, #8]
 8001620:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001622:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001626:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001628:	2302      	movs	r3, #2
 800162a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162c:	2300      	movs	r3, #0
 800162e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001630:	2300      	movs	r3, #0
 8001632:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001634:	2301      	movs	r3, #1
 8001636:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001638:	f107 030c 	add.w	r3, r7, #12
 800163c:	4619      	mov	r1, r3
 800163e:	4805      	ldr	r0, [pc, #20]	; (8001654 <HAL_TIM_MspPostInit+0x70>)
 8001640:	f000 fa4e 	bl	8001ae0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001644:	bf00      	nop
 8001646:	3720      	adds	r7, #32
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	40010000 	.word	0x40010000
 8001650:	40023800 	.word	0x40023800
 8001654:	40020000 	.word	0x40020000

08001658 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800165c:	4b11      	ldr	r3, [pc, #68]	; (80016a4 <MX_USART2_UART_Init+0x4c>)
 800165e:	4a12      	ldr	r2, [pc, #72]	; (80016a8 <MX_USART2_UART_Init+0x50>)
 8001660:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001662:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <MX_USART2_UART_Init+0x4c>)
 8001664:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001668:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800166a:	4b0e      	ldr	r3, [pc, #56]	; (80016a4 <MX_USART2_UART_Init+0x4c>)
 800166c:	2200      	movs	r2, #0
 800166e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001670:	4b0c      	ldr	r3, [pc, #48]	; (80016a4 <MX_USART2_UART_Init+0x4c>)
 8001672:	2200      	movs	r2, #0
 8001674:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001676:	4b0b      	ldr	r3, [pc, #44]	; (80016a4 <MX_USART2_UART_Init+0x4c>)
 8001678:	2200      	movs	r2, #0
 800167a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800167c:	4b09      	ldr	r3, [pc, #36]	; (80016a4 <MX_USART2_UART_Init+0x4c>)
 800167e:	220c      	movs	r2, #12
 8001680:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001682:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <MX_USART2_UART_Init+0x4c>)
 8001684:	2200      	movs	r2, #0
 8001686:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <MX_USART2_UART_Init+0x4c>)
 800168a:	2200      	movs	r2, #0
 800168c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800168e:	4805      	ldr	r0, [pc, #20]	; (80016a4 <MX_USART2_UART_Init+0x4c>)
 8001690:	f002 fd9c 	bl	80041cc <HAL_UART_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800169a:	f7ff fdbb 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	200002a4 	.word	0x200002a4
 80016a8:	40004400 	.word	0x40004400

080016ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08a      	sub	sp, #40	; 0x28
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016b4:	f107 0314 	add.w	r3, r7, #20
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	609a      	str	r2, [r3, #8]
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4a19      	ldr	r2, [pc, #100]	; (8001730 <HAL_UART_MspInit+0x84>)
 80016ca:	4293      	cmp	r3, r2
 80016cc:	d12b      	bne.n	8001726 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	4b18      	ldr	r3, [pc, #96]	; (8001734 <HAL_UART_MspInit+0x88>)
 80016d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d6:	4a17      	ldr	r2, [pc, #92]	; (8001734 <HAL_UART_MspInit+0x88>)
 80016d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016dc:	6413      	str	r3, [r2, #64]	; 0x40
 80016de:	4b15      	ldr	r3, [pc, #84]	; (8001734 <HAL_UART_MspInit+0x88>)
 80016e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b11      	ldr	r3, [pc, #68]	; (8001734 <HAL_UART_MspInit+0x88>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a10      	ldr	r2, [pc, #64]	; (8001734 <HAL_UART_MspInit+0x88>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b0e      	ldr	r3, [pc, #56]	; (8001734 <HAL_UART_MspInit+0x88>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001706:	230c      	movs	r3, #12
 8001708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800170a:	2302      	movs	r3, #2
 800170c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800170e:	2300      	movs	r3, #0
 8001710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001712:	2300      	movs	r3, #0
 8001714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001716:	2307      	movs	r3, #7
 8001718:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171a:	f107 0314 	add.w	r3, r7, #20
 800171e:	4619      	mov	r1, r3
 8001720:	4805      	ldr	r0, [pc, #20]	; (8001738 <HAL_UART_MspInit+0x8c>)
 8001722:	f000 f9dd 	bl	8001ae0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001726:	bf00      	nop
 8001728:	3728      	adds	r7, #40	; 0x28
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	40004400 	.word	0x40004400
 8001734:	40023800 	.word	0x40023800
 8001738:	40020000 	.word	0x40020000

0800173c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800173c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001774 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001740:	f7ff fe90 	bl	8001464 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001744:	480c      	ldr	r0, [pc, #48]	; (8001778 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001746:	490d      	ldr	r1, [pc, #52]	; (800177c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001748:	4a0d      	ldr	r2, [pc, #52]	; (8001780 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800174a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800174c:	e002      	b.n	8001754 <LoopCopyDataInit>

0800174e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800174e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001750:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001752:	3304      	adds	r3, #4

08001754 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001754:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001756:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001758:	d3f9      	bcc.n	800174e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800175a:	4a0a      	ldr	r2, [pc, #40]	; (8001784 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800175c:	4c0a      	ldr	r4, [pc, #40]	; (8001788 <LoopFillZerobss+0x22>)
  movs r3, #0
 800175e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001760:	e001      	b.n	8001766 <LoopFillZerobss>

08001762 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001762:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001764:	3204      	adds	r2, #4

08001766 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001766:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001768:	d3fb      	bcc.n	8001762 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800176a:	f004 ffdf 	bl	800672c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800176e:	f7ff fcd5 	bl	800111c <main>
  bx  lr    
 8001772:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001774:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001778:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800177c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001780:	08009b88 	.word	0x08009b88
  ldr r2, =_sbss
 8001784:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001788:	20000870 	.word	0x20000870

0800178c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800178c:	e7fe      	b.n	800178c <ADC_IRQHandler>
	...

08001790 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001794:	4b0e      	ldr	r3, [pc, #56]	; (80017d0 <HAL_Init+0x40>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4a0d      	ldr	r2, [pc, #52]	; (80017d0 <HAL_Init+0x40>)
 800179a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800179e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80017a0:	4b0b      	ldr	r3, [pc, #44]	; (80017d0 <HAL_Init+0x40>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a0a      	ldr	r2, [pc, #40]	; (80017d0 <HAL_Init+0x40>)
 80017a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80017aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017ac:	4b08      	ldr	r3, [pc, #32]	; (80017d0 <HAL_Init+0x40>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a07      	ldr	r2, [pc, #28]	; (80017d0 <HAL_Init+0x40>)
 80017b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017b8:	2003      	movs	r0, #3
 80017ba:	f000 f94f 	bl	8001a5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017be:	2000      	movs	r0, #0
 80017c0:	f000 f808 	bl	80017d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017c4:	f7ff fd2c 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017c8:	2300      	movs	r3, #0
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40023c00 	.word	0x40023c00

080017d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80017dc:	4b12      	ldr	r3, [pc, #72]	; (8001828 <HAL_InitTick+0x54>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	4b12      	ldr	r3, [pc, #72]	; (800182c <HAL_InitTick+0x58>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	4619      	mov	r1, r3
 80017e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80017ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80017ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 f967 	bl	8001ac6 <HAL_SYSTICK_Config>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e00e      	b.n	8001820 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	2b0f      	cmp	r3, #15
 8001806:	d80a      	bhi.n	800181e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001808:	2200      	movs	r2, #0
 800180a:	6879      	ldr	r1, [r7, #4]
 800180c:	f04f 30ff 	mov.w	r0, #4294967295
 8001810:	f000 f92f 	bl	8001a72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001814:	4a06      	ldr	r2, [pc, #24]	; (8001830 <HAL_InitTick+0x5c>)
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800181a:	2300      	movs	r3, #0
 800181c:	e000      	b.n	8001820 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
}
 8001820:	4618      	mov	r0, r3
 8001822:	3708      	adds	r7, #8
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}
 8001828:	20000000 	.word	0x20000000
 800182c:	20000008 	.word	0x20000008
 8001830:	20000004 	.word	0x20000004

08001834 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001834:	b480      	push	{r7}
 8001836:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001838:	4b06      	ldr	r3, [pc, #24]	; (8001854 <HAL_IncTick+0x20>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	461a      	mov	r2, r3
 800183e:	4b06      	ldr	r3, [pc, #24]	; (8001858 <HAL_IncTick+0x24>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4413      	add	r3, r2
 8001844:	4a04      	ldr	r2, [pc, #16]	; (8001858 <HAL_IncTick+0x24>)
 8001846:	6013      	str	r3, [r2, #0]
}
 8001848:	bf00      	nop
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	20000008 	.word	0x20000008
 8001858:	200002ec 	.word	0x200002ec

0800185c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  return uwTick;
 8001860:	4b03      	ldr	r3, [pc, #12]	; (8001870 <HAL_GetTick+0x14>)
 8001862:	681b      	ldr	r3, [r3, #0]
}
 8001864:	4618      	mov	r0, r3
 8001866:	46bd      	mov	sp, r7
 8001868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	200002ec 	.word	0x200002ec

08001874 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800187c:	f7ff ffee 	bl	800185c <HAL_GetTick>
 8001880:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800188c:	d005      	beq.n	800189a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800188e:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <HAL_Delay+0x44>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	461a      	mov	r2, r3
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	4413      	add	r3, r2
 8001898:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800189a:	bf00      	nop
 800189c:	f7ff ffde 	bl	800185c <HAL_GetTick>
 80018a0:	4602      	mov	r2, r0
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	1ad3      	subs	r3, r2, r3
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d8f7      	bhi.n	800189c <HAL_Delay+0x28>
  {
  }
}
 80018ac:	bf00      	nop
 80018ae:	bf00      	nop
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000008 	.word	0x20000008

080018bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	f003 0307 	and.w	r3, r3, #7
 80018ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018d2:	68ba      	ldr	r2, [r7, #8]
 80018d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018d8:	4013      	ands	r3, r2
 80018da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018ee:	4a04      	ldr	r2, [pc, #16]	; (8001900 <__NVIC_SetPriorityGrouping+0x44>)
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	60d3      	str	r3, [r2, #12]
}
 80018f4:	bf00      	nop
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001908:	4b04      	ldr	r3, [pc, #16]	; (800191c <__NVIC_GetPriorityGrouping+0x18>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	0a1b      	lsrs	r3, r3, #8
 800190e:	f003 0307 	and.w	r3, r3, #7
}
 8001912:	4618      	mov	r0, r3
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	e000ed00 	.word	0xe000ed00

08001920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	2b00      	cmp	r3, #0
 8001930:	db0b      	blt.n	800194a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001932:	79fb      	ldrb	r3, [r7, #7]
 8001934:	f003 021f 	and.w	r2, r3, #31
 8001938:	4907      	ldr	r1, [pc, #28]	; (8001958 <__NVIC_EnableIRQ+0x38>)
 800193a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193e:	095b      	lsrs	r3, r3, #5
 8001940:	2001      	movs	r0, #1
 8001942:	fa00 f202 	lsl.w	r2, r0, r2
 8001946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000e100 	.word	0xe000e100

0800195c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	6039      	str	r1, [r7, #0]
 8001966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196c:	2b00      	cmp	r3, #0
 800196e:	db0a      	blt.n	8001986 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	b2da      	uxtb	r2, r3
 8001974:	490c      	ldr	r1, [pc, #48]	; (80019a8 <__NVIC_SetPriority+0x4c>)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	0112      	lsls	r2, r2, #4
 800197c:	b2d2      	uxtb	r2, r2
 800197e:	440b      	add	r3, r1
 8001980:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001984:	e00a      	b.n	800199c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	b2da      	uxtb	r2, r3
 800198a:	4908      	ldr	r1, [pc, #32]	; (80019ac <__NVIC_SetPriority+0x50>)
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	f003 030f 	and.w	r3, r3, #15
 8001992:	3b04      	subs	r3, #4
 8001994:	0112      	lsls	r2, r2, #4
 8001996:	b2d2      	uxtb	r2, r2
 8001998:	440b      	add	r3, r1
 800199a:	761a      	strb	r2, [r3, #24]
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	e000e100 	.word	0xe000e100
 80019ac:	e000ed00 	.word	0xe000ed00

080019b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b089      	sub	sp, #36	; 0x24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	f1c3 0307 	rsb	r3, r3, #7
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	bf28      	it	cs
 80019ce:	2304      	movcs	r3, #4
 80019d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d2:	69fb      	ldr	r3, [r7, #28]
 80019d4:	3304      	adds	r3, #4
 80019d6:	2b06      	cmp	r3, #6
 80019d8:	d902      	bls.n	80019e0 <NVIC_EncodePriority+0x30>
 80019da:	69fb      	ldr	r3, [r7, #28]
 80019dc:	3b03      	subs	r3, #3
 80019de:	e000      	b.n	80019e2 <NVIC_EncodePriority+0x32>
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e4:	f04f 32ff 	mov.w	r2, #4294967295
 80019e8:	69bb      	ldr	r3, [r7, #24]
 80019ea:	fa02 f303 	lsl.w	r3, r2, r3
 80019ee:	43da      	mvns	r2, r3
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	401a      	ands	r2, r3
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019f8:	f04f 31ff 	mov.w	r1, #4294967295
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001a02:	43d9      	mvns	r1, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a08:	4313      	orrs	r3, r2
         );
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3724      	adds	r7, #36	; 0x24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
	...

08001a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a28:	d301      	bcc.n	8001a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e00f      	b.n	8001a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a2e:	4a0a      	ldr	r2, [pc, #40]	; (8001a58 <SysTick_Config+0x40>)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a36:	210f      	movs	r1, #15
 8001a38:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3c:	f7ff ff8e 	bl	800195c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a40:	4b05      	ldr	r3, [pc, #20]	; (8001a58 <SysTick_Config+0x40>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a46:	4b04      	ldr	r3, [pc, #16]	; (8001a58 <SysTick_Config+0x40>)
 8001a48:	2207      	movs	r2, #7
 8001a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	e000e010 	.word	0xe000e010

08001a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f7ff ff29 	bl	80018bc <__NVIC_SetPriorityGrouping>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b086      	sub	sp, #24
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	4603      	mov	r3, r0
 8001a7a:	60b9      	str	r1, [r7, #8]
 8001a7c:	607a      	str	r2, [r7, #4]
 8001a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a84:	f7ff ff3e 	bl	8001904 <__NVIC_GetPriorityGrouping>
 8001a88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	68b9      	ldr	r1, [r7, #8]
 8001a8e:	6978      	ldr	r0, [r7, #20]
 8001a90:	f7ff ff8e 	bl	80019b0 <NVIC_EncodePriority>
 8001a94:	4602      	mov	r2, r0
 8001a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ff5d 	bl	800195c <__NVIC_SetPriority>
}
 8001aa2:	bf00      	nop
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b082      	sub	sp, #8
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff31 	bl	8001920 <__NVIC_EnableIRQ>
}
 8001abe:	bf00      	nop
 8001ac0:	3708      	adds	r7, #8
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bd80      	pop	{r7, pc}

08001ac6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ac6:	b580      	push	{r7, lr}
 8001ac8:	b082      	sub	sp, #8
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	f7ff ffa2 	bl	8001a18 <SysTick_Config>
 8001ad4:	4603      	mov	r3, r0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
	...

08001ae0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b089      	sub	sp, #36	; 0x24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
 8001ae8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001aea:	2300      	movs	r3, #0
 8001aec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aee:	2300      	movs	r3, #0
 8001af0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001af2:	2300      	movs	r3, #0
 8001af4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001af6:	2300      	movs	r3, #0
 8001af8:	61fb      	str	r3, [r7, #28]
 8001afa:	e159      	b.n	8001db0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001afc:	2201      	movs	r2, #1
 8001afe:	69fb      	ldr	r3, [r7, #28]
 8001b00:	fa02 f303 	lsl.w	r3, r2, r3
 8001b04:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	697a      	ldr	r2, [r7, #20]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	f040 8148 	bne.w	8001daa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	f003 0303 	and.w	r3, r3, #3
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d005      	beq.n	8001b32 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d130      	bne.n	8001b94 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	689b      	ldr	r3, [r3, #8]
 8001b36:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43db      	mvns	r3, r3
 8001b44:	69ba      	ldr	r2, [r7, #24]
 8001b46:	4013      	ands	r3, r2
 8001b48:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	68da      	ldr	r2, [r3, #12]
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	69ba      	ldr	r2, [r7, #24]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	69ba      	ldr	r2, [r7, #24]
 8001b60:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b68:	2201      	movs	r2, #1
 8001b6a:	69fb      	ldr	r3, [r7, #28]
 8001b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	69ba      	ldr	r2, [r7, #24]
 8001b74:	4013      	ands	r3, r2
 8001b76:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	091b      	lsrs	r3, r3, #4
 8001b7e:	f003 0201 	and.w	r2, r3, #1
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	69ba      	ldr	r2, [r7, #24]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69ba      	ldr	r2, [r7, #24]
 8001b92:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f003 0303 	and.w	r3, r3, #3
 8001b9c:	2b03      	cmp	r3, #3
 8001b9e:	d017      	beq.n	8001bd0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	2203      	movs	r2, #3
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	43db      	mvns	r3, r3
 8001bb2:	69ba      	ldr	r2, [r7, #24]
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	689a      	ldr	r2, [r3, #8]
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc4:	69ba      	ldr	r2, [r7, #24]
 8001bc6:	4313      	orrs	r3, r2
 8001bc8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	69ba      	ldr	r2, [r7, #24]
 8001bce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f003 0303 	and.w	r3, r3, #3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d123      	bne.n	8001c24 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bdc:	69fb      	ldr	r3, [r7, #28]
 8001bde:	08da      	lsrs	r2, r3, #3
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3208      	adds	r2, #8
 8001be4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001be8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	f003 0307 	and.w	r3, r3, #7
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	220f      	movs	r2, #15
 8001bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	691a      	ldr	r2, [r3, #16]
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	f003 0307 	and.w	r3, r3, #7
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	69ba      	ldr	r2, [r7, #24]
 8001c12:	4313      	orrs	r3, r2
 8001c14:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	08da      	lsrs	r2, r3, #3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	3208      	adds	r2, #8
 8001c1e:	69b9      	ldr	r1, [r7, #24]
 8001c20:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	2203      	movs	r2, #3
 8001c30:	fa02 f303 	lsl.w	r3, r2, r3
 8001c34:	43db      	mvns	r3, r3
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	4013      	ands	r3, r2
 8001c3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f003 0203 	and.w	r2, r3, #3
 8001c44:	69fb      	ldr	r3, [r7, #28]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	69ba      	ldr	r2, [r7, #24]
 8001c56:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	f000 80a2 	beq.w	8001daa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c66:	2300      	movs	r3, #0
 8001c68:	60fb      	str	r3, [r7, #12]
 8001c6a:	4b57      	ldr	r3, [pc, #348]	; (8001dc8 <HAL_GPIO_Init+0x2e8>)
 8001c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6e:	4a56      	ldr	r2, [pc, #344]	; (8001dc8 <HAL_GPIO_Init+0x2e8>)
 8001c70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c74:	6453      	str	r3, [r2, #68]	; 0x44
 8001c76:	4b54      	ldr	r3, [pc, #336]	; (8001dc8 <HAL_GPIO_Init+0x2e8>)
 8001c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c7e:	60fb      	str	r3, [r7, #12]
 8001c80:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c82:	4a52      	ldr	r2, [pc, #328]	; (8001dcc <HAL_GPIO_Init+0x2ec>)
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	089b      	lsrs	r3, r3, #2
 8001c88:	3302      	adds	r3, #2
 8001c8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c90:	69fb      	ldr	r3, [r7, #28]
 8001c92:	f003 0303 	and.w	r3, r3, #3
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	220f      	movs	r2, #15
 8001c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9e:	43db      	mvns	r3, r3
 8001ca0:	69ba      	ldr	r2, [r7, #24]
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	4a49      	ldr	r2, [pc, #292]	; (8001dd0 <HAL_GPIO_Init+0x2f0>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d019      	beq.n	8001ce2 <HAL_GPIO_Init+0x202>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	4a48      	ldr	r2, [pc, #288]	; (8001dd4 <HAL_GPIO_Init+0x2f4>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d013      	beq.n	8001cde <HAL_GPIO_Init+0x1fe>
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	4a47      	ldr	r2, [pc, #284]	; (8001dd8 <HAL_GPIO_Init+0x2f8>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d00d      	beq.n	8001cda <HAL_GPIO_Init+0x1fa>
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4a46      	ldr	r2, [pc, #280]	; (8001ddc <HAL_GPIO_Init+0x2fc>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d007      	beq.n	8001cd6 <HAL_GPIO_Init+0x1f6>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	4a45      	ldr	r2, [pc, #276]	; (8001de0 <HAL_GPIO_Init+0x300>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d101      	bne.n	8001cd2 <HAL_GPIO_Init+0x1f2>
 8001cce:	2304      	movs	r3, #4
 8001cd0:	e008      	b.n	8001ce4 <HAL_GPIO_Init+0x204>
 8001cd2:	2307      	movs	r3, #7
 8001cd4:	e006      	b.n	8001ce4 <HAL_GPIO_Init+0x204>
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e004      	b.n	8001ce4 <HAL_GPIO_Init+0x204>
 8001cda:	2302      	movs	r3, #2
 8001cdc:	e002      	b.n	8001ce4 <HAL_GPIO_Init+0x204>
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e000      	b.n	8001ce4 <HAL_GPIO_Init+0x204>
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	69fa      	ldr	r2, [r7, #28]
 8001ce6:	f002 0203 	and.w	r2, r2, #3
 8001cea:	0092      	lsls	r2, r2, #2
 8001cec:	4093      	lsls	r3, r2
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cf4:	4935      	ldr	r1, [pc, #212]	; (8001dcc <HAL_GPIO_Init+0x2ec>)
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	089b      	lsrs	r3, r3, #2
 8001cfa:	3302      	adds	r3, #2
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d02:	4b38      	ldr	r3, [pc, #224]	; (8001de4 <HAL_GPIO_Init+0x304>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d003      	beq.n	8001d26 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d26:	4a2f      	ldr	r2, [pc, #188]	; (8001de4 <HAL_GPIO_Init+0x304>)
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d2c:	4b2d      	ldr	r3, [pc, #180]	; (8001de4 <HAL_GPIO_Init+0x304>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	43db      	mvns	r3, r3
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d003      	beq.n	8001d50 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d50:	4a24      	ldr	r2, [pc, #144]	; (8001de4 <HAL_GPIO_Init+0x304>)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d56:	4b23      	ldr	r3, [pc, #140]	; (8001de4 <HAL_GPIO_Init+0x304>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	4013      	ands	r3, r2
 8001d64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d003      	beq.n	8001d7a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d7a:	4a1a      	ldr	r2, [pc, #104]	; (8001de4 <HAL_GPIO_Init+0x304>)
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d80:	4b18      	ldr	r3, [pc, #96]	; (8001de4 <HAL_GPIO_Init+0x304>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d003      	beq.n	8001da4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001da4:	4a0f      	ldr	r2, [pc, #60]	; (8001de4 <HAL_GPIO_Init+0x304>)
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	3301      	adds	r3, #1
 8001dae:	61fb      	str	r3, [r7, #28]
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	2b0f      	cmp	r3, #15
 8001db4:	f67f aea2 	bls.w	8001afc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001db8:	bf00      	nop
 8001dba:	bf00      	nop
 8001dbc:	3724      	adds	r7, #36	; 0x24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	40013800 	.word	0x40013800
 8001dd0:	40020000 	.word	0x40020000
 8001dd4:	40020400 	.word	0x40020400
 8001dd8:	40020800 	.word	0x40020800
 8001ddc:	40020c00 	.word	0x40020c00
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40013c00 	.word	0x40013c00

08001de8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001de8:	b480      	push	{r7}
 8001dea:	b083      	sub	sp, #12
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	460b      	mov	r3, r1
 8001df2:	807b      	strh	r3, [r7, #2]
 8001df4:	4613      	mov	r3, r2
 8001df6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001df8:	787b      	ldrb	r3, [r7, #1]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d003      	beq.n	8001e06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dfe:	887a      	ldrh	r2, [r7, #2]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e04:	e003      	b.n	8001e0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e06:	887b      	ldrh	r3, [r7, #2]
 8001e08:	041a      	lsls	r2, r3, #16
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	619a      	str	r2, [r3, #24]
}
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
	...

08001e1c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d101      	bne.n	8001e2e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e12b      	b.n	8002086 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d106      	bne.n	8001e48 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f7ff f922 	bl	800108c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2224      	movs	r2, #36	; 0x24
 8001e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f022 0201 	bic.w	r2, r2, #1
 8001e5e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001e6e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681a      	ldr	r2, [r3, #0]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001e7e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001e80:	f001 fc60 	bl	8003744 <HAL_RCC_GetPCLK1Freq>
 8001e84:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	685b      	ldr	r3, [r3, #4]
 8001e8a:	4a81      	ldr	r2, [pc, #516]	; (8002090 <HAL_I2C_Init+0x274>)
 8001e8c:	4293      	cmp	r3, r2
 8001e8e:	d807      	bhi.n	8001ea0 <HAL_I2C_Init+0x84>
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	4a80      	ldr	r2, [pc, #512]	; (8002094 <HAL_I2C_Init+0x278>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	bf94      	ite	ls
 8001e98:	2301      	movls	r3, #1
 8001e9a:	2300      	movhi	r3, #0
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	e006      	b.n	8001eae <HAL_I2C_Init+0x92>
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	4a7d      	ldr	r2, [pc, #500]	; (8002098 <HAL_I2C_Init+0x27c>)
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	bf94      	ite	ls
 8001ea8:	2301      	movls	r3, #1
 8001eaa:	2300      	movhi	r3, #0
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e0e7      	b.n	8002086 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	4a78      	ldr	r2, [pc, #480]	; (800209c <HAL_I2C_Init+0x280>)
 8001eba:	fba2 2303 	umull	r2, r3, r2, r3
 8001ebe:	0c9b      	lsrs	r3, r3, #18
 8001ec0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	68ba      	ldr	r2, [r7, #8]
 8001ed2:	430a      	orrs	r2, r1
 8001ed4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	6a1b      	ldr	r3, [r3, #32]
 8001edc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	4a6a      	ldr	r2, [pc, #424]	; (8002090 <HAL_I2C_Init+0x274>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d802      	bhi.n	8001ef0 <HAL_I2C_Init+0xd4>
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	3301      	adds	r3, #1
 8001eee:	e009      	b.n	8001f04 <HAL_I2C_Init+0xe8>
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001ef6:	fb02 f303 	mul.w	r3, r2, r3
 8001efa:	4a69      	ldr	r2, [pc, #420]	; (80020a0 <HAL_I2C_Init+0x284>)
 8001efc:	fba2 2303 	umull	r2, r3, r2, r3
 8001f00:	099b      	lsrs	r3, r3, #6
 8001f02:	3301      	adds	r3, #1
 8001f04:	687a      	ldr	r2, [r7, #4]
 8001f06:	6812      	ldr	r2, [r2, #0]
 8001f08:	430b      	orrs	r3, r1
 8001f0a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	69db      	ldr	r3, [r3, #28]
 8001f12:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001f16:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	685b      	ldr	r3, [r3, #4]
 8001f1e:	495c      	ldr	r1, [pc, #368]	; (8002090 <HAL_I2C_Init+0x274>)
 8001f20:	428b      	cmp	r3, r1
 8001f22:	d819      	bhi.n	8001f58 <HAL_I2C_Init+0x13c>
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	1e59      	subs	r1, r3, #1
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f32:	1c59      	adds	r1, r3, #1
 8001f34:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001f38:	400b      	ands	r3, r1
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d00a      	beq.n	8001f54 <HAL_I2C_Init+0x138>
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	1e59      	subs	r1, r3, #1
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	fbb1 f3f3 	udiv	r3, r1, r3
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f52:	e051      	b.n	8001ff8 <HAL_I2C_Init+0x1dc>
 8001f54:	2304      	movs	r3, #4
 8001f56:	e04f      	b.n	8001ff8 <HAL_I2C_Init+0x1dc>
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689b      	ldr	r3, [r3, #8]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d111      	bne.n	8001f84 <HAL_I2C_Init+0x168>
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	1e58      	subs	r0, r3, #1
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6859      	ldr	r1, [r3, #4]
 8001f68:	460b      	mov	r3, r1
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	440b      	add	r3, r1
 8001f6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f72:	3301      	adds	r3, #1
 8001f74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	bf0c      	ite	eq
 8001f7c:	2301      	moveq	r3, #1
 8001f7e:	2300      	movne	r3, #0
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	e012      	b.n	8001faa <HAL_I2C_Init+0x18e>
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	1e58      	subs	r0, r3, #1
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6859      	ldr	r1, [r3, #4]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	009b      	lsls	r3, r3, #2
 8001f90:	440b      	add	r3, r1
 8001f92:	0099      	lsls	r1, r3, #2
 8001f94:	440b      	add	r3, r1
 8001f96:	fbb0 f3f3 	udiv	r3, r0, r3
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	bf0c      	ite	eq
 8001fa4:	2301      	moveq	r3, #1
 8001fa6:	2300      	movne	r3, #0
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <HAL_I2C_Init+0x196>
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e022      	b.n	8001ff8 <HAL_I2C_Init+0x1dc>
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	689b      	ldr	r3, [r3, #8]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10e      	bne.n	8001fd8 <HAL_I2C_Init+0x1bc>
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	1e58      	subs	r0, r3, #1
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6859      	ldr	r1, [r3, #4]
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	440b      	add	r3, r1
 8001fc8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fcc:	3301      	adds	r3, #1
 8001fce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001fd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001fd6:	e00f      	b.n	8001ff8 <HAL_I2C_Init+0x1dc>
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	1e58      	subs	r0, r3, #1
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6859      	ldr	r1, [r3, #4]
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	440b      	add	r3, r1
 8001fe6:	0099      	lsls	r1, r3, #2
 8001fe8:	440b      	add	r3, r1
 8001fea:	fbb0 f3f3 	udiv	r3, r0, r3
 8001fee:	3301      	adds	r3, #1
 8001ff0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ff4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ff8:	6879      	ldr	r1, [r7, #4]
 8001ffa:	6809      	ldr	r1, [r1, #0]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	69da      	ldr	r2, [r3, #28]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	431a      	orrs	r2, r3
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	430a      	orrs	r2, r1
 800201a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002026:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800202a:	687a      	ldr	r2, [r7, #4]
 800202c:	6911      	ldr	r1, [r2, #16]
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	68d2      	ldr	r2, [r2, #12]
 8002032:	4311      	orrs	r1, r2
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	6812      	ldr	r2, [r2, #0]
 8002038:	430b      	orrs	r3, r1
 800203a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	695a      	ldr	r2, [r3, #20]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	431a      	orrs	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	430a      	orrs	r2, r1
 8002056:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f042 0201 	orr.w	r2, r2, #1
 8002066:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2200      	movs	r2, #0
 800206c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2220      	movs	r2, #32
 8002072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2200      	movs	r2, #0
 8002080:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	000186a0 	.word	0x000186a0
 8002094:	001e847f 	.word	0x001e847f
 8002098:	003d08ff 	.word	0x003d08ff
 800209c:	431bde83 	.word	0x431bde83
 80020a0:	10624dd3 	.word	0x10624dd3

080020a4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b088      	sub	sp, #32
 80020a8:	af02      	add	r7, sp, #8
 80020aa:	60f8      	str	r0, [r7, #12]
 80020ac:	4608      	mov	r0, r1
 80020ae:	4611      	mov	r1, r2
 80020b0:	461a      	mov	r2, r3
 80020b2:	4603      	mov	r3, r0
 80020b4:	817b      	strh	r3, [r7, #10]
 80020b6:	460b      	mov	r3, r1
 80020b8:	813b      	strh	r3, [r7, #8]
 80020ba:	4613      	mov	r3, r2
 80020bc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80020be:	f7ff fbcd 	bl	800185c <HAL_GetTick>
 80020c2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	2b20      	cmp	r3, #32
 80020ce:	f040 80d9 	bne.w	8002284 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	2319      	movs	r3, #25
 80020d8:	2201      	movs	r2, #1
 80020da:	496d      	ldr	r1, [pc, #436]	; (8002290 <HAL_I2C_Mem_Write+0x1ec>)
 80020dc:	68f8      	ldr	r0, [r7, #12]
 80020de:	f000 fc8b 	bl	80029f8 <I2C_WaitOnFlagUntilTimeout>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80020e8:	2302      	movs	r3, #2
 80020ea:	e0cc      	b.n	8002286 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d101      	bne.n	80020fa <HAL_I2C_Mem_Write+0x56>
 80020f6:	2302      	movs	r3, #2
 80020f8:	e0c5      	b.n	8002286 <HAL_I2C_Mem_Write+0x1e2>
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2201      	movs	r2, #1
 80020fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	2b01      	cmp	r3, #1
 800210e:	d007      	beq.n	8002120 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f042 0201 	orr.w	r2, r2, #1
 800211e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	681a      	ldr	r2, [r3, #0]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800212e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2221      	movs	r2, #33	; 0x21
 8002134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2240      	movs	r2, #64	; 0x40
 800213c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2200      	movs	r2, #0
 8002144:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6a3a      	ldr	r2, [r7, #32]
 800214a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002150:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002156:	b29a      	uxth	r2, r3
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	4a4d      	ldr	r2, [pc, #308]	; (8002294 <HAL_I2C_Mem_Write+0x1f0>)
 8002160:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002162:	88f8      	ldrh	r0, [r7, #6]
 8002164:	893a      	ldrh	r2, [r7, #8]
 8002166:	8979      	ldrh	r1, [r7, #10]
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	9301      	str	r3, [sp, #4]
 800216c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216e:	9300      	str	r3, [sp, #0]
 8002170:	4603      	mov	r3, r0
 8002172:	68f8      	ldr	r0, [r7, #12]
 8002174:	f000 fac2 	bl	80026fc <I2C_RequestMemoryWrite>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d052      	beq.n	8002224 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
 8002180:	e081      	b.n	8002286 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002182:	697a      	ldr	r2, [r7, #20]
 8002184:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f000 fd50 	bl	8002c2c <I2C_WaitOnTXEFlagUntilTimeout>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00d      	beq.n	80021ae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	2b04      	cmp	r3, #4
 8002198:	d107      	bne.n	80021aa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021a8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e06b      	b.n	8002286 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b2:	781a      	ldrb	r2, [r3, #0]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021be:	1c5a      	adds	r2, r3, #1
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021c8:	3b01      	subs	r3, #1
 80021ca:	b29a      	uxth	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	3b01      	subs	r3, #1
 80021d8:	b29a      	uxth	r2, r3
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	695b      	ldr	r3, [r3, #20]
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	2b04      	cmp	r3, #4
 80021ea:	d11b      	bne.n	8002224 <HAL_I2C_Mem_Write+0x180>
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d017      	beq.n	8002224 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021f8:	781a      	ldrb	r2, [r3, #0]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002204:	1c5a      	adds	r2, r3, #1
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800220e:	3b01      	subs	r3, #1
 8002210:	b29a      	uxth	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800221a:	b29b      	uxth	r3, r3
 800221c:	3b01      	subs	r3, #1
 800221e:	b29a      	uxth	r2, r3
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002228:	2b00      	cmp	r3, #0
 800222a:	d1aa      	bne.n	8002182 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800222c:	697a      	ldr	r2, [r7, #20]
 800222e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	f000 fd43 	bl	8002cbc <I2C_WaitOnBTFFlagUntilTimeout>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d00d      	beq.n	8002258 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002240:	2b04      	cmp	r3, #4
 8002242:	d107      	bne.n	8002254 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002252:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e016      	b.n	8002286 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	681a      	ldr	r2, [r3, #0]
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002266:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2220      	movs	r2, #32
 800226c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2200      	movs	r2, #0
 8002274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2200      	movs	r2, #0
 800227c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002280:	2300      	movs	r3, #0
 8002282:	e000      	b.n	8002286 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002284:	2302      	movs	r3, #2
  }
}
 8002286:	4618      	mov	r0, r3
 8002288:	3718      	adds	r7, #24
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	00100002 	.word	0x00100002
 8002294:	ffff0000 	.word	0xffff0000

08002298 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08c      	sub	sp, #48	; 0x30
 800229c:	af02      	add	r7, sp, #8
 800229e:	60f8      	str	r0, [r7, #12]
 80022a0:	4608      	mov	r0, r1
 80022a2:	4611      	mov	r1, r2
 80022a4:	461a      	mov	r2, r3
 80022a6:	4603      	mov	r3, r0
 80022a8:	817b      	strh	r3, [r7, #10]
 80022aa:	460b      	mov	r3, r1
 80022ac:	813b      	strh	r3, [r7, #8]
 80022ae:	4613      	mov	r3, r2
 80022b0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022b2:	f7ff fad3 	bl	800185c <HAL_GetTick>
 80022b6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022be:	b2db      	uxtb	r3, r3
 80022c0:	2b20      	cmp	r3, #32
 80022c2:	f040 8214 	bne.w	80026ee <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	2319      	movs	r3, #25
 80022cc:	2201      	movs	r2, #1
 80022ce:	497b      	ldr	r1, [pc, #492]	; (80024bc <HAL_I2C_Mem_Read+0x224>)
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 fb91 	bl	80029f8 <I2C_WaitOnFlagUntilTimeout>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80022dc:	2302      	movs	r3, #2
 80022de:	e207      	b.n	80026f0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d101      	bne.n	80022ee <HAL_I2C_Mem_Read+0x56>
 80022ea:	2302      	movs	r3, #2
 80022ec:	e200      	b.n	80026f0 <HAL_I2C_Mem_Read+0x458>
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2201      	movs	r2, #1
 80022f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0301 	and.w	r3, r3, #1
 8002300:	2b01      	cmp	r3, #1
 8002302:	d007      	beq.n	8002314 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f042 0201 	orr.w	r2, r2, #1
 8002312:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002322:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2222      	movs	r2, #34	; 0x22
 8002328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2240      	movs	r2, #64	; 0x40
 8002330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2200      	movs	r2, #0
 8002338:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800233e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002344:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800234a:	b29a      	uxth	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	4a5b      	ldr	r2, [pc, #364]	; (80024c0 <HAL_I2C_Mem_Read+0x228>)
 8002354:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002356:	88f8      	ldrh	r0, [r7, #6]
 8002358:	893a      	ldrh	r2, [r7, #8]
 800235a:	8979      	ldrh	r1, [r7, #10]
 800235c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235e:	9301      	str	r3, [sp, #4]
 8002360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002362:	9300      	str	r3, [sp, #0]
 8002364:	4603      	mov	r3, r0
 8002366:	68f8      	ldr	r0, [r7, #12]
 8002368:	f000 fa5e 	bl	8002828 <I2C_RequestMemoryRead>
 800236c:	4603      	mov	r3, r0
 800236e:	2b00      	cmp	r3, #0
 8002370:	d001      	beq.n	8002376 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e1bc      	b.n	80026f0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800237a:	2b00      	cmp	r3, #0
 800237c:	d113      	bne.n	80023a6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800237e:	2300      	movs	r3, #0
 8002380:	623b      	str	r3, [r7, #32]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	695b      	ldr	r3, [r3, #20]
 8002388:	623b      	str	r3, [r7, #32]
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	623b      	str	r3, [r7, #32]
 8002392:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023a2:	601a      	str	r2, [r3, #0]
 80023a4:	e190      	b.n	80026c8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d11b      	bne.n	80023e6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	681a      	ldr	r2, [r3, #0]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023be:	2300      	movs	r3, #0
 80023c0:	61fb      	str	r3, [r7, #28]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	695b      	ldr	r3, [r3, #20]
 80023c8:	61fb      	str	r3, [r7, #28]
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	699b      	ldr	r3, [r3, #24]
 80023d0:	61fb      	str	r3, [r7, #28]
 80023d2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023e2:	601a      	str	r2, [r3, #0]
 80023e4:	e170      	b.n	80026c8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ea:	2b02      	cmp	r3, #2
 80023ec:	d11b      	bne.n	8002426 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023fc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800240c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800240e:	2300      	movs	r3, #0
 8002410:	61bb      	str	r3, [r7, #24]
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	695b      	ldr	r3, [r3, #20]
 8002418:	61bb      	str	r3, [r7, #24]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	61bb      	str	r3, [r7, #24]
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	e150      	b.n	80026c8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	695b      	ldr	r3, [r3, #20]
 8002430:	617b      	str	r3, [r7, #20]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	699b      	ldr	r3, [r3, #24]
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800243c:	e144      	b.n	80026c8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002442:	2b03      	cmp	r3, #3
 8002444:	f200 80f1 	bhi.w	800262a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800244c:	2b01      	cmp	r3, #1
 800244e:	d123      	bne.n	8002498 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002450:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002452:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f000 fc79 	bl	8002d4c <I2C_WaitOnRXNEFlagUntilTimeout>
 800245a:	4603      	mov	r3, r0
 800245c:	2b00      	cmp	r3, #0
 800245e:	d001      	beq.n	8002464 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	e145      	b.n	80026f0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	691a      	ldr	r2, [r3, #16]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002476:	1c5a      	adds	r2, r3, #1
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002480:	3b01      	subs	r3, #1
 8002482:	b29a      	uxth	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800248c:	b29b      	uxth	r3, r3
 800248e:	3b01      	subs	r3, #1
 8002490:	b29a      	uxth	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002496:	e117      	b.n	80026c8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800249c:	2b02      	cmp	r3, #2
 800249e:	d14e      	bne.n	800253e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80024a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80024a6:	2200      	movs	r2, #0
 80024a8:	4906      	ldr	r1, [pc, #24]	; (80024c4 <HAL_I2C_Mem_Read+0x22c>)
 80024aa:	68f8      	ldr	r0, [r7, #12]
 80024ac:	f000 faa4 	bl	80029f8 <I2C_WaitOnFlagUntilTimeout>
 80024b0:	4603      	mov	r3, r0
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d008      	beq.n	80024c8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e11a      	b.n	80026f0 <HAL_I2C_Mem_Read+0x458>
 80024ba:	bf00      	nop
 80024bc:	00100002 	.word	0x00100002
 80024c0:	ffff0000 	.word	0xffff0000
 80024c4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	691a      	ldr	r2, [r3, #16]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ea:	1c5a      	adds	r2, r3, #1
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f4:	3b01      	subs	r3, #1
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002500:	b29b      	uxth	r3, r3
 8002502:	3b01      	subs	r3, #1
 8002504:	b29a      	uxth	r2, r3
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251c:	1c5a      	adds	r2, r3, #1
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002526:	3b01      	subs	r3, #1
 8002528:	b29a      	uxth	r2, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002532:	b29b      	uxth	r3, r3
 8002534:	3b01      	subs	r3, #1
 8002536:	b29a      	uxth	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800253c:	e0c4      	b.n	80026c8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800253e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002544:	2200      	movs	r2, #0
 8002546:	496c      	ldr	r1, [pc, #432]	; (80026f8 <HAL_I2C_Mem_Read+0x460>)
 8002548:	68f8      	ldr	r0, [r7, #12]
 800254a:	f000 fa55 	bl	80029f8 <I2C_WaitOnFlagUntilTimeout>
 800254e:	4603      	mov	r3, r0
 8002550:	2b00      	cmp	r3, #0
 8002552:	d001      	beq.n	8002558 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002554:	2301      	movs	r3, #1
 8002556:	e0cb      	b.n	80026f0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002566:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	691a      	ldr	r2, [r3, #16]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257a:	1c5a      	adds	r2, r3, #1
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002584:	3b01      	subs	r3, #1
 8002586:	b29a      	uxth	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002590:	b29b      	uxth	r3, r3
 8002592:	3b01      	subs	r3, #1
 8002594:	b29a      	uxth	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259c:	9300      	str	r3, [sp, #0]
 800259e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025a0:	2200      	movs	r2, #0
 80025a2:	4955      	ldr	r1, [pc, #340]	; (80026f8 <HAL_I2C_Mem_Read+0x460>)
 80025a4:	68f8      	ldr	r0, [r7, #12]
 80025a6:	f000 fa27 	bl	80029f8 <I2C_WaitOnFlagUntilTimeout>
 80025aa:	4603      	mov	r3, r0
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d001      	beq.n	80025b4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e09d      	b.n	80026f0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	691a      	ldr	r2, [r3, #16]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ce:	b2d2      	uxtb	r2, r2
 80025d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d6:	1c5a      	adds	r2, r3, #1
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e0:	3b01      	subs	r3, #1
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ec:	b29b      	uxth	r3, r3
 80025ee:	3b01      	subs	r3, #1
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	691a      	ldr	r2, [r3, #16]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002600:	b2d2      	uxtb	r2, r2
 8002602:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002608:	1c5a      	adds	r2, r3, #1
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002612:	3b01      	subs	r3, #1
 8002614:	b29a      	uxth	r2, r3
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800261e:	b29b      	uxth	r3, r3
 8002620:	3b01      	subs	r3, #1
 8002622:	b29a      	uxth	r2, r3
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002628:	e04e      	b.n	80026c8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800262a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800262c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f000 fb8c 	bl	8002d4c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002634:	4603      	mov	r3, r0
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e058      	b.n	80026f0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	691a      	ldr	r2, [r3, #16]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800265a:	3b01      	subs	r3, #1
 800265c:	b29a      	uxth	r2, r3
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002666:	b29b      	uxth	r3, r3
 8002668:	3b01      	subs	r3, #1
 800266a:	b29a      	uxth	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	f003 0304 	and.w	r3, r3, #4
 800267a:	2b04      	cmp	r3, #4
 800267c:	d124      	bne.n	80026c8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002682:	2b03      	cmp	r3, #3
 8002684:	d107      	bne.n	8002696 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002694:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	691a      	ldr	r2, [r3, #16]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a0:	b2d2      	uxtb	r2, r2
 80026a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026a8:	1c5a      	adds	r2, r3, #1
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026b2:	3b01      	subs	r3, #1
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026be:	b29b      	uxth	r3, r3
 80026c0:	3b01      	subs	r3, #1
 80026c2:	b29a      	uxth	r2, r3
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	f47f aeb6 	bne.w	800243e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2220      	movs	r2, #32
 80026d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80026ea:	2300      	movs	r3, #0
 80026ec:	e000      	b.n	80026f0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80026ee:	2302      	movs	r3, #2
  }
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3728      	adds	r7, #40	; 0x28
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}
 80026f8:	00010004 	.word	0x00010004

080026fc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b088      	sub	sp, #32
 8002700:	af02      	add	r7, sp, #8
 8002702:	60f8      	str	r0, [r7, #12]
 8002704:	4608      	mov	r0, r1
 8002706:	4611      	mov	r1, r2
 8002708:	461a      	mov	r2, r3
 800270a:	4603      	mov	r3, r0
 800270c:	817b      	strh	r3, [r7, #10]
 800270e:	460b      	mov	r3, r1
 8002710:	813b      	strh	r3, [r7, #8]
 8002712:	4613      	mov	r3, r2
 8002714:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002724:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002728:	9300      	str	r3, [sp, #0]
 800272a:	6a3b      	ldr	r3, [r7, #32]
 800272c:	2200      	movs	r2, #0
 800272e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002732:	68f8      	ldr	r0, [r7, #12]
 8002734:	f000 f960 	bl	80029f8 <I2C_WaitOnFlagUntilTimeout>
 8002738:	4603      	mov	r3, r0
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00d      	beq.n	800275a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002748:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800274c:	d103      	bne.n	8002756 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002754:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e05f      	b.n	800281a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800275a:	897b      	ldrh	r3, [r7, #10]
 800275c:	b2db      	uxtb	r3, r3
 800275e:	461a      	mov	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002768:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800276a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276c:	6a3a      	ldr	r2, [r7, #32]
 800276e:	492d      	ldr	r1, [pc, #180]	; (8002824 <I2C_RequestMemoryWrite+0x128>)
 8002770:	68f8      	ldr	r0, [r7, #12]
 8002772:	f000 f9bb 	bl	8002aec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e04c      	b.n	800281a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002780:	2300      	movs	r3, #0
 8002782:	617b      	str	r3, [r7, #20]
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	617b      	str	r3, [r7, #20]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	617b      	str	r3, [r7, #20]
 8002794:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002796:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002798:	6a39      	ldr	r1, [r7, #32]
 800279a:	68f8      	ldr	r0, [r7, #12]
 800279c:	f000 fa46 	bl	8002c2c <I2C_WaitOnTXEFlagUntilTimeout>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00d      	beq.n	80027c2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027aa:	2b04      	cmp	r3, #4
 80027ac:	d107      	bne.n	80027be <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e02b      	b.n	800281a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80027c2:	88fb      	ldrh	r3, [r7, #6]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d105      	bne.n	80027d4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80027c8:	893b      	ldrh	r3, [r7, #8]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	611a      	str	r2, [r3, #16]
 80027d2:	e021      	b.n	8002818 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80027d4:	893b      	ldrh	r3, [r7, #8]
 80027d6:	0a1b      	lsrs	r3, r3, #8
 80027d8:	b29b      	uxth	r3, r3
 80027da:	b2da      	uxtb	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80027e4:	6a39      	ldr	r1, [r7, #32]
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 fa20 	bl	8002c2c <I2C_WaitOnTXEFlagUntilTimeout>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d00d      	beq.n	800280e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	2b04      	cmp	r3, #4
 80027f8:	d107      	bne.n	800280a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002808:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e005      	b.n	800281a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800280e:	893b      	ldrh	r3, [r7, #8]
 8002810:	b2da      	uxtb	r2, r3
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	00010002 	.word	0x00010002

08002828 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b088      	sub	sp, #32
 800282c:	af02      	add	r7, sp, #8
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	4608      	mov	r0, r1
 8002832:	4611      	mov	r1, r2
 8002834:	461a      	mov	r2, r3
 8002836:	4603      	mov	r3, r0
 8002838:	817b      	strh	r3, [r7, #10]
 800283a:	460b      	mov	r3, r1
 800283c:	813b      	strh	r3, [r7, #8]
 800283e:	4613      	mov	r3, r2
 8002840:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002850:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002860:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002862:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002864:	9300      	str	r3, [sp, #0]
 8002866:	6a3b      	ldr	r3, [r7, #32]
 8002868:	2200      	movs	r2, #0
 800286a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800286e:	68f8      	ldr	r0, [r7, #12]
 8002870:	f000 f8c2 	bl	80029f8 <I2C_WaitOnFlagUntilTimeout>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d00d      	beq.n	8002896 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002884:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002888:	d103      	bne.n	8002892 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002890:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e0aa      	b.n	80029ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002896:	897b      	ldrh	r3, [r7, #10]
 8002898:	b2db      	uxtb	r3, r3
 800289a:	461a      	mov	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80028a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80028a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028a8:	6a3a      	ldr	r2, [r7, #32]
 80028aa:	4952      	ldr	r1, [pc, #328]	; (80029f4 <I2C_RequestMemoryRead+0x1cc>)
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 f91d 	bl	8002aec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d001      	beq.n	80028bc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e097      	b.n	80029ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	695b      	ldr	r3, [r3, #20]
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80028d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028d4:	6a39      	ldr	r1, [r7, #32]
 80028d6:	68f8      	ldr	r0, [r7, #12]
 80028d8:	f000 f9a8 	bl	8002c2c <I2C_WaitOnTXEFlagUntilTimeout>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d00d      	beq.n	80028fe <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e6:	2b04      	cmp	r3, #4
 80028e8:	d107      	bne.n	80028fa <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e076      	b.n	80029ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80028fe:	88fb      	ldrh	r3, [r7, #6]
 8002900:	2b01      	cmp	r3, #1
 8002902:	d105      	bne.n	8002910 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002904:	893b      	ldrh	r3, [r7, #8]
 8002906:	b2da      	uxtb	r2, r3
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	611a      	str	r2, [r3, #16]
 800290e:	e021      	b.n	8002954 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002910:	893b      	ldrh	r3, [r7, #8]
 8002912:	0a1b      	lsrs	r3, r3, #8
 8002914:	b29b      	uxth	r3, r3
 8002916:	b2da      	uxtb	r2, r3
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800291e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002920:	6a39      	ldr	r1, [r7, #32]
 8002922:	68f8      	ldr	r0, [r7, #12]
 8002924:	f000 f982 	bl	8002c2c <I2C_WaitOnTXEFlagUntilTimeout>
 8002928:	4603      	mov	r3, r0
 800292a:	2b00      	cmp	r3, #0
 800292c:	d00d      	beq.n	800294a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002932:	2b04      	cmp	r3, #4
 8002934:	d107      	bne.n	8002946 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002944:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e050      	b.n	80029ec <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800294a:	893b      	ldrh	r3, [r7, #8]
 800294c:	b2da      	uxtb	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002954:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002956:	6a39      	ldr	r1, [r7, #32]
 8002958:	68f8      	ldr	r0, [r7, #12]
 800295a:	f000 f967 	bl	8002c2c <I2C_WaitOnTXEFlagUntilTimeout>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d00d      	beq.n	8002980 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002968:	2b04      	cmp	r3, #4
 800296a:	d107      	bne.n	800297c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800297a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e035      	b.n	80029ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800298e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002992:	9300      	str	r3, [sp, #0]
 8002994:	6a3b      	ldr	r3, [r7, #32]
 8002996:	2200      	movs	r2, #0
 8002998:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800299c:	68f8      	ldr	r0, [r7, #12]
 800299e:	f000 f82b 	bl	80029f8 <I2C_WaitOnFlagUntilTimeout>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d00d      	beq.n	80029c4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029b6:	d103      	bne.n	80029c0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029be:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e013      	b.n	80029ec <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80029c4:	897b      	ldrh	r3, [r7, #10]
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	f043 0301 	orr.w	r3, r3, #1
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d6:	6a3a      	ldr	r2, [r7, #32]
 80029d8:	4906      	ldr	r1, [pc, #24]	; (80029f4 <I2C_RequestMemoryRead+0x1cc>)
 80029da:	68f8      	ldr	r0, [r7, #12]
 80029dc:	f000 f886 	bl	8002aec <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e000      	b.n	80029ec <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
}
 80029ec:	4618      	mov	r0, r3
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	00010002 	.word	0x00010002

080029f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b084      	sub	sp, #16
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	603b      	str	r3, [r7, #0]
 8002a04:	4613      	mov	r3, r2
 8002a06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a08:	e048      	b.n	8002a9c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a10:	d044      	beq.n	8002a9c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a12:	f7fe ff23 	bl	800185c <HAL_GetTick>
 8002a16:	4602      	mov	r2, r0
 8002a18:	69bb      	ldr	r3, [r7, #24]
 8002a1a:	1ad3      	subs	r3, r2, r3
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	429a      	cmp	r2, r3
 8002a20:	d302      	bcc.n	8002a28 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d139      	bne.n	8002a9c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	0c1b      	lsrs	r3, r3, #16
 8002a2c:	b2db      	uxtb	r3, r3
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d10d      	bne.n	8002a4e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	695b      	ldr	r3, [r3, #20]
 8002a38:	43da      	mvns	r2, r3
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	b29b      	uxth	r3, r3
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	bf0c      	ite	eq
 8002a44:	2301      	moveq	r3, #1
 8002a46:	2300      	movne	r3, #0
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	e00c      	b.n	8002a68 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	43da      	mvns	r2, r3
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	bf0c      	ite	eq
 8002a60:	2301      	moveq	r3, #1
 8002a62:	2300      	movne	r3, #0
 8002a64:	b2db      	uxtb	r3, r3
 8002a66:	461a      	mov	r2, r3
 8002a68:	79fb      	ldrb	r3, [r7, #7]
 8002a6a:	429a      	cmp	r2, r3
 8002a6c:	d116      	bne.n	8002a9c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2200      	movs	r2, #0
 8002a72:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	2220      	movs	r2, #32
 8002a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a88:	f043 0220 	orr.w	r2, r3, #32
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e023      	b.n	8002ae4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	0c1b      	lsrs	r3, r3, #16
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d10d      	bne.n	8002ac2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	695b      	ldr	r3, [r3, #20]
 8002aac:	43da      	mvns	r2, r3
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	b29b      	uxth	r3, r3
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	bf0c      	ite	eq
 8002ab8:	2301      	moveq	r3, #1
 8002aba:	2300      	movne	r3, #0
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	461a      	mov	r2, r3
 8002ac0:	e00c      	b.n	8002adc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	43da      	mvns	r2, r3
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	4013      	ands	r3, r2
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	bf0c      	ite	eq
 8002ad4:	2301      	moveq	r3, #1
 8002ad6:	2300      	movne	r3, #0
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	461a      	mov	r2, r3
 8002adc:	79fb      	ldrb	r3, [r7, #7]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d093      	beq.n	8002a0a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3710      	adds	r7, #16
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
 8002af8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002afa:	e071      	b.n	8002be0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	695b      	ldr	r3, [r3, #20]
 8002b02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b0a:	d123      	bne.n	8002b54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b1a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b24:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b40:	f043 0204 	orr.w	r2, r3, #4
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e067      	b.n	8002c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b5a:	d041      	beq.n	8002be0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b5c:	f7fe fe7e 	bl	800185c <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	687a      	ldr	r2, [r7, #4]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d302      	bcc.n	8002b72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d136      	bne.n	8002be0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	0c1b      	lsrs	r3, r3, #16
 8002b76:	b2db      	uxtb	r3, r3
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d10c      	bne.n	8002b96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	43da      	mvns	r2, r3
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	4013      	ands	r3, r2
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	bf14      	ite	ne
 8002b8e:	2301      	movne	r3, #1
 8002b90:	2300      	moveq	r3, #0
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	e00b      	b.n	8002bae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	43da      	mvns	r2, r3
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	b29b      	uxth	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	bf14      	ite	ne
 8002ba8:	2301      	movne	r3, #1
 8002baa:	2300      	moveq	r3, #0
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d016      	beq.n	8002be0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2220      	movs	r2, #32
 8002bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bcc:	f043 0220 	orr.w	r2, r3, #32
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	e021      	b.n	8002c24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	0c1b      	lsrs	r3, r3, #16
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d10c      	bne.n	8002c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	43da      	mvns	r2, r3
 8002bf2:	68bb      	ldr	r3, [r7, #8]
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	bf14      	ite	ne
 8002bfc:	2301      	movne	r3, #1
 8002bfe:	2300      	moveq	r3, #0
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	e00b      	b.n	8002c1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	43da      	mvns	r2, r3
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	b29b      	uxth	r3, r3
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	bf14      	ite	ne
 8002c16:	2301      	movne	r3, #1
 8002c18:	2300      	moveq	r3, #0
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	f47f af6d 	bne.w	8002afc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002c22:	2300      	movs	r3, #0
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c38:	e034      	b.n	8002ca4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 f8e3 	bl	8002e06 <I2C_IsAcknowledgeFailed>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e034      	b.n	8002cb4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c50:	d028      	beq.n	8002ca4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c52:	f7fe fe03 	bl	800185c <HAL_GetTick>
 8002c56:	4602      	mov	r2, r0
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	1ad3      	subs	r3, r2, r3
 8002c5c:	68ba      	ldr	r2, [r7, #8]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d302      	bcc.n	8002c68 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d11d      	bne.n	8002ca4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c72:	2b80      	cmp	r3, #128	; 0x80
 8002c74:	d016      	beq.n	8002ca4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2220      	movs	r2, #32
 8002c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c90:	f043 0220 	orr.w	r2, r3, #32
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002ca0:	2301      	movs	r3, #1
 8002ca2:	e007      	b.n	8002cb4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cae:	2b80      	cmp	r3, #128	; 0x80
 8002cb0:	d1c3      	bne.n	8002c3a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3710      	adds	r7, #16
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b084      	sub	sp, #16
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002cc8:	e034      	b.n	8002d34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002cca:	68f8      	ldr	r0, [r7, #12]
 8002ccc:	f000 f89b 	bl	8002e06 <I2C_IsAcknowledgeFailed>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e034      	b.n	8002d44 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce0:	d028      	beq.n	8002d34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce2:	f7fe fdbb 	bl	800185c <HAL_GetTick>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	68ba      	ldr	r2, [r7, #8]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d302      	bcc.n	8002cf8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d11d      	bne.n	8002d34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	695b      	ldr	r3, [r3, #20]
 8002cfe:	f003 0304 	and.w	r3, r3, #4
 8002d02:	2b04      	cmp	r3, #4
 8002d04:	d016      	beq.n	8002d34 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2220      	movs	r2, #32
 8002d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d20:	f043 0220 	orr.w	r2, r3, #32
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e007      	b.n	8002d44 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	695b      	ldr	r3, [r3, #20]
 8002d3a:	f003 0304 	and.w	r3, r3, #4
 8002d3e:	2b04      	cmp	r3, #4
 8002d40:	d1c3      	bne.n	8002cca <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002d42:	2300      	movs	r3, #0
}
 8002d44:	4618      	mov	r0, r3
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d58:	e049      	b.n	8002dee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	695b      	ldr	r3, [r3, #20]
 8002d60:	f003 0310 	and.w	r3, r3, #16
 8002d64:	2b10      	cmp	r3, #16
 8002d66:	d119      	bne.n	8002d9c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f06f 0210 	mvn.w	r2, #16
 8002d70:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2200      	movs	r2, #0
 8002d76:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e030      	b.n	8002dfe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d9c:	f7fe fd5e 	bl	800185c <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	68ba      	ldr	r2, [r7, #8]
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d302      	bcc.n	8002db2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d11d      	bne.n	8002dee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	695b      	ldr	r3, [r3, #20]
 8002db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dbc:	2b40      	cmp	r3, #64	; 0x40
 8002dbe:	d016      	beq.n	8002dee <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	f043 0220 	orr.w	r2, r3, #32
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	2200      	movs	r2, #0
 8002de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e007      	b.n	8002dfe <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	695b      	ldr	r3, [r3, #20]
 8002df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002df8:	2b40      	cmp	r3, #64	; 0x40
 8002dfa:	d1ae      	bne.n	8002d5a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	695b      	ldr	r3, [r3, #20]
 8002e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e1c:	d11b      	bne.n	8002e56 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e26:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2220      	movs	r2, #32
 8002e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e42:	f043 0204 	orr.w	r2, r3, #4
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e000      	b.n	8002e58 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e56:	2300      	movs	r3, #0
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	370c      	adds	r7, #12
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b086      	sub	sp, #24
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e267      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 0301 	and.w	r3, r3, #1
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d075      	beq.n	8002f6e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e82:	4b88      	ldr	r3, [pc, #544]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	f003 030c 	and.w	r3, r3, #12
 8002e8a:	2b04      	cmp	r3, #4
 8002e8c:	d00c      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e8e:	4b85      	ldr	r3, [pc, #532]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002e96:	2b08      	cmp	r3, #8
 8002e98:	d112      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002e9a:	4b82      	ldr	r3, [pc, #520]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ea2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002ea6:	d10b      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ea8:	4b7e      	ldr	r3, [pc, #504]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d05b      	beq.n	8002f6c <HAL_RCC_OscConfig+0x108>
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d157      	bne.n	8002f6c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e242      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	685b      	ldr	r3, [r3, #4]
 8002ec4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ec8:	d106      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x74>
 8002eca:	4b76      	ldr	r3, [pc, #472]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a75      	ldr	r2, [pc, #468]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002ed0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ed4:	6013      	str	r3, [r2, #0]
 8002ed6:	e01d      	b.n	8002f14 <HAL_RCC_OscConfig+0xb0>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ee0:	d10c      	bne.n	8002efc <HAL_RCC_OscConfig+0x98>
 8002ee2:	4b70      	ldr	r3, [pc, #448]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a6f      	ldr	r2, [pc, #444]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002ee8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002eec:	6013      	str	r3, [r2, #0]
 8002eee:	4b6d      	ldr	r3, [pc, #436]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a6c      	ldr	r2, [pc, #432]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	e00b      	b.n	8002f14 <HAL_RCC_OscConfig+0xb0>
 8002efc:	4b69      	ldr	r3, [pc, #420]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a68      	ldr	r2, [pc, #416]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002f02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f06:	6013      	str	r3, [r2, #0]
 8002f08:	4b66      	ldr	r3, [pc, #408]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a65      	ldr	r2, [pc, #404]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002f0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f12:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d013      	beq.n	8002f44 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f1c:	f7fe fc9e 	bl	800185c <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f24:	f7fe fc9a 	bl	800185c <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b64      	cmp	r3, #100	; 0x64
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e207      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f36:	4b5b      	ldr	r3, [pc, #364]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d0f0      	beq.n	8002f24 <HAL_RCC_OscConfig+0xc0>
 8002f42:	e014      	b.n	8002f6e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f44:	f7fe fc8a 	bl	800185c <HAL_GetTick>
 8002f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f4a:	e008      	b.n	8002f5e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f4c:	f7fe fc86 	bl	800185c <HAL_GetTick>
 8002f50:	4602      	mov	r2, r0
 8002f52:	693b      	ldr	r3, [r7, #16]
 8002f54:	1ad3      	subs	r3, r2, r3
 8002f56:	2b64      	cmp	r3, #100	; 0x64
 8002f58:	d901      	bls.n	8002f5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f5a:	2303      	movs	r3, #3
 8002f5c:	e1f3      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f5e:	4b51      	ldr	r3, [pc, #324]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d1f0      	bne.n	8002f4c <HAL_RCC_OscConfig+0xe8>
 8002f6a:	e000      	b.n	8002f6e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f6c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0302 	and.w	r3, r3, #2
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d063      	beq.n	8003042 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f7a:	4b4a      	ldr	r3, [pc, #296]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	f003 030c 	and.w	r3, r3, #12
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00b      	beq.n	8002f9e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f86:	4b47      	ldr	r3, [pc, #284]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002f8e:	2b08      	cmp	r3, #8
 8002f90:	d11c      	bne.n	8002fcc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f92:	4b44      	ldr	r3, [pc, #272]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d116      	bne.n	8002fcc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f9e:	4b41      	ldr	r3, [pc, #260]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d005      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x152>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d001      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e1c7      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fb6:	4b3b      	ldr	r3, [pc, #236]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	691b      	ldr	r3, [r3, #16]
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	4937      	ldr	r1, [pc, #220]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fca:	e03a      	b.n	8003042 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d020      	beq.n	8003016 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fd4:	4b34      	ldr	r3, [pc, #208]	; (80030a8 <HAL_RCC_OscConfig+0x244>)
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fda:	f7fe fc3f 	bl	800185c <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fe0:	e008      	b.n	8002ff4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fe2:	f7fe fc3b 	bl	800185c <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d901      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e1a8      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ff4:	4b2b      	ldr	r3, [pc, #172]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d0f0      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003000:	4b28      	ldr	r3, [pc, #160]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	00db      	lsls	r3, r3, #3
 800300e:	4925      	ldr	r1, [pc, #148]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8003010:	4313      	orrs	r3, r2
 8003012:	600b      	str	r3, [r1, #0]
 8003014:	e015      	b.n	8003042 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003016:	4b24      	ldr	r3, [pc, #144]	; (80030a8 <HAL_RCC_OscConfig+0x244>)
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800301c:	f7fe fc1e 	bl	800185c <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003022:	e008      	b.n	8003036 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003024:	f7fe fc1a 	bl	800185c <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e187      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003036:	4b1b      	ldr	r3, [pc, #108]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1f0      	bne.n	8003024 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0308 	and.w	r3, r3, #8
 800304a:	2b00      	cmp	r3, #0
 800304c:	d036      	beq.n	80030bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d016      	beq.n	8003084 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003056:	4b15      	ldr	r3, [pc, #84]	; (80030ac <HAL_RCC_OscConfig+0x248>)
 8003058:	2201      	movs	r2, #1
 800305a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800305c:	f7fe fbfe 	bl	800185c <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003064:	f7fe fbfa 	bl	800185c <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b02      	cmp	r3, #2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e167      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003076:	4b0b      	ldr	r3, [pc, #44]	; (80030a4 <HAL_RCC_OscConfig+0x240>)
 8003078:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0f0      	beq.n	8003064 <HAL_RCC_OscConfig+0x200>
 8003082:	e01b      	b.n	80030bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003084:	4b09      	ldr	r3, [pc, #36]	; (80030ac <HAL_RCC_OscConfig+0x248>)
 8003086:	2200      	movs	r2, #0
 8003088:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800308a:	f7fe fbe7 	bl	800185c <HAL_GetTick>
 800308e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003090:	e00e      	b.n	80030b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003092:	f7fe fbe3 	bl	800185c <HAL_GetTick>
 8003096:	4602      	mov	r2, r0
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	1ad3      	subs	r3, r2, r3
 800309c:	2b02      	cmp	r3, #2
 800309e:	d907      	bls.n	80030b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80030a0:	2303      	movs	r3, #3
 80030a2:	e150      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
 80030a4:	40023800 	.word	0x40023800
 80030a8:	42470000 	.word	0x42470000
 80030ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030b0:	4b88      	ldr	r3, [pc, #544]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 80030b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d1ea      	bne.n	8003092 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0304 	and.w	r3, r3, #4
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f000 8097 	beq.w	80031f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030ca:	2300      	movs	r3, #0
 80030cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030ce:	4b81      	ldr	r3, [pc, #516]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 80030d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d10f      	bne.n	80030fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	60bb      	str	r3, [r7, #8]
 80030de:	4b7d      	ldr	r3, [pc, #500]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 80030e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e2:	4a7c      	ldr	r2, [pc, #496]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 80030e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030e8:	6413      	str	r3, [r2, #64]	; 0x40
 80030ea:	4b7a      	ldr	r3, [pc, #488]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030f2:	60bb      	str	r3, [r7, #8]
 80030f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030f6:	2301      	movs	r3, #1
 80030f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030fa:	4b77      	ldr	r3, [pc, #476]	; (80032d8 <HAL_RCC_OscConfig+0x474>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003102:	2b00      	cmp	r3, #0
 8003104:	d118      	bne.n	8003138 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003106:	4b74      	ldr	r3, [pc, #464]	; (80032d8 <HAL_RCC_OscConfig+0x474>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a73      	ldr	r2, [pc, #460]	; (80032d8 <HAL_RCC_OscConfig+0x474>)
 800310c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003110:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003112:	f7fe fba3 	bl	800185c <HAL_GetTick>
 8003116:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003118:	e008      	b.n	800312c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800311a:	f7fe fb9f 	bl	800185c <HAL_GetTick>
 800311e:	4602      	mov	r2, r0
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	1ad3      	subs	r3, r2, r3
 8003124:	2b02      	cmp	r3, #2
 8003126:	d901      	bls.n	800312c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e10c      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800312c:	4b6a      	ldr	r3, [pc, #424]	; (80032d8 <HAL_RCC_OscConfig+0x474>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003134:	2b00      	cmp	r3, #0
 8003136:	d0f0      	beq.n	800311a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	2b01      	cmp	r3, #1
 800313e:	d106      	bne.n	800314e <HAL_RCC_OscConfig+0x2ea>
 8003140:	4b64      	ldr	r3, [pc, #400]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003142:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003144:	4a63      	ldr	r2, [pc, #396]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003146:	f043 0301 	orr.w	r3, r3, #1
 800314a:	6713      	str	r3, [r2, #112]	; 0x70
 800314c:	e01c      	b.n	8003188 <HAL_RCC_OscConfig+0x324>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	2b05      	cmp	r3, #5
 8003154:	d10c      	bne.n	8003170 <HAL_RCC_OscConfig+0x30c>
 8003156:	4b5f      	ldr	r3, [pc, #380]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003158:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800315a:	4a5e      	ldr	r2, [pc, #376]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 800315c:	f043 0304 	orr.w	r3, r3, #4
 8003160:	6713      	str	r3, [r2, #112]	; 0x70
 8003162:	4b5c      	ldr	r3, [pc, #368]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003166:	4a5b      	ldr	r2, [pc, #364]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003168:	f043 0301 	orr.w	r3, r3, #1
 800316c:	6713      	str	r3, [r2, #112]	; 0x70
 800316e:	e00b      	b.n	8003188 <HAL_RCC_OscConfig+0x324>
 8003170:	4b58      	ldr	r3, [pc, #352]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003174:	4a57      	ldr	r2, [pc, #348]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003176:	f023 0301 	bic.w	r3, r3, #1
 800317a:	6713      	str	r3, [r2, #112]	; 0x70
 800317c:	4b55      	ldr	r3, [pc, #340]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 800317e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003180:	4a54      	ldr	r2, [pc, #336]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003182:	f023 0304 	bic.w	r3, r3, #4
 8003186:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d015      	beq.n	80031bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003190:	f7fe fb64 	bl	800185c <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003196:	e00a      	b.n	80031ae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003198:	f7fe fb60 	bl	800185c <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e0cb      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031ae:	4b49      	ldr	r3, [pc, #292]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 80031b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d0ee      	beq.n	8003198 <HAL_RCC_OscConfig+0x334>
 80031ba:	e014      	b.n	80031e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031bc:	f7fe fb4e 	bl	800185c <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031c2:	e00a      	b.n	80031da <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031c4:	f7fe fb4a 	bl	800185c <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e0b5      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031da:	4b3e      	ldr	r3, [pc, #248]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 80031dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d1ee      	bne.n	80031c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80031e6:	7dfb      	ldrb	r3, [r7, #23]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d105      	bne.n	80031f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031ec:	4b39      	ldr	r3, [pc, #228]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	4a38      	ldr	r2, [pc, #224]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 80031f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031f6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	f000 80a1 	beq.w	8003344 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003202:	4b34      	ldr	r3, [pc, #208]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 030c 	and.w	r3, r3, #12
 800320a:	2b08      	cmp	r3, #8
 800320c:	d05c      	beq.n	80032c8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	2b02      	cmp	r3, #2
 8003214:	d141      	bne.n	800329a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003216:	4b31      	ldr	r3, [pc, #196]	; (80032dc <HAL_RCC_OscConfig+0x478>)
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321c:	f7fe fb1e 	bl	800185c <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003224:	f7fe fb1a 	bl	800185c <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e087      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003236:	4b27      	ldr	r3, [pc, #156]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	69da      	ldr	r2, [r3, #28]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	431a      	orrs	r2, r3
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003250:	019b      	lsls	r3, r3, #6
 8003252:	431a      	orrs	r2, r3
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003258:	085b      	lsrs	r3, r3, #1
 800325a:	3b01      	subs	r3, #1
 800325c:	041b      	lsls	r3, r3, #16
 800325e:	431a      	orrs	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003264:	061b      	lsls	r3, r3, #24
 8003266:	491b      	ldr	r1, [pc, #108]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 8003268:	4313      	orrs	r3, r2
 800326a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800326c:	4b1b      	ldr	r3, [pc, #108]	; (80032dc <HAL_RCC_OscConfig+0x478>)
 800326e:	2201      	movs	r2, #1
 8003270:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003272:	f7fe faf3 	bl	800185c <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003278:	e008      	b.n	800328c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800327a:	f7fe faef 	bl	800185c <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e05c      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800328c:	4b11      	ldr	r3, [pc, #68]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0f0      	beq.n	800327a <HAL_RCC_OscConfig+0x416>
 8003298:	e054      	b.n	8003344 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800329a:	4b10      	ldr	r3, [pc, #64]	; (80032dc <HAL_RCC_OscConfig+0x478>)
 800329c:	2200      	movs	r2, #0
 800329e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a0:	f7fe fadc 	bl	800185c <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a8:	f7fe fad8 	bl	800185c <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b02      	cmp	r3, #2
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e045      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032ba:	4b06      	ldr	r3, [pc, #24]	; (80032d4 <HAL_RCC_OscConfig+0x470>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1f0      	bne.n	80032a8 <HAL_RCC_OscConfig+0x444>
 80032c6:	e03d      	b.n	8003344 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d107      	bne.n	80032e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e038      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
 80032d4:	40023800 	.word	0x40023800
 80032d8:	40007000 	.word	0x40007000
 80032dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80032e0:	4b1b      	ldr	r3, [pc, #108]	; (8003350 <HAL_RCC_OscConfig+0x4ec>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d028      	beq.n	8003340 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d121      	bne.n	8003340 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003306:	429a      	cmp	r2, r3
 8003308:	d11a      	bne.n	8003340 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800330a:	68fa      	ldr	r2, [r7, #12]
 800330c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003310:	4013      	ands	r3, r2
 8003312:	687a      	ldr	r2, [r7, #4]
 8003314:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003316:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003318:	4293      	cmp	r3, r2
 800331a:	d111      	bne.n	8003340 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003326:	085b      	lsrs	r3, r3, #1
 8003328:	3b01      	subs	r3, #1
 800332a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800332c:	429a      	cmp	r2, r3
 800332e:	d107      	bne.n	8003340 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800333c:	429a      	cmp	r2, r3
 800333e:	d001      	beq.n	8003344 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e000      	b.n	8003346 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3718      	adds	r7, #24
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	40023800 	.word	0x40023800

08003354 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b084      	sub	sp, #16
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e0cc      	b.n	8003502 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003368:	4b68      	ldr	r3, [pc, #416]	; (800350c <HAL_RCC_ClockConfig+0x1b8>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0307 	and.w	r3, r3, #7
 8003370:	683a      	ldr	r2, [r7, #0]
 8003372:	429a      	cmp	r2, r3
 8003374:	d90c      	bls.n	8003390 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003376:	4b65      	ldr	r3, [pc, #404]	; (800350c <HAL_RCC_ClockConfig+0x1b8>)
 8003378:	683a      	ldr	r2, [r7, #0]
 800337a:	b2d2      	uxtb	r2, r2
 800337c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800337e:	4b63      	ldr	r3, [pc, #396]	; (800350c <HAL_RCC_ClockConfig+0x1b8>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	429a      	cmp	r2, r3
 800338a:	d001      	beq.n	8003390 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e0b8      	b.n	8003502 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d020      	beq.n	80033de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d005      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033a8:	4b59      	ldr	r3, [pc, #356]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	4a58      	ldr	r2, [pc, #352]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80033ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f003 0308 	and.w	r3, r3, #8
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d005      	beq.n	80033cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033c0:	4b53      	ldr	r3, [pc, #332]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	4a52      	ldr	r2, [pc, #328]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80033c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033cc:	4b50      	ldr	r3, [pc, #320]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	494d      	ldr	r1, [pc, #308]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80033da:	4313      	orrs	r3, r2
 80033dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d044      	beq.n	8003474 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d107      	bne.n	8003402 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033f2:	4b47      	ldr	r3, [pc, #284]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d119      	bne.n	8003432 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e07f      	b.n	8003502 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	2b02      	cmp	r3, #2
 8003408:	d003      	beq.n	8003412 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800340e:	2b03      	cmp	r3, #3
 8003410:	d107      	bne.n	8003422 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003412:	4b3f      	ldr	r3, [pc, #252]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d109      	bne.n	8003432 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e06f      	b.n	8003502 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003422:	4b3b      	ldr	r3, [pc, #236]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	2b00      	cmp	r3, #0
 800342c:	d101      	bne.n	8003432 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800342e:	2301      	movs	r3, #1
 8003430:	e067      	b.n	8003502 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003432:	4b37      	ldr	r3, [pc, #220]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	f023 0203 	bic.w	r2, r3, #3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	4934      	ldr	r1, [pc, #208]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 8003440:	4313      	orrs	r3, r2
 8003442:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003444:	f7fe fa0a 	bl	800185c <HAL_GetTick>
 8003448:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800344a:	e00a      	b.n	8003462 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800344c:	f7fe fa06 	bl	800185c <HAL_GetTick>
 8003450:	4602      	mov	r2, r0
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	1ad3      	subs	r3, r2, r3
 8003456:	f241 3288 	movw	r2, #5000	; 0x1388
 800345a:	4293      	cmp	r3, r2
 800345c:	d901      	bls.n	8003462 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e04f      	b.n	8003502 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003462:	4b2b      	ldr	r3, [pc, #172]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f003 020c 	and.w	r2, r3, #12
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	429a      	cmp	r2, r3
 8003472:	d1eb      	bne.n	800344c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003474:	4b25      	ldr	r3, [pc, #148]	; (800350c <HAL_RCC_ClockConfig+0x1b8>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0307 	and.w	r3, r3, #7
 800347c:	683a      	ldr	r2, [r7, #0]
 800347e:	429a      	cmp	r2, r3
 8003480:	d20c      	bcs.n	800349c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003482:	4b22      	ldr	r3, [pc, #136]	; (800350c <HAL_RCC_ClockConfig+0x1b8>)
 8003484:	683a      	ldr	r2, [r7, #0]
 8003486:	b2d2      	uxtb	r2, r2
 8003488:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800348a:	4b20      	ldr	r3, [pc, #128]	; (800350c <HAL_RCC_ClockConfig+0x1b8>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0307 	and.w	r3, r3, #7
 8003492:	683a      	ldr	r2, [r7, #0]
 8003494:	429a      	cmp	r2, r3
 8003496:	d001      	beq.n	800349c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e032      	b.n	8003502 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0304 	and.w	r3, r3, #4
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d008      	beq.n	80034ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034a8:	4b19      	ldr	r3, [pc, #100]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	68db      	ldr	r3, [r3, #12]
 80034b4:	4916      	ldr	r1, [pc, #88]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80034b6:	4313      	orrs	r3, r2
 80034b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0308 	and.w	r3, r3, #8
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d009      	beq.n	80034da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034c6:	4b12      	ldr	r3, [pc, #72]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	00db      	lsls	r3, r3, #3
 80034d4:	490e      	ldr	r1, [pc, #56]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80034d6:	4313      	orrs	r3, r2
 80034d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034da:	f000 f821 	bl	8003520 <HAL_RCC_GetSysClockFreq>
 80034de:	4602      	mov	r2, r0
 80034e0:	4b0b      	ldr	r3, [pc, #44]	; (8003510 <HAL_RCC_ClockConfig+0x1bc>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	091b      	lsrs	r3, r3, #4
 80034e6:	f003 030f 	and.w	r3, r3, #15
 80034ea:	490a      	ldr	r1, [pc, #40]	; (8003514 <HAL_RCC_ClockConfig+0x1c0>)
 80034ec:	5ccb      	ldrb	r3, [r1, r3]
 80034ee:	fa22 f303 	lsr.w	r3, r2, r3
 80034f2:	4a09      	ldr	r2, [pc, #36]	; (8003518 <HAL_RCC_ClockConfig+0x1c4>)
 80034f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80034f6:	4b09      	ldr	r3, [pc, #36]	; (800351c <HAL_RCC_ClockConfig+0x1c8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fe f96a 	bl	80017d4 <HAL_InitTick>

  return HAL_OK;
 8003500:	2300      	movs	r3, #0
}
 8003502:	4618      	mov	r0, r3
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	40023c00 	.word	0x40023c00
 8003510:	40023800 	.word	0x40023800
 8003514:	080097bc 	.word	0x080097bc
 8003518:	20000000 	.word	0x20000000
 800351c:	20000004 	.word	0x20000004

08003520 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003524:	b094      	sub	sp, #80	; 0x50
 8003526:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003528:	2300      	movs	r3, #0
 800352a:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllvco = 0U;
 800352c:	2300      	movs	r3, #0
 800352e:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t pllp = 0U;
 8003530:	2300      	movs	r3, #0
 8003532:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003534:	2300      	movs	r3, #0
 8003536:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003538:	4b79      	ldr	r3, [pc, #484]	; (8003720 <HAL_RCC_GetSysClockFreq+0x200>)
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f003 030c 	and.w	r3, r3, #12
 8003540:	2b08      	cmp	r3, #8
 8003542:	d00d      	beq.n	8003560 <HAL_RCC_GetSysClockFreq+0x40>
 8003544:	2b08      	cmp	r3, #8
 8003546:	f200 80e1 	bhi.w	800370c <HAL_RCC_GetSysClockFreq+0x1ec>
 800354a:	2b00      	cmp	r3, #0
 800354c:	d002      	beq.n	8003554 <HAL_RCC_GetSysClockFreq+0x34>
 800354e:	2b04      	cmp	r3, #4
 8003550:	d003      	beq.n	800355a <HAL_RCC_GetSysClockFreq+0x3a>
 8003552:	e0db      	b.n	800370c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003554:	4b73      	ldr	r3, [pc, #460]	; (8003724 <HAL_RCC_GetSysClockFreq+0x204>)
 8003556:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003558:	e0db      	b.n	8003712 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800355a:	4b73      	ldr	r3, [pc, #460]	; (8003728 <HAL_RCC_GetSysClockFreq+0x208>)
 800355c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800355e:	e0d8      	b.n	8003712 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003560:	4b6f      	ldr	r3, [pc, #444]	; (8003720 <HAL_RCC_GetSysClockFreq+0x200>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003568:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800356a:	4b6d      	ldr	r3, [pc, #436]	; (8003720 <HAL_RCC_GetSysClockFreq+0x200>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d063      	beq.n	800363e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003576:	4b6a      	ldr	r3, [pc, #424]	; (8003720 <HAL_RCC_GetSysClockFreq+0x200>)
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	099b      	lsrs	r3, r3, #6
 800357c:	2200      	movs	r2, #0
 800357e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003580:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003584:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003588:	633b      	str	r3, [r7, #48]	; 0x30
 800358a:	2300      	movs	r3, #0
 800358c:	637b      	str	r3, [r7, #52]	; 0x34
 800358e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003592:	4622      	mov	r2, r4
 8003594:	462b      	mov	r3, r5
 8003596:	f04f 0000 	mov.w	r0, #0
 800359a:	f04f 0100 	mov.w	r1, #0
 800359e:	0159      	lsls	r1, r3, #5
 80035a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035a4:	0150      	lsls	r0, r2, #5
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	4621      	mov	r1, r4
 80035ac:	1a51      	subs	r1, r2, r1
 80035ae:	6139      	str	r1, [r7, #16]
 80035b0:	4629      	mov	r1, r5
 80035b2:	eb63 0301 	sbc.w	r3, r3, r1
 80035b6:	617b      	str	r3, [r7, #20]
 80035b8:	f04f 0200 	mov.w	r2, #0
 80035bc:	f04f 0300 	mov.w	r3, #0
 80035c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80035c4:	4659      	mov	r1, fp
 80035c6:	018b      	lsls	r3, r1, #6
 80035c8:	4651      	mov	r1, sl
 80035ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035ce:	4651      	mov	r1, sl
 80035d0:	018a      	lsls	r2, r1, #6
 80035d2:	4651      	mov	r1, sl
 80035d4:	ebb2 0801 	subs.w	r8, r2, r1
 80035d8:	4659      	mov	r1, fp
 80035da:	eb63 0901 	sbc.w	r9, r3, r1
 80035de:	f04f 0200 	mov.w	r2, #0
 80035e2:	f04f 0300 	mov.w	r3, #0
 80035e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80035ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80035ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80035f2:	4690      	mov	r8, r2
 80035f4:	4699      	mov	r9, r3
 80035f6:	4623      	mov	r3, r4
 80035f8:	eb18 0303 	adds.w	r3, r8, r3
 80035fc:	60bb      	str	r3, [r7, #8]
 80035fe:	462b      	mov	r3, r5
 8003600:	eb49 0303 	adc.w	r3, r9, r3
 8003604:	60fb      	str	r3, [r7, #12]
 8003606:	f04f 0200 	mov.w	r2, #0
 800360a:	f04f 0300 	mov.w	r3, #0
 800360e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003612:	4629      	mov	r1, r5
 8003614:	024b      	lsls	r3, r1, #9
 8003616:	4621      	mov	r1, r4
 8003618:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800361c:	4621      	mov	r1, r4
 800361e:	024a      	lsls	r2, r1, #9
 8003620:	4610      	mov	r0, r2
 8003622:	4619      	mov	r1, r3
 8003624:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003626:	2200      	movs	r2, #0
 8003628:	62bb      	str	r3, [r7, #40]	; 0x28
 800362a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800362c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003630:	f7fd fb12 	bl	8000c58 <__aeabi_uldivmod>
 8003634:	4602      	mov	r2, r0
 8003636:	460b      	mov	r3, r1
 8003638:	4613      	mov	r3, r2
 800363a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800363c:	e058      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800363e:	4b38      	ldr	r3, [pc, #224]	; (8003720 <HAL_RCC_GetSysClockFreq+0x200>)
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	099b      	lsrs	r3, r3, #6
 8003644:	2200      	movs	r2, #0
 8003646:	4618      	mov	r0, r3
 8003648:	4611      	mov	r1, r2
 800364a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800364e:	623b      	str	r3, [r7, #32]
 8003650:	2300      	movs	r3, #0
 8003652:	627b      	str	r3, [r7, #36]	; 0x24
 8003654:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003658:	4642      	mov	r2, r8
 800365a:	464b      	mov	r3, r9
 800365c:	f04f 0000 	mov.w	r0, #0
 8003660:	f04f 0100 	mov.w	r1, #0
 8003664:	0159      	lsls	r1, r3, #5
 8003666:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800366a:	0150      	lsls	r0, r2, #5
 800366c:	4602      	mov	r2, r0
 800366e:	460b      	mov	r3, r1
 8003670:	4641      	mov	r1, r8
 8003672:	ebb2 0a01 	subs.w	sl, r2, r1
 8003676:	4649      	mov	r1, r9
 8003678:	eb63 0b01 	sbc.w	fp, r3, r1
 800367c:	f04f 0200 	mov.w	r2, #0
 8003680:	f04f 0300 	mov.w	r3, #0
 8003684:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003688:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800368c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003690:	ebb2 040a 	subs.w	r4, r2, sl
 8003694:	eb63 050b 	sbc.w	r5, r3, fp
 8003698:	f04f 0200 	mov.w	r2, #0
 800369c:	f04f 0300 	mov.w	r3, #0
 80036a0:	00eb      	lsls	r3, r5, #3
 80036a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80036a6:	00e2      	lsls	r2, r4, #3
 80036a8:	4614      	mov	r4, r2
 80036aa:	461d      	mov	r5, r3
 80036ac:	4643      	mov	r3, r8
 80036ae:	18e3      	adds	r3, r4, r3
 80036b0:	603b      	str	r3, [r7, #0]
 80036b2:	464b      	mov	r3, r9
 80036b4:	eb45 0303 	adc.w	r3, r5, r3
 80036b8:	607b      	str	r3, [r7, #4]
 80036ba:	f04f 0200 	mov.w	r2, #0
 80036be:	f04f 0300 	mov.w	r3, #0
 80036c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80036c6:	4629      	mov	r1, r5
 80036c8:	028b      	lsls	r3, r1, #10
 80036ca:	4621      	mov	r1, r4
 80036cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80036d0:	4621      	mov	r1, r4
 80036d2:	028a      	lsls	r2, r1, #10
 80036d4:	4610      	mov	r0, r2
 80036d6:	4619      	mov	r1, r3
 80036d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036da:	2200      	movs	r2, #0
 80036dc:	61bb      	str	r3, [r7, #24]
 80036de:	61fa      	str	r2, [r7, #28]
 80036e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036e4:	f7fd fab8 	bl	8000c58 <__aeabi_uldivmod>
 80036e8:	4602      	mov	r2, r0
 80036ea:	460b      	mov	r3, r1
 80036ec:	4613      	mov	r3, r2
 80036ee:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80036f0:	4b0b      	ldr	r3, [pc, #44]	; (8003720 <HAL_RCC_GetSysClockFreq+0x200>)
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	0c1b      	lsrs	r3, r3, #16
 80036f6:	f003 0303 	and.w	r3, r3, #3
 80036fa:	3301      	adds	r3, #1
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003700:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003702:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003704:	fbb2 f3f3 	udiv	r3, r2, r3
 8003708:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800370a:	e002      	b.n	8003712 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800370c:	4b05      	ldr	r3, [pc, #20]	; (8003724 <HAL_RCC_GetSysClockFreq+0x204>)
 800370e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003710:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003712:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003714:	4618      	mov	r0, r3
 8003716:	3750      	adds	r7, #80	; 0x50
 8003718:	46bd      	mov	sp, r7
 800371a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800371e:	bf00      	nop
 8003720:	40023800 	.word	0x40023800
 8003724:	00f42400 	.word	0x00f42400
 8003728:	007a1200 	.word	0x007a1200

0800372c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800372c:	b480      	push	{r7}
 800372e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003730:	4b03      	ldr	r3, [pc, #12]	; (8003740 <HAL_RCC_GetHCLKFreq+0x14>)
 8003732:	681b      	ldr	r3, [r3, #0]
}
 8003734:	4618      	mov	r0, r3
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop
 8003740:	20000000 	.word	0x20000000

08003744 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003748:	f7ff fff0 	bl	800372c <HAL_RCC_GetHCLKFreq>
 800374c:	4602      	mov	r2, r0
 800374e:	4b05      	ldr	r3, [pc, #20]	; (8003764 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	0a9b      	lsrs	r3, r3, #10
 8003754:	f003 0307 	and.w	r3, r3, #7
 8003758:	4903      	ldr	r1, [pc, #12]	; (8003768 <HAL_RCC_GetPCLK1Freq+0x24>)
 800375a:	5ccb      	ldrb	r3, [r1, r3]
 800375c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003760:	4618      	mov	r0, r3
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40023800 	.word	0x40023800
 8003768:	080097cc 	.word	0x080097cc

0800376c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003770:	f7ff ffdc 	bl	800372c <HAL_RCC_GetHCLKFreq>
 8003774:	4602      	mov	r2, r0
 8003776:	4b05      	ldr	r3, [pc, #20]	; (800378c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	0b5b      	lsrs	r3, r3, #13
 800377c:	f003 0307 	and.w	r3, r3, #7
 8003780:	4903      	ldr	r1, [pc, #12]	; (8003790 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003782:	5ccb      	ldrb	r3, [r1, r3]
 8003784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003788:	4618      	mov	r0, r3
 800378a:	bd80      	pop	{r7, pc}
 800378c:	40023800 	.word	0x40023800
 8003790:	080097cc 	.word	0x080097cc

08003794 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d001      	beq.n	80037ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e044      	b.n	8003836 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2202      	movs	r2, #2
 80037b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a1e      	ldr	r2, [pc, #120]	; (8003844 <HAL_TIM_Base_Start_IT+0xb0>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d018      	beq.n	8003800 <HAL_TIM_Base_Start_IT+0x6c>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037d6:	d013      	beq.n	8003800 <HAL_TIM_Base_Start_IT+0x6c>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	4a1a      	ldr	r2, [pc, #104]	; (8003848 <HAL_TIM_Base_Start_IT+0xb4>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d00e      	beq.n	8003800 <HAL_TIM_Base_Start_IT+0x6c>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a19      	ldr	r2, [pc, #100]	; (800384c <HAL_TIM_Base_Start_IT+0xb8>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d009      	beq.n	8003800 <HAL_TIM_Base_Start_IT+0x6c>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a17      	ldr	r2, [pc, #92]	; (8003850 <HAL_TIM_Base_Start_IT+0xbc>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d004      	beq.n	8003800 <HAL_TIM_Base_Start_IT+0x6c>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a16      	ldr	r2, [pc, #88]	; (8003854 <HAL_TIM_Base_Start_IT+0xc0>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d111      	bne.n	8003824 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f003 0307 	and.w	r3, r3, #7
 800380a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2b06      	cmp	r3, #6
 8003810:	d010      	beq.n	8003834 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681a      	ldr	r2, [r3, #0]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f042 0201 	orr.w	r2, r2, #1
 8003820:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003822:	e007      	b.n	8003834 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 0201 	orr.w	r2, r2, #1
 8003832:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3714      	adds	r7, #20
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop
 8003844:	40010000 	.word	0x40010000
 8003848:	40000400 	.word	0x40000400
 800384c:	40000800 	.word	0x40000800
 8003850:	40000c00 	.word	0x40000c00
 8003854:	40014000 	.word	0x40014000

08003858 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b082      	sub	sp, #8
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d101      	bne.n	800386a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e041      	b.n	80038ee <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b00      	cmp	r3, #0
 8003874:	d106      	bne.n	8003884 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f7fd fe88 	bl	8001594 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2202      	movs	r2, #2
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	3304      	adds	r3, #4
 8003894:	4619      	mov	r1, r3
 8003896:	4610      	mov	r0, r2
 8003898:	f000 f9ac 	bl	8003bf4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3708      	adds	r7, #8
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b084      	sub	sp, #16
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800390e:	68bb      	ldr	r3, [r7, #8]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d020      	beq.n	800395a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f003 0302 	and.w	r3, r3, #2
 800391e:	2b00      	cmp	r3, #0
 8003920:	d01b      	beq.n	800395a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f06f 0202 	mvn.w	r2, #2
 800392a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2201      	movs	r2, #1
 8003930:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	699b      	ldr	r3, [r3, #24]
 8003938:	f003 0303 	and.w	r3, r3, #3
 800393c:	2b00      	cmp	r3, #0
 800393e:	d003      	beq.n	8003948 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f000 f939 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8003946:	e005      	b.n	8003954 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 f92b 	bl	8003ba4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 f93c 	bl	8003bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b00      	cmp	r3, #0
 8003962:	d020      	beq.n	80039a6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	f003 0304 	and.w	r3, r3, #4
 800396a:	2b00      	cmp	r3, #0
 800396c:	d01b      	beq.n	80039a6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f06f 0204 	mvn.w	r2, #4
 8003976:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2202      	movs	r2, #2
 800397c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003988:	2b00      	cmp	r3, #0
 800398a:	d003      	beq.n	8003994 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	f000 f913 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8003992:	e005      	b.n	80039a0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f000 f905 	bl	8003ba4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800399a:	6878      	ldr	r0, [r7, #4]
 800399c:	f000 f916 	bl	8003bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	f003 0308 	and.w	r3, r3, #8
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d020      	beq.n	80039f2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d01b      	beq.n	80039f2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f06f 0208 	mvn.w	r2, #8
 80039c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2204      	movs	r2, #4
 80039c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	69db      	ldr	r3, [r3, #28]
 80039d0:	f003 0303 	and.w	r3, r3, #3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d003      	beq.n	80039e0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80039d8:	6878      	ldr	r0, [r7, #4]
 80039da:	f000 f8ed 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 80039de:	e005      	b.n	80039ec <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f000 f8df 	bl	8003ba4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	f000 f8f0 	bl	8003bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	f003 0310 	and.w	r3, r3, #16
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d020      	beq.n	8003a3e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f003 0310 	and.w	r3, r3, #16
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d01b      	beq.n	8003a3e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f06f 0210 	mvn.w	r2, #16
 8003a0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2208      	movs	r2, #8
 8003a14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	69db      	ldr	r3, [r3, #28]
 8003a1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d003      	beq.n	8003a2c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 f8c7 	bl	8003bb8 <HAL_TIM_IC_CaptureCallback>
 8003a2a:	e005      	b.n	8003a38 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a2c:	6878      	ldr	r0, [r7, #4]
 8003a2e:	f000 f8b9 	bl	8003ba4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 f8ca 	bl	8003bcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003a3e:	68bb      	ldr	r3, [r7, #8]
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d00c      	beq.n	8003a62 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f003 0301 	and.w	r3, r3, #1
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d007      	beq.n	8003a62 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f06f 0201 	mvn.w	r2, #1
 8003a5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 f897 	bl	8003b90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00c      	beq.n	8003a86 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d007      	beq.n	8003a86 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003a7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003a80:	6878      	ldr	r0, [r7, #4]
 8003a82:	f000 fb99 	bl	80041b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d00c      	beq.n	8003aaa <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d007      	beq.n	8003aaa <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003aa2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 f89b 	bl	8003be0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	f003 0320 	and.w	r3, r3, #32
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00c      	beq.n	8003ace <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f003 0320 	and.w	r3, r3, #32
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d007      	beq.n	8003ace <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f06f 0220 	mvn.w	r2, #32
 8003ac6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003ac8:	6878      	ldr	r0, [r7, #4]
 8003aca:	f000 fb6b 	bl	80041a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ace:	bf00      	nop
 8003ad0:	3710      	adds	r7, #16
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
	...

08003ad8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003aee:	2b01      	cmp	r3, #1
 8003af0:	d101      	bne.n	8003af6 <HAL_TIM_OC_ConfigChannel+0x1e>
 8003af2:	2302      	movs	r3, #2
 8003af4:	e048      	b.n	8003b88 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2201      	movs	r2, #1
 8003afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	2b0c      	cmp	r3, #12
 8003b02:	d839      	bhi.n	8003b78 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003b04:	a201      	add	r2, pc, #4	; (adr r2, 8003b0c <HAL_TIM_OC_ConfigChannel+0x34>)
 8003b06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b0a:	bf00      	nop
 8003b0c:	08003b41 	.word	0x08003b41
 8003b10:	08003b79 	.word	0x08003b79
 8003b14:	08003b79 	.word	0x08003b79
 8003b18:	08003b79 	.word	0x08003b79
 8003b1c:	08003b4f 	.word	0x08003b4f
 8003b20:	08003b79 	.word	0x08003b79
 8003b24:	08003b79 	.word	0x08003b79
 8003b28:	08003b79 	.word	0x08003b79
 8003b2c:	08003b5d 	.word	0x08003b5d
 8003b30:	08003b79 	.word	0x08003b79
 8003b34:	08003b79 	.word	0x08003b79
 8003b38:	08003b79 	.word	0x08003b79
 8003b3c:	08003b6b 	.word	0x08003b6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68b9      	ldr	r1, [r7, #8]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f000 f8e0 	bl	8003d0c <TIM_OC1_SetConfig>
      break;
 8003b4c:	e017      	b.n	8003b7e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68b9      	ldr	r1, [r7, #8]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f000 f93f 	bl	8003dd8 <TIM_OC2_SetConfig>
      break;
 8003b5a:	e010      	b.n	8003b7e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68b9      	ldr	r1, [r7, #8]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 f9a4 	bl	8003eb0 <TIM_OC3_SetConfig>
      break;
 8003b68:	e009      	b.n	8003b7e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68b9      	ldr	r1, [r7, #8]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f000 fa07 	bl	8003f84 <TIM_OC4_SetConfig>
      break;
 8003b76:	e002      	b.n	8003b7e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003b78:	2301      	movs	r3, #1
 8003b7a:	75fb      	strb	r3, [r7, #23]
      break;
 8003b7c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	3718      	adds	r7, #24
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	bd80      	pop	{r7, pc}

08003b90 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b083      	sub	sp, #12
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003b98:	bf00      	nop
 8003b9a:	370c      	adds	r7, #12
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr

08003ba4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr

08003bb8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003bc0:	bf00      	nop
 8003bc2:	370c      	adds	r7, #12
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bca:	4770      	bx	lr

08003bcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bd4:	bf00      	nop
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr

08003be0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003be8:	bf00      	nop
 8003bea:	370c      	adds	r7, #12
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr

08003bf4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	4a3a      	ldr	r2, [pc, #232]	; (8003cf0 <TIM_Base_SetConfig+0xfc>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d00f      	beq.n	8003c2c <TIM_Base_SetConfig+0x38>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c12:	d00b      	beq.n	8003c2c <TIM_Base_SetConfig+0x38>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a37      	ldr	r2, [pc, #220]	; (8003cf4 <TIM_Base_SetConfig+0x100>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d007      	beq.n	8003c2c <TIM_Base_SetConfig+0x38>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4a36      	ldr	r2, [pc, #216]	; (8003cf8 <TIM_Base_SetConfig+0x104>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d003      	beq.n	8003c2c <TIM_Base_SetConfig+0x38>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4a35      	ldr	r2, [pc, #212]	; (8003cfc <TIM_Base_SetConfig+0x108>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d108      	bne.n	8003c3e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	4a2b      	ldr	r2, [pc, #172]	; (8003cf0 <TIM_Base_SetConfig+0xfc>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d01b      	beq.n	8003c7e <TIM_Base_SetConfig+0x8a>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c4c:	d017      	beq.n	8003c7e <TIM_Base_SetConfig+0x8a>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a28      	ldr	r2, [pc, #160]	; (8003cf4 <TIM_Base_SetConfig+0x100>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d013      	beq.n	8003c7e <TIM_Base_SetConfig+0x8a>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	4a27      	ldr	r2, [pc, #156]	; (8003cf8 <TIM_Base_SetConfig+0x104>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d00f      	beq.n	8003c7e <TIM_Base_SetConfig+0x8a>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a26      	ldr	r2, [pc, #152]	; (8003cfc <TIM_Base_SetConfig+0x108>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d00b      	beq.n	8003c7e <TIM_Base_SetConfig+0x8a>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a25      	ldr	r2, [pc, #148]	; (8003d00 <TIM_Base_SetConfig+0x10c>)
 8003c6a:	4293      	cmp	r3, r2
 8003c6c:	d007      	beq.n	8003c7e <TIM_Base_SetConfig+0x8a>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	4a24      	ldr	r2, [pc, #144]	; (8003d04 <TIM_Base_SetConfig+0x110>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d003      	beq.n	8003c7e <TIM_Base_SetConfig+0x8a>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	4a23      	ldr	r2, [pc, #140]	; (8003d08 <TIM_Base_SetConfig+0x114>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d108      	bne.n	8003c90 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	68fa      	ldr	r2, [r7, #12]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	689a      	ldr	r2, [r3, #8]
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a0e      	ldr	r2, [pc, #56]	; (8003cf0 <TIM_Base_SetConfig+0xfc>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d103      	bne.n	8003cc4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	691a      	ldr	r2, [r3, #16]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2201      	movs	r2, #1
 8003cc8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	691b      	ldr	r3, [r3, #16]
 8003cce:	f003 0301 	and.w	r3, r3, #1
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d105      	bne.n	8003ce2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	691b      	ldr	r3, [r3, #16]
 8003cda:	f023 0201 	bic.w	r2, r3, #1
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	611a      	str	r2, [r3, #16]
  }
}
 8003ce2:	bf00      	nop
 8003ce4:	3714      	adds	r7, #20
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
 8003cee:	bf00      	nop
 8003cf0:	40010000 	.word	0x40010000
 8003cf4:	40000400 	.word	0x40000400
 8003cf8:	40000800 	.word	0x40000800
 8003cfc:	40000c00 	.word	0x40000c00
 8003d00:	40014000 	.word	0x40014000
 8003d04:	40014400 	.word	0x40014400
 8003d08:	40014800 	.word	0x40014800

08003d0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b087      	sub	sp, #28
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
 8003d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a1b      	ldr	r3, [r3, #32]
 8003d1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a1b      	ldr	r3, [r3, #32]
 8003d20:	f023 0201 	bic.w	r2, r3, #1
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f023 0303 	bic.w	r3, r3, #3
 8003d42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	4313      	orrs	r3, r2
 8003d4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f023 0302 	bic.w	r3, r3, #2
 8003d54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	4a1c      	ldr	r2, [pc, #112]	; (8003dd4 <TIM_OC1_SetConfig+0xc8>)
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d10c      	bne.n	8003d82 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d68:	697b      	ldr	r3, [r7, #20]
 8003d6a:	f023 0308 	bic.w	r3, r3, #8
 8003d6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	697a      	ldr	r2, [r7, #20]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f023 0304 	bic.w	r3, r3, #4
 8003d80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a13      	ldr	r2, [pc, #76]	; (8003dd4 <TIM_OC1_SetConfig+0xc8>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d111      	bne.n	8003dae <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003d98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	695b      	ldr	r3, [r3, #20]
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	693a      	ldr	r2, [r7, #16]
 8003db2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	68fa      	ldr	r2, [r7, #12]
 8003db8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	685a      	ldr	r2, [r3, #4]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	621a      	str	r2, [r3, #32]
}
 8003dc8:	bf00      	nop
 8003dca:	371c      	adds	r7, #28
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr
 8003dd4:	40010000 	.word	0x40010000

08003dd8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b087      	sub	sp, #28
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6a1b      	ldr	r3, [r3, #32]
 8003de6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6a1b      	ldr	r3, [r3, #32]
 8003dec:	f023 0210 	bic.w	r2, r3, #16
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003e06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	021b      	lsls	r3, r3, #8
 8003e16:	68fa      	ldr	r2, [r7, #12]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	f023 0320 	bic.w	r3, r3, #32
 8003e22:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	011b      	lsls	r3, r3, #4
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a1e      	ldr	r2, [pc, #120]	; (8003eac <TIM_OC2_SetConfig+0xd4>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d10d      	bne.n	8003e54 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003e3e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	011b      	lsls	r3, r3, #4
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e4c:	697b      	ldr	r3, [r7, #20]
 8003e4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003e52:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a15      	ldr	r2, [pc, #84]	; (8003eac <TIM_OC2_SetConfig+0xd4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d113      	bne.n	8003e84 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e62:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003e6a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	695b      	ldr	r3, [r3, #20]
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	693a      	ldr	r2, [r7, #16]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	693a      	ldr	r2, [r7, #16]
 8003e80:	4313      	orrs	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685a      	ldr	r2, [r3, #4]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	697a      	ldr	r2, [r7, #20]
 8003e9c:	621a      	str	r2, [r3, #32]
}
 8003e9e:	bf00      	nop
 8003ea0:	371c      	adds	r7, #28
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	40010000 	.word	0x40010000

08003eb0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b087      	sub	sp, #28
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a1b      	ldr	r3, [r3, #32]
 8003ec4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f023 0303 	bic.w	r3, r3, #3
 8003ee6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ef8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	021b      	lsls	r3, r3, #8
 8003f00:	697a      	ldr	r2, [r7, #20]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	4a1d      	ldr	r2, [pc, #116]	; (8003f80 <TIM_OC3_SetConfig+0xd0>)
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d10d      	bne.n	8003f2a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	68db      	ldr	r3, [r3, #12]
 8003f1a:	021b      	lsls	r3, r3, #8
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	4a14      	ldr	r2, [pc, #80]	; (8003f80 <TIM_OC3_SetConfig+0xd0>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d113      	bne.n	8003f5a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003f38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003f40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	695b      	ldr	r3, [r3, #20]
 8003f46:	011b      	lsls	r3, r3, #4
 8003f48:	693a      	ldr	r2, [r7, #16]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	693a      	ldr	r2, [r7, #16]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	693a      	ldr	r2, [r7, #16]
 8003f5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685a      	ldr	r2, [r3, #4]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	697a      	ldr	r2, [r7, #20]
 8003f72:	621a      	str	r2, [r3, #32]
}
 8003f74:	bf00      	nop
 8003f76:	371c      	adds	r7, #28
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr
 8003f80:	40010000 	.word	0x40010000

08003f84 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003f84:	b480      	push	{r7}
 8003f86:	b087      	sub	sp, #28
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a1b      	ldr	r3, [r3, #32]
 8003f92:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6a1b      	ldr	r3, [r3, #32]
 8003f98:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003fb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	021b      	lsls	r3, r3, #8
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003fce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	031b      	lsls	r3, r3, #12
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	4a10      	ldr	r2, [pc, #64]	; (8004020 <TIM_OC4_SetConfig+0x9c>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d109      	bne.n	8003ff8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	695b      	ldr	r3, [r3, #20]
 8003ff0:	019b      	lsls	r3, r3, #6
 8003ff2:	697a      	ldr	r2, [r7, #20]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	697a      	ldr	r2, [r7, #20]
 8003ffc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004004:	683b      	ldr	r3, [r7, #0]
 8004006:	685a      	ldr	r2, [r3, #4]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	693a      	ldr	r2, [r7, #16]
 8004010:	621a      	str	r2, [r3, #32]
}
 8004012:	bf00      	nop
 8004014:	371c      	adds	r7, #28
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	40010000 	.word	0x40010000

08004024 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004024:	b480      	push	{r7}
 8004026:	b085      	sub	sp, #20
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004034:	2b01      	cmp	r3, #1
 8004036:	d101      	bne.n	800403c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004038:	2302      	movs	r3, #2
 800403a:	e050      	b.n	80040de <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2202      	movs	r2, #2
 8004048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004062:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	68fa      	ldr	r2, [r7, #12]
 800406a:	4313      	orrs	r3, r2
 800406c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a1c      	ldr	r2, [pc, #112]	; (80040ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d018      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004088:	d013      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	4a18      	ldr	r2, [pc, #96]	; (80040f0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d00e      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a16      	ldr	r2, [pc, #88]	; (80040f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d009      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a15      	ldr	r2, [pc, #84]	; (80040f8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80040a4:	4293      	cmp	r3, r2
 80040a6:	d004      	beq.n	80040b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a13      	ldr	r2, [pc, #76]	; (80040fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d10c      	bne.n	80040cc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80040b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	68ba      	ldr	r2, [r7, #8]
 80040c0:	4313      	orrs	r3, r2
 80040c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80040dc:	2300      	movs	r3, #0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3714      	adds	r7, #20
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
 80040ea:	bf00      	nop
 80040ec:	40010000 	.word	0x40010000
 80040f0:	40000400 	.word	0x40000400
 80040f4:	40000800 	.word	0x40000800
 80040f8:	40000c00 	.word	0x40000c00
 80040fc:	40014000 	.word	0x40014000

08004100 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800410a:	2300      	movs	r3, #0
 800410c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004114:	2b01      	cmp	r3, #1
 8004116:	d101      	bne.n	800411c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004118:	2302      	movs	r3, #2
 800411a:	e03d      	b.n	8004198 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	4313      	orrs	r3, r2
 8004130:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	4313      	orrs	r3, r2
 800413e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	685b      	ldr	r3, [r3, #4]
 800414a:	4313      	orrs	r3, r2
 800414c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4313      	orrs	r3, r2
 800415a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	4313      	orrs	r3, r2
 8004168:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	695b      	ldr	r3, [r3, #20]
 8004174:	4313      	orrs	r3, r2
 8004176:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	69db      	ldr	r3, [r3, #28]
 8004182:	4313      	orrs	r3, r2
 8004184:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68fa      	ldr	r2, [r7, #12]
 800418c:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004196:	2300      	movs	r3, #0
}
 8004198:	4618      	mov	r0, r3
 800419a:	3714      	adds	r7, #20
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b083      	sub	sp, #12
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b083      	sub	sp, #12
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041c0:	bf00      	nop
 80041c2:	370c      	adds	r7, #12
 80041c4:	46bd      	mov	sp, r7
 80041c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ca:	4770      	bx	lr

080041cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e042      	b.n	8004264 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d106      	bne.n	80041f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7fd fa5a 	bl	80016ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2224      	movs	r2, #36	; 0x24
 80041fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68da      	ldr	r2, [r3, #12]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800420e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f000 f973 	bl	80044fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	691a      	ldr	r2, [r3, #16]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004224:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695a      	ldr	r2, [r3, #20]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004234:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68da      	ldr	r2, [r3, #12]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004244:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2220      	movs	r2, #32
 8004250:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2220      	movs	r2, #32
 8004258:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3708      	adds	r7, #8
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b08a      	sub	sp, #40	; 0x28
 8004270:	af02      	add	r7, sp, #8
 8004272:	60f8      	str	r0, [r7, #12]
 8004274:	60b9      	str	r1, [r7, #8]
 8004276:	603b      	str	r3, [r7, #0]
 8004278:	4613      	mov	r3, r2
 800427a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800427c:	2300      	movs	r3, #0
 800427e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004286:	b2db      	uxtb	r3, r3
 8004288:	2b20      	cmp	r3, #32
 800428a:	d175      	bne.n	8004378 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d002      	beq.n	8004298 <HAL_UART_Transmit+0x2c>
 8004292:	88fb      	ldrh	r3, [r7, #6]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d101      	bne.n	800429c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e06e      	b.n	800437a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	2200      	movs	r2, #0
 80042a0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2221      	movs	r2, #33	; 0x21
 80042a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042aa:	f7fd fad7 	bl	800185c <HAL_GetTick>
 80042ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	88fa      	ldrh	r2, [r7, #6]
 80042b4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	88fa      	ldrh	r2, [r7, #6]
 80042ba:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042c4:	d108      	bne.n	80042d8 <HAL_UART_Transmit+0x6c>
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	691b      	ldr	r3, [r3, #16]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d104      	bne.n	80042d8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80042ce:	2300      	movs	r3, #0
 80042d0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	61bb      	str	r3, [r7, #24]
 80042d6:	e003      	b.n	80042e0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042dc:	2300      	movs	r3, #0
 80042de:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042e0:	e02e      	b.n	8004340 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	9300      	str	r3, [sp, #0]
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	2200      	movs	r2, #0
 80042ea:	2180      	movs	r1, #128	; 0x80
 80042ec:	68f8      	ldr	r0, [r7, #12]
 80042ee:	f000 f848 	bl	8004382 <UART_WaitOnFlagUntilTimeout>
 80042f2:	4603      	mov	r3, r0
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d005      	beq.n	8004304 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2220      	movs	r2, #32
 80042fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e03a      	b.n	800437a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10b      	bne.n	8004322 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	881b      	ldrh	r3, [r3, #0]
 800430e:	461a      	mov	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004318:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800431a:	69bb      	ldr	r3, [r7, #24]
 800431c:	3302      	adds	r3, #2
 800431e:	61bb      	str	r3, [r7, #24]
 8004320:	e007      	b.n	8004332 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	781a      	ldrb	r2, [r3, #0]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800432c:	69fb      	ldr	r3, [r7, #28]
 800432e:	3301      	adds	r3, #1
 8004330:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004336:	b29b      	uxth	r3, r3
 8004338:	3b01      	subs	r3, #1
 800433a:	b29a      	uxth	r2, r3
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004344:	b29b      	uxth	r3, r3
 8004346:	2b00      	cmp	r3, #0
 8004348:	d1cb      	bne.n	80042e2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	9300      	str	r3, [sp, #0]
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	2200      	movs	r2, #0
 8004352:	2140      	movs	r1, #64	; 0x40
 8004354:	68f8      	ldr	r0, [r7, #12]
 8004356:	f000 f814 	bl	8004382 <UART_WaitOnFlagUntilTimeout>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d005      	beq.n	800436c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2220      	movs	r2, #32
 8004364:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e006      	b.n	800437a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2220      	movs	r2, #32
 8004370:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004374:	2300      	movs	r3, #0
 8004376:	e000      	b.n	800437a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004378:	2302      	movs	r3, #2
  }
}
 800437a:	4618      	mov	r0, r3
 800437c:	3720      	adds	r7, #32
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004382:	b580      	push	{r7, lr}
 8004384:	b086      	sub	sp, #24
 8004386:	af00      	add	r7, sp, #0
 8004388:	60f8      	str	r0, [r7, #12]
 800438a:	60b9      	str	r1, [r7, #8]
 800438c:	603b      	str	r3, [r7, #0]
 800438e:	4613      	mov	r3, r2
 8004390:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004392:	e03b      	b.n	800440c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004394:	6a3b      	ldr	r3, [r7, #32]
 8004396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800439a:	d037      	beq.n	800440c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800439c:	f7fd fa5e 	bl	800185c <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	6a3a      	ldr	r2, [r7, #32]
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d302      	bcc.n	80043b2 <UART_WaitOnFlagUntilTimeout+0x30>
 80043ac:	6a3b      	ldr	r3, [r7, #32]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043b2:	2303      	movs	r3, #3
 80043b4:	e03a      	b.n	800442c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	f003 0304 	and.w	r3, r3, #4
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d023      	beq.n	800440c <UART_WaitOnFlagUntilTimeout+0x8a>
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	2b80      	cmp	r3, #128	; 0x80
 80043c8:	d020      	beq.n	800440c <UART_WaitOnFlagUntilTimeout+0x8a>
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	2b40      	cmp	r3, #64	; 0x40
 80043ce:	d01d      	beq.n	800440c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0308 	and.w	r3, r3, #8
 80043da:	2b08      	cmp	r3, #8
 80043dc:	d116      	bne.n	800440c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80043de:	2300      	movs	r3, #0
 80043e0:	617b      	str	r3, [r7, #20]
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	617b      	str	r3, [r7, #20]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	617b      	str	r3, [r7, #20]
 80043f2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043f4:	68f8      	ldr	r0, [r7, #12]
 80043f6:	f000 f81d 	bl	8004434 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2208      	movs	r2, #8
 80043fe:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004408:	2301      	movs	r3, #1
 800440a:	e00f      	b.n	800442c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	4013      	ands	r3, r2
 8004416:	68ba      	ldr	r2, [r7, #8]
 8004418:	429a      	cmp	r2, r3
 800441a:	bf0c      	ite	eq
 800441c:	2301      	moveq	r3, #1
 800441e:	2300      	movne	r3, #0
 8004420:	b2db      	uxtb	r3, r3
 8004422:	461a      	mov	r2, r3
 8004424:	79fb      	ldrb	r3, [r7, #7]
 8004426:	429a      	cmp	r2, r3
 8004428:	d0b4      	beq.n	8004394 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	3718      	adds	r7, #24
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004434:	b480      	push	{r7}
 8004436:	b095      	sub	sp, #84	; 0x54
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	330c      	adds	r3, #12
 8004442:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004444:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004446:	e853 3f00 	ldrex	r3, [r3]
 800444a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800444c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800444e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004452:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	330c      	adds	r3, #12
 800445a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800445c:	643a      	str	r2, [r7, #64]	; 0x40
 800445e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004460:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004462:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004464:	e841 2300 	strex	r3, r2, [r1]
 8004468:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800446a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800446c:	2b00      	cmp	r3, #0
 800446e:	d1e5      	bne.n	800443c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	3314      	adds	r3, #20
 8004476:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	e853 3f00 	ldrex	r3, [r3]
 800447e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004480:	69fb      	ldr	r3, [r7, #28]
 8004482:	f023 0301 	bic.w	r3, r3, #1
 8004486:	64bb      	str	r3, [r7, #72]	; 0x48
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	3314      	adds	r3, #20
 800448e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004490:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004492:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004494:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004496:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004498:	e841 2300 	strex	r3, r2, [r1]
 800449c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800449e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1e5      	bne.n	8004470 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a8:	2b01      	cmp	r3, #1
 80044aa:	d119      	bne.n	80044e0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	330c      	adds	r3, #12
 80044b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	e853 3f00 	ldrex	r3, [r3]
 80044ba:	60bb      	str	r3, [r7, #8]
   return(result);
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	f023 0310 	bic.w	r3, r3, #16
 80044c2:	647b      	str	r3, [r7, #68]	; 0x44
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	330c      	adds	r3, #12
 80044ca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80044cc:	61ba      	str	r2, [r7, #24]
 80044ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044d0:	6979      	ldr	r1, [r7, #20]
 80044d2:	69ba      	ldr	r2, [r7, #24]
 80044d4:	e841 2300 	strex	r3, r2, [r1]
 80044d8:	613b      	str	r3, [r7, #16]
   return(result);
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1e5      	bne.n	80044ac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2220      	movs	r2, #32
 80044e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	631a      	str	r2, [r3, #48]	; 0x30
}
 80044ee:	bf00      	nop
 80044f0:	3754      	adds	r7, #84	; 0x54
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
	...

080044fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004500:	b0c0      	sub	sp, #256	; 0x100
 8004502:	af00      	add	r7, sp, #0
 8004504:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004508:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	691b      	ldr	r3, [r3, #16]
 8004510:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004514:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004518:	68d9      	ldr	r1, [r3, #12]
 800451a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	ea40 0301 	orr.w	r3, r0, r1
 8004524:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004526:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	431a      	orrs	r2, r3
 8004534:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004538:	695b      	ldr	r3, [r3, #20]
 800453a:	431a      	orrs	r2, r3
 800453c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004540:	69db      	ldr	r3, [r3, #28]
 8004542:	4313      	orrs	r3, r2
 8004544:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68db      	ldr	r3, [r3, #12]
 8004550:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004554:	f021 010c 	bic.w	r1, r1, #12
 8004558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004562:	430b      	orrs	r3, r1
 8004564:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004566:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	695b      	ldr	r3, [r3, #20]
 800456e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004572:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004576:	6999      	ldr	r1, [r3, #24]
 8004578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	ea40 0301 	orr.w	r3, r0, r1
 8004582:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004588:	681a      	ldr	r2, [r3, #0]
 800458a:	4b8f      	ldr	r3, [pc, #572]	; (80047c8 <UART_SetConfig+0x2cc>)
 800458c:	429a      	cmp	r2, r3
 800458e:	d005      	beq.n	800459c <UART_SetConfig+0xa0>
 8004590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	4b8d      	ldr	r3, [pc, #564]	; (80047cc <UART_SetConfig+0x2d0>)
 8004598:	429a      	cmp	r2, r3
 800459a:	d104      	bne.n	80045a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800459c:	f7ff f8e6 	bl	800376c <HAL_RCC_GetPCLK2Freq>
 80045a0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80045a4:	e003      	b.n	80045ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80045a6:	f7ff f8cd 	bl	8003744 <HAL_RCC_GetPCLK1Freq>
 80045aa:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b2:	69db      	ldr	r3, [r3, #28]
 80045b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045b8:	f040 810c 	bne.w	80047d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80045bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80045c0:	2200      	movs	r2, #0
 80045c2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80045c6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80045ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80045ce:	4622      	mov	r2, r4
 80045d0:	462b      	mov	r3, r5
 80045d2:	1891      	adds	r1, r2, r2
 80045d4:	65b9      	str	r1, [r7, #88]	; 0x58
 80045d6:	415b      	adcs	r3, r3
 80045d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80045de:	4621      	mov	r1, r4
 80045e0:	eb12 0801 	adds.w	r8, r2, r1
 80045e4:	4629      	mov	r1, r5
 80045e6:	eb43 0901 	adc.w	r9, r3, r1
 80045ea:	f04f 0200 	mov.w	r2, #0
 80045ee:	f04f 0300 	mov.w	r3, #0
 80045f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80045f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80045fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80045fe:	4690      	mov	r8, r2
 8004600:	4699      	mov	r9, r3
 8004602:	4623      	mov	r3, r4
 8004604:	eb18 0303 	adds.w	r3, r8, r3
 8004608:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800460c:	462b      	mov	r3, r5
 800460e:	eb49 0303 	adc.w	r3, r9, r3
 8004612:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	2200      	movs	r2, #0
 800461e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004622:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004626:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800462a:	460b      	mov	r3, r1
 800462c:	18db      	adds	r3, r3, r3
 800462e:	653b      	str	r3, [r7, #80]	; 0x50
 8004630:	4613      	mov	r3, r2
 8004632:	eb42 0303 	adc.w	r3, r2, r3
 8004636:	657b      	str	r3, [r7, #84]	; 0x54
 8004638:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800463c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004640:	f7fc fb0a 	bl	8000c58 <__aeabi_uldivmod>
 8004644:	4602      	mov	r2, r0
 8004646:	460b      	mov	r3, r1
 8004648:	4b61      	ldr	r3, [pc, #388]	; (80047d0 <UART_SetConfig+0x2d4>)
 800464a:	fba3 2302 	umull	r2, r3, r3, r2
 800464e:	095b      	lsrs	r3, r3, #5
 8004650:	011c      	lsls	r4, r3, #4
 8004652:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004656:	2200      	movs	r2, #0
 8004658:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800465c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004660:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004664:	4642      	mov	r2, r8
 8004666:	464b      	mov	r3, r9
 8004668:	1891      	adds	r1, r2, r2
 800466a:	64b9      	str	r1, [r7, #72]	; 0x48
 800466c:	415b      	adcs	r3, r3
 800466e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004670:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004674:	4641      	mov	r1, r8
 8004676:	eb12 0a01 	adds.w	sl, r2, r1
 800467a:	4649      	mov	r1, r9
 800467c:	eb43 0b01 	adc.w	fp, r3, r1
 8004680:	f04f 0200 	mov.w	r2, #0
 8004684:	f04f 0300 	mov.w	r3, #0
 8004688:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800468c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004690:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004694:	4692      	mov	sl, r2
 8004696:	469b      	mov	fp, r3
 8004698:	4643      	mov	r3, r8
 800469a:	eb1a 0303 	adds.w	r3, sl, r3
 800469e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80046a2:	464b      	mov	r3, r9
 80046a4:	eb4b 0303 	adc.w	r3, fp, r3
 80046a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80046ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80046b8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80046bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80046c0:	460b      	mov	r3, r1
 80046c2:	18db      	adds	r3, r3, r3
 80046c4:	643b      	str	r3, [r7, #64]	; 0x40
 80046c6:	4613      	mov	r3, r2
 80046c8:	eb42 0303 	adc.w	r3, r2, r3
 80046cc:	647b      	str	r3, [r7, #68]	; 0x44
 80046ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80046d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80046d6:	f7fc fabf 	bl	8000c58 <__aeabi_uldivmod>
 80046da:	4602      	mov	r2, r0
 80046dc:	460b      	mov	r3, r1
 80046de:	4611      	mov	r1, r2
 80046e0:	4b3b      	ldr	r3, [pc, #236]	; (80047d0 <UART_SetConfig+0x2d4>)
 80046e2:	fba3 2301 	umull	r2, r3, r3, r1
 80046e6:	095b      	lsrs	r3, r3, #5
 80046e8:	2264      	movs	r2, #100	; 0x64
 80046ea:	fb02 f303 	mul.w	r3, r2, r3
 80046ee:	1acb      	subs	r3, r1, r3
 80046f0:	00db      	lsls	r3, r3, #3
 80046f2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80046f6:	4b36      	ldr	r3, [pc, #216]	; (80047d0 <UART_SetConfig+0x2d4>)
 80046f8:	fba3 2302 	umull	r2, r3, r3, r2
 80046fc:	095b      	lsrs	r3, r3, #5
 80046fe:	005b      	lsls	r3, r3, #1
 8004700:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004704:	441c      	add	r4, r3
 8004706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800470a:	2200      	movs	r2, #0
 800470c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004710:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004714:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004718:	4642      	mov	r2, r8
 800471a:	464b      	mov	r3, r9
 800471c:	1891      	adds	r1, r2, r2
 800471e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004720:	415b      	adcs	r3, r3
 8004722:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004724:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004728:	4641      	mov	r1, r8
 800472a:	1851      	adds	r1, r2, r1
 800472c:	6339      	str	r1, [r7, #48]	; 0x30
 800472e:	4649      	mov	r1, r9
 8004730:	414b      	adcs	r3, r1
 8004732:	637b      	str	r3, [r7, #52]	; 0x34
 8004734:	f04f 0200 	mov.w	r2, #0
 8004738:	f04f 0300 	mov.w	r3, #0
 800473c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004740:	4659      	mov	r1, fp
 8004742:	00cb      	lsls	r3, r1, #3
 8004744:	4651      	mov	r1, sl
 8004746:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800474a:	4651      	mov	r1, sl
 800474c:	00ca      	lsls	r2, r1, #3
 800474e:	4610      	mov	r0, r2
 8004750:	4619      	mov	r1, r3
 8004752:	4603      	mov	r3, r0
 8004754:	4642      	mov	r2, r8
 8004756:	189b      	adds	r3, r3, r2
 8004758:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800475c:	464b      	mov	r3, r9
 800475e:	460a      	mov	r2, r1
 8004760:	eb42 0303 	adc.w	r3, r2, r3
 8004764:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004774:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004778:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800477c:	460b      	mov	r3, r1
 800477e:	18db      	adds	r3, r3, r3
 8004780:	62bb      	str	r3, [r7, #40]	; 0x28
 8004782:	4613      	mov	r3, r2
 8004784:	eb42 0303 	adc.w	r3, r2, r3
 8004788:	62fb      	str	r3, [r7, #44]	; 0x2c
 800478a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800478e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004792:	f7fc fa61 	bl	8000c58 <__aeabi_uldivmod>
 8004796:	4602      	mov	r2, r0
 8004798:	460b      	mov	r3, r1
 800479a:	4b0d      	ldr	r3, [pc, #52]	; (80047d0 <UART_SetConfig+0x2d4>)
 800479c:	fba3 1302 	umull	r1, r3, r3, r2
 80047a0:	095b      	lsrs	r3, r3, #5
 80047a2:	2164      	movs	r1, #100	; 0x64
 80047a4:	fb01 f303 	mul.w	r3, r1, r3
 80047a8:	1ad3      	subs	r3, r2, r3
 80047aa:	00db      	lsls	r3, r3, #3
 80047ac:	3332      	adds	r3, #50	; 0x32
 80047ae:	4a08      	ldr	r2, [pc, #32]	; (80047d0 <UART_SetConfig+0x2d4>)
 80047b0:	fba2 2303 	umull	r2, r3, r2, r3
 80047b4:	095b      	lsrs	r3, r3, #5
 80047b6:	f003 0207 	and.w	r2, r3, #7
 80047ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4422      	add	r2, r4
 80047c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80047c4:	e106      	b.n	80049d4 <UART_SetConfig+0x4d8>
 80047c6:	bf00      	nop
 80047c8:	40011000 	.word	0x40011000
 80047cc:	40011400 	.word	0x40011400
 80047d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80047d8:	2200      	movs	r2, #0
 80047da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80047de:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80047e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80047e6:	4642      	mov	r2, r8
 80047e8:	464b      	mov	r3, r9
 80047ea:	1891      	adds	r1, r2, r2
 80047ec:	6239      	str	r1, [r7, #32]
 80047ee:	415b      	adcs	r3, r3
 80047f0:	627b      	str	r3, [r7, #36]	; 0x24
 80047f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80047f6:	4641      	mov	r1, r8
 80047f8:	1854      	adds	r4, r2, r1
 80047fa:	4649      	mov	r1, r9
 80047fc:	eb43 0501 	adc.w	r5, r3, r1
 8004800:	f04f 0200 	mov.w	r2, #0
 8004804:	f04f 0300 	mov.w	r3, #0
 8004808:	00eb      	lsls	r3, r5, #3
 800480a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800480e:	00e2      	lsls	r2, r4, #3
 8004810:	4614      	mov	r4, r2
 8004812:	461d      	mov	r5, r3
 8004814:	4643      	mov	r3, r8
 8004816:	18e3      	adds	r3, r4, r3
 8004818:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800481c:	464b      	mov	r3, r9
 800481e:	eb45 0303 	adc.w	r3, r5, r3
 8004822:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	2200      	movs	r2, #0
 800482e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004832:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004836:	f04f 0200 	mov.w	r2, #0
 800483a:	f04f 0300 	mov.w	r3, #0
 800483e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004842:	4629      	mov	r1, r5
 8004844:	008b      	lsls	r3, r1, #2
 8004846:	4621      	mov	r1, r4
 8004848:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800484c:	4621      	mov	r1, r4
 800484e:	008a      	lsls	r2, r1, #2
 8004850:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004854:	f7fc fa00 	bl	8000c58 <__aeabi_uldivmod>
 8004858:	4602      	mov	r2, r0
 800485a:	460b      	mov	r3, r1
 800485c:	4b60      	ldr	r3, [pc, #384]	; (80049e0 <UART_SetConfig+0x4e4>)
 800485e:	fba3 2302 	umull	r2, r3, r3, r2
 8004862:	095b      	lsrs	r3, r3, #5
 8004864:	011c      	lsls	r4, r3, #4
 8004866:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800486a:	2200      	movs	r2, #0
 800486c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004870:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004874:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004878:	4642      	mov	r2, r8
 800487a:	464b      	mov	r3, r9
 800487c:	1891      	adds	r1, r2, r2
 800487e:	61b9      	str	r1, [r7, #24]
 8004880:	415b      	adcs	r3, r3
 8004882:	61fb      	str	r3, [r7, #28]
 8004884:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004888:	4641      	mov	r1, r8
 800488a:	1851      	adds	r1, r2, r1
 800488c:	6139      	str	r1, [r7, #16]
 800488e:	4649      	mov	r1, r9
 8004890:	414b      	adcs	r3, r1
 8004892:	617b      	str	r3, [r7, #20]
 8004894:	f04f 0200 	mov.w	r2, #0
 8004898:	f04f 0300 	mov.w	r3, #0
 800489c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048a0:	4659      	mov	r1, fp
 80048a2:	00cb      	lsls	r3, r1, #3
 80048a4:	4651      	mov	r1, sl
 80048a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048aa:	4651      	mov	r1, sl
 80048ac:	00ca      	lsls	r2, r1, #3
 80048ae:	4610      	mov	r0, r2
 80048b0:	4619      	mov	r1, r3
 80048b2:	4603      	mov	r3, r0
 80048b4:	4642      	mov	r2, r8
 80048b6:	189b      	adds	r3, r3, r2
 80048b8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80048bc:	464b      	mov	r3, r9
 80048be:	460a      	mov	r2, r1
 80048c0:	eb42 0303 	adc.w	r3, r2, r3
 80048c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80048c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80048d2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80048d4:	f04f 0200 	mov.w	r2, #0
 80048d8:	f04f 0300 	mov.w	r3, #0
 80048dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80048e0:	4649      	mov	r1, r9
 80048e2:	008b      	lsls	r3, r1, #2
 80048e4:	4641      	mov	r1, r8
 80048e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048ea:	4641      	mov	r1, r8
 80048ec:	008a      	lsls	r2, r1, #2
 80048ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80048f2:	f7fc f9b1 	bl	8000c58 <__aeabi_uldivmod>
 80048f6:	4602      	mov	r2, r0
 80048f8:	460b      	mov	r3, r1
 80048fa:	4611      	mov	r1, r2
 80048fc:	4b38      	ldr	r3, [pc, #224]	; (80049e0 <UART_SetConfig+0x4e4>)
 80048fe:	fba3 2301 	umull	r2, r3, r3, r1
 8004902:	095b      	lsrs	r3, r3, #5
 8004904:	2264      	movs	r2, #100	; 0x64
 8004906:	fb02 f303 	mul.w	r3, r2, r3
 800490a:	1acb      	subs	r3, r1, r3
 800490c:	011b      	lsls	r3, r3, #4
 800490e:	3332      	adds	r3, #50	; 0x32
 8004910:	4a33      	ldr	r2, [pc, #204]	; (80049e0 <UART_SetConfig+0x4e4>)
 8004912:	fba2 2303 	umull	r2, r3, r2, r3
 8004916:	095b      	lsrs	r3, r3, #5
 8004918:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800491c:	441c      	add	r4, r3
 800491e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004922:	2200      	movs	r2, #0
 8004924:	673b      	str	r3, [r7, #112]	; 0x70
 8004926:	677a      	str	r2, [r7, #116]	; 0x74
 8004928:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800492c:	4642      	mov	r2, r8
 800492e:	464b      	mov	r3, r9
 8004930:	1891      	adds	r1, r2, r2
 8004932:	60b9      	str	r1, [r7, #8]
 8004934:	415b      	adcs	r3, r3
 8004936:	60fb      	str	r3, [r7, #12]
 8004938:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800493c:	4641      	mov	r1, r8
 800493e:	1851      	adds	r1, r2, r1
 8004940:	6039      	str	r1, [r7, #0]
 8004942:	4649      	mov	r1, r9
 8004944:	414b      	adcs	r3, r1
 8004946:	607b      	str	r3, [r7, #4]
 8004948:	f04f 0200 	mov.w	r2, #0
 800494c:	f04f 0300 	mov.w	r3, #0
 8004950:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004954:	4659      	mov	r1, fp
 8004956:	00cb      	lsls	r3, r1, #3
 8004958:	4651      	mov	r1, sl
 800495a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800495e:	4651      	mov	r1, sl
 8004960:	00ca      	lsls	r2, r1, #3
 8004962:	4610      	mov	r0, r2
 8004964:	4619      	mov	r1, r3
 8004966:	4603      	mov	r3, r0
 8004968:	4642      	mov	r2, r8
 800496a:	189b      	adds	r3, r3, r2
 800496c:	66bb      	str	r3, [r7, #104]	; 0x68
 800496e:	464b      	mov	r3, r9
 8004970:	460a      	mov	r2, r1
 8004972:	eb42 0303 	adc.w	r3, r2, r3
 8004976:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	663b      	str	r3, [r7, #96]	; 0x60
 8004982:	667a      	str	r2, [r7, #100]	; 0x64
 8004984:	f04f 0200 	mov.w	r2, #0
 8004988:	f04f 0300 	mov.w	r3, #0
 800498c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004990:	4649      	mov	r1, r9
 8004992:	008b      	lsls	r3, r1, #2
 8004994:	4641      	mov	r1, r8
 8004996:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800499a:	4641      	mov	r1, r8
 800499c:	008a      	lsls	r2, r1, #2
 800499e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80049a2:	f7fc f959 	bl	8000c58 <__aeabi_uldivmod>
 80049a6:	4602      	mov	r2, r0
 80049a8:	460b      	mov	r3, r1
 80049aa:	4b0d      	ldr	r3, [pc, #52]	; (80049e0 <UART_SetConfig+0x4e4>)
 80049ac:	fba3 1302 	umull	r1, r3, r3, r2
 80049b0:	095b      	lsrs	r3, r3, #5
 80049b2:	2164      	movs	r1, #100	; 0x64
 80049b4:	fb01 f303 	mul.w	r3, r1, r3
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	011b      	lsls	r3, r3, #4
 80049bc:	3332      	adds	r3, #50	; 0x32
 80049be:	4a08      	ldr	r2, [pc, #32]	; (80049e0 <UART_SetConfig+0x4e4>)
 80049c0:	fba2 2303 	umull	r2, r3, r2, r3
 80049c4:	095b      	lsrs	r3, r3, #5
 80049c6:	f003 020f 	and.w	r2, r3, #15
 80049ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4422      	add	r2, r4
 80049d2:	609a      	str	r2, [r3, #8]
}
 80049d4:	bf00      	nop
 80049d6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80049da:	46bd      	mov	sp, r7
 80049dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049e0:	51eb851f 	.word	0x51eb851f

080049e4 <lsm6dsr_read_reg>:
  *
  */
int32_t __weak lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 80049e4:	b590      	push	{r4, r7, lr}
 80049e6:	b087      	sub	sp, #28
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	60f8      	str	r0, [r7, #12]
 80049ec:	607a      	str	r2, [r7, #4]
 80049ee:	461a      	mov	r2, r3
 80049f0:	460b      	mov	r3, r1
 80049f2:	72fb      	strb	r3, [r7, #11]
 80049f4:	4613      	mov	r3, r2
 80049f6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	685c      	ldr	r4, [r3, #4]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	68d8      	ldr	r0, [r3, #12]
 8004a00:	893b      	ldrh	r3, [r7, #8]
 8004a02:	7af9      	ldrb	r1, [r7, #11]
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	47a0      	blx	r4
 8004a08:	6178      	str	r0, [r7, #20]

  return ret;
 8004a0a:	697b      	ldr	r3, [r7, #20]
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	371c      	adds	r7, #28
 8004a10:	46bd      	mov	sp, r7
 8004a12:	bd90      	pop	{r4, r7, pc}

08004a14 <lsm6dsr_write_reg>:
  *
  */
int32_t __weak lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8004a14:	b590      	push	{r4, r7, lr}
 8004a16:	b087      	sub	sp, #28
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	607a      	str	r2, [r7, #4]
 8004a1e:	461a      	mov	r2, r3
 8004a20:	460b      	mov	r3, r1
 8004a22:	72fb      	strb	r3, [r7, #11]
 8004a24:	4613      	mov	r3, r2
 8004a26:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681c      	ldr	r4, [r3, #0]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	68d8      	ldr	r0, [r3, #12]
 8004a30:	893b      	ldrh	r3, [r7, #8]
 8004a32:	7af9      	ldrb	r1, [r7, #11]
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	47a0      	blx	r4
 8004a38:	6178      	str	r0, [r7, #20]

  return ret;
 8004a3a:	697b      	ldr	r3, [r7, #20]
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	371c      	adds	r7, #28
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd90      	pop	{r4, r7, pc}

08004a44 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 8004a4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a52:	ee07 3a90 	vmov	s15, r3
 8004a56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a5a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8004a70 <lsm6dsr_from_fs2g_to_mg+0x2c>
 8004a5e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8004a62:	eeb0 0a67 	vmov.f32	s0, s15
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr
 8004a70:	3d79db23 	.word	0x3d79db23

08004a74 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b083      	sub	sp, #12
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 8004a7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004a82:	ee07 3a90 	vmov	s15, r3
 8004a86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004a8a:	eddf 6a07 	vldr	s13, [pc, #28]	; 8004aa8 <lsm6dsr_from_lsb_to_celsius+0x34>
 8004a8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004a92:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8004a96:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8004a9a:	eeb0 0a67 	vmov.f32	s0, s15
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr
 8004aa8:	43800000 	.word	0x43800000

08004aac <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	460b      	mov	r3, r1
 8004ab6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004ab8:	f107 0208 	add.w	r2, r7, #8
 8004abc:	2301      	movs	r3, #1
 8004abe:	2110      	movs	r1, #16
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f7ff ff8f 	bl	80049e4 <lsm6dsr_read_reg>
 8004ac6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10f      	bne.n	8004aee <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8004ace:	78fb      	ldrb	r3, [r7, #3]
 8004ad0:	f003 0303 	and.w	r3, r3, #3
 8004ad4:	b2da      	uxtb	r2, r3
 8004ad6:	7a3b      	ldrb	r3, [r7, #8]
 8004ad8:	f362 0383 	bfi	r3, r2, #2, #2
 8004adc:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8004ade:	f107 0208 	add.w	r2, r7, #8
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	2110      	movs	r1, #16
 8004ae6:	6878      	ldr	r0, [r7, #4]
 8004ae8:	f7ff ff94 	bl	8004a14 <lsm6dsr_write_reg>
 8004aec:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8004aee:	68fb      	ldr	r3, [r7, #12]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	3710      	adds	r7, #16
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}

08004af8 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
 8004b00:	460b      	mov	r3, r1
 8004b02:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8004b04:	78fb      	ldrb	r3, [r7, #3]
 8004b06:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8004b08:	f107 030c 	add.w	r3, r7, #12
 8004b0c:	4619      	mov	r1, r3
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 fc5b 	bl	80053ca <lsm6dsr_fsm_enable_get>
 8004b14:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f040 80c4 	bne.w	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004b1e:	7b3b      	ldrb	r3, [r7, #12]
 8004b20:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004b24:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004b26:	7b3b      	ldrb	r3, [r7, #12]
 8004b28:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004b2c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004b32:	7b3b      	ldrb	r3, [r7, #12]
 8004b34:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004b38:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004b3e:	7b3b      	ldrb	r3, [r7, #12]
 8004b40:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004b44:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004b46:	4313      	orrs	r3, r2
 8004b48:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004b4a:	7b3b      	ldrb	r3, [r7, #12]
 8004b4c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004b50:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004b52:	4313      	orrs	r3, r2
 8004b54:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004b56:	7b3b      	ldrb	r3, [r7, #12]
 8004b58:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004b5c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004b62:	7b3b      	ldrb	r3, [r7, #12]
 8004b64:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004b68:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004b6e:	7b3b      	ldrb	r3, [r7, #12]
 8004b70:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004b74:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004b76:	4313      	orrs	r3, r2
 8004b78:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004b7a:	7b7b      	ldrb	r3, [r7, #13]
 8004b7c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004b80:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004b82:	4313      	orrs	r3, r2
 8004b84:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004b86:	7b7b      	ldrb	r3, [r7, #13]
 8004b88:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004b8c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004b92:	7b7b      	ldrb	r3, [r7, #13]
 8004b94:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004b98:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004b9e:	7b7b      	ldrb	r3, [r7, #13]
 8004ba0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004ba4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004baa:	7b7b      	ldrb	r3, [r7, #13]
 8004bac:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004bb0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004bb6:	7b7b      	ldrb	r3, [r7, #13]
 8004bb8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004bbc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004bc2:	7b7b      	ldrb	r3, [r7, #13]
 8004bc4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004bc8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8004bce:	7b7b      	ldrb	r3, [r7, #13]
 8004bd0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004bd4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d163      	bne.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8004bde:	f107 030b 	add.w	r3, r7, #11
 8004be2:	4619      	mov	r1, r3
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 fc1d 	bl	8005424 <lsm6dsr_fsm_data_rate_get>
 8004bea:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d159      	bne.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8004bf2:	7afb      	ldrb	r3, [r7, #11]
 8004bf4:	2b03      	cmp	r3, #3
 8004bf6:	d853      	bhi.n	8004ca0 <lsm6dsr_xl_data_rate_set+0x1a8>
 8004bf8:	a201      	add	r2, pc, #4	; (adr r2, 8004c00 <lsm6dsr_xl_data_rate_set+0x108>)
 8004bfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfe:	bf00      	nop
 8004c00:	08004c11 	.word	0x08004c11
 8004c04:	08004c23 	.word	0x08004c23
 8004c08:	08004c41 	.word	0x08004c41
 8004c0c:	08004c6b 	.word	0x08004c6b
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004c10:	78fb      	ldrb	r3, [r7, #3]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d102      	bne.n	8004c1c <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 8004c16:	2301      	movs	r3, #1
 8004c18:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004c1a:	e044      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8004c1c:	78fb      	ldrb	r3, [r7, #3]
 8004c1e:	75fb      	strb	r3, [r7, #23]
            break;
 8004c20:	e041      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004c22:	78fb      	ldrb	r3, [r7, #3]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d102      	bne.n	8004c2e <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8004c28:	2302      	movs	r3, #2
 8004c2a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004c2c:	e03b      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8004c2e:	78fb      	ldrb	r3, [r7, #3]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d102      	bne.n	8004c3a <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8004c34:	2302      	movs	r3, #2
 8004c36:	75fb      	strb	r3, [r7, #23]
            break;
 8004c38:	e035      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8004c3a:	78fb      	ldrb	r3, [r7, #3]
 8004c3c:	75fb      	strb	r3, [r7, #23]
            break;
 8004c3e:	e032      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004c40:	78fb      	ldrb	r3, [r7, #3]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d102      	bne.n	8004c4c <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8004c46:	2303      	movs	r3, #3
 8004c48:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004c4a:	e02c      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8004c4c:	78fb      	ldrb	r3, [r7, #3]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d102      	bne.n	8004c58 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8004c52:	2303      	movs	r3, #3
 8004c54:	75fb      	strb	r3, [r7, #23]
            break;
 8004c56:	e026      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8004c58:	78fb      	ldrb	r3, [r7, #3]
 8004c5a:	2b02      	cmp	r3, #2
 8004c5c:	d102      	bne.n	8004c64 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8004c5e:	2303      	movs	r3, #3
 8004c60:	75fb      	strb	r3, [r7, #23]
            break;
 8004c62:	e020      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8004c64:	78fb      	ldrb	r3, [r7, #3]
 8004c66:	75fb      	strb	r3, [r7, #23]
            break;
 8004c68:	e01d      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8004c6a:	78fb      	ldrb	r3, [r7, #3]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d102      	bne.n	8004c76 <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8004c70:	2304      	movs	r3, #4
 8004c72:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8004c74:	e017      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8004c76:	78fb      	ldrb	r3, [r7, #3]
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d102      	bne.n	8004c82 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8004c7c:	2304      	movs	r3, #4
 8004c7e:	75fb      	strb	r3, [r7, #23]
            break;
 8004c80:	e011      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8004c82:	78fb      	ldrb	r3, [r7, #3]
 8004c84:	2b02      	cmp	r3, #2
 8004c86:	d102      	bne.n	8004c8e <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8004c88:	2304      	movs	r3, #4
 8004c8a:	75fb      	strb	r3, [r7, #23]
            break;
 8004c8c:	e00b      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 8004c8e:	78fb      	ldrb	r3, [r7, #3]
 8004c90:	2b03      	cmp	r3, #3
 8004c92:	d102      	bne.n	8004c9a <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8004c94:	2304      	movs	r3, #4
 8004c96:	75fb      	strb	r3, [r7, #23]
            break;
 8004c98:	e005      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>
              odr_xl = val;
 8004c9a:	78fb      	ldrb	r3, [r7, #3]
 8004c9c:	75fb      	strb	r3, [r7, #23]
            break;
 8004c9e:	e002      	b.n	8004ca6 <lsm6dsr_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 8004ca0:	78fb      	ldrb	r3, [r7, #3]
 8004ca2:	75fb      	strb	r3, [r7, #23]
            break;
 8004ca4:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d107      	bne.n	8004cbc <lsm6dsr_xl_data_rate_set+0x1c4>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8004cac:	f107 0208 	add.w	r2, r7, #8
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	2110      	movs	r1, #16
 8004cb4:	6878      	ldr	r0, [r7, #4]
 8004cb6:	f7ff fe95 	bl	80049e4 <lsm6dsr_read_reg>
 8004cba:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d10f      	bne.n	8004ce2 <lsm6dsr_xl_data_rate_set+0x1ea>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8004cc2:	7dfb      	ldrb	r3, [r7, #23]
 8004cc4:	f003 030f 	and.w	r3, r3, #15
 8004cc8:	b2da      	uxtb	r2, r3
 8004cca:	7a3b      	ldrb	r3, [r7, #8]
 8004ccc:	f362 1307 	bfi	r3, r2, #4, #4
 8004cd0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8004cd2:	f107 0208 	add.w	r2, r7, #8
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	2110      	movs	r1, #16
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7ff fe9a 	bl	8004a14 <lsm6dsr_write_reg>
 8004ce0:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8004ce2:	693b      	ldr	r3, [r7, #16]
}
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	3718      	adds	r7, #24
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b084      	sub	sp, #16
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004cf8:	f107 0208 	add.w	r2, r7, #8
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	2111      	movs	r1, #17
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f7ff fe6f 	bl	80049e4 <lsm6dsr_read_reg>
 8004d06:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10f      	bne.n	8004d2e <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 8004d0e:	78fb      	ldrb	r3, [r7, #3]
 8004d10:	f003 030f 	and.w	r3, r3, #15
 8004d14:	b2da      	uxtb	r2, r3
 8004d16:	7a3b      	ldrb	r3, [r7, #8]
 8004d18:	f362 0303 	bfi	r3, r2, #0, #4
 8004d1c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004d1e:	f107 0208 	add.w	r2, r7, #8
 8004d22:	2301      	movs	r3, #1
 8004d24:	2111      	movs	r1, #17
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f7ff fe74 	bl	8004a14 <lsm6dsr_write_reg>
 8004d2c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b086      	sub	sp, #24
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	460b      	mov	r3, r1
 8004d42:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8004d44:	78fb      	ldrb	r3, [r7, #3]
 8004d46:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8004d48:	f107 030c 	add.w	r3, r7, #12
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 fb3b 	bl	80053ca <lsm6dsr_fsm_enable_get>
 8004d54:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	f040 80c4 	bne.w	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004d5e:	7b3b      	ldrb	r3, [r7, #12]
 8004d60:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004d64:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004d66:	7b3b      	ldrb	r3, [r7, #12]
 8004d68:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004d6c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004d72:	7b3b      	ldrb	r3, [r7, #12]
 8004d74:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004d78:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004d7e:	7b3b      	ldrb	r3, [r7, #12]
 8004d80:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004d84:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8004d86:	4313      	orrs	r3, r2
 8004d88:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004d8a:	7b3b      	ldrb	r3, [r7, #12]
 8004d8c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004d90:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8004d92:	4313      	orrs	r3, r2
 8004d94:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004d96:	7b3b      	ldrb	r3, [r7, #12]
 8004d98:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004d9c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8004d9e:	4313      	orrs	r3, r2
 8004da0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004da2:	7b3b      	ldrb	r3, [r7, #12]
 8004da4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004da8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8004daa:	4313      	orrs	r3, r2
 8004dac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004dae:	7b3b      	ldrb	r3, [r7, #12]
 8004db0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004db4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8004db6:	4313      	orrs	r3, r2
 8004db8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004dba:	7b7b      	ldrb	r3, [r7, #13]
 8004dbc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004dc0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004dc6:	7b7b      	ldrb	r3, [r7, #13]
 8004dc8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004dcc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004dd2:	7b7b      	ldrb	r3, [r7, #13]
 8004dd4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004dd8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004dde:	7b7b      	ldrb	r3, [r7, #13]
 8004de0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8004de4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8004de6:	4313      	orrs	r3, r2
 8004de8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004dea:	7b7b      	ldrb	r3, [r7, #13]
 8004dec:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004df0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8004df2:	4313      	orrs	r3, r2
 8004df4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004df6:	7b7b      	ldrb	r3, [r7, #13]
 8004df8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8004dfc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004e02:	7b7b      	ldrb	r3, [r7, #13]
 8004e04:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8004e08:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8004e0e:	7b7b      	ldrb	r3, [r7, #13]
 8004e10:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004e14:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8004e16:	4313      	orrs	r3, r2
 8004e18:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 8004e1a:	2b01      	cmp	r3, #1
 8004e1c:	d163      	bne.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8004e1e:	f107 030b 	add.w	r3, r7, #11
 8004e22:	4619      	mov	r1, r3
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 fafd 	bl	8005424 <lsm6dsr_fsm_data_rate_get>
 8004e2a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d159      	bne.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8004e32:	7afb      	ldrb	r3, [r7, #11]
 8004e34:	2b03      	cmp	r3, #3
 8004e36:	d853      	bhi.n	8004ee0 <lsm6dsr_gy_data_rate_set+0x1a8>
 8004e38:	a201      	add	r2, pc, #4	; (adr r2, 8004e40 <lsm6dsr_gy_data_rate_set+0x108>)
 8004e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e3e:	bf00      	nop
 8004e40:	08004e51 	.word	0x08004e51
 8004e44:	08004e63 	.word	0x08004e63
 8004e48:	08004e81 	.word	0x08004e81
 8004e4c:	08004eab 	.word	0x08004eab
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8004e50:	78fb      	ldrb	r3, [r7, #3]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d102      	bne.n	8004e5c <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 8004e56:	2301      	movs	r3, #1
 8004e58:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8004e5a:	e044      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	75fb      	strb	r3, [r7, #23]
            break;
 8004e60:	e041      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8004e62:	78fb      	ldrb	r3, [r7, #3]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d102      	bne.n	8004e6e <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8004e68:	2302      	movs	r3, #2
 8004e6a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8004e6c:	e03b      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8004e6e:	78fb      	ldrb	r3, [r7, #3]
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d102      	bne.n	8004e7a <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8004e74:	2302      	movs	r3, #2
 8004e76:	75fb      	strb	r3, [r7, #23]
            break;
 8004e78:	e035      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8004e7a:	78fb      	ldrb	r3, [r7, #3]
 8004e7c:	75fb      	strb	r3, [r7, #23]
            break;
 8004e7e:	e032      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8004e80:	78fb      	ldrb	r3, [r7, #3]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d102      	bne.n	8004e8c <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8004e86:	2303      	movs	r3, #3
 8004e88:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8004e8a:	e02c      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8004e8c:	78fb      	ldrb	r3, [r7, #3]
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	d102      	bne.n	8004e98 <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8004e92:	2303      	movs	r3, #3
 8004e94:	75fb      	strb	r3, [r7, #23]
            break;
 8004e96:	e026      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8004e98:	78fb      	ldrb	r3, [r7, #3]
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d102      	bne.n	8004ea4 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	75fb      	strb	r3, [r7, #23]
            break;
 8004ea2:	e020      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8004ea4:	78fb      	ldrb	r3, [r7, #3]
 8004ea6:	75fb      	strb	r3, [r7, #23]
            break;
 8004ea8:	e01d      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8004eaa:	78fb      	ldrb	r3, [r7, #3]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d102      	bne.n	8004eb6 <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8004eb0:	2304      	movs	r3, #4
 8004eb2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8004eb4:	e017      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8004eb6:	78fb      	ldrb	r3, [r7, #3]
 8004eb8:	2b01      	cmp	r3, #1
 8004eba:	d102      	bne.n	8004ec2 <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8004ebc:	2304      	movs	r3, #4
 8004ebe:	75fb      	strb	r3, [r7, #23]
            break;
 8004ec0:	e011      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8004ec2:	78fb      	ldrb	r3, [r7, #3]
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	d102      	bne.n	8004ece <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8004ec8:	2304      	movs	r3, #4
 8004eca:	75fb      	strb	r3, [r7, #23]
            break;
 8004ecc:	e00b      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 8004ece:	78fb      	ldrb	r3, [r7, #3]
 8004ed0:	2b03      	cmp	r3, #3
 8004ed2:	d102      	bne.n	8004eda <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8004ed4:	2304      	movs	r3, #4
 8004ed6:	75fb      	strb	r3, [r7, #23]
            break;
 8004ed8:	e005      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>
              odr_gy = val;
 8004eda:	78fb      	ldrb	r3, [r7, #3]
 8004edc:	75fb      	strb	r3, [r7, #23]
            break;
 8004ede:	e002      	b.n	8004ee6 <lsm6dsr_gy_data_rate_set+0x1ae>

          default:
            odr_gy = val;
 8004ee0:	78fb      	ldrb	r3, [r7, #3]
 8004ee2:	75fb      	strb	r3, [r7, #23]
            break;
 8004ee4:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d107      	bne.n	8004efc <lsm6dsr_gy_data_rate_set+0x1c4>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004eec:	f107 0208 	add.w	r2, r7, #8
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	2111      	movs	r1, #17
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f7ff fd75 	bl	80049e4 <lsm6dsr_read_reg>
 8004efa:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10f      	bne.n	8004f22 <lsm6dsr_gy_data_rate_set+0x1ea>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8004f02:	7dfb      	ldrb	r3, [r7, #23]
 8004f04:	f003 030f 	and.w	r3, r3, #15
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	7a3b      	ldrb	r3, [r7, #8]
 8004f0c:	f362 1307 	bfi	r3, r2, #4, #4
 8004f10:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8004f12:	f107 0208 	add.w	r2, r7, #8
 8004f16:	2301      	movs	r3, #1
 8004f18:	2111      	movs	r1, #17
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f7ff fd7a 	bl	8004a14 <lsm6dsr_write_reg>
 8004f20:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8004f22:	693b      	ldr	r3, [r7, #16]
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	3718      	adds	r7, #24
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
 8004f34:	460b      	mov	r3, r1
 8004f36:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8004f38:	f107 0208 	add.w	r2, r7, #8
 8004f3c:	2301      	movs	r3, #1
 8004f3e:	2112      	movs	r1, #18
 8004f40:	6878      	ldr	r0, [r7, #4]
 8004f42:	f7ff fd4f 	bl	80049e4 <lsm6dsr_read_reg>
 8004f46:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d10f      	bne.n	8004f6e <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8004f4e:	78fb      	ldrb	r3, [r7, #3]
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	b2da      	uxtb	r2, r3
 8004f56:	7a3b      	ldrb	r3, [r7, #8]
 8004f58:	f362 1386 	bfi	r3, r2, #6, #1
 8004f5c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8004f5e:	f107 0208 	add.w	r2, r7, #8
 8004f62:	2301      	movs	r3, #1
 8004f64:	2112      	movs	r1, #18
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7ff fd54 	bl	8004a14 <lsm6dsr_write_reg>
 8004f6c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3710      	adds	r7, #16
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8004f82:	f107 0208 	add.w	r2, r7, #8
 8004f86:	2301      	movs	r3, #1
 8004f88:	211e      	movs	r1, #30
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f7ff fd2a 	bl	80049e4 <lsm6dsr_read_reg>
 8004f90:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 8004f92:	7a3b      	ldrb	r3, [r7, #8]
 8004f94:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	701a      	strb	r2, [r3, #0]

  return ret;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3710      	adds	r7, #16
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}

08004faa <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8004faa:	b580      	push	{r7, lr}
 8004fac:	b084      	sub	sp, #16
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]
 8004fb2:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8004fb4:	f107 0208 	add.w	r2, r7, #8
 8004fb8:	2301      	movs	r3, #1
 8004fba:	211e      	movs	r1, #30
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f7ff fd11 	bl	80049e4 <lsm6dsr_read_reg>
 8004fc2:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8004fc4:	7a3b      	ldrb	r3, [r7, #8]
 8004fc6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004fca:	b2db      	uxtb	r3, r3
 8004fcc:	461a      	mov	r2, r3
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	701a      	strb	r2, [r3, #0]

  return ret;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3710      	adds	r7, #16
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
 8004fe4:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8004fe6:	f107 0208 	add.w	r2, r7, #8
 8004fea:	2301      	movs	r3, #1
 8004fec:	211e      	movs	r1, #30
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f7ff fcf8 	bl	80049e4 <lsm6dsr_read_reg>
 8004ff4:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 8004ff6:	7a3b      	ldrb	r3, [r7, #8]
 8004ff8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004ffc:	b2db      	uxtb	r3, r3
 8004ffe:	461a      	mov	r2, r3
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	701a      	strb	r2, [r3, #0]

  return ret;
 8005004:	68fb      	ldr	r3, [r7, #12]
}
 8005006:	4618      	mov	r0, r3
 8005008:	3710      	adds	r7, #16
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}

0800500e <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800500e:	b580      	push	{r7, lr}
 8005010:	b084      	sub	sp, #16
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
 8005016:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 8005018:	f107 0208 	add.w	r2, r7, #8
 800501c:	2302      	movs	r3, #2
 800501e:	2120      	movs	r1, #32
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f7ff fcdf 	bl	80049e4 <lsm6dsr_read_reg>
 8005026:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 8005028:	7a7b      	ldrb	r3, [r7, #9]
 800502a:	b21a      	sxth	r2, r3
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005036:	b29b      	uxth	r3, r3
 8005038:	021b      	lsls	r3, r3, #8
 800503a:	b29a      	uxth	r2, r3
 800503c:	7a3b      	ldrb	r3, [r7, #8]
 800503e:	b29b      	uxth	r3, r3
 8005040:	4413      	add	r3, r2
 8005042:	b29b      	uxth	r3, r3
 8005044:	b21a      	sxth	r2, r3
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	801a      	strh	r2, [r3, #0]

  return ret;
 800504a:	68fb      	ldr	r3, [r7, #12]
}
 800504c:	4618      	mov	r0, r3
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b086      	sub	sp, #24
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 800505e:	f107 020c 	add.w	r2, r7, #12
 8005062:	2306      	movs	r3, #6
 8005064:	2128      	movs	r1, #40	; 0x28
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f7ff fcbc 	bl	80049e4 <lsm6dsr_read_reg>
 800506c:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800506e:	7b7b      	ldrb	r3, [r7, #13]
 8005070:	b21a      	sxth	r2, r3
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	f9b3 3000 	ldrsh.w	r3, [r3]
 800507c:	b29b      	uxth	r3, r3
 800507e:	021b      	lsls	r3, r3, #8
 8005080:	b29a      	uxth	r2, r3
 8005082:	7b3b      	ldrb	r3, [r7, #12]
 8005084:	b29b      	uxth	r3, r3
 8005086:	4413      	add	r3, r2
 8005088:	b29b      	uxth	r3, r3
 800508a:	b21a      	sxth	r2, r3
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8005090:	7bfa      	ldrb	r2, [r7, #15]
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	3302      	adds	r3, #2
 8005096:	b212      	sxth	r2, r2
 8005098:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	3302      	adds	r3, #2
 800509e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	021b      	lsls	r3, r3, #8
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	7bbb      	ldrb	r3, [r7, #14]
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	4413      	add	r3, r2
 80050ae:	b29a      	uxth	r2, r3
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	3302      	adds	r3, #2
 80050b4:	b212      	sxth	r2, r2
 80050b6:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 80050b8:	7c7a      	ldrb	r2, [r7, #17]
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	3304      	adds	r3, #4
 80050be:	b212      	sxth	r2, r2
 80050c0:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	3304      	adds	r3, #4
 80050c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	021b      	lsls	r3, r3, #8
 80050ce:	b29a      	uxth	r2, r3
 80050d0:	7c3b      	ldrb	r3, [r7, #16]
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	4413      	add	r3, r2
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	3304      	adds	r3, #4
 80050dc:	b212      	sxth	r2, r2
 80050de:	801a      	strh	r2, [r3, #0]

  return ret;
 80050e0:	697b      	ldr	r3, [r7, #20]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3718      	adds	r7, #24
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b084      	sub	sp, #16
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
 80050f2:	460b      	mov	r3, r1
 80050f4:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 80050f6:	f107 0208 	add.w	r2, r7, #8
 80050fa:	2301      	movs	r3, #1
 80050fc:	2101      	movs	r1, #1
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f7ff fc70 	bl	80049e4 <lsm6dsr_read_reg>
 8005104:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d10f      	bne.n	800512c <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 800510c:	78fb      	ldrb	r3, [r7, #3]
 800510e:	f003 0303 	and.w	r3, r3, #3
 8005112:	b2da      	uxtb	r2, r3
 8005114:	7a3b      	ldrb	r3, [r7, #8]
 8005116:	f362 1387 	bfi	r3, r2, #6, #2
 800511a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 800511c:	f107 0208 	add.w	r2, r7, #8
 8005120:	2301      	movs	r3, #1
 8005122:	2101      	movs	r1, #1
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f7ff fc75 	bl	8004a14 <lsm6dsr_write_reg>
 800512a:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 800512c:	68fb      	ldr	r3, [r7, #12]
}
 800512e:	4618      	mov	r0, r3
 8005130:	3710      	adds	r7, #16
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}

08005136 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8005136:	b580      	push	{r7, lr}
 8005138:	b084      	sub	sp, #16
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
 800513e:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8005140:	2301      	movs	r3, #1
 8005142:	683a      	ldr	r2, [r7, #0]
 8005144:	210f      	movs	r1, #15
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7ff fc4c 	bl	80049e4 <lsm6dsr_read_reg>
 800514c:	60f8      	str	r0, [r7, #12]

  return ret;
 800514e:	68fb      	ldr	r3, [r7, #12]
}
 8005150:	4618      	mov	r0, r3
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}

08005158 <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b084      	sub	sp, #16
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	460b      	mov	r3, r1
 8005162:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8005164:	f107 0208 	add.w	r2, r7, #8
 8005168:	2301      	movs	r3, #1
 800516a:	2112      	movs	r1, #18
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f7ff fc39 	bl	80049e4 <lsm6dsr_read_reg>
 8005172:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d10f      	bne.n	800519a <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 800517a:	78fb      	ldrb	r3, [r7, #3]
 800517c:	f003 0301 	and.w	r3, r3, #1
 8005180:	b2da      	uxtb	r2, r3
 8005182:	7a3b      	ldrb	r3, [r7, #8]
 8005184:	f362 0300 	bfi	r3, r2, #0, #1
 8005188:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 800518a:	f107 0208 	add.w	r2, r7, #8
 800518e:	2301      	movs	r3, #1
 8005190:	2112      	movs	r1, #18
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f7ff fc3e 	bl	8004a14 <lsm6dsr_write_reg>
 8005198:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800519a:	68fb      	ldr	r3, [r7, #12]
}
 800519c:	4618      	mov	r0, r3
 800519e:	3710      	adds	r7, #16
 80051a0:	46bd      	mov	sp, r7
 80051a2:	bd80      	pop	{r7, pc}

080051a4 <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
 80051ac:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80051ae:	f107 0208 	add.w	r2, r7, #8
 80051b2:	2301      	movs	r3, #1
 80051b4:	2112      	movs	r1, #18
 80051b6:	6878      	ldr	r0, [r7, #4]
 80051b8:	f7ff fc14 	bl	80049e4 <lsm6dsr_read_reg>
 80051bc:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 80051be:	7a3b      	ldrb	r3, [r7, #8]
 80051c0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	461a      	mov	r2, r3
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	701a      	strb	r2, [r3, #0]

  return ret;
 80051cc:	68fb      	ldr	r3, [r7, #12]
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}

080051d6 <lsm6dsr_xl_filter_lp2_set>:
  * @param  val    Change the values of lpf2_xl_en in reg CTRL1_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_filter_lp2_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b084      	sub	sp, #16
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
 80051de:	460b      	mov	r3, r1
 80051e0:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80051e2:	f107 0208 	add.w	r2, r7, #8
 80051e6:	2301      	movs	r3, #1
 80051e8:	2110      	movs	r1, #16
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f7ff fbfa 	bl	80049e4 <lsm6dsr_read_reg>
 80051f0:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d10f      	bne.n	8005218 <lsm6dsr_xl_filter_lp2_set+0x42>
  {
    ctrl1_xl.lpf2_xl_en = (uint8_t)val;
 80051f8:	78fb      	ldrb	r3, [r7, #3]
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	b2da      	uxtb	r2, r3
 8005200:	7a3b      	ldrb	r3, [r7, #8]
 8005202:	f362 0341 	bfi	r3, r2, #1, #1
 8005206:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8005208:	f107 0208 	add.w	r2, r7, #8
 800520c:	2301      	movs	r3, #1
 800520e:	2110      	movs	r1, #16
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f7ff fbff 	bl	8004a14 <lsm6dsr_write_reg>
 8005216:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8005218:	68fb      	ldr	r3, [r7, #12]
}
 800521a:	4618      	mov	r0, r3
 800521c:	3710      	adds	r7, #16
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <lsm6dsr_gy_filter_lp1_set>:
  * @param  val    Change the values of lpf1_sel_g in reg CTRL4_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_filter_lp1_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8005222:	b580      	push	{r7, lr}
 8005224:	b084      	sub	sp, #16
 8005226:	af00      	add	r7, sp, #0
 8005228:	6078      	str	r0, [r7, #4]
 800522a:	460b      	mov	r3, r1
 800522c:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl4_c_t ctrl4_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 800522e:	f107 0208 	add.w	r2, r7, #8
 8005232:	2301      	movs	r3, #1
 8005234:	2113      	movs	r1, #19
 8005236:	6878      	ldr	r0, [r7, #4]
 8005238:	f7ff fbd4 	bl	80049e4 <lsm6dsr_read_reg>
 800523c:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d10f      	bne.n	8005264 <lsm6dsr_gy_filter_lp1_set+0x42>
  {
    ctrl4_c.lpf1_sel_g = (uint8_t)val;
 8005244:	78fb      	ldrb	r3, [r7, #3]
 8005246:	f003 0301 	and.w	r3, r3, #1
 800524a:	b2da      	uxtb	r2, r3
 800524c:	7a3b      	ldrb	r3, [r7, #8]
 800524e:	f362 0341 	bfi	r3, r2, #1, #1
 8005252:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8005254:	f107 0208 	add.w	r2, r7, #8
 8005258:	2301      	movs	r3, #1
 800525a:	2113      	movs	r1, #19
 800525c:	6878      	ldr	r0, [r7, #4]
 800525e:	f7ff fbd9 	bl	8004a14 <lsm6dsr_write_reg>
 8005262:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005264:	68fb      	ldr	r3, [r7, #12]
}
 8005266:	4618      	mov	r0, r3
 8005268:	3710      	adds	r7, #16
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <lsm6dsr_xl_hp_path_on_out_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_hp_path_on_out_set(stmdev_ctx_t *ctx,
                                      lsm6dsr_hp_slope_xl_en_t val)
{
 800526e:	b580      	push	{r7, lr}
 8005270:	b084      	sub	sp, #16
 8005272:	af00      	add	r7, sp, #0
 8005274:	6078      	str	r0, [r7, #4]
 8005276:	460b      	mov	r3, r1
 8005278:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl8_xl_t ctrl8_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL8_XL, (uint8_t *)&ctrl8_xl, 1);
 800527a:	f107 0208 	add.w	r2, r7, #8
 800527e:	2301      	movs	r3, #1
 8005280:	2117      	movs	r1, #23
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f7ff fbae 	bl	80049e4 <lsm6dsr_read_reg>
 8005288:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d121      	bne.n	80052d4 <lsm6dsr_xl_hp_path_on_out_set+0x66>
  {
    ctrl8_xl.hp_slope_xl_en = (((uint8_t)val & 0x10U) >> 4);
 8005290:	78fb      	ldrb	r3, [r7, #3]
 8005292:	091b      	lsrs	r3, r3, #4
 8005294:	f003 0301 	and.w	r3, r3, #1
 8005298:	b2da      	uxtb	r2, r3
 800529a:	7a3b      	ldrb	r3, [r7, #8]
 800529c:	f362 0382 	bfi	r3, r2, #2, #1
 80052a0:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hp_ref_mode_xl = (((uint8_t)val & 0x20U) >> 5);
 80052a2:	78fb      	ldrb	r3, [r7, #3]
 80052a4:	095b      	lsrs	r3, r3, #5
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	b2da      	uxtb	r2, r3
 80052ac:	7a3b      	ldrb	r3, [r7, #8]
 80052ae:	f362 1304 	bfi	r3, r2, #4, #1
 80052b2:	723b      	strb	r3, [r7, #8]
    ctrl8_xl.hpcf_xl = (uint8_t)val & 0x07U;
 80052b4:	78fb      	ldrb	r3, [r7, #3]
 80052b6:	f003 0307 	and.w	r3, r3, #7
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	7a3b      	ldrb	r3, [r7, #8]
 80052be:	f362 1347 	bfi	r3, r2, #5, #3
 80052c2:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL8_XL,
 80052c4:	f107 0208 	add.w	r2, r7, #8
 80052c8:	2301      	movs	r3, #1
 80052ca:	2117      	movs	r1, #23
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f7ff fba1 	bl	8004a14 <lsm6dsr_write_reg>
 80052d2:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl8_xl, 1);
  }

  return ret;
 80052d4:	68fb      	ldr	r3, [r7, #12]
}
 80052d6:	4618      	mov	r0, r3
 80052d8:	3710      	adds	r7, #16
 80052da:	46bd      	mov	sp, r7
 80052dc:	bd80      	pop	{r7, pc}

080052de <lsm6dsr_gy_hp_path_internal_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_hp_path_internal_set(stmdev_ctx_t *ctx,
                                        lsm6dsr_hpm_g_t val)
{
 80052de:	b580      	push	{r7, lr}
 80052e0:	b084      	sub	sp, #16
 80052e2:	af00      	add	r7, sp, #0
 80052e4:	6078      	str	r0, [r7, #4]
 80052e6:	460b      	mov	r3, r1
 80052e8:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl7_g_t ctrl7_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 80052ea:	f107 0208 	add.w	r2, r7, #8
 80052ee:	2301      	movs	r3, #1
 80052f0:	2116      	movs	r1, #22
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f7ff fb76 	bl	80049e4 <lsm6dsr_read_reg>
 80052f8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d119      	bne.n	8005334 <lsm6dsr_gy_hp_path_internal_set+0x56>
  {
    ctrl7_g.hp_en_g = (((uint8_t)val & 0x80U) >> 7);
 8005300:	78fb      	ldrb	r3, [r7, #3]
 8005302:	09db      	lsrs	r3, r3, #7
 8005304:	b2db      	uxtb	r3, r3
 8005306:	f003 0301 	and.w	r3, r3, #1
 800530a:	b2da      	uxtb	r2, r3
 800530c:	7a3b      	ldrb	r3, [r7, #8]
 800530e:	f362 1386 	bfi	r3, r2, #6, #1
 8005312:	723b      	strb	r3, [r7, #8]
    ctrl7_g.hpm_g = (uint8_t)val & 0x03U;
 8005314:	78fb      	ldrb	r3, [r7, #3]
 8005316:	f003 0303 	and.w	r3, r3, #3
 800531a:	b2da      	uxtb	r2, r3
 800531c:	7a3b      	ldrb	r3, [r7, #8]
 800531e:	f362 1305 	bfi	r3, r2, #4, #2
 8005322:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL7_G, (uint8_t *)&ctrl7_g, 1);
 8005324:	f107 0208 	add.w	r2, r7, #8
 8005328:	2301      	movs	r3, #1
 800532a:	2116      	movs	r1, #22
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f7ff fb71 	bl	8004a14 <lsm6dsr_write_reg>
 8005332:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005334:	68fb      	ldr	r3, [r7, #12]
}
 8005336:	4618      	mov	r0, r3
 8005338:	3710      	adds	r7, #16
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <lsm6dsr_i3c_disable_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_i3c_disable_set(stmdev_ctx_t *ctx,
                                lsm6dsr_i3c_disable_t val)
{
 800533e:	b580      	push	{r7, lr}
 8005340:	b086      	sub	sp, #24
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
 8005346:	460b      	mov	r3, r1
 8005348:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl9_xl_t ctrl9_xl;
  lsm6dsr_i3c_bus_avb_t i3c_bus_avb;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL9_XL, (uint8_t *)&ctrl9_xl, 1);
 800534a:	f107 0210 	add.w	r2, r7, #16
 800534e:	2301      	movs	r3, #1
 8005350:	2118      	movs	r1, #24
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f7ff fb46 	bl	80049e4 <lsm6dsr_read_reg>
 8005358:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d111      	bne.n	8005384 <lsm6dsr_i3c_disable_set+0x46>
  {
    ctrl9_xl.i3c_disable = ((uint8_t)val & 0x80U) >> 7;
 8005360:	78fb      	ldrb	r3, [r7, #3]
 8005362:	09db      	lsrs	r3, r3, #7
 8005364:	b2db      	uxtb	r3, r3
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	b2da      	uxtb	r2, r3
 800536c:	7c3b      	ldrb	r3, [r7, #16]
 800536e:	f362 0341 	bfi	r3, r2, #1, #1
 8005372:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL9_XL,
 8005374:	f107 0210 	add.w	r2, r7, #16
 8005378:	2301      	movs	r3, #1
 800537a:	2118      	movs	r1, #24
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f7ff fb49 	bl	8004a14 <lsm6dsr_write_reg>
 8005382:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&ctrl9_xl, 1);
  }

  if (ret == 0)
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d107      	bne.n	800539a <lsm6dsr_i3c_disable_set+0x5c>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 800538a:	f107 020c 	add.w	r2, r7, #12
 800538e:	2301      	movs	r3, #1
 8005390:	2162      	movs	r1, #98	; 0x62
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f7ff fb26 	bl	80049e4 <lsm6dsr_read_reg>
 8005398:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&i3c_bus_avb, 1);
  }

  if (ret == 0)
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d10f      	bne.n	80053c0 <lsm6dsr_i3c_disable_set+0x82>
  {
    i3c_bus_avb.i3c_bus_avb_sel = (uint8_t)val & 0x03U;
 80053a0:	78fb      	ldrb	r3, [r7, #3]
 80053a2:	f003 0303 	and.w	r3, r3, #3
 80053a6:	b2da      	uxtb	r2, r3
 80053a8:	7b3b      	ldrb	r3, [r7, #12]
 80053aa:	f362 03c4 	bfi	r3, r2, #3, #2
 80053ae:	733b      	strb	r3, [r7, #12]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_I3C_BUS_AVB,
 80053b0:	f107 020c 	add.w	r2, r7, #12
 80053b4:	2301      	movs	r3, #1
 80053b6:	2162      	movs	r1, #98	; 0x62
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f7ff fb2b 	bl	8004a14 <lsm6dsr_write_reg>
 80053be:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&i3c_bus_avb, 1);
  }

  return ret;
 80053c0:	697b      	ldr	r3, [r7, #20]
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3718      	adds	r7, #24
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b084      	sub	sp, #16
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
 80053d2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 80053d4:	2102      	movs	r1, #2
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f7ff fe87 	bl	80050ea <lsm6dsr_mem_bank_set>
 80053dc:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d106      	bne.n	80053f2 <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 80053e4:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 80053e6:	2301      	movs	r3, #1
 80053e8:	2146      	movs	r1, #70	; 0x46
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f7ff fafa 	bl	80049e4 <lsm6dsr_read_reg>
 80053f0:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d107      	bne.n	8005408 <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 80053fc:	2301      	movs	r3, #1
 80053fe:	2147      	movs	r1, #71	; 0x47
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f7ff faef 	bl	80049e4 <lsm6dsr_read_reg>
 8005406:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d104      	bne.n	8005418 <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 800540e:	2100      	movs	r1, #0
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f7ff fe6a 	bl	80050ea <lsm6dsr_mem_bank_set>
 8005416:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8005418:	68fb      	ldr	r3, [r7, #12]
}
 800541a:	4618      	mov	r0, r3
 800541c:	3710      	adds	r7, #16
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
	...

08005424 <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
 800542c:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 800542e:	2102      	movs	r1, #2
 8005430:	6878      	ldr	r0, [r7, #4]
 8005432:	f7ff fe5a 	bl	80050ea <lsm6dsr_mem_bank_set>
 8005436:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d107      	bne.n	800544e <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 800543e:	f107 0208 	add.w	r2, r7, #8
 8005442:	2301      	movs	r3, #1
 8005444:	215f      	movs	r1, #95	; 0x5f
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f7ff facc 	bl	80049e4 <lsm6dsr_read_reg>
 800544c:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d104      	bne.n	800545e <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8005454:	2100      	movs	r1, #0
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f7ff fe47 	bl	80050ea <lsm6dsr_mem_bank_set>
 800545c:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 800545e:	7a3b      	ldrb	r3, [r7, #8]
 8005460:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005464:	b2db      	uxtb	r3, r3
 8005466:	2b03      	cmp	r3, #3
 8005468:	d81a      	bhi.n	80054a0 <lsm6dsr_fsm_data_rate_get+0x7c>
 800546a:	a201      	add	r2, pc, #4	; (adr r2, 8005470 <lsm6dsr_fsm_data_rate_get+0x4c>)
 800546c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005470:	08005481 	.word	0x08005481
 8005474:	08005489 	.word	0x08005489
 8005478:	08005491 	.word	0x08005491
 800547c:	08005499 	.word	0x08005499
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	2200      	movs	r2, #0
 8005484:	701a      	strb	r2, [r3, #0]
      break;
 8005486:	e00f      	b.n	80054a8 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	2201      	movs	r2, #1
 800548c:	701a      	strb	r2, [r3, #0]
      break;
 800548e:	e00b      	b.n	80054a8 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2202      	movs	r2, #2
 8005494:	701a      	strb	r2, [r3, #0]
      break;
 8005496:	e007      	b.n	80054a8 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	2203      	movs	r2, #3
 800549c:	701a      	strb	r2, [r3, #0]
      break;
 800549e:	e003      	b.n	80054a8 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	2200      	movs	r2, #0
 80054a4:	701a      	strb	r2, [r3, #0]
      break;
 80054a6:	bf00      	nop
  }

  return ret;
 80054a8:	68fb      	ldr	r3, [r7, #12]
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3710      	adds	r7, #16
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	0000      	movs	r0, r0
	...

080054b8 <lsm6dsr_read_data_polling>:
static void platform_init(void);

/* Main Example --------------------------------------------------------------*/

void lsm6dsr_read_data_polling(void)
{
 80054b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80054bc:	b08c      	sub	sp, #48	; 0x30
 80054be:	af04      	add	r7, sp, #16
  stmdev_ctx_t dev_ctx;
  uint8_t reg;
  /* Initialize mems driver interface */
  dev_ctx.write_reg = platform_write;
 80054c0:	4b0a      	ldr	r3, [pc, #40]	; (80054ec <lsm6dsr_read_data_polling+0x34>)
 80054c2:	607b      	str	r3, [r7, #4]
  dev_ctx.read_reg = platform_read;
 80054c4:	4b0a      	ldr	r3, [pc, #40]	; (80054f0 <lsm6dsr_read_data_polling+0x38>)
 80054c6:	60bb      	str	r3, [r7, #8]
  dev_ctx.handle = &hi2c1;
 80054c8:	4b0a      	ldr	r3, [pc, #40]	; (80054f4 <lsm6dsr_read_data_polling+0x3c>)
 80054ca:	613b      	str	r3, [r7, #16]
  /* Init test platform */
  platform_init();
 80054cc:	f000 fb0f 	bl	8005aee <platform_init>

  /* Wait sensor boot time */
  platform_delay(BOOT_TIME);
 80054d0:	200a      	movs	r0, #10
 80054d2:	f000 fb01 	bl	8005ad8 <platform_delay>
  /* Check device ID */
  lsm6dsr_device_id_get(&dev_ctx, &whoamI);
 80054d6:	1d3b      	adds	r3, r7, #4
 80054d8:	4907      	ldr	r1, [pc, #28]	; (80054f8 <lsm6dsr_read_data_polling+0x40>)
 80054da:	4618      	mov	r0, r3
 80054dc:	f7ff fe2b 	bl	8005136 <lsm6dsr_device_id_get>

  if (whoamI != LSM6DSR_ID)
 80054e0:	4b05      	ldr	r3, [pc, #20]	; (80054f8 <lsm6dsr_read_data_polling+0x40>)
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	2b6b      	cmp	r3, #107	; 0x6b
 80054e6:	d009      	beq.n	80054fc <lsm6dsr_read_data_polling+0x44>
    while(1);
 80054e8:	e7fe      	b.n	80054e8 <lsm6dsr_read_data_polling+0x30>
 80054ea:	bf00      	nop
 80054ec:	08005a3d 	.word	0x08005a3d
 80054f0:	08005a77 	.word	0x08005a77
 80054f4:	20000204 	.word	0x20000204
 80054f8:	2000031c 	.word	0x2000031c

  /* Restore default configuration */
  lsm6dsr_reset_set(&dev_ctx, PROPERTY_ENABLE);
 80054fc:	1d3b      	adds	r3, r7, #4
 80054fe:	2101      	movs	r1, #1
 8005500:	4618      	mov	r0, r3
 8005502:	f7ff fe29 	bl	8005158 <lsm6dsr_reset_set>

  do {
    lsm6dsr_reset_get(&dev_ctx, &rst);
 8005506:	1d3b      	adds	r3, r7, #4
 8005508:	49d1      	ldr	r1, [pc, #836]	; (8005850 <lsm6dsr_read_data_polling+0x398>)
 800550a:	4618      	mov	r0, r3
 800550c:	f7ff fe4a 	bl	80051a4 <lsm6dsr_reset_get>
  } while (rst);
 8005510:	4bcf      	ldr	r3, [pc, #828]	; (8005850 <lsm6dsr_read_data_polling+0x398>)
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d1f6      	bne.n	8005506 <lsm6dsr_read_data_polling+0x4e>

  /* Disable I3C interface */
  lsm6dsr_i3c_disable_set(&dev_ctx, LSM6DSR_I3C_DISABLE);
 8005518:	1d3b      	adds	r3, r7, #4
 800551a:	2180      	movs	r1, #128	; 0x80
 800551c:	4618      	mov	r0, r3
 800551e:	f7ff ff0e 	bl	800533e <lsm6dsr_i3c_disable_set>
  /* Enable Block Data Update */
  lsm6dsr_block_data_update_set(&dev_ctx, PROPERTY_ENABLE);
 8005522:	1d3b      	adds	r3, r7, #4
 8005524:	2101      	movs	r1, #1
 8005526:	4618      	mov	r0, r3
 8005528:	f7ff fd00 	bl	8004f2c <lsm6dsr_block_data_update_set>
  /* Set Output Data Rate */
  lsm6dsr_xl_data_rate_set(&dev_ctx, LSM6DSR_XL_ODR_6667Hz);
 800552c:	1d3b      	adds	r3, r7, #4
 800552e:	210a      	movs	r1, #10
 8005530:	4618      	mov	r0, r3
 8005532:	f7ff fae1 	bl	8004af8 <lsm6dsr_xl_data_rate_set>
  lsm6dsr_gy_data_rate_set(&dev_ctx, LSM6DSR_GY_ODR_6667Hz);
 8005536:	1d3b      	adds	r3, r7, #4
 8005538:	210a      	movs	r1, #10
 800553a:	4618      	mov	r0, r3
 800553c:	f7ff fbfc 	bl	8004d38 <lsm6dsr_gy_data_rate_set>
  /* Set full scale */
  lsm6dsr_xl_full_scale_set(&dev_ctx, LSM6DSR_2g);
 8005540:	1d3b      	adds	r3, r7, #4
 8005542:	2100      	movs	r1, #0
 8005544:	4618      	mov	r0, r3
 8005546:	f7ff fab1 	bl	8004aac <lsm6dsr_xl_full_scale_set>
  lsm6dsr_gy_full_scale_set(&dev_ctx, LSM6DSR_125dps);
 800554a:	1d3b      	adds	r3, r7, #4
 800554c:	2102      	movs	r1, #2
 800554e:	4618      	mov	r0, r3
 8005550:	f7ff fbcc 	bl	8004cec <lsm6dsr_gy_full_scale_set>
  /* Configure filtering chain(No aux interface)
   * Accelerometer - LPF1 + LPF2 path
   */
  lsm6dsr_xl_hp_path_on_out_set(&dev_ctx, LSM6DSR_LP_ODR_DIV_100);
 8005554:	1d3b      	adds	r3, r7, #4
 8005556:	2104      	movs	r1, #4
 8005558:	4618      	mov	r0, r3
 800555a:	f7ff fe88 	bl	800526e <lsm6dsr_xl_hp_path_on_out_set>
  lsm6dsr_xl_filter_lp2_set(&dev_ctx, PROPERTY_ENABLE);
 800555e:	1d3b      	adds	r3, r7, #4
 8005560:	2101      	movs	r1, #1
 8005562:	4618      	mov	r0, r3
 8005564:	f7ff fe37 	bl	80051d6 <lsm6dsr_xl_filter_lp2_set>
  lsm6dsr_gy_hp_path_internal_set(&dev_ctx,LSM6DSR_HP_FILTER_1Hz04);
 8005568:	1d3b      	adds	r3, r7, #4
 800556a:	2183      	movs	r1, #131	; 0x83
 800556c:	4618      	mov	r0, r3
 800556e:	f7ff feb6 	bl	80052de <lsm6dsr_gy_hp_path_internal_set>
  lsm6dsr_gy_filter_lp1_set(&dev_ctx,PROPERTY_ENABLE);
 8005572:	1d3b      	adds	r3, r7, #4
 8005574:	2101      	movs	r1, #1
 8005576:	4618      	mov	r0, r3
 8005578:	f7ff fe53 	bl	8005222 <lsm6dsr_gy_filter_lp1_set>
  /* Read samples in polling mode */
  while (1) {

    /* Read output only if new xl value is available */
    lsm6dsr_xl_flag_data_ready_get(&dev_ctx, &reg);
 800557c:	1cfa      	adds	r2, r7, #3
 800557e:	1d3b      	adds	r3, r7, #4
 8005580:	4611      	mov	r1, r2
 8005582:	4618      	mov	r0, r3
 8005584:	f7ff fcf8 	bl	8004f78 <lsm6dsr_xl_flag_data_ready_get>

    if (reg) {
 8005588:	78fb      	ldrb	r3, [r7, #3]
 800558a:	2b00      	cmp	r3, #0
 800558c:	f000 81ac 	beq.w	80058e8 <lsm6dsr_read_data_polling+0x430>
    	HAL_TIM_Base_Start_IT(&htim1);
 8005590:	48b0      	ldr	r0, [pc, #704]	; (8005854 <lsm6dsr_read_data_polling+0x39c>)
 8005592:	f7fe f8ff 	bl	8003794 <HAL_TIM_Base_Start_IT>
      /* Read acceleration field data */
    	memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8005596:	2206      	movs	r2, #6
 8005598:	2100      	movs	r1, #0
 800559a:	48af      	ldr	r0, [pc, #700]	; (8005858 <lsm6dsr_read_data_polling+0x3a0>)
 800559c:	f001 f86d 	bl	800667a <memset>
      lsm6dsr_acceleration_raw_get(&dev_ctx, data_raw_acceleration);
 80055a0:	1d3b      	adds	r3, r7, #4
 80055a2:	49ad      	ldr	r1, [pc, #692]	; (8005858 <lsm6dsr_read_data_polling+0x3a0>)
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7ff fd55 	bl	8005054 <lsm6dsr_acceleration_raw_get>
     //acceleration selon l'axe x du IMU
        acceleration_mg[0] =
      lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[0]);
 80055aa:	4bab      	ldr	r3, [pc, #684]	; (8005858 <lsm6dsr_read_data_polling+0x3a0>)
 80055ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7ff fa47 	bl	8004a44 <lsm6dsr_from_fs2g_to_mg>
 80055b6:	eef0 7a40 	vmov.f32	s15, s0
        acceleration_mg[0] =
 80055ba:	4ba8      	ldr	r3, [pc, #672]	; (800585c <lsm6dsr_read_data_polling+0x3a4>)
 80055bc:	edc3 7a00 	vstr	s15, [r3]
      //selon l'axe y du IMU
      acceleration_mg[1] =
        lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[1]);
 80055c0:	4ba5      	ldr	r3, [pc, #660]	; (8005858 <lsm6dsr_read_data_polling+0x3a0>)
 80055c2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7ff fa3c 	bl	8004a44 <lsm6dsr_from_fs2g_to_mg>
 80055cc:	eef0 7a40 	vmov.f32	s15, s0
      acceleration_mg[1] =
 80055d0:	4ba2      	ldr	r3, [pc, #648]	; (800585c <lsm6dsr_read_data_polling+0x3a4>)
 80055d2:	edc3 7a01 	vstr	s15, [r3, #4]
      // selon l'axe z du IMU
      acceleration_mg[2] =
        lsm6dsr_from_fs2g_to_mg(data_raw_acceleration[2]);
 80055d6:	4ba0      	ldr	r3, [pc, #640]	; (8005858 <lsm6dsr_read_data_polling+0x3a0>)
 80055d8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80055dc:	4618      	mov	r0, r3
 80055de:	f7ff fa31 	bl	8004a44 <lsm6dsr_from_fs2g_to_mg>
 80055e2:	eef0 7a40 	vmov.f32	s15, s0
      acceleration_mg[2] =
 80055e6:	4b9d      	ldr	r3, [pc, #628]	; (800585c <lsm6dsr_read_data_polling+0x3a4>)
 80055e8:	edc3 7a02 	vstr	s15, [r3, #8]
      //Définition des composantes du vecteur accélération//
      /*selon les axes principales du IMU*/



      ax = acceleration_mg[0]*0.00981; // Accélération en X (m/s²)
 80055ec:	4b9b      	ldr	r3, [pc, #620]	; (800585c <lsm6dsr_read_data_polling+0x3a4>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7fa ffb1 	bl	8000558 <__aeabi_f2d>
 80055f6:	a392      	add	r3, pc, #584	; (adr r3, 8005840 <lsm6dsr_read_data_polling+0x388>)
 80055f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fc:	f7fb f804 	bl	8000608 <__aeabi_dmul>
 8005600:	4602      	mov	r2, r0
 8005602:	460b      	mov	r3, r1
 8005604:	4610      	mov	r0, r2
 8005606:	4619      	mov	r1, r3
 8005608:	f7fb fad6 	bl	8000bb8 <__aeabi_d2f>
 800560c:	4603      	mov	r3, r0
 800560e:	4a94      	ldr	r2, [pc, #592]	; (8005860 <lsm6dsr_read_data_polling+0x3a8>)
 8005610:	6013      	str	r3, [r2, #0]
      ay = acceleration_mg[1]*0.00981; // Accélération en Y
 8005612:	4b92      	ldr	r3, [pc, #584]	; (800585c <lsm6dsr_read_data_polling+0x3a4>)
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	4618      	mov	r0, r3
 8005618:	f7fa ff9e 	bl	8000558 <__aeabi_f2d>
 800561c:	a388      	add	r3, pc, #544	; (adr r3, 8005840 <lsm6dsr_read_data_polling+0x388>)
 800561e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005622:	f7fa fff1 	bl	8000608 <__aeabi_dmul>
 8005626:	4602      	mov	r2, r0
 8005628:	460b      	mov	r3, r1
 800562a:	4610      	mov	r0, r2
 800562c:	4619      	mov	r1, r3
 800562e:	f7fb fac3 	bl	8000bb8 <__aeabi_d2f>
 8005632:	4603      	mov	r3, r0
 8005634:	4a8b      	ldr	r2, [pc, #556]	; (8005864 <lsm6dsr_read_data_polling+0x3ac>)
 8005636:	6013      	str	r3, [r2, #0]
      az = acceleration_mg[2]*0.00981; // Accélération en Z
 8005638:	4b88      	ldr	r3, [pc, #544]	; (800585c <lsm6dsr_read_data_polling+0x3a4>)
 800563a:	689b      	ldr	r3, [r3, #8]
 800563c:	4618      	mov	r0, r3
 800563e:	f7fa ff8b 	bl	8000558 <__aeabi_f2d>
 8005642:	a37f      	add	r3, pc, #508	; (adr r3, 8005840 <lsm6dsr_read_data_polling+0x388>)
 8005644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005648:	f7fa ffde 	bl	8000608 <__aeabi_dmul>
 800564c:	4602      	mov	r2, r0
 800564e:	460b      	mov	r3, r1
 8005650:	4610      	mov	r0, r2
 8005652:	4619      	mov	r1, r3
 8005654:	f7fb fab0 	bl	8000bb8 <__aeabi_d2f>
 8005658:	4603      	mov	r3, r0
 800565a:	4a83      	ldr	r2, [pc, #524]	; (8005868 <lsm6dsr_read_data_polling+0x3b0>)
 800565c:	6013      	str	r3, [r2, #0]

      axy = sqrt(pow(ax, 2) + pow(ay, 2));
 800565e:	4b80      	ldr	r3, [pc, #512]	; (8005860 <lsm6dsr_read_data_polling+0x3a8>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4618      	mov	r0, r3
 8005664:	f7fa ff78 	bl	8000558 <__aeabi_f2d>
 8005668:	4602      	mov	r2, r0
 800566a:	460b      	mov	r3, r1
 800566c:	ed9f 1b76 	vldr	d1, [pc, #472]	; 8005848 <lsm6dsr_read_data_polling+0x390>
 8005670:	ec43 2b10 	vmov	d0, r2, r3
 8005674:	f003 f8fc 	bl	8008870 <pow>
 8005678:	ec55 4b10 	vmov	r4, r5, d0
 800567c:	4b79      	ldr	r3, [pc, #484]	; (8005864 <lsm6dsr_read_data_polling+0x3ac>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4618      	mov	r0, r3
 8005682:	f7fa ff69 	bl	8000558 <__aeabi_f2d>
 8005686:	4602      	mov	r2, r0
 8005688:	460b      	mov	r3, r1
 800568a:	ed9f 1b6f 	vldr	d1, [pc, #444]	; 8005848 <lsm6dsr_read_data_polling+0x390>
 800568e:	ec43 2b10 	vmov	d0, r2, r3
 8005692:	f003 f8ed 	bl	8008870 <pow>
 8005696:	ec53 2b10 	vmov	r2, r3, d0
 800569a:	4620      	mov	r0, r4
 800569c:	4629      	mov	r1, r5
 800569e:	f7fa fdfd 	bl	800029c <__adddf3>
 80056a2:	4602      	mov	r2, r0
 80056a4:	460b      	mov	r3, r1
 80056a6:	ec43 2b17 	vmov	d7, r2, r3
 80056aa:	eeb0 0a47 	vmov.f32	s0, s14
 80056ae:	eef0 0a67 	vmov.f32	s1, s15
 80056b2:	f003 f94d 	bl	8008950 <sqrt>
 80056b6:	ec53 2b10 	vmov	r2, r3, d0
 80056ba:	4610      	mov	r0, r2
 80056bc:	4619      	mov	r1, r3
 80056be:	f7fb fa7b 	bl	8000bb8 <__aeabi_d2f>
 80056c2:	4603      	mov	r3, r0
 80056c4:	4a69      	ldr	r2, [pc, #420]	; (800586c <lsm6dsr_read_data_polling+0x3b4>)
 80056c6:	6013      	str	r3, [r2, #0]
      ayz =sqrt(pow(ay, 2) + pow(az, 2));
 80056c8:	4b66      	ldr	r3, [pc, #408]	; (8005864 <lsm6dsr_read_data_polling+0x3ac>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4618      	mov	r0, r3
 80056ce:	f7fa ff43 	bl	8000558 <__aeabi_f2d>
 80056d2:	4602      	mov	r2, r0
 80056d4:	460b      	mov	r3, r1
 80056d6:	ed9f 1b5c 	vldr	d1, [pc, #368]	; 8005848 <lsm6dsr_read_data_polling+0x390>
 80056da:	ec43 2b10 	vmov	d0, r2, r3
 80056de:	f003 f8c7 	bl	8008870 <pow>
 80056e2:	ec55 4b10 	vmov	r4, r5, d0
 80056e6:	4b60      	ldr	r3, [pc, #384]	; (8005868 <lsm6dsr_read_data_polling+0x3b0>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f7fa ff34 	bl	8000558 <__aeabi_f2d>
 80056f0:	4602      	mov	r2, r0
 80056f2:	460b      	mov	r3, r1
 80056f4:	ed9f 1b54 	vldr	d1, [pc, #336]	; 8005848 <lsm6dsr_read_data_polling+0x390>
 80056f8:	ec43 2b10 	vmov	d0, r2, r3
 80056fc:	f003 f8b8 	bl	8008870 <pow>
 8005700:	ec53 2b10 	vmov	r2, r3, d0
 8005704:	4620      	mov	r0, r4
 8005706:	4629      	mov	r1, r5
 8005708:	f7fa fdc8 	bl	800029c <__adddf3>
 800570c:	4602      	mov	r2, r0
 800570e:	460b      	mov	r3, r1
 8005710:	ec43 2b17 	vmov	d7, r2, r3
 8005714:	eeb0 0a47 	vmov.f32	s0, s14
 8005718:	eef0 0a67 	vmov.f32	s1, s15
 800571c:	f003 f918 	bl	8008950 <sqrt>
 8005720:	ec53 2b10 	vmov	r2, r3, d0
 8005724:	4610      	mov	r0, r2
 8005726:	4619      	mov	r1, r3
 8005728:	f7fb fa46 	bl	8000bb8 <__aeabi_d2f>
 800572c:	4603      	mov	r3, r0
 800572e:	4a50      	ldr	r2, [pc, #320]	; (8005870 <lsm6dsr_read_data_polling+0x3b8>)
 8005730:	6013      	str	r3, [r2, #0]
      axz=sqrt(pow(ax, 2) + pow(az, 2));
 8005732:	4b4b      	ldr	r3, [pc, #300]	; (8005860 <lsm6dsr_read_data_polling+0x3a8>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4618      	mov	r0, r3
 8005738:	f7fa ff0e 	bl	8000558 <__aeabi_f2d>
 800573c:	4602      	mov	r2, r0
 800573e:	460b      	mov	r3, r1
 8005740:	ed9f 1b41 	vldr	d1, [pc, #260]	; 8005848 <lsm6dsr_read_data_polling+0x390>
 8005744:	ec43 2b10 	vmov	d0, r2, r3
 8005748:	f003 f892 	bl	8008870 <pow>
 800574c:	ec55 4b10 	vmov	r4, r5, d0
 8005750:	4b45      	ldr	r3, [pc, #276]	; (8005868 <lsm6dsr_read_data_polling+0x3b0>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4618      	mov	r0, r3
 8005756:	f7fa feff 	bl	8000558 <__aeabi_f2d>
 800575a:	4602      	mov	r2, r0
 800575c:	460b      	mov	r3, r1
 800575e:	ed9f 1b3a 	vldr	d1, [pc, #232]	; 8005848 <lsm6dsr_read_data_polling+0x390>
 8005762:	ec43 2b10 	vmov	d0, r2, r3
 8005766:	f003 f883 	bl	8008870 <pow>
 800576a:	ec53 2b10 	vmov	r2, r3, d0
 800576e:	4620      	mov	r0, r4
 8005770:	4629      	mov	r1, r5
 8005772:	f7fa fd93 	bl	800029c <__adddf3>
 8005776:	4602      	mov	r2, r0
 8005778:	460b      	mov	r3, r1
 800577a:	ec43 2b17 	vmov	d7, r2, r3
 800577e:	eeb0 0a47 	vmov.f32	s0, s14
 8005782:	eef0 0a67 	vmov.f32	s1, s15
 8005786:	f003 f8e3 	bl	8008950 <sqrt>
 800578a:	ec53 2b10 	vmov	r2, r3, d0
 800578e:	4610      	mov	r0, r2
 8005790:	4619      	mov	r1, r3
 8005792:	f7fb fa11 	bl	8000bb8 <__aeabi_d2f>
 8005796:	4603      	mov	r3, r0
 8005798:	4a36      	ldr	r2, [pc, #216]	; (8005874 <lsm6dsr_read_data_polling+0x3bc>)
 800579a:	6013      	str	r3, [r2, #0]

      if (axy > 10.5||axz > 10.5||ayz > 10.5||fabs(ax)>10.5||fabs(ay)>10.5||fabs(az)>10.5){
 800579c:	4b33      	ldr	r3, [pc, #204]	; (800586c <lsm6dsr_read_data_polling+0x3b4>)
 800579e:	edd3 7a00 	vldr	s15, [r3]
 80057a2:	eeb2 7a05 	vmov.f32	s14, #37	; 0x41280000  10.5
 80057a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057ae:	dc37      	bgt.n	8005820 <lsm6dsr_read_data_polling+0x368>
 80057b0:	4b30      	ldr	r3, [pc, #192]	; (8005874 <lsm6dsr_read_data_polling+0x3bc>)
 80057b2:	edd3 7a00 	vldr	s15, [r3]
 80057b6:	eeb2 7a05 	vmov.f32	s14, #37	; 0x41280000  10.5
 80057ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057c2:	dc2d      	bgt.n	8005820 <lsm6dsr_read_data_polling+0x368>
 80057c4:	4b2a      	ldr	r3, [pc, #168]	; (8005870 <lsm6dsr_read_data_polling+0x3b8>)
 80057c6:	edd3 7a00 	vldr	s15, [r3]
 80057ca:	eeb2 7a05 	vmov.f32	s14, #37	; 0x41280000  10.5
 80057ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057d6:	dc23      	bgt.n	8005820 <lsm6dsr_read_data_polling+0x368>
 80057d8:	4b21      	ldr	r3, [pc, #132]	; (8005860 <lsm6dsr_read_data_polling+0x3a8>)
 80057da:	edd3 7a00 	vldr	s15, [r3]
 80057de:	eef0 7ae7 	vabs.f32	s15, s15
 80057e2:	eeb2 7a05 	vmov.f32	s14, #37	; 0x41280000  10.5
 80057e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80057ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057ee:	dc17      	bgt.n	8005820 <lsm6dsr_read_data_polling+0x368>
 80057f0:	4b1c      	ldr	r3, [pc, #112]	; (8005864 <lsm6dsr_read_data_polling+0x3ac>)
 80057f2:	edd3 7a00 	vldr	s15, [r3]
 80057f6:	eef0 7ae7 	vabs.f32	s15, s15
 80057fa:	eeb2 7a05 	vmov.f32	s14, #37	; 0x41280000  10.5
 80057fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005802:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005806:	dc0b      	bgt.n	8005820 <lsm6dsr_read_data_polling+0x368>
 8005808:	4b17      	ldr	r3, [pc, #92]	; (8005868 <lsm6dsr_read_data_polling+0x3b0>)
 800580a:	edd3 7a00 	vldr	s15, [r3]
 800580e:	eef0 7ae7 	vabs.f32	s15, s15
 8005812:	eeb2 7a05 	vmov.f32	s14, #37	; 0x41280000  10.5
 8005816:	eef4 7ac7 	vcmpe.f32	s15, s14
 800581a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800581e:	dd33      	ble.n	8005888 <lsm6dsr_read_data_polling+0x3d0>
          sprintf((char *)tx_buffer,
 8005820:	4915      	ldr	r1, [pc, #84]	; (8005878 <lsm6dsr_read_data_polling+0x3c0>)
 8005822:	4816      	ldr	r0, [pc, #88]	; (800587c <lsm6dsr_read_data_polling+0x3c4>)
 8005824:	f000 fec6 	bl	80065b4 <siprintf>
                  "Attention!\r\n");
          tx_com(tx_buffer, strlen((char const *)tx_buffer));
 8005828:	4814      	ldr	r0, [pc, #80]	; (800587c <lsm6dsr_read_data_polling+0x3c4>)
 800582a:	f7fa fd29 	bl	8000280 <strlen>
 800582e:	4603      	mov	r3, r0
 8005830:	b29b      	uxth	r3, r3
 8005832:	4619      	mov	r1, r3
 8005834:	4811      	ldr	r0, [pc, #68]	; (800587c <lsm6dsr_read_data_polling+0x3c4>)
 8005836:	f000 f93b 	bl	8005ab0 <tx_com>
 800583a:	e021      	b.n	8005880 <lsm6dsr_read_data_polling+0x3c8>
 800583c:	f3af 8000 	nop.w
 8005840:	e963dc48 	.word	0xe963dc48
 8005844:	3f841743 	.word	0x3f841743
 8005848:	00000000 	.word	0x00000000
 800584c:	40000000 	.word	0x40000000
 8005850:	2000031d 	.word	0x2000031d
 8005854:	2000025c 	.word	0x2000025c
 8005858:	200002f0 	.word	0x200002f0
 800585c:	20000310 	.word	0x20000310
 8005860:	200002f8 	.word	0x200002f8
 8005864:	200002fc 	.word	0x200002fc
 8005868:	20000300 	.word	0x20000300
 800586c:	20000304 	.word	0x20000304
 8005870:	20000308 	.word	0x20000308
 8005874:	2000030c 	.word	0x2000030c
 8005878:	08009758 	.word	0x08009758
 800587c:	20000320 	.word	0x20000320
          sprintf((char *)tx_buffer,
 8005880:	4962      	ldr	r1, [pc, #392]	; (8005a0c <lsm6dsr_read_data_polling+0x554>)
 8005882:	4863      	ldr	r0, [pc, #396]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 8005884:	f000 fe96 	bl	80065b4 <siprintf>

      else{

          };
	  // Update the timer interrupt function for velocity and position calculations
	  sprintf((char *)tx_buffer,
 8005888:	4b62      	ldr	r3, [pc, #392]	; (8005a14 <lsm6dsr_read_data_polling+0x55c>)
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4618      	mov	r0, r3
 800588e:	f7fa fe63 	bl	8000558 <__aeabi_f2d>
 8005892:	4680      	mov	r8, r0
 8005894:	4689      	mov	r9, r1
 8005896:	4b60      	ldr	r3, [pc, #384]	; (8005a18 <lsm6dsr_read_data_polling+0x560>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4618      	mov	r0, r3
 800589c:	f7fa fe5c 	bl	8000558 <__aeabi_f2d>
 80058a0:	4604      	mov	r4, r0
 80058a2:	460d      	mov	r5, r1
 80058a4:	4b5d      	ldr	r3, [pc, #372]	; (8005a1c <lsm6dsr_read_data_polling+0x564>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7fa fe55 	bl	8000558 <__aeabi_f2d>
 80058ae:	4602      	mov	r2, r0
 80058b0:	460b      	mov	r3, r1
 80058b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058b6:	e9cd 4500 	strd	r4, r5, [sp]
 80058ba:	4642      	mov	r2, r8
 80058bc:	464b      	mov	r3, r9
 80058be:	4958      	ldr	r1, [pc, #352]	; (8005a20 <lsm6dsr_read_data_polling+0x568>)
 80058c0:	4853      	ldr	r0, [pc, #332]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 80058c2:	f000 fe77 	bl	80065b4 <siprintf>
			  "Acceleration [m/s^2]: ax:%4.2f\tay:%4.2f\taz:%4.2f\r\n",
			  ax,ay,az);
	  tx_com(tx_buffer, strlen((char const *)tx_buffer));
 80058c6:	4852      	ldr	r0, [pc, #328]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 80058c8:	f7fa fcda 	bl	8000280 <strlen>
 80058cc:	4603      	mov	r3, r0
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	4619      	mov	r1, r3
 80058d2:	484f      	ldr	r0, [pc, #316]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 80058d4:	f000 f8ec 	bl	8005ab0 <tx_com>
	  sprintf((char *)tx_buffer,
 80058d8:	494c      	ldr	r1, [pc, #304]	; (8005a0c <lsm6dsr_read_data_polling+0x554>)
 80058da:	484d      	ldr	r0, [pc, #308]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 80058dc:	f000 fe6a 	bl	80065b4 <siprintf>
			  "\r\n");
	  HAL_Delay(1000);
 80058e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80058e4:	f7fb ffc6 	bl	8001874 <HAL_Delay>

    }

    lsm6dsr_gy_flag_data_ready_get(&dev_ctx, &reg);
 80058e8:	1cfa      	adds	r2, r7, #3
 80058ea:	1d3b      	adds	r3, r7, #4
 80058ec:	4611      	mov	r1, r2
 80058ee:	4618      	mov	r0, r3
 80058f0:	f7ff fb5b 	bl	8004faa <lsm6dsr_gy_flag_data_ready_get>
              "\r\n");
      HAL_Delay(1000);*/
    }

		///Mesure de temp
	  lsm6dsr_temp_flag_data_ready_get(&dev_ctx, &reg);
 80058f4:	1cfa      	adds	r2, r7, #3
 80058f6:	1d3b      	adds	r3, r7, #4
 80058f8:	4611      	mov	r1, r2
 80058fa:	4618      	mov	r0, r3
 80058fc:	f7ff fb6e 	bl	8004fdc <lsm6dsr_temp_flag_data_ready_get>


	if (reg) {
 8005900:	78fb      	ldrb	r3, [r7, #3]
 8005902:	2b00      	cmp	r3, #0
 8005904:	f43f ae3a 	beq.w	800557c <lsm6dsr_read_data_polling+0xc4>
 8005908:	4b46      	ldr	r3, [pc, #280]	; (8005a24 <lsm6dsr_read_data_polling+0x56c>)
 800590a:	2200      	movs	r2, #0
 800590c:	801a      	strh	r2, [r3, #0]
		/* Initialiser les données de température */
		memset(&data_raw_temperature, 0x00, sizeof(int16_t));

		/* Lire les données de température brute */
		if (lsm6dsr_temperature_raw_get(&dev_ctx, &data_raw_temperature) == 0) {
 800590e:	1d3b      	adds	r3, r7, #4
 8005910:	4944      	ldr	r1, [pc, #272]	; (8005a24 <lsm6dsr_read_data_polling+0x56c>)
 8005912:	4618      	mov	r0, r3
 8005914:	f7ff fb7b 	bl	800500e <lsm6dsr_temperature_raw_get>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d171      	bne.n	8005a02 <lsm6dsr_read_data_polling+0x54a>
			/* Convertir en Celsius */
			float temperature_degC = lsm6dsr_from_lsb_to_celsius(data_raw_temperature);
 800591e:	4b41      	ldr	r3, [pc, #260]	; (8005a24 <lsm6dsr_read_data_polling+0x56c>)
 8005920:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005924:	4618      	mov	r0, r3
 8005926:	f7ff f8a5 	bl	8004a74 <lsm6dsr_from_lsb_to_celsius>
 800592a:	ed87 0a05 	vstr	s0, [r7, #20]

			/* Stocker la température dans le tableau pour la moyenne mobile */
			temperature_window[window_index] = temperature_degC;
 800592e:	4b3e      	ldr	r3, [pc, #248]	; (8005a28 <lsm6dsr_read_data_polling+0x570>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a3e      	ldr	r2, [pc, #248]	; (8005a2c <lsm6dsr_read_data_polling+0x574>)
 8005934:	009b      	lsls	r3, r3, #2
 8005936:	4413      	add	r3, r2
 8005938:	697a      	ldr	r2, [r7, #20]
 800593a:	601a      	str	r2, [r3, #0]
			window_index = (window_index + 1) % WINDOW_SIZE; // Mettre à jour l'indice
 800593c:	4b3a      	ldr	r3, [pc, #232]	; (8005a28 <lsm6dsr_read_data_polling+0x570>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	1c59      	adds	r1, r3, #1
 8005942:	4b3b      	ldr	r3, [pc, #236]	; (8005a30 <lsm6dsr_read_data_polling+0x578>)
 8005944:	fb83 2301 	smull	r2, r3, r3, r1
 8005948:	105a      	asrs	r2, r3, #1
 800594a:	17cb      	asrs	r3, r1, #31
 800594c:	1ad2      	subs	r2, r2, r3
 800594e:	4613      	mov	r3, r2
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	4413      	add	r3, r2
 8005954:	1aca      	subs	r2, r1, r3
 8005956:	4b34      	ldr	r3, [pc, #208]	; (8005a28 <lsm6dsr_read_data_polling+0x570>)
 8005958:	601a      	str	r2, [r3, #0]

			// Si moins de WINDOW_SIZE lectures, incrémenter le compteur
			if (valid_readings < WINDOW_SIZE) {
 800595a:	4b36      	ldr	r3, [pc, #216]	; (8005a34 <lsm6dsr_read_data_polling+0x57c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2b04      	cmp	r3, #4
 8005960:	dc04      	bgt.n	800596c <lsm6dsr_read_data_polling+0x4b4>
				valid_readings++;
 8005962:	4b34      	ldr	r3, [pc, #208]	; (8005a34 <lsm6dsr_read_data_polling+0x57c>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3301      	adds	r3, #1
 8005968:	4a32      	ldr	r2, [pc, #200]	; (8005a34 <lsm6dsr_read_data_polling+0x57c>)
 800596a:	6013      	str	r3, [r2, #0]
			}

			/* Calculer la moyenne mobile */
			float average_temperature = 0;
 800596c:	f04f 0300 	mov.w	r3, #0
 8005970:	61fb      	str	r3, [r7, #28]
			for (int i = 0; i < valid_readings; i++) {
 8005972:	2300      	movs	r3, #0
 8005974:	61bb      	str	r3, [r7, #24]
 8005976:	e00e      	b.n	8005996 <lsm6dsr_read_data_polling+0x4de>
				average_temperature += temperature_window[i];
 8005978:	4a2c      	ldr	r2, [pc, #176]	; (8005a2c <lsm6dsr_read_data_polling+0x574>)
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4413      	add	r3, r2
 8005980:	edd3 7a00 	vldr	s15, [r3]
 8005984:	ed97 7a07 	vldr	s14, [r7, #28]
 8005988:	ee77 7a27 	vadd.f32	s15, s14, s15
 800598c:	edc7 7a07 	vstr	s15, [r7, #28]
			for (int i = 0; i < valid_readings; i++) {
 8005990:	69bb      	ldr	r3, [r7, #24]
 8005992:	3301      	adds	r3, #1
 8005994:	61bb      	str	r3, [r7, #24]
 8005996:	4b27      	ldr	r3, [pc, #156]	; (8005a34 <lsm6dsr_read_data_polling+0x57c>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	69ba      	ldr	r2, [r7, #24]
 800599c:	429a      	cmp	r2, r3
 800599e:	dbeb      	blt.n	8005978 <lsm6dsr_read_data_polling+0x4c0>
			}
			average_temperature /= valid_readings;
 80059a0:	4b24      	ldr	r3, [pc, #144]	; (8005a34 <lsm6dsr_read_data_polling+0x57c>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	ee07 3a90 	vmov	s15, r3
 80059a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80059ac:	edd7 6a07 	vldr	s13, [r7, #28]
 80059b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80059b4:	edc7 7a07 	vstr	s15, [r7, #28]

			/* Formater et transmettre la température moyenne */
			snprintf((char *)tx_buffer, sizeof(tx_buffer), "Temperature [degC]: %6.2f\r\n", average_temperature);
 80059b8:	69f8      	ldr	r0, [r7, #28]
 80059ba:	f7fa fdcd 	bl	8000558 <__aeabi_f2d>
 80059be:	4602      	mov	r2, r0
 80059c0:	460b      	mov	r3, r1
 80059c2:	e9cd 2300 	strd	r2, r3, [sp]
 80059c6:	4a1c      	ldr	r2, [pc, #112]	; (8005a38 <lsm6dsr_read_data_polling+0x580>)
 80059c8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80059cc:	4810      	ldr	r0, [pc, #64]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 80059ce:	f000 fdbd 	bl	800654c <sniprintf>
			tx_com(tx_buffer, strlen((char const *)tx_buffer));
 80059d2:	480f      	ldr	r0, [pc, #60]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 80059d4:	f7fa fc54 	bl	8000280 <strlen>
 80059d8:	4603      	mov	r3, r0
 80059da:	b29b      	uxth	r3, r3
 80059dc:	4619      	mov	r1, r3
 80059de:	480c      	ldr	r0, [pc, #48]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 80059e0:	f000 f866 	bl	8005ab0 <tx_com>

			// Optionnel : transmettre une nouvelle ligne
			snprintf((char *)tx_buffer, sizeof(tx_buffer), "\r\n");
 80059e4:	4a09      	ldr	r2, [pc, #36]	; (8005a0c <lsm6dsr_read_data_polling+0x554>)
 80059e6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80059ea:	4809      	ldr	r0, [pc, #36]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 80059ec:	f000 fdae 	bl	800654c <sniprintf>
			tx_com(tx_buffer, strlen((char const *)tx_buffer));
 80059f0:	4807      	ldr	r0, [pc, #28]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 80059f2:	f7fa fc45 	bl	8000280 <strlen>
 80059f6:	4603      	mov	r3, r0
 80059f8:	b29b      	uxth	r3, r3
 80059fa:	4619      	mov	r1, r3
 80059fc:	4804      	ldr	r0, [pc, #16]	; (8005a10 <lsm6dsr_read_data_polling+0x558>)
 80059fe:	f000 f857 	bl	8005ab0 <tx_com>
		} else {
			// Gérer le cas d'erreur
		}

		/* Délai avant la prochaine lecture */
		HAL_Delay(1000);
 8005a02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005a06:	f7fb ff35 	bl	8001874 <HAL_Delay>
    lsm6dsr_xl_flag_data_ready_get(&dev_ctx, &reg);
 8005a0a:	e5b7      	b.n	800557c <lsm6dsr_read_data_polling+0xc4>
 8005a0c:	08009768 	.word	0x08009768
 8005a10:	20000320 	.word	0x20000320
 8005a14:	200002f8 	.word	0x200002f8
 8005a18:	200002fc 	.word	0x200002fc
 8005a1c:	20000300 	.word	0x20000300
 8005a20:	0800976c 	.word	0x0800976c
 8005a24:	200002f6 	.word	0x200002f6
 8005a28:	2000071c 	.word	0x2000071c
 8005a2c:	20000708 	.word	0x20000708
 8005a30:	66666667 	.word	0x66666667
 8005a34:	20000720 	.word	0x20000720
 8005a38:	080097a0 	.word	0x080097a0

08005a3c <platform_write>:
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b088      	sub	sp, #32
 8005a40:	af04      	add	r7, sp, #16
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	607a      	str	r2, [r7, #4]
 8005a46:	461a      	mov	r2, r3
 8005a48:	460b      	mov	r3, r1
 8005a4a:	72fb      	strb	r3, [r7, #11]
 8005a4c:	4613      	mov	r3, r2
 8005a4e:	813b      	strh	r3, [r7, #8]
#if defined(NUCLEO_F401RE)
  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg,
 8005a50:	7afb      	ldrb	r3, [r7, #11]
 8005a52:	b29a      	uxth	r2, r3
 8005a54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a58:	9302      	str	r3, [sp, #8]
 8005a5a:	893b      	ldrh	r3, [r7, #8]
 8005a5c:	9301      	str	r3, [sp, #4]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	9300      	str	r3, [sp, #0]
 8005a62:	2301      	movs	r3, #1
 8005a64:	21d5      	movs	r1, #213	; 0xd5
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f7fc fb1c 	bl	80020a4 <HAL_I2C_Mem_Write>
  HAL_SPI_Transmit(handle, (uint8_t*) bufp, len, 1000);
  HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_up_Pin, GPIO_PIN_SET);
#elif defined(SPC584B_DIS)
  i2c_lld_write(handle,  LSM6DSR_I2C_ADD_L & 0xFE, reg, (uint8_t*) bufp, len);
#endif
  return 0;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <platform_read>:
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8005a76:	b580      	push	{r7, lr}
 8005a78:	b088      	sub	sp, #32
 8005a7a:	af04      	add	r7, sp, #16
 8005a7c:	60f8      	str	r0, [r7, #12]
 8005a7e:	607a      	str	r2, [r7, #4]
 8005a80:	461a      	mov	r2, r3
 8005a82:	460b      	mov	r3, r1
 8005a84:	72fb      	strb	r3, [r7, #11]
 8005a86:	4613      	mov	r3, r2
 8005a88:	813b      	strh	r3, [r7, #8]
#if defined(NUCLEO_F401RE)
  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 8005a8a:	7afb      	ldrb	r3, [r7, #11]
 8005a8c:	b29a      	uxth	r2, r3
 8005a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a92:	9302      	str	r3, [sp, #8]
 8005a94:	893b      	ldrh	r3, [r7, #8]
 8005a96:	9301      	str	r3, [sp, #4]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	21d5      	movs	r1, #213	; 0xd5
 8005aa0:	68f8      	ldr	r0, [r7, #12]
 8005aa2:	f7fc fbf9 	bl	8002298 <HAL_I2C_Mem_Read>
  HAL_SPI_Receive(handle, bufp, len, 1000);
  HAL_GPIO_WritePin(CS_up_GPIO_Port, CS_up_Pin, GPIO_PIN_SET);
#elif defined(SPC584B_DIS)
  i2c_lld_read(handle, LSM6DSR_I2C_ADD_L & 0xFE, reg, bufp, len);
#endif
  return 0;
 8005aa6:	2300      	movs	r3, #0
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <tx_com>:
 * @param  tx_buffer     buffer to transmit
 * @param  len           number of byte to send
 *
 */
static void tx_com(uint8_t *tx_buffer, uint16_t len)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b082      	sub	sp, #8
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	460b      	mov	r3, r1
 8005aba:	807b      	strh	r3, [r7, #2]
#if defined(NUCLEO_F401RE)
  HAL_UART_Transmit(&huart2, tx_buffer, len, 1000);
 8005abc:	887a      	ldrh	r2, [r7, #2]
 8005abe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ac2:	6879      	ldr	r1, [r7, #4]
 8005ac4:	4803      	ldr	r0, [pc, #12]	; (8005ad4 <tx_com+0x24>)
 8005ac6:	f7fe fbd1 	bl	800426c <HAL_UART_Transmit>
#elif defined(STEVAL_MKI109V3)
  CDC_Transmit_FS(tx_buffer, len);
#elif defined(SPC584B_DIS)
  sd_lld_write(&SD2, tx_buffer, len);
#endif
}
 8005aca:	bf00      	nop
 8005acc:	3708      	adds	r7, #8
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	200002a4 	.word	0x200002a4

08005ad8 <platform_delay>:
 *
 * @param  ms        delay in ms
 *
 */
static void platform_delay(uint32_t ms)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b082      	sub	sp, #8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
#if defined(NUCLEO_F401RE) | defined(STEVAL_MKI109V3)
  HAL_Delay(ms);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f7fb fec7 	bl	8001874 <HAL_Delay>
#elif defined(SPC584B_DIS)
  osalThreadDelayMilliseconds(ms);
#endif
}
 8005ae6:	bf00      	nop
 8005ae8:	3708      	adds	r7, #8
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}

08005aee <platform_init>:

/*
 * @brief  platform specific initialization (platform dependent)
 */
static void platform_init(void)
{
 8005aee:	b480      	push	{r7}
 8005af0:	af00      	add	r7, sp, #0
  TIM3->CCR2 = PWM_3V3;
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
  HAL_Delay(1000);
#endif
}
 8005af2:	bf00      	nop
 8005af4:	46bd      	mov	sp, r7
 8005af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005afa:	4770      	bx	lr

08005afc <__cvt>:
 8005afc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b00:	ec55 4b10 	vmov	r4, r5, d0
 8005b04:	2d00      	cmp	r5, #0
 8005b06:	460e      	mov	r6, r1
 8005b08:	4619      	mov	r1, r3
 8005b0a:	462b      	mov	r3, r5
 8005b0c:	bfbb      	ittet	lt
 8005b0e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005b12:	461d      	movlt	r5, r3
 8005b14:	2300      	movge	r3, #0
 8005b16:	232d      	movlt	r3, #45	; 0x2d
 8005b18:	700b      	strb	r3, [r1, #0]
 8005b1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b1c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005b20:	4691      	mov	r9, r2
 8005b22:	f023 0820 	bic.w	r8, r3, #32
 8005b26:	bfbc      	itt	lt
 8005b28:	4622      	movlt	r2, r4
 8005b2a:	4614      	movlt	r4, r2
 8005b2c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b30:	d005      	beq.n	8005b3e <__cvt+0x42>
 8005b32:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005b36:	d100      	bne.n	8005b3a <__cvt+0x3e>
 8005b38:	3601      	adds	r6, #1
 8005b3a:	2102      	movs	r1, #2
 8005b3c:	e000      	b.n	8005b40 <__cvt+0x44>
 8005b3e:	2103      	movs	r1, #3
 8005b40:	ab03      	add	r3, sp, #12
 8005b42:	9301      	str	r3, [sp, #4]
 8005b44:	ab02      	add	r3, sp, #8
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	ec45 4b10 	vmov	d0, r4, r5
 8005b4c:	4653      	mov	r3, sl
 8005b4e:	4632      	mov	r2, r6
 8005b50:	f000 fe9e 	bl	8006890 <_dtoa_r>
 8005b54:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005b58:	4607      	mov	r7, r0
 8005b5a:	d102      	bne.n	8005b62 <__cvt+0x66>
 8005b5c:	f019 0f01 	tst.w	r9, #1
 8005b60:	d022      	beq.n	8005ba8 <__cvt+0xac>
 8005b62:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b66:	eb07 0906 	add.w	r9, r7, r6
 8005b6a:	d110      	bne.n	8005b8e <__cvt+0x92>
 8005b6c:	783b      	ldrb	r3, [r7, #0]
 8005b6e:	2b30      	cmp	r3, #48	; 0x30
 8005b70:	d10a      	bne.n	8005b88 <__cvt+0x8c>
 8005b72:	2200      	movs	r2, #0
 8005b74:	2300      	movs	r3, #0
 8005b76:	4620      	mov	r0, r4
 8005b78:	4629      	mov	r1, r5
 8005b7a:	f7fa ffad 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b7e:	b918      	cbnz	r0, 8005b88 <__cvt+0x8c>
 8005b80:	f1c6 0601 	rsb	r6, r6, #1
 8005b84:	f8ca 6000 	str.w	r6, [sl]
 8005b88:	f8da 3000 	ldr.w	r3, [sl]
 8005b8c:	4499      	add	r9, r3
 8005b8e:	2200      	movs	r2, #0
 8005b90:	2300      	movs	r3, #0
 8005b92:	4620      	mov	r0, r4
 8005b94:	4629      	mov	r1, r5
 8005b96:	f7fa ff9f 	bl	8000ad8 <__aeabi_dcmpeq>
 8005b9a:	b108      	cbz	r0, 8005ba0 <__cvt+0xa4>
 8005b9c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005ba0:	2230      	movs	r2, #48	; 0x30
 8005ba2:	9b03      	ldr	r3, [sp, #12]
 8005ba4:	454b      	cmp	r3, r9
 8005ba6:	d307      	bcc.n	8005bb8 <__cvt+0xbc>
 8005ba8:	9b03      	ldr	r3, [sp, #12]
 8005baa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005bac:	1bdb      	subs	r3, r3, r7
 8005bae:	4638      	mov	r0, r7
 8005bb0:	6013      	str	r3, [r2, #0]
 8005bb2:	b004      	add	sp, #16
 8005bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bb8:	1c59      	adds	r1, r3, #1
 8005bba:	9103      	str	r1, [sp, #12]
 8005bbc:	701a      	strb	r2, [r3, #0]
 8005bbe:	e7f0      	b.n	8005ba2 <__cvt+0xa6>

08005bc0 <__exponent>:
 8005bc0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	2900      	cmp	r1, #0
 8005bc6:	bfb8      	it	lt
 8005bc8:	4249      	neglt	r1, r1
 8005bca:	f803 2b02 	strb.w	r2, [r3], #2
 8005bce:	bfb4      	ite	lt
 8005bd0:	222d      	movlt	r2, #45	; 0x2d
 8005bd2:	222b      	movge	r2, #43	; 0x2b
 8005bd4:	2909      	cmp	r1, #9
 8005bd6:	7042      	strb	r2, [r0, #1]
 8005bd8:	dd2a      	ble.n	8005c30 <__exponent+0x70>
 8005bda:	f10d 0207 	add.w	r2, sp, #7
 8005bde:	4617      	mov	r7, r2
 8005be0:	260a      	movs	r6, #10
 8005be2:	4694      	mov	ip, r2
 8005be4:	fb91 f5f6 	sdiv	r5, r1, r6
 8005be8:	fb06 1415 	mls	r4, r6, r5, r1
 8005bec:	3430      	adds	r4, #48	; 0x30
 8005bee:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8005bf2:	460c      	mov	r4, r1
 8005bf4:	2c63      	cmp	r4, #99	; 0x63
 8005bf6:	f102 32ff 	add.w	r2, r2, #4294967295
 8005bfa:	4629      	mov	r1, r5
 8005bfc:	dcf1      	bgt.n	8005be2 <__exponent+0x22>
 8005bfe:	3130      	adds	r1, #48	; 0x30
 8005c00:	f1ac 0402 	sub.w	r4, ip, #2
 8005c04:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005c08:	1c41      	adds	r1, r0, #1
 8005c0a:	4622      	mov	r2, r4
 8005c0c:	42ba      	cmp	r2, r7
 8005c0e:	d30a      	bcc.n	8005c26 <__exponent+0x66>
 8005c10:	f10d 0209 	add.w	r2, sp, #9
 8005c14:	eba2 020c 	sub.w	r2, r2, ip
 8005c18:	42bc      	cmp	r4, r7
 8005c1a:	bf88      	it	hi
 8005c1c:	2200      	movhi	r2, #0
 8005c1e:	4413      	add	r3, r2
 8005c20:	1a18      	subs	r0, r3, r0
 8005c22:	b003      	add	sp, #12
 8005c24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c26:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005c2a:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005c2e:	e7ed      	b.n	8005c0c <__exponent+0x4c>
 8005c30:	2330      	movs	r3, #48	; 0x30
 8005c32:	3130      	adds	r1, #48	; 0x30
 8005c34:	7083      	strb	r3, [r0, #2]
 8005c36:	70c1      	strb	r1, [r0, #3]
 8005c38:	1d03      	adds	r3, r0, #4
 8005c3a:	e7f1      	b.n	8005c20 <__exponent+0x60>

08005c3c <_printf_float>:
 8005c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c40:	ed2d 8b02 	vpush	{d8}
 8005c44:	b08d      	sub	sp, #52	; 0x34
 8005c46:	460c      	mov	r4, r1
 8005c48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005c4c:	4616      	mov	r6, r2
 8005c4e:	461f      	mov	r7, r3
 8005c50:	4605      	mov	r5, r0
 8005c52:	f000 fd1b 	bl	800668c <_localeconv_r>
 8005c56:	f8d0 a000 	ldr.w	sl, [r0]
 8005c5a:	4650      	mov	r0, sl
 8005c5c:	f7fa fb10 	bl	8000280 <strlen>
 8005c60:	2300      	movs	r3, #0
 8005c62:	930a      	str	r3, [sp, #40]	; 0x28
 8005c64:	6823      	ldr	r3, [r4, #0]
 8005c66:	9305      	str	r3, [sp, #20]
 8005c68:	f8d8 3000 	ldr.w	r3, [r8]
 8005c6c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005c70:	3307      	adds	r3, #7
 8005c72:	f023 0307 	bic.w	r3, r3, #7
 8005c76:	f103 0208 	add.w	r2, r3, #8
 8005c7a:	f8c8 2000 	str.w	r2, [r8]
 8005c7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c82:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005c86:	9307      	str	r3, [sp, #28]
 8005c88:	f8cd 8018 	str.w	r8, [sp, #24]
 8005c8c:	ee08 0a10 	vmov	s16, r0
 8005c90:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005c94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c98:	4b9e      	ldr	r3, [pc, #632]	; (8005f14 <_printf_float+0x2d8>)
 8005c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c9e:	f7fa ff4d 	bl	8000b3c <__aeabi_dcmpun>
 8005ca2:	bb88      	cbnz	r0, 8005d08 <_printf_float+0xcc>
 8005ca4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ca8:	4b9a      	ldr	r3, [pc, #616]	; (8005f14 <_printf_float+0x2d8>)
 8005caa:	f04f 32ff 	mov.w	r2, #4294967295
 8005cae:	f7fa ff27 	bl	8000b00 <__aeabi_dcmple>
 8005cb2:	bb48      	cbnz	r0, 8005d08 <_printf_float+0xcc>
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	4640      	mov	r0, r8
 8005cba:	4649      	mov	r1, r9
 8005cbc:	f7fa ff16 	bl	8000aec <__aeabi_dcmplt>
 8005cc0:	b110      	cbz	r0, 8005cc8 <_printf_float+0x8c>
 8005cc2:	232d      	movs	r3, #45	; 0x2d
 8005cc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005cc8:	4a93      	ldr	r2, [pc, #588]	; (8005f18 <_printf_float+0x2dc>)
 8005cca:	4b94      	ldr	r3, [pc, #592]	; (8005f1c <_printf_float+0x2e0>)
 8005ccc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005cd0:	bf94      	ite	ls
 8005cd2:	4690      	movls	r8, r2
 8005cd4:	4698      	movhi	r8, r3
 8005cd6:	2303      	movs	r3, #3
 8005cd8:	6123      	str	r3, [r4, #16]
 8005cda:	9b05      	ldr	r3, [sp, #20]
 8005cdc:	f023 0304 	bic.w	r3, r3, #4
 8005ce0:	6023      	str	r3, [r4, #0]
 8005ce2:	f04f 0900 	mov.w	r9, #0
 8005ce6:	9700      	str	r7, [sp, #0]
 8005ce8:	4633      	mov	r3, r6
 8005cea:	aa0b      	add	r2, sp, #44	; 0x2c
 8005cec:	4621      	mov	r1, r4
 8005cee:	4628      	mov	r0, r5
 8005cf0:	f000 f9da 	bl	80060a8 <_printf_common>
 8005cf4:	3001      	adds	r0, #1
 8005cf6:	f040 8090 	bne.w	8005e1a <_printf_float+0x1de>
 8005cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8005cfe:	b00d      	add	sp, #52	; 0x34
 8005d00:	ecbd 8b02 	vpop	{d8}
 8005d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d08:	4642      	mov	r2, r8
 8005d0a:	464b      	mov	r3, r9
 8005d0c:	4640      	mov	r0, r8
 8005d0e:	4649      	mov	r1, r9
 8005d10:	f7fa ff14 	bl	8000b3c <__aeabi_dcmpun>
 8005d14:	b140      	cbz	r0, 8005d28 <_printf_float+0xec>
 8005d16:	464b      	mov	r3, r9
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	bfbc      	itt	lt
 8005d1c:	232d      	movlt	r3, #45	; 0x2d
 8005d1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005d22:	4a7f      	ldr	r2, [pc, #508]	; (8005f20 <_printf_float+0x2e4>)
 8005d24:	4b7f      	ldr	r3, [pc, #508]	; (8005f24 <_printf_float+0x2e8>)
 8005d26:	e7d1      	b.n	8005ccc <_printf_float+0x90>
 8005d28:	6863      	ldr	r3, [r4, #4]
 8005d2a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005d2e:	9206      	str	r2, [sp, #24]
 8005d30:	1c5a      	adds	r2, r3, #1
 8005d32:	d13f      	bne.n	8005db4 <_printf_float+0x178>
 8005d34:	2306      	movs	r3, #6
 8005d36:	6063      	str	r3, [r4, #4]
 8005d38:	9b05      	ldr	r3, [sp, #20]
 8005d3a:	6861      	ldr	r1, [r4, #4]
 8005d3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005d40:	2300      	movs	r3, #0
 8005d42:	9303      	str	r3, [sp, #12]
 8005d44:	ab0a      	add	r3, sp, #40	; 0x28
 8005d46:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005d4a:	ab09      	add	r3, sp, #36	; 0x24
 8005d4c:	ec49 8b10 	vmov	d0, r8, r9
 8005d50:	9300      	str	r3, [sp, #0]
 8005d52:	6022      	str	r2, [r4, #0]
 8005d54:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005d58:	4628      	mov	r0, r5
 8005d5a:	f7ff fecf 	bl	8005afc <__cvt>
 8005d5e:	9b06      	ldr	r3, [sp, #24]
 8005d60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005d62:	2b47      	cmp	r3, #71	; 0x47
 8005d64:	4680      	mov	r8, r0
 8005d66:	d108      	bne.n	8005d7a <_printf_float+0x13e>
 8005d68:	1cc8      	adds	r0, r1, #3
 8005d6a:	db02      	blt.n	8005d72 <_printf_float+0x136>
 8005d6c:	6863      	ldr	r3, [r4, #4]
 8005d6e:	4299      	cmp	r1, r3
 8005d70:	dd41      	ble.n	8005df6 <_printf_float+0x1ba>
 8005d72:	f1ab 0302 	sub.w	r3, fp, #2
 8005d76:	fa5f fb83 	uxtb.w	fp, r3
 8005d7a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005d7e:	d820      	bhi.n	8005dc2 <_printf_float+0x186>
 8005d80:	3901      	subs	r1, #1
 8005d82:	465a      	mov	r2, fp
 8005d84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d88:	9109      	str	r1, [sp, #36]	; 0x24
 8005d8a:	f7ff ff19 	bl	8005bc0 <__exponent>
 8005d8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d90:	1813      	adds	r3, r2, r0
 8005d92:	2a01      	cmp	r2, #1
 8005d94:	4681      	mov	r9, r0
 8005d96:	6123      	str	r3, [r4, #16]
 8005d98:	dc02      	bgt.n	8005da0 <_printf_float+0x164>
 8005d9a:	6822      	ldr	r2, [r4, #0]
 8005d9c:	07d2      	lsls	r2, r2, #31
 8005d9e:	d501      	bpl.n	8005da4 <_printf_float+0x168>
 8005da0:	3301      	adds	r3, #1
 8005da2:	6123      	str	r3, [r4, #16]
 8005da4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d09c      	beq.n	8005ce6 <_printf_float+0xaa>
 8005dac:	232d      	movs	r3, #45	; 0x2d
 8005dae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005db2:	e798      	b.n	8005ce6 <_printf_float+0xaa>
 8005db4:	9a06      	ldr	r2, [sp, #24]
 8005db6:	2a47      	cmp	r2, #71	; 0x47
 8005db8:	d1be      	bne.n	8005d38 <_printf_float+0xfc>
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1bc      	bne.n	8005d38 <_printf_float+0xfc>
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e7b9      	b.n	8005d36 <_printf_float+0xfa>
 8005dc2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005dc6:	d118      	bne.n	8005dfa <_printf_float+0x1be>
 8005dc8:	2900      	cmp	r1, #0
 8005dca:	6863      	ldr	r3, [r4, #4]
 8005dcc:	dd0b      	ble.n	8005de6 <_printf_float+0x1aa>
 8005dce:	6121      	str	r1, [r4, #16]
 8005dd0:	b913      	cbnz	r3, 8005dd8 <_printf_float+0x19c>
 8005dd2:	6822      	ldr	r2, [r4, #0]
 8005dd4:	07d0      	lsls	r0, r2, #31
 8005dd6:	d502      	bpl.n	8005dde <_printf_float+0x1a2>
 8005dd8:	3301      	adds	r3, #1
 8005dda:	440b      	add	r3, r1
 8005ddc:	6123      	str	r3, [r4, #16]
 8005dde:	65a1      	str	r1, [r4, #88]	; 0x58
 8005de0:	f04f 0900 	mov.w	r9, #0
 8005de4:	e7de      	b.n	8005da4 <_printf_float+0x168>
 8005de6:	b913      	cbnz	r3, 8005dee <_printf_float+0x1b2>
 8005de8:	6822      	ldr	r2, [r4, #0]
 8005dea:	07d2      	lsls	r2, r2, #31
 8005dec:	d501      	bpl.n	8005df2 <_printf_float+0x1b6>
 8005dee:	3302      	adds	r3, #2
 8005df0:	e7f4      	b.n	8005ddc <_printf_float+0x1a0>
 8005df2:	2301      	movs	r3, #1
 8005df4:	e7f2      	b.n	8005ddc <_printf_float+0x1a0>
 8005df6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005dfa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005dfc:	4299      	cmp	r1, r3
 8005dfe:	db05      	blt.n	8005e0c <_printf_float+0x1d0>
 8005e00:	6823      	ldr	r3, [r4, #0]
 8005e02:	6121      	str	r1, [r4, #16]
 8005e04:	07d8      	lsls	r0, r3, #31
 8005e06:	d5ea      	bpl.n	8005dde <_printf_float+0x1a2>
 8005e08:	1c4b      	adds	r3, r1, #1
 8005e0a:	e7e7      	b.n	8005ddc <_printf_float+0x1a0>
 8005e0c:	2900      	cmp	r1, #0
 8005e0e:	bfd4      	ite	le
 8005e10:	f1c1 0202 	rsble	r2, r1, #2
 8005e14:	2201      	movgt	r2, #1
 8005e16:	4413      	add	r3, r2
 8005e18:	e7e0      	b.n	8005ddc <_printf_float+0x1a0>
 8005e1a:	6823      	ldr	r3, [r4, #0]
 8005e1c:	055a      	lsls	r2, r3, #21
 8005e1e:	d407      	bmi.n	8005e30 <_printf_float+0x1f4>
 8005e20:	6923      	ldr	r3, [r4, #16]
 8005e22:	4642      	mov	r2, r8
 8005e24:	4631      	mov	r1, r6
 8005e26:	4628      	mov	r0, r5
 8005e28:	47b8      	blx	r7
 8005e2a:	3001      	adds	r0, #1
 8005e2c:	d12c      	bne.n	8005e88 <_printf_float+0x24c>
 8005e2e:	e764      	b.n	8005cfa <_printf_float+0xbe>
 8005e30:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005e34:	f240 80e0 	bls.w	8005ff8 <_printf_float+0x3bc>
 8005e38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	2300      	movs	r3, #0
 8005e40:	f7fa fe4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e44:	2800      	cmp	r0, #0
 8005e46:	d034      	beq.n	8005eb2 <_printf_float+0x276>
 8005e48:	4a37      	ldr	r2, [pc, #220]	; (8005f28 <_printf_float+0x2ec>)
 8005e4a:	2301      	movs	r3, #1
 8005e4c:	4631      	mov	r1, r6
 8005e4e:	4628      	mov	r0, r5
 8005e50:	47b8      	blx	r7
 8005e52:	3001      	adds	r0, #1
 8005e54:	f43f af51 	beq.w	8005cfa <_printf_float+0xbe>
 8005e58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e5c:	429a      	cmp	r2, r3
 8005e5e:	db02      	blt.n	8005e66 <_printf_float+0x22a>
 8005e60:	6823      	ldr	r3, [r4, #0]
 8005e62:	07d8      	lsls	r0, r3, #31
 8005e64:	d510      	bpl.n	8005e88 <_printf_float+0x24c>
 8005e66:	ee18 3a10 	vmov	r3, s16
 8005e6a:	4652      	mov	r2, sl
 8005e6c:	4631      	mov	r1, r6
 8005e6e:	4628      	mov	r0, r5
 8005e70:	47b8      	blx	r7
 8005e72:	3001      	adds	r0, #1
 8005e74:	f43f af41 	beq.w	8005cfa <_printf_float+0xbe>
 8005e78:	f04f 0800 	mov.w	r8, #0
 8005e7c:	f104 091a 	add.w	r9, r4, #26
 8005e80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e82:	3b01      	subs	r3, #1
 8005e84:	4543      	cmp	r3, r8
 8005e86:	dc09      	bgt.n	8005e9c <_printf_float+0x260>
 8005e88:	6823      	ldr	r3, [r4, #0]
 8005e8a:	079b      	lsls	r3, r3, #30
 8005e8c:	f100 8107 	bmi.w	800609e <_printf_float+0x462>
 8005e90:	68e0      	ldr	r0, [r4, #12]
 8005e92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e94:	4298      	cmp	r0, r3
 8005e96:	bfb8      	it	lt
 8005e98:	4618      	movlt	r0, r3
 8005e9a:	e730      	b.n	8005cfe <_printf_float+0xc2>
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	464a      	mov	r2, r9
 8005ea0:	4631      	mov	r1, r6
 8005ea2:	4628      	mov	r0, r5
 8005ea4:	47b8      	blx	r7
 8005ea6:	3001      	adds	r0, #1
 8005ea8:	f43f af27 	beq.w	8005cfa <_printf_float+0xbe>
 8005eac:	f108 0801 	add.w	r8, r8, #1
 8005eb0:	e7e6      	b.n	8005e80 <_printf_float+0x244>
 8005eb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	dc39      	bgt.n	8005f2c <_printf_float+0x2f0>
 8005eb8:	4a1b      	ldr	r2, [pc, #108]	; (8005f28 <_printf_float+0x2ec>)
 8005eba:	2301      	movs	r3, #1
 8005ebc:	4631      	mov	r1, r6
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	47b8      	blx	r7
 8005ec2:	3001      	adds	r0, #1
 8005ec4:	f43f af19 	beq.w	8005cfa <_printf_float+0xbe>
 8005ec8:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	d102      	bne.n	8005ed6 <_printf_float+0x29a>
 8005ed0:	6823      	ldr	r3, [r4, #0]
 8005ed2:	07d9      	lsls	r1, r3, #31
 8005ed4:	d5d8      	bpl.n	8005e88 <_printf_float+0x24c>
 8005ed6:	ee18 3a10 	vmov	r3, s16
 8005eda:	4652      	mov	r2, sl
 8005edc:	4631      	mov	r1, r6
 8005ede:	4628      	mov	r0, r5
 8005ee0:	47b8      	blx	r7
 8005ee2:	3001      	adds	r0, #1
 8005ee4:	f43f af09 	beq.w	8005cfa <_printf_float+0xbe>
 8005ee8:	f04f 0900 	mov.w	r9, #0
 8005eec:	f104 0a1a 	add.w	sl, r4, #26
 8005ef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ef2:	425b      	negs	r3, r3
 8005ef4:	454b      	cmp	r3, r9
 8005ef6:	dc01      	bgt.n	8005efc <_printf_float+0x2c0>
 8005ef8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005efa:	e792      	b.n	8005e22 <_printf_float+0x1e6>
 8005efc:	2301      	movs	r3, #1
 8005efe:	4652      	mov	r2, sl
 8005f00:	4631      	mov	r1, r6
 8005f02:	4628      	mov	r0, r5
 8005f04:	47b8      	blx	r7
 8005f06:	3001      	adds	r0, #1
 8005f08:	f43f aef7 	beq.w	8005cfa <_printf_float+0xbe>
 8005f0c:	f109 0901 	add.w	r9, r9, #1
 8005f10:	e7ee      	b.n	8005ef0 <_printf_float+0x2b4>
 8005f12:	bf00      	nop
 8005f14:	7fefffff 	.word	0x7fefffff
 8005f18:	080097d4 	.word	0x080097d4
 8005f1c:	080097d8 	.word	0x080097d8
 8005f20:	080097dc 	.word	0x080097dc
 8005f24:	080097e0 	.word	0x080097e0
 8005f28:	080097e4 	.word	0x080097e4
 8005f2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f30:	429a      	cmp	r2, r3
 8005f32:	bfa8      	it	ge
 8005f34:	461a      	movge	r2, r3
 8005f36:	2a00      	cmp	r2, #0
 8005f38:	4691      	mov	r9, r2
 8005f3a:	dc37      	bgt.n	8005fac <_printf_float+0x370>
 8005f3c:	f04f 0b00 	mov.w	fp, #0
 8005f40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f44:	f104 021a 	add.w	r2, r4, #26
 8005f48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f4a:	9305      	str	r3, [sp, #20]
 8005f4c:	eba3 0309 	sub.w	r3, r3, r9
 8005f50:	455b      	cmp	r3, fp
 8005f52:	dc33      	bgt.n	8005fbc <_printf_float+0x380>
 8005f54:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	db3b      	blt.n	8005fd4 <_printf_float+0x398>
 8005f5c:	6823      	ldr	r3, [r4, #0]
 8005f5e:	07da      	lsls	r2, r3, #31
 8005f60:	d438      	bmi.n	8005fd4 <_printf_float+0x398>
 8005f62:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005f66:	eba2 0903 	sub.w	r9, r2, r3
 8005f6a:	9b05      	ldr	r3, [sp, #20]
 8005f6c:	1ad2      	subs	r2, r2, r3
 8005f6e:	4591      	cmp	r9, r2
 8005f70:	bfa8      	it	ge
 8005f72:	4691      	movge	r9, r2
 8005f74:	f1b9 0f00 	cmp.w	r9, #0
 8005f78:	dc35      	bgt.n	8005fe6 <_printf_float+0x3aa>
 8005f7a:	f04f 0800 	mov.w	r8, #0
 8005f7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f82:	f104 0a1a 	add.w	sl, r4, #26
 8005f86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f8a:	1a9b      	subs	r3, r3, r2
 8005f8c:	eba3 0309 	sub.w	r3, r3, r9
 8005f90:	4543      	cmp	r3, r8
 8005f92:	f77f af79 	ble.w	8005e88 <_printf_float+0x24c>
 8005f96:	2301      	movs	r3, #1
 8005f98:	4652      	mov	r2, sl
 8005f9a:	4631      	mov	r1, r6
 8005f9c:	4628      	mov	r0, r5
 8005f9e:	47b8      	blx	r7
 8005fa0:	3001      	adds	r0, #1
 8005fa2:	f43f aeaa 	beq.w	8005cfa <_printf_float+0xbe>
 8005fa6:	f108 0801 	add.w	r8, r8, #1
 8005faa:	e7ec      	b.n	8005f86 <_printf_float+0x34a>
 8005fac:	4613      	mov	r3, r2
 8005fae:	4631      	mov	r1, r6
 8005fb0:	4642      	mov	r2, r8
 8005fb2:	4628      	mov	r0, r5
 8005fb4:	47b8      	blx	r7
 8005fb6:	3001      	adds	r0, #1
 8005fb8:	d1c0      	bne.n	8005f3c <_printf_float+0x300>
 8005fba:	e69e      	b.n	8005cfa <_printf_float+0xbe>
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	4631      	mov	r1, r6
 8005fc0:	4628      	mov	r0, r5
 8005fc2:	9205      	str	r2, [sp, #20]
 8005fc4:	47b8      	blx	r7
 8005fc6:	3001      	adds	r0, #1
 8005fc8:	f43f ae97 	beq.w	8005cfa <_printf_float+0xbe>
 8005fcc:	9a05      	ldr	r2, [sp, #20]
 8005fce:	f10b 0b01 	add.w	fp, fp, #1
 8005fd2:	e7b9      	b.n	8005f48 <_printf_float+0x30c>
 8005fd4:	ee18 3a10 	vmov	r3, s16
 8005fd8:	4652      	mov	r2, sl
 8005fda:	4631      	mov	r1, r6
 8005fdc:	4628      	mov	r0, r5
 8005fde:	47b8      	blx	r7
 8005fe0:	3001      	adds	r0, #1
 8005fe2:	d1be      	bne.n	8005f62 <_printf_float+0x326>
 8005fe4:	e689      	b.n	8005cfa <_printf_float+0xbe>
 8005fe6:	9a05      	ldr	r2, [sp, #20]
 8005fe8:	464b      	mov	r3, r9
 8005fea:	4442      	add	r2, r8
 8005fec:	4631      	mov	r1, r6
 8005fee:	4628      	mov	r0, r5
 8005ff0:	47b8      	blx	r7
 8005ff2:	3001      	adds	r0, #1
 8005ff4:	d1c1      	bne.n	8005f7a <_printf_float+0x33e>
 8005ff6:	e680      	b.n	8005cfa <_printf_float+0xbe>
 8005ff8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ffa:	2a01      	cmp	r2, #1
 8005ffc:	dc01      	bgt.n	8006002 <_printf_float+0x3c6>
 8005ffe:	07db      	lsls	r3, r3, #31
 8006000:	d53a      	bpl.n	8006078 <_printf_float+0x43c>
 8006002:	2301      	movs	r3, #1
 8006004:	4642      	mov	r2, r8
 8006006:	4631      	mov	r1, r6
 8006008:	4628      	mov	r0, r5
 800600a:	47b8      	blx	r7
 800600c:	3001      	adds	r0, #1
 800600e:	f43f ae74 	beq.w	8005cfa <_printf_float+0xbe>
 8006012:	ee18 3a10 	vmov	r3, s16
 8006016:	4652      	mov	r2, sl
 8006018:	4631      	mov	r1, r6
 800601a:	4628      	mov	r0, r5
 800601c:	47b8      	blx	r7
 800601e:	3001      	adds	r0, #1
 8006020:	f43f ae6b 	beq.w	8005cfa <_printf_float+0xbe>
 8006024:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006028:	2200      	movs	r2, #0
 800602a:	2300      	movs	r3, #0
 800602c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006030:	f7fa fd52 	bl	8000ad8 <__aeabi_dcmpeq>
 8006034:	b9d8      	cbnz	r0, 800606e <_printf_float+0x432>
 8006036:	f10a 33ff 	add.w	r3, sl, #4294967295
 800603a:	f108 0201 	add.w	r2, r8, #1
 800603e:	4631      	mov	r1, r6
 8006040:	4628      	mov	r0, r5
 8006042:	47b8      	blx	r7
 8006044:	3001      	adds	r0, #1
 8006046:	d10e      	bne.n	8006066 <_printf_float+0x42a>
 8006048:	e657      	b.n	8005cfa <_printf_float+0xbe>
 800604a:	2301      	movs	r3, #1
 800604c:	4652      	mov	r2, sl
 800604e:	4631      	mov	r1, r6
 8006050:	4628      	mov	r0, r5
 8006052:	47b8      	blx	r7
 8006054:	3001      	adds	r0, #1
 8006056:	f43f ae50 	beq.w	8005cfa <_printf_float+0xbe>
 800605a:	f108 0801 	add.w	r8, r8, #1
 800605e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006060:	3b01      	subs	r3, #1
 8006062:	4543      	cmp	r3, r8
 8006064:	dcf1      	bgt.n	800604a <_printf_float+0x40e>
 8006066:	464b      	mov	r3, r9
 8006068:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800606c:	e6da      	b.n	8005e24 <_printf_float+0x1e8>
 800606e:	f04f 0800 	mov.w	r8, #0
 8006072:	f104 0a1a 	add.w	sl, r4, #26
 8006076:	e7f2      	b.n	800605e <_printf_float+0x422>
 8006078:	2301      	movs	r3, #1
 800607a:	4642      	mov	r2, r8
 800607c:	e7df      	b.n	800603e <_printf_float+0x402>
 800607e:	2301      	movs	r3, #1
 8006080:	464a      	mov	r2, r9
 8006082:	4631      	mov	r1, r6
 8006084:	4628      	mov	r0, r5
 8006086:	47b8      	blx	r7
 8006088:	3001      	adds	r0, #1
 800608a:	f43f ae36 	beq.w	8005cfa <_printf_float+0xbe>
 800608e:	f108 0801 	add.w	r8, r8, #1
 8006092:	68e3      	ldr	r3, [r4, #12]
 8006094:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006096:	1a5b      	subs	r3, r3, r1
 8006098:	4543      	cmp	r3, r8
 800609a:	dcf0      	bgt.n	800607e <_printf_float+0x442>
 800609c:	e6f8      	b.n	8005e90 <_printf_float+0x254>
 800609e:	f04f 0800 	mov.w	r8, #0
 80060a2:	f104 0919 	add.w	r9, r4, #25
 80060a6:	e7f4      	b.n	8006092 <_printf_float+0x456>

080060a8 <_printf_common>:
 80060a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060ac:	4616      	mov	r6, r2
 80060ae:	4699      	mov	r9, r3
 80060b0:	688a      	ldr	r2, [r1, #8]
 80060b2:	690b      	ldr	r3, [r1, #16]
 80060b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80060b8:	4293      	cmp	r3, r2
 80060ba:	bfb8      	it	lt
 80060bc:	4613      	movlt	r3, r2
 80060be:	6033      	str	r3, [r6, #0]
 80060c0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80060c4:	4607      	mov	r7, r0
 80060c6:	460c      	mov	r4, r1
 80060c8:	b10a      	cbz	r2, 80060ce <_printf_common+0x26>
 80060ca:	3301      	adds	r3, #1
 80060cc:	6033      	str	r3, [r6, #0]
 80060ce:	6823      	ldr	r3, [r4, #0]
 80060d0:	0699      	lsls	r1, r3, #26
 80060d2:	bf42      	ittt	mi
 80060d4:	6833      	ldrmi	r3, [r6, #0]
 80060d6:	3302      	addmi	r3, #2
 80060d8:	6033      	strmi	r3, [r6, #0]
 80060da:	6825      	ldr	r5, [r4, #0]
 80060dc:	f015 0506 	ands.w	r5, r5, #6
 80060e0:	d106      	bne.n	80060f0 <_printf_common+0x48>
 80060e2:	f104 0a19 	add.w	sl, r4, #25
 80060e6:	68e3      	ldr	r3, [r4, #12]
 80060e8:	6832      	ldr	r2, [r6, #0]
 80060ea:	1a9b      	subs	r3, r3, r2
 80060ec:	42ab      	cmp	r3, r5
 80060ee:	dc26      	bgt.n	800613e <_printf_common+0x96>
 80060f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80060f4:	1e13      	subs	r3, r2, #0
 80060f6:	6822      	ldr	r2, [r4, #0]
 80060f8:	bf18      	it	ne
 80060fa:	2301      	movne	r3, #1
 80060fc:	0692      	lsls	r2, r2, #26
 80060fe:	d42b      	bmi.n	8006158 <_printf_common+0xb0>
 8006100:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006104:	4649      	mov	r1, r9
 8006106:	4638      	mov	r0, r7
 8006108:	47c0      	blx	r8
 800610a:	3001      	adds	r0, #1
 800610c:	d01e      	beq.n	800614c <_printf_common+0xa4>
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	6922      	ldr	r2, [r4, #16]
 8006112:	f003 0306 	and.w	r3, r3, #6
 8006116:	2b04      	cmp	r3, #4
 8006118:	bf02      	ittt	eq
 800611a:	68e5      	ldreq	r5, [r4, #12]
 800611c:	6833      	ldreq	r3, [r6, #0]
 800611e:	1aed      	subeq	r5, r5, r3
 8006120:	68a3      	ldr	r3, [r4, #8]
 8006122:	bf0c      	ite	eq
 8006124:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006128:	2500      	movne	r5, #0
 800612a:	4293      	cmp	r3, r2
 800612c:	bfc4      	itt	gt
 800612e:	1a9b      	subgt	r3, r3, r2
 8006130:	18ed      	addgt	r5, r5, r3
 8006132:	2600      	movs	r6, #0
 8006134:	341a      	adds	r4, #26
 8006136:	42b5      	cmp	r5, r6
 8006138:	d11a      	bne.n	8006170 <_printf_common+0xc8>
 800613a:	2000      	movs	r0, #0
 800613c:	e008      	b.n	8006150 <_printf_common+0xa8>
 800613e:	2301      	movs	r3, #1
 8006140:	4652      	mov	r2, sl
 8006142:	4649      	mov	r1, r9
 8006144:	4638      	mov	r0, r7
 8006146:	47c0      	blx	r8
 8006148:	3001      	adds	r0, #1
 800614a:	d103      	bne.n	8006154 <_printf_common+0xac>
 800614c:	f04f 30ff 	mov.w	r0, #4294967295
 8006150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006154:	3501      	adds	r5, #1
 8006156:	e7c6      	b.n	80060e6 <_printf_common+0x3e>
 8006158:	18e1      	adds	r1, r4, r3
 800615a:	1c5a      	adds	r2, r3, #1
 800615c:	2030      	movs	r0, #48	; 0x30
 800615e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006162:	4422      	add	r2, r4
 8006164:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006168:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800616c:	3302      	adds	r3, #2
 800616e:	e7c7      	b.n	8006100 <_printf_common+0x58>
 8006170:	2301      	movs	r3, #1
 8006172:	4622      	mov	r2, r4
 8006174:	4649      	mov	r1, r9
 8006176:	4638      	mov	r0, r7
 8006178:	47c0      	blx	r8
 800617a:	3001      	adds	r0, #1
 800617c:	d0e6      	beq.n	800614c <_printf_common+0xa4>
 800617e:	3601      	adds	r6, #1
 8006180:	e7d9      	b.n	8006136 <_printf_common+0x8e>
	...

08006184 <_printf_i>:
 8006184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006188:	7e0f      	ldrb	r7, [r1, #24]
 800618a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800618c:	2f78      	cmp	r7, #120	; 0x78
 800618e:	4691      	mov	r9, r2
 8006190:	4680      	mov	r8, r0
 8006192:	460c      	mov	r4, r1
 8006194:	469a      	mov	sl, r3
 8006196:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800619a:	d807      	bhi.n	80061ac <_printf_i+0x28>
 800619c:	2f62      	cmp	r7, #98	; 0x62
 800619e:	d80a      	bhi.n	80061b6 <_printf_i+0x32>
 80061a0:	2f00      	cmp	r7, #0
 80061a2:	f000 80d4 	beq.w	800634e <_printf_i+0x1ca>
 80061a6:	2f58      	cmp	r7, #88	; 0x58
 80061a8:	f000 80c0 	beq.w	800632c <_printf_i+0x1a8>
 80061ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80061b4:	e03a      	b.n	800622c <_printf_i+0xa8>
 80061b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80061ba:	2b15      	cmp	r3, #21
 80061bc:	d8f6      	bhi.n	80061ac <_printf_i+0x28>
 80061be:	a101      	add	r1, pc, #4	; (adr r1, 80061c4 <_printf_i+0x40>)
 80061c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80061c4:	0800621d 	.word	0x0800621d
 80061c8:	08006231 	.word	0x08006231
 80061cc:	080061ad 	.word	0x080061ad
 80061d0:	080061ad 	.word	0x080061ad
 80061d4:	080061ad 	.word	0x080061ad
 80061d8:	080061ad 	.word	0x080061ad
 80061dc:	08006231 	.word	0x08006231
 80061e0:	080061ad 	.word	0x080061ad
 80061e4:	080061ad 	.word	0x080061ad
 80061e8:	080061ad 	.word	0x080061ad
 80061ec:	080061ad 	.word	0x080061ad
 80061f0:	08006335 	.word	0x08006335
 80061f4:	0800625d 	.word	0x0800625d
 80061f8:	080062ef 	.word	0x080062ef
 80061fc:	080061ad 	.word	0x080061ad
 8006200:	080061ad 	.word	0x080061ad
 8006204:	08006357 	.word	0x08006357
 8006208:	080061ad 	.word	0x080061ad
 800620c:	0800625d 	.word	0x0800625d
 8006210:	080061ad 	.word	0x080061ad
 8006214:	080061ad 	.word	0x080061ad
 8006218:	080062f7 	.word	0x080062f7
 800621c:	682b      	ldr	r3, [r5, #0]
 800621e:	1d1a      	adds	r2, r3, #4
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	602a      	str	r2, [r5, #0]
 8006224:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006228:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800622c:	2301      	movs	r3, #1
 800622e:	e09f      	b.n	8006370 <_printf_i+0x1ec>
 8006230:	6820      	ldr	r0, [r4, #0]
 8006232:	682b      	ldr	r3, [r5, #0]
 8006234:	0607      	lsls	r7, r0, #24
 8006236:	f103 0104 	add.w	r1, r3, #4
 800623a:	6029      	str	r1, [r5, #0]
 800623c:	d501      	bpl.n	8006242 <_printf_i+0xbe>
 800623e:	681e      	ldr	r6, [r3, #0]
 8006240:	e003      	b.n	800624a <_printf_i+0xc6>
 8006242:	0646      	lsls	r6, r0, #25
 8006244:	d5fb      	bpl.n	800623e <_printf_i+0xba>
 8006246:	f9b3 6000 	ldrsh.w	r6, [r3]
 800624a:	2e00      	cmp	r6, #0
 800624c:	da03      	bge.n	8006256 <_printf_i+0xd2>
 800624e:	232d      	movs	r3, #45	; 0x2d
 8006250:	4276      	negs	r6, r6
 8006252:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006256:	485a      	ldr	r0, [pc, #360]	; (80063c0 <_printf_i+0x23c>)
 8006258:	230a      	movs	r3, #10
 800625a:	e012      	b.n	8006282 <_printf_i+0xfe>
 800625c:	682b      	ldr	r3, [r5, #0]
 800625e:	6820      	ldr	r0, [r4, #0]
 8006260:	1d19      	adds	r1, r3, #4
 8006262:	6029      	str	r1, [r5, #0]
 8006264:	0605      	lsls	r5, r0, #24
 8006266:	d501      	bpl.n	800626c <_printf_i+0xe8>
 8006268:	681e      	ldr	r6, [r3, #0]
 800626a:	e002      	b.n	8006272 <_printf_i+0xee>
 800626c:	0641      	lsls	r1, r0, #25
 800626e:	d5fb      	bpl.n	8006268 <_printf_i+0xe4>
 8006270:	881e      	ldrh	r6, [r3, #0]
 8006272:	4853      	ldr	r0, [pc, #332]	; (80063c0 <_printf_i+0x23c>)
 8006274:	2f6f      	cmp	r7, #111	; 0x6f
 8006276:	bf0c      	ite	eq
 8006278:	2308      	moveq	r3, #8
 800627a:	230a      	movne	r3, #10
 800627c:	2100      	movs	r1, #0
 800627e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006282:	6865      	ldr	r5, [r4, #4]
 8006284:	60a5      	str	r5, [r4, #8]
 8006286:	2d00      	cmp	r5, #0
 8006288:	bfa2      	ittt	ge
 800628a:	6821      	ldrge	r1, [r4, #0]
 800628c:	f021 0104 	bicge.w	r1, r1, #4
 8006290:	6021      	strge	r1, [r4, #0]
 8006292:	b90e      	cbnz	r6, 8006298 <_printf_i+0x114>
 8006294:	2d00      	cmp	r5, #0
 8006296:	d04b      	beq.n	8006330 <_printf_i+0x1ac>
 8006298:	4615      	mov	r5, r2
 800629a:	fbb6 f1f3 	udiv	r1, r6, r3
 800629e:	fb03 6711 	mls	r7, r3, r1, r6
 80062a2:	5dc7      	ldrb	r7, [r0, r7]
 80062a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80062a8:	4637      	mov	r7, r6
 80062aa:	42bb      	cmp	r3, r7
 80062ac:	460e      	mov	r6, r1
 80062ae:	d9f4      	bls.n	800629a <_printf_i+0x116>
 80062b0:	2b08      	cmp	r3, #8
 80062b2:	d10b      	bne.n	80062cc <_printf_i+0x148>
 80062b4:	6823      	ldr	r3, [r4, #0]
 80062b6:	07de      	lsls	r6, r3, #31
 80062b8:	d508      	bpl.n	80062cc <_printf_i+0x148>
 80062ba:	6923      	ldr	r3, [r4, #16]
 80062bc:	6861      	ldr	r1, [r4, #4]
 80062be:	4299      	cmp	r1, r3
 80062c0:	bfde      	ittt	le
 80062c2:	2330      	movle	r3, #48	; 0x30
 80062c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80062c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80062cc:	1b52      	subs	r2, r2, r5
 80062ce:	6122      	str	r2, [r4, #16]
 80062d0:	f8cd a000 	str.w	sl, [sp]
 80062d4:	464b      	mov	r3, r9
 80062d6:	aa03      	add	r2, sp, #12
 80062d8:	4621      	mov	r1, r4
 80062da:	4640      	mov	r0, r8
 80062dc:	f7ff fee4 	bl	80060a8 <_printf_common>
 80062e0:	3001      	adds	r0, #1
 80062e2:	d14a      	bne.n	800637a <_printf_i+0x1f6>
 80062e4:	f04f 30ff 	mov.w	r0, #4294967295
 80062e8:	b004      	add	sp, #16
 80062ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ee:	6823      	ldr	r3, [r4, #0]
 80062f0:	f043 0320 	orr.w	r3, r3, #32
 80062f4:	6023      	str	r3, [r4, #0]
 80062f6:	4833      	ldr	r0, [pc, #204]	; (80063c4 <_printf_i+0x240>)
 80062f8:	2778      	movs	r7, #120	; 0x78
 80062fa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80062fe:	6823      	ldr	r3, [r4, #0]
 8006300:	6829      	ldr	r1, [r5, #0]
 8006302:	061f      	lsls	r7, r3, #24
 8006304:	f851 6b04 	ldr.w	r6, [r1], #4
 8006308:	d402      	bmi.n	8006310 <_printf_i+0x18c>
 800630a:	065f      	lsls	r7, r3, #25
 800630c:	bf48      	it	mi
 800630e:	b2b6      	uxthmi	r6, r6
 8006310:	07df      	lsls	r7, r3, #31
 8006312:	bf48      	it	mi
 8006314:	f043 0320 	orrmi.w	r3, r3, #32
 8006318:	6029      	str	r1, [r5, #0]
 800631a:	bf48      	it	mi
 800631c:	6023      	strmi	r3, [r4, #0]
 800631e:	b91e      	cbnz	r6, 8006328 <_printf_i+0x1a4>
 8006320:	6823      	ldr	r3, [r4, #0]
 8006322:	f023 0320 	bic.w	r3, r3, #32
 8006326:	6023      	str	r3, [r4, #0]
 8006328:	2310      	movs	r3, #16
 800632a:	e7a7      	b.n	800627c <_printf_i+0xf8>
 800632c:	4824      	ldr	r0, [pc, #144]	; (80063c0 <_printf_i+0x23c>)
 800632e:	e7e4      	b.n	80062fa <_printf_i+0x176>
 8006330:	4615      	mov	r5, r2
 8006332:	e7bd      	b.n	80062b0 <_printf_i+0x12c>
 8006334:	682b      	ldr	r3, [r5, #0]
 8006336:	6826      	ldr	r6, [r4, #0]
 8006338:	6961      	ldr	r1, [r4, #20]
 800633a:	1d18      	adds	r0, r3, #4
 800633c:	6028      	str	r0, [r5, #0]
 800633e:	0635      	lsls	r5, r6, #24
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	d501      	bpl.n	8006348 <_printf_i+0x1c4>
 8006344:	6019      	str	r1, [r3, #0]
 8006346:	e002      	b.n	800634e <_printf_i+0x1ca>
 8006348:	0670      	lsls	r0, r6, #25
 800634a:	d5fb      	bpl.n	8006344 <_printf_i+0x1c0>
 800634c:	8019      	strh	r1, [r3, #0]
 800634e:	2300      	movs	r3, #0
 8006350:	6123      	str	r3, [r4, #16]
 8006352:	4615      	mov	r5, r2
 8006354:	e7bc      	b.n	80062d0 <_printf_i+0x14c>
 8006356:	682b      	ldr	r3, [r5, #0]
 8006358:	1d1a      	adds	r2, r3, #4
 800635a:	602a      	str	r2, [r5, #0]
 800635c:	681d      	ldr	r5, [r3, #0]
 800635e:	6862      	ldr	r2, [r4, #4]
 8006360:	2100      	movs	r1, #0
 8006362:	4628      	mov	r0, r5
 8006364:	f7f9 ff3c 	bl	80001e0 <memchr>
 8006368:	b108      	cbz	r0, 800636e <_printf_i+0x1ea>
 800636a:	1b40      	subs	r0, r0, r5
 800636c:	6060      	str	r0, [r4, #4]
 800636e:	6863      	ldr	r3, [r4, #4]
 8006370:	6123      	str	r3, [r4, #16]
 8006372:	2300      	movs	r3, #0
 8006374:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006378:	e7aa      	b.n	80062d0 <_printf_i+0x14c>
 800637a:	6923      	ldr	r3, [r4, #16]
 800637c:	462a      	mov	r2, r5
 800637e:	4649      	mov	r1, r9
 8006380:	4640      	mov	r0, r8
 8006382:	47d0      	blx	sl
 8006384:	3001      	adds	r0, #1
 8006386:	d0ad      	beq.n	80062e4 <_printf_i+0x160>
 8006388:	6823      	ldr	r3, [r4, #0]
 800638a:	079b      	lsls	r3, r3, #30
 800638c:	d413      	bmi.n	80063b6 <_printf_i+0x232>
 800638e:	68e0      	ldr	r0, [r4, #12]
 8006390:	9b03      	ldr	r3, [sp, #12]
 8006392:	4298      	cmp	r0, r3
 8006394:	bfb8      	it	lt
 8006396:	4618      	movlt	r0, r3
 8006398:	e7a6      	b.n	80062e8 <_printf_i+0x164>
 800639a:	2301      	movs	r3, #1
 800639c:	4632      	mov	r2, r6
 800639e:	4649      	mov	r1, r9
 80063a0:	4640      	mov	r0, r8
 80063a2:	47d0      	blx	sl
 80063a4:	3001      	adds	r0, #1
 80063a6:	d09d      	beq.n	80062e4 <_printf_i+0x160>
 80063a8:	3501      	adds	r5, #1
 80063aa:	68e3      	ldr	r3, [r4, #12]
 80063ac:	9903      	ldr	r1, [sp, #12]
 80063ae:	1a5b      	subs	r3, r3, r1
 80063b0:	42ab      	cmp	r3, r5
 80063b2:	dcf2      	bgt.n	800639a <_printf_i+0x216>
 80063b4:	e7eb      	b.n	800638e <_printf_i+0x20a>
 80063b6:	2500      	movs	r5, #0
 80063b8:	f104 0619 	add.w	r6, r4, #25
 80063bc:	e7f5      	b.n	80063aa <_printf_i+0x226>
 80063be:	bf00      	nop
 80063c0:	080097e6 	.word	0x080097e6
 80063c4:	080097f7 	.word	0x080097f7

080063c8 <std>:
 80063c8:	2300      	movs	r3, #0
 80063ca:	b510      	push	{r4, lr}
 80063cc:	4604      	mov	r4, r0
 80063ce:	e9c0 3300 	strd	r3, r3, [r0]
 80063d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80063d6:	6083      	str	r3, [r0, #8]
 80063d8:	8181      	strh	r1, [r0, #12]
 80063da:	6643      	str	r3, [r0, #100]	; 0x64
 80063dc:	81c2      	strh	r2, [r0, #14]
 80063de:	6183      	str	r3, [r0, #24]
 80063e0:	4619      	mov	r1, r3
 80063e2:	2208      	movs	r2, #8
 80063e4:	305c      	adds	r0, #92	; 0x5c
 80063e6:	f000 f948 	bl	800667a <memset>
 80063ea:	4b0d      	ldr	r3, [pc, #52]	; (8006420 <std+0x58>)
 80063ec:	6263      	str	r3, [r4, #36]	; 0x24
 80063ee:	4b0d      	ldr	r3, [pc, #52]	; (8006424 <std+0x5c>)
 80063f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80063f2:	4b0d      	ldr	r3, [pc, #52]	; (8006428 <std+0x60>)
 80063f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80063f6:	4b0d      	ldr	r3, [pc, #52]	; (800642c <std+0x64>)
 80063f8:	6323      	str	r3, [r4, #48]	; 0x30
 80063fa:	4b0d      	ldr	r3, [pc, #52]	; (8006430 <std+0x68>)
 80063fc:	6224      	str	r4, [r4, #32]
 80063fe:	429c      	cmp	r4, r3
 8006400:	d006      	beq.n	8006410 <std+0x48>
 8006402:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8006406:	4294      	cmp	r4, r2
 8006408:	d002      	beq.n	8006410 <std+0x48>
 800640a:	33d0      	adds	r3, #208	; 0xd0
 800640c:	429c      	cmp	r4, r3
 800640e:	d105      	bne.n	800641c <std+0x54>
 8006410:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006418:	f000 b9ac 	b.w	8006774 <__retarget_lock_init_recursive>
 800641c:	bd10      	pop	{r4, pc}
 800641e:	bf00      	nop
 8006420:	080065f5 	.word	0x080065f5
 8006424:	08006617 	.word	0x08006617
 8006428:	0800664f 	.word	0x0800664f
 800642c:	08006673 	.word	0x08006673
 8006430:	20000724 	.word	0x20000724

08006434 <stdio_exit_handler>:
 8006434:	4a02      	ldr	r2, [pc, #8]	; (8006440 <stdio_exit_handler+0xc>)
 8006436:	4903      	ldr	r1, [pc, #12]	; (8006444 <stdio_exit_handler+0x10>)
 8006438:	4803      	ldr	r0, [pc, #12]	; (8006448 <stdio_exit_handler+0x14>)
 800643a:	f000 b869 	b.w	8006510 <_fwalk_sglue>
 800643e:	bf00      	nop
 8006440:	2000000c 	.word	0x2000000c
 8006444:	08008129 	.word	0x08008129
 8006448:	20000018 	.word	0x20000018

0800644c <cleanup_stdio>:
 800644c:	6841      	ldr	r1, [r0, #4]
 800644e:	4b0c      	ldr	r3, [pc, #48]	; (8006480 <cleanup_stdio+0x34>)
 8006450:	4299      	cmp	r1, r3
 8006452:	b510      	push	{r4, lr}
 8006454:	4604      	mov	r4, r0
 8006456:	d001      	beq.n	800645c <cleanup_stdio+0x10>
 8006458:	f001 fe66 	bl	8008128 <_fflush_r>
 800645c:	68a1      	ldr	r1, [r4, #8]
 800645e:	4b09      	ldr	r3, [pc, #36]	; (8006484 <cleanup_stdio+0x38>)
 8006460:	4299      	cmp	r1, r3
 8006462:	d002      	beq.n	800646a <cleanup_stdio+0x1e>
 8006464:	4620      	mov	r0, r4
 8006466:	f001 fe5f 	bl	8008128 <_fflush_r>
 800646a:	68e1      	ldr	r1, [r4, #12]
 800646c:	4b06      	ldr	r3, [pc, #24]	; (8006488 <cleanup_stdio+0x3c>)
 800646e:	4299      	cmp	r1, r3
 8006470:	d004      	beq.n	800647c <cleanup_stdio+0x30>
 8006472:	4620      	mov	r0, r4
 8006474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006478:	f001 be56 	b.w	8008128 <_fflush_r>
 800647c:	bd10      	pop	{r4, pc}
 800647e:	bf00      	nop
 8006480:	20000724 	.word	0x20000724
 8006484:	2000078c 	.word	0x2000078c
 8006488:	200007f4 	.word	0x200007f4

0800648c <global_stdio_init.part.0>:
 800648c:	b510      	push	{r4, lr}
 800648e:	4b0b      	ldr	r3, [pc, #44]	; (80064bc <global_stdio_init.part.0+0x30>)
 8006490:	4c0b      	ldr	r4, [pc, #44]	; (80064c0 <global_stdio_init.part.0+0x34>)
 8006492:	4a0c      	ldr	r2, [pc, #48]	; (80064c4 <global_stdio_init.part.0+0x38>)
 8006494:	601a      	str	r2, [r3, #0]
 8006496:	4620      	mov	r0, r4
 8006498:	2200      	movs	r2, #0
 800649a:	2104      	movs	r1, #4
 800649c:	f7ff ff94 	bl	80063c8 <std>
 80064a0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80064a4:	2201      	movs	r2, #1
 80064a6:	2109      	movs	r1, #9
 80064a8:	f7ff ff8e 	bl	80063c8 <std>
 80064ac:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80064b0:	2202      	movs	r2, #2
 80064b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064b6:	2112      	movs	r1, #18
 80064b8:	f7ff bf86 	b.w	80063c8 <std>
 80064bc:	2000085c 	.word	0x2000085c
 80064c0:	20000724 	.word	0x20000724
 80064c4:	08006435 	.word	0x08006435

080064c8 <__sfp_lock_acquire>:
 80064c8:	4801      	ldr	r0, [pc, #4]	; (80064d0 <__sfp_lock_acquire+0x8>)
 80064ca:	f000 b954 	b.w	8006776 <__retarget_lock_acquire_recursive>
 80064ce:	bf00      	nop
 80064d0:	20000865 	.word	0x20000865

080064d4 <__sfp_lock_release>:
 80064d4:	4801      	ldr	r0, [pc, #4]	; (80064dc <__sfp_lock_release+0x8>)
 80064d6:	f000 b94f 	b.w	8006778 <__retarget_lock_release_recursive>
 80064da:	bf00      	nop
 80064dc:	20000865 	.word	0x20000865

080064e0 <__sinit>:
 80064e0:	b510      	push	{r4, lr}
 80064e2:	4604      	mov	r4, r0
 80064e4:	f7ff fff0 	bl	80064c8 <__sfp_lock_acquire>
 80064e8:	6a23      	ldr	r3, [r4, #32]
 80064ea:	b11b      	cbz	r3, 80064f4 <__sinit+0x14>
 80064ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80064f0:	f7ff bff0 	b.w	80064d4 <__sfp_lock_release>
 80064f4:	4b04      	ldr	r3, [pc, #16]	; (8006508 <__sinit+0x28>)
 80064f6:	6223      	str	r3, [r4, #32]
 80064f8:	4b04      	ldr	r3, [pc, #16]	; (800650c <__sinit+0x2c>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1f5      	bne.n	80064ec <__sinit+0xc>
 8006500:	f7ff ffc4 	bl	800648c <global_stdio_init.part.0>
 8006504:	e7f2      	b.n	80064ec <__sinit+0xc>
 8006506:	bf00      	nop
 8006508:	0800644d 	.word	0x0800644d
 800650c:	2000085c 	.word	0x2000085c

08006510 <_fwalk_sglue>:
 8006510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006514:	4607      	mov	r7, r0
 8006516:	4688      	mov	r8, r1
 8006518:	4614      	mov	r4, r2
 800651a:	2600      	movs	r6, #0
 800651c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006520:	f1b9 0901 	subs.w	r9, r9, #1
 8006524:	d505      	bpl.n	8006532 <_fwalk_sglue+0x22>
 8006526:	6824      	ldr	r4, [r4, #0]
 8006528:	2c00      	cmp	r4, #0
 800652a:	d1f7      	bne.n	800651c <_fwalk_sglue+0xc>
 800652c:	4630      	mov	r0, r6
 800652e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006532:	89ab      	ldrh	r3, [r5, #12]
 8006534:	2b01      	cmp	r3, #1
 8006536:	d907      	bls.n	8006548 <_fwalk_sglue+0x38>
 8006538:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800653c:	3301      	adds	r3, #1
 800653e:	d003      	beq.n	8006548 <_fwalk_sglue+0x38>
 8006540:	4629      	mov	r1, r5
 8006542:	4638      	mov	r0, r7
 8006544:	47c0      	blx	r8
 8006546:	4306      	orrs	r6, r0
 8006548:	3568      	adds	r5, #104	; 0x68
 800654a:	e7e9      	b.n	8006520 <_fwalk_sglue+0x10>

0800654c <sniprintf>:
 800654c:	b40c      	push	{r2, r3}
 800654e:	b530      	push	{r4, r5, lr}
 8006550:	4b17      	ldr	r3, [pc, #92]	; (80065b0 <sniprintf+0x64>)
 8006552:	1e0c      	subs	r4, r1, #0
 8006554:	681d      	ldr	r5, [r3, #0]
 8006556:	b09d      	sub	sp, #116	; 0x74
 8006558:	da08      	bge.n	800656c <sniprintf+0x20>
 800655a:	238b      	movs	r3, #139	; 0x8b
 800655c:	602b      	str	r3, [r5, #0]
 800655e:	f04f 30ff 	mov.w	r0, #4294967295
 8006562:	b01d      	add	sp, #116	; 0x74
 8006564:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006568:	b002      	add	sp, #8
 800656a:	4770      	bx	lr
 800656c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006570:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006574:	bf14      	ite	ne
 8006576:	f104 33ff 	addne.w	r3, r4, #4294967295
 800657a:	4623      	moveq	r3, r4
 800657c:	9304      	str	r3, [sp, #16]
 800657e:	9307      	str	r3, [sp, #28]
 8006580:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006584:	9002      	str	r0, [sp, #8]
 8006586:	9006      	str	r0, [sp, #24]
 8006588:	f8ad 3016 	strh.w	r3, [sp, #22]
 800658c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800658e:	ab21      	add	r3, sp, #132	; 0x84
 8006590:	a902      	add	r1, sp, #8
 8006592:	4628      	mov	r0, r5
 8006594:	9301      	str	r3, [sp, #4]
 8006596:	f001 fc43 	bl	8007e20 <_svfiprintf_r>
 800659a:	1c43      	adds	r3, r0, #1
 800659c:	bfbc      	itt	lt
 800659e:	238b      	movlt	r3, #139	; 0x8b
 80065a0:	602b      	strlt	r3, [r5, #0]
 80065a2:	2c00      	cmp	r4, #0
 80065a4:	d0dd      	beq.n	8006562 <sniprintf+0x16>
 80065a6:	9b02      	ldr	r3, [sp, #8]
 80065a8:	2200      	movs	r2, #0
 80065aa:	701a      	strb	r2, [r3, #0]
 80065ac:	e7d9      	b.n	8006562 <sniprintf+0x16>
 80065ae:	bf00      	nop
 80065b0:	20000064 	.word	0x20000064

080065b4 <siprintf>:
 80065b4:	b40e      	push	{r1, r2, r3}
 80065b6:	b500      	push	{lr}
 80065b8:	b09c      	sub	sp, #112	; 0x70
 80065ba:	ab1d      	add	r3, sp, #116	; 0x74
 80065bc:	9002      	str	r0, [sp, #8]
 80065be:	9006      	str	r0, [sp, #24]
 80065c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80065c4:	4809      	ldr	r0, [pc, #36]	; (80065ec <siprintf+0x38>)
 80065c6:	9107      	str	r1, [sp, #28]
 80065c8:	9104      	str	r1, [sp, #16]
 80065ca:	4909      	ldr	r1, [pc, #36]	; (80065f0 <siprintf+0x3c>)
 80065cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80065d0:	9105      	str	r1, [sp, #20]
 80065d2:	6800      	ldr	r0, [r0, #0]
 80065d4:	9301      	str	r3, [sp, #4]
 80065d6:	a902      	add	r1, sp, #8
 80065d8:	f001 fc22 	bl	8007e20 <_svfiprintf_r>
 80065dc:	9b02      	ldr	r3, [sp, #8]
 80065de:	2200      	movs	r2, #0
 80065e0:	701a      	strb	r2, [r3, #0]
 80065e2:	b01c      	add	sp, #112	; 0x70
 80065e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80065e8:	b003      	add	sp, #12
 80065ea:	4770      	bx	lr
 80065ec:	20000064 	.word	0x20000064
 80065f0:	ffff0208 	.word	0xffff0208

080065f4 <__sread>:
 80065f4:	b510      	push	{r4, lr}
 80065f6:	460c      	mov	r4, r1
 80065f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065fc:	f000 f86c 	bl	80066d8 <_read_r>
 8006600:	2800      	cmp	r0, #0
 8006602:	bfab      	itete	ge
 8006604:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006606:	89a3      	ldrhlt	r3, [r4, #12]
 8006608:	181b      	addge	r3, r3, r0
 800660a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800660e:	bfac      	ite	ge
 8006610:	6563      	strge	r3, [r4, #84]	; 0x54
 8006612:	81a3      	strhlt	r3, [r4, #12]
 8006614:	bd10      	pop	{r4, pc}

08006616 <__swrite>:
 8006616:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800661a:	461f      	mov	r7, r3
 800661c:	898b      	ldrh	r3, [r1, #12]
 800661e:	05db      	lsls	r3, r3, #23
 8006620:	4605      	mov	r5, r0
 8006622:	460c      	mov	r4, r1
 8006624:	4616      	mov	r6, r2
 8006626:	d505      	bpl.n	8006634 <__swrite+0x1e>
 8006628:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800662c:	2302      	movs	r3, #2
 800662e:	2200      	movs	r2, #0
 8006630:	f000 f840 	bl	80066b4 <_lseek_r>
 8006634:	89a3      	ldrh	r3, [r4, #12]
 8006636:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800663a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800663e:	81a3      	strh	r3, [r4, #12]
 8006640:	4632      	mov	r2, r6
 8006642:	463b      	mov	r3, r7
 8006644:	4628      	mov	r0, r5
 8006646:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800664a:	f000 b857 	b.w	80066fc <_write_r>

0800664e <__sseek>:
 800664e:	b510      	push	{r4, lr}
 8006650:	460c      	mov	r4, r1
 8006652:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006656:	f000 f82d 	bl	80066b4 <_lseek_r>
 800665a:	1c43      	adds	r3, r0, #1
 800665c:	89a3      	ldrh	r3, [r4, #12]
 800665e:	bf15      	itete	ne
 8006660:	6560      	strne	r0, [r4, #84]	; 0x54
 8006662:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006666:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800666a:	81a3      	strheq	r3, [r4, #12]
 800666c:	bf18      	it	ne
 800666e:	81a3      	strhne	r3, [r4, #12]
 8006670:	bd10      	pop	{r4, pc}

08006672 <__sclose>:
 8006672:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006676:	f000 b80d 	b.w	8006694 <_close_r>

0800667a <memset>:
 800667a:	4402      	add	r2, r0
 800667c:	4603      	mov	r3, r0
 800667e:	4293      	cmp	r3, r2
 8006680:	d100      	bne.n	8006684 <memset+0xa>
 8006682:	4770      	bx	lr
 8006684:	f803 1b01 	strb.w	r1, [r3], #1
 8006688:	e7f9      	b.n	800667e <memset+0x4>
	...

0800668c <_localeconv_r>:
 800668c:	4800      	ldr	r0, [pc, #0]	; (8006690 <_localeconv_r+0x4>)
 800668e:	4770      	bx	lr
 8006690:	20000158 	.word	0x20000158

08006694 <_close_r>:
 8006694:	b538      	push	{r3, r4, r5, lr}
 8006696:	4d06      	ldr	r5, [pc, #24]	; (80066b0 <_close_r+0x1c>)
 8006698:	2300      	movs	r3, #0
 800669a:	4604      	mov	r4, r0
 800669c:	4608      	mov	r0, r1
 800669e:	602b      	str	r3, [r5, #0]
 80066a0:	f7fa fe75 	bl	800138e <_close>
 80066a4:	1c43      	adds	r3, r0, #1
 80066a6:	d102      	bne.n	80066ae <_close_r+0x1a>
 80066a8:	682b      	ldr	r3, [r5, #0]
 80066aa:	b103      	cbz	r3, 80066ae <_close_r+0x1a>
 80066ac:	6023      	str	r3, [r4, #0]
 80066ae:	bd38      	pop	{r3, r4, r5, pc}
 80066b0:	20000860 	.word	0x20000860

080066b4 <_lseek_r>:
 80066b4:	b538      	push	{r3, r4, r5, lr}
 80066b6:	4d07      	ldr	r5, [pc, #28]	; (80066d4 <_lseek_r+0x20>)
 80066b8:	4604      	mov	r4, r0
 80066ba:	4608      	mov	r0, r1
 80066bc:	4611      	mov	r1, r2
 80066be:	2200      	movs	r2, #0
 80066c0:	602a      	str	r2, [r5, #0]
 80066c2:	461a      	mov	r2, r3
 80066c4:	f7fa fe8a 	bl	80013dc <_lseek>
 80066c8:	1c43      	adds	r3, r0, #1
 80066ca:	d102      	bne.n	80066d2 <_lseek_r+0x1e>
 80066cc:	682b      	ldr	r3, [r5, #0]
 80066ce:	b103      	cbz	r3, 80066d2 <_lseek_r+0x1e>
 80066d0:	6023      	str	r3, [r4, #0]
 80066d2:	bd38      	pop	{r3, r4, r5, pc}
 80066d4:	20000860 	.word	0x20000860

080066d8 <_read_r>:
 80066d8:	b538      	push	{r3, r4, r5, lr}
 80066da:	4d07      	ldr	r5, [pc, #28]	; (80066f8 <_read_r+0x20>)
 80066dc:	4604      	mov	r4, r0
 80066de:	4608      	mov	r0, r1
 80066e0:	4611      	mov	r1, r2
 80066e2:	2200      	movs	r2, #0
 80066e4:	602a      	str	r2, [r5, #0]
 80066e6:	461a      	mov	r2, r3
 80066e8:	f7fa fe18 	bl	800131c <_read>
 80066ec:	1c43      	adds	r3, r0, #1
 80066ee:	d102      	bne.n	80066f6 <_read_r+0x1e>
 80066f0:	682b      	ldr	r3, [r5, #0]
 80066f2:	b103      	cbz	r3, 80066f6 <_read_r+0x1e>
 80066f4:	6023      	str	r3, [r4, #0]
 80066f6:	bd38      	pop	{r3, r4, r5, pc}
 80066f8:	20000860 	.word	0x20000860

080066fc <_write_r>:
 80066fc:	b538      	push	{r3, r4, r5, lr}
 80066fe:	4d07      	ldr	r5, [pc, #28]	; (800671c <_write_r+0x20>)
 8006700:	4604      	mov	r4, r0
 8006702:	4608      	mov	r0, r1
 8006704:	4611      	mov	r1, r2
 8006706:	2200      	movs	r2, #0
 8006708:	602a      	str	r2, [r5, #0]
 800670a:	461a      	mov	r2, r3
 800670c:	f7fa fe23 	bl	8001356 <_write>
 8006710:	1c43      	adds	r3, r0, #1
 8006712:	d102      	bne.n	800671a <_write_r+0x1e>
 8006714:	682b      	ldr	r3, [r5, #0]
 8006716:	b103      	cbz	r3, 800671a <_write_r+0x1e>
 8006718:	6023      	str	r3, [r4, #0]
 800671a:	bd38      	pop	{r3, r4, r5, pc}
 800671c:	20000860 	.word	0x20000860

08006720 <__errno>:
 8006720:	4b01      	ldr	r3, [pc, #4]	; (8006728 <__errno+0x8>)
 8006722:	6818      	ldr	r0, [r3, #0]
 8006724:	4770      	bx	lr
 8006726:	bf00      	nop
 8006728:	20000064 	.word	0x20000064

0800672c <__libc_init_array>:
 800672c:	b570      	push	{r4, r5, r6, lr}
 800672e:	4d0d      	ldr	r5, [pc, #52]	; (8006764 <__libc_init_array+0x38>)
 8006730:	4c0d      	ldr	r4, [pc, #52]	; (8006768 <__libc_init_array+0x3c>)
 8006732:	1b64      	subs	r4, r4, r5
 8006734:	10a4      	asrs	r4, r4, #2
 8006736:	2600      	movs	r6, #0
 8006738:	42a6      	cmp	r6, r4
 800673a:	d109      	bne.n	8006750 <__libc_init_array+0x24>
 800673c:	4d0b      	ldr	r5, [pc, #44]	; (800676c <__libc_init_array+0x40>)
 800673e:	4c0c      	ldr	r4, [pc, #48]	; (8006770 <__libc_init_array+0x44>)
 8006740:	f002 fffc 	bl	800973c <_init>
 8006744:	1b64      	subs	r4, r4, r5
 8006746:	10a4      	asrs	r4, r4, #2
 8006748:	2600      	movs	r6, #0
 800674a:	42a6      	cmp	r6, r4
 800674c:	d105      	bne.n	800675a <__libc_init_array+0x2e>
 800674e:	bd70      	pop	{r4, r5, r6, pc}
 8006750:	f855 3b04 	ldr.w	r3, [r5], #4
 8006754:	4798      	blx	r3
 8006756:	3601      	adds	r6, #1
 8006758:	e7ee      	b.n	8006738 <__libc_init_array+0xc>
 800675a:	f855 3b04 	ldr.w	r3, [r5], #4
 800675e:	4798      	blx	r3
 8006760:	3601      	adds	r6, #1
 8006762:	e7f2      	b.n	800674a <__libc_init_array+0x1e>
 8006764:	08009b80 	.word	0x08009b80
 8006768:	08009b80 	.word	0x08009b80
 800676c:	08009b80 	.word	0x08009b80
 8006770:	08009b84 	.word	0x08009b84

08006774 <__retarget_lock_init_recursive>:
 8006774:	4770      	bx	lr

08006776 <__retarget_lock_acquire_recursive>:
 8006776:	4770      	bx	lr

08006778 <__retarget_lock_release_recursive>:
 8006778:	4770      	bx	lr

0800677a <quorem>:
 800677a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800677e:	6903      	ldr	r3, [r0, #16]
 8006780:	690c      	ldr	r4, [r1, #16]
 8006782:	42a3      	cmp	r3, r4
 8006784:	4607      	mov	r7, r0
 8006786:	db7e      	blt.n	8006886 <quorem+0x10c>
 8006788:	3c01      	subs	r4, #1
 800678a:	f101 0814 	add.w	r8, r1, #20
 800678e:	f100 0514 	add.w	r5, r0, #20
 8006792:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006796:	9301      	str	r3, [sp, #4]
 8006798:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800679c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067a0:	3301      	adds	r3, #1
 80067a2:	429a      	cmp	r2, r3
 80067a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80067a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80067ac:	fbb2 f6f3 	udiv	r6, r2, r3
 80067b0:	d331      	bcc.n	8006816 <quorem+0x9c>
 80067b2:	f04f 0e00 	mov.w	lr, #0
 80067b6:	4640      	mov	r0, r8
 80067b8:	46ac      	mov	ip, r5
 80067ba:	46f2      	mov	sl, lr
 80067bc:	f850 2b04 	ldr.w	r2, [r0], #4
 80067c0:	b293      	uxth	r3, r2
 80067c2:	fb06 e303 	mla	r3, r6, r3, lr
 80067c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80067ca:	0c1a      	lsrs	r2, r3, #16
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	ebaa 0303 	sub.w	r3, sl, r3
 80067d2:	f8dc a000 	ldr.w	sl, [ip]
 80067d6:	fa13 f38a 	uxtah	r3, r3, sl
 80067da:	fb06 220e 	mla	r2, r6, lr, r2
 80067de:	9300      	str	r3, [sp, #0]
 80067e0:	9b00      	ldr	r3, [sp, #0]
 80067e2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80067e6:	b292      	uxth	r2, r2
 80067e8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80067ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80067f0:	f8bd 3000 	ldrh.w	r3, [sp]
 80067f4:	4581      	cmp	r9, r0
 80067f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067fa:	f84c 3b04 	str.w	r3, [ip], #4
 80067fe:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006802:	d2db      	bcs.n	80067bc <quorem+0x42>
 8006804:	f855 300b 	ldr.w	r3, [r5, fp]
 8006808:	b92b      	cbnz	r3, 8006816 <quorem+0x9c>
 800680a:	9b01      	ldr	r3, [sp, #4]
 800680c:	3b04      	subs	r3, #4
 800680e:	429d      	cmp	r5, r3
 8006810:	461a      	mov	r2, r3
 8006812:	d32c      	bcc.n	800686e <quorem+0xf4>
 8006814:	613c      	str	r4, [r7, #16]
 8006816:	4638      	mov	r0, r7
 8006818:	f001 f9a8 	bl	8007b6c <__mcmp>
 800681c:	2800      	cmp	r0, #0
 800681e:	db22      	blt.n	8006866 <quorem+0xec>
 8006820:	3601      	adds	r6, #1
 8006822:	4629      	mov	r1, r5
 8006824:	2000      	movs	r0, #0
 8006826:	f858 2b04 	ldr.w	r2, [r8], #4
 800682a:	f8d1 c000 	ldr.w	ip, [r1]
 800682e:	b293      	uxth	r3, r2
 8006830:	1ac3      	subs	r3, r0, r3
 8006832:	0c12      	lsrs	r2, r2, #16
 8006834:	fa13 f38c 	uxtah	r3, r3, ip
 8006838:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800683c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006840:	b29b      	uxth	r3, r3
 8006842:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006846:	45c1      	cmp	r9, r8
 8006848:	f841 3b04 	str.w	r3, [r1], #4
 800684c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006850:	d2e9      	bcs.n	8006826 <quorem+0xac>
 8006852:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006856:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800685a:	b922      	cbnz	r2, 8006866 <quorem+0xec>
 800685c:	3b04      	subs	r3, #4
 800685e:	429d      	cmp	r5, r3
 8006860:	461a      	mov	r2, r3
 8006862:	d30a      	bcc.n	800687a <quorem+0x100>
 8006864:	613c      	str	r4, [r7, #16]
 8006866:	4630      	mov	r0, r6
 8006868:	b003      	add	sp, #12
 800686a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800686e:	6812      	ldr	r2, [r2, #0]
 8006870:	3b04      	subs	r3, #4
 8006872:	2a00      	cmp	r2, #0
 8006874:	d1ce      	bne.n	8006814 <quorem+0x9a>
 8006876:	3c01      	subs	r4, #1
 8006878:	e7c9      	b.n	800680e <quorem+0x94>
 800687a:	6812      	ldr	r2, [r2, #0]
 800687c:	3b04      	subs	r3, #4
 800687e:	2a00      	cmp	r2, #0
 8006880:	d1f0      	bne.n	8006864 <quorem+0xea>
 8006882:	3c01      	subs	r4, #1
 8006884:	e7eb      	b.n	800685e <quorem+0xe4>
 8006886:	2000      	movs	r0, #0
 8006888:	e7ee      	b.n	8006868 <quorem+0xee>
 800688a:	0000      	movs	r0, r0
 800688c:	0000      	movs	r0, r0
	...

08006890 <_dtoa_r>:
 8006890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006894:	ed2d 8b04 	vpush	{d8-d9}
 8006898:	69c5      	ldr	r5, [r0, #28]
 800689a:	b093      	sub	sp, #76	; 0x4c
 800689c:	ed8d 0b02 	vstr	d0, [sp, #8]
 80068a0:	ec57 6b10 	vmov	r6, r7, d0
 80068a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80068a8:	9107      	str	r1, [sp, #28]
 80068aa:	4604      	mov	r4, r0
 80068ac:	920a      	str	r2, [sp, #40]	; 0x28
 80068ae:	930d      	str	r3, [sp, #52]	; 0x34
 80068b0:	b975      	cbnz	r5, 80068d0 <_dtoa_r+0x40>
 80068b2:	2010      	movs	r0, #16
 80068b4:	f000 fe2a 	bl	800750c <malloc>
 80068b8:	4602      	mov	r2, r0
 80068ba:	61e0      	str	r0, [r4, #28]
 80068bc:	b920      	cbnz	r0, 80068c8 <_dtoa_r+0x38>
 80068be:	4bae      	ldr	r3, [pc, #696]	; (8006b78 <_dtoa_r+0x2e8>)
 80068c0:	21ef      	movs	r1, #239	; 0xef
 80068c2:	48ae      	ldr	r0, [pc, #696]	; (8006b7c <_dtoa_r+0x2ec>)
 80068c4:	f001 fc90 	bl	80081e8 <__assert_func>
 80068c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80068cc:	6005      	str	r5, [r0, #0]
 80068ce:	60c5      	str	r5, [r0, #12]
 80068d0:	69e3      	ldr	r3, [r4, #28]
 80068d2:	6819      	ldr	r1, [r3, #0]
 80068d4:	b151      	cbz	r1, 80068ec <_dtoa_r+0x5c>
 80068d6:	685a      	ldr	r2, [r3, #4]
 80068d8:	604a      	str	r2, [r1, #4]
 80068da:	2301      	movs	r3, #1
 80068dc:	4093      	lsls	r3, r2
 80068de:	608b      	str	r3, [r1, #8]
 80068e0:	4620      	mov	r0, r4
 80068e2:	f000 ff07 	bl	80076f4 <_Bfree>
 80068e6:	69e3      	ldr	r3, [r4, #28]
 80068e8:	2200      	movs	r2, #0
 80068ea:	601a      	str	r2, [r3, #0]
 80068ec:	1e3b      	subs	r3, r7, #0
 80068ee:	bfbb      	ittet	lt
 80068f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80068f4:	9303      	strlt	r3, [sp, #12]
 80068f6:	2300      	movge	r3, #0
 80068f8:	2201      	movlt	r2, #1
 80068fa:	bfac      	ite	ge
 80068fc:	f8c8 3000 	strge.w	r3, [r8]
 8006900:	f8c8 2000 	strlt.w	r2, [r8]
 8006904:	4b9e      	ldr	r3, [pc, #632]	; (8006b80 <_dtoa_r+0x2f0>)
 8006906:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800690a:	ea33 0308 	bics.w	r3, r3, r8
 800690e:	d11b      	bne.n	8006948 <_dtoa_r+0xb8>
 8006910:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006912:	f242 730f 	movw	r3, #9999	; 0x270f
 8006916:	6013      	str	r3, [r2, #0]
 8006918:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800691c:	4333      	orrs	r3, r6
 800691e:	f000 8593 	beq.w	8007448 <_dtoa_r+0xbb8>
 8006922:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006924:	b963      	cbnz	r3, 8006940 <_dtoa_r+0xb0>
 8006926:	4b97      	ldr	r3, [pc, #604]	; (8006b84 <_dtoa_r+0x2f4>)
 8006928:	e027      	b.n	800697a <_dtoa_r+0xea>
 800692a:	4b97      	ldr	r3, [pc, #604]	; (8006b88 <_dtoa_r+0x2f8>)
 800692c:	9300      	str	r3, [sp, #0]
 800692e:	3308      	adds	r3, #8
 8006930:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006932:	6013      	str	r3, [r2, #0]
 8006934:	9800      	ldr	r0, [sp, #0]
 8006936:	b013      	add	sp, #76	; 0x4c
 8006938:	ecbd 8b04 	vpop	{d8-d9}
 800693c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006940:	4b90      	ldr	r3, [pc, #576]	; (8006b84 <_dtoa_r+0x2f4>)
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	3303      	adds	r3, #3
 8006946:	e7f3      	b.n	8006930 <_dtoa_r+0xa0>
 8006948:	ed9d 7b02 	vldr	d7, [sp, #8]
 800694c:	2200      	movs	r2, #0
 800694e:	ec51 0b17 	vmov	r0, r1, d7
 8006952:	eeb0 8a47 	vmov.f32	s16, s14
 8006956:	eef0 8a67 	vmov.f32	s17, s15
 800695a:	2300      	movs	r3, #0
 800695c:	f7fa f8bc 	bl	8000ad8 <__aeabi_dcmpeq>
 8006960:	4681      	mov	r9, r0
 8006962:	b160      	cbz	r0, 800697e <_dtoa_r+0xee>
 8006964:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006966:	2301      	movs	r3, #1
 8006968:	6013      	str	r3, [r2, #0]
 800696a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800696c:	2b00      	cmp	r3, #0
 800696e:	f000 8568 	beq.w	8007442 <_dtoa_r+0xbb2>
 8006972:	4b86      	ldr	r3, [pc, #536]	; (8006b8c <_dtoa_r+0x2fc>)
 8006974:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006976:	6013      	str	r3, [r2, #0]
 8006978:	3b01      	subs	r3, #1
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	e7da      	b.n	8006934 <_dtoa_r+0xa4>
 800697e:	aa10      	add	r2, sp, #64	; 0x40
 8006980:	a911      	add	r1, sp, #68	; 0x44
 8006982:	4620      	mov	r0, r4
 8006984:	eeb0 0a48 	vmov.f32	s0, s16
 8006988:	eef0 0a68 	vmov.f32	s1, s17
 800698c:	f001 f994 	bl	8007cb8 <__d2b>
 8006990:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006994:	4682      	mov	sl, r0
 8006996:	2d00      	cmp	r5, #0
 8006998:	d07f      	beq.n	8006a9a <_dtoa_r+0x20a>
 800699a:	ee18 3a90 	vmov	r3, s17
 800699e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80069a2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80069a6:	ec51 0b18 	vmov	r0, r1, d8
 80069aa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80069ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80069b2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80069b6:	4619      	mov	r1, r3
 80069b8:	2200      	movs	r2, #0
 80069ba:	4b75      	ldr	r3, [pc, #468]	; (8006b90 <_dtoa_r+0x300>)
 80069bc:	f7f9 fc6c 	bl	8000298 <__aeabi_dsub>
 80069c0:	a367      	add	r3, pc, #412	; (adr r3, 8006b60 <_dtoa_r+0x2d0>)
 80069c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c6:	f7f9 fe1f 	bl	8000608 <__aeabi_dmul>
 80069ca:	a367      	add	r3, pc, #412	; (adr r3, 8006b68 <_dtoa_r+0x2d8>)
 80069cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d0:	f7f9 fc64 	bl	800029c <__adddf3>
 80069d4:	4606      	mov	r6, r0
 80069d6:	4628      	mov	r0, r5
 80069d8:	460f      	mov	r7, r1
 80069da:	f7f9 fdab 	bl	8000534 <__aeabi_i2d>
 80069de:	a364      	add	r3, pc, #400	; (adr r3, 8006b70 <_dtoa_r+0x2e0>)
 80069e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e4:	f7f9 fe10 	bl	8000608 <__aeabi_dmul>
 80069e8:	4602      	mov	r2, r0
 80069ea:	460b      	mov	r3, r1
 80069ec:	4630      	mov	r0, r6
 80069ee:	4639      	mov	r1, r7
 80069f0:	f7f9 fc54 	bl	800029c <__adddf3>
 80069f4:	4606      	mov	r6, r0
 80069f6:	460f      	mov	r7, r1
 80069f8:	f7fa f8b6 	bl	8000b68 <__aeabi_d2iz>
 80069fc:	2200      	movs	r2, #0
 80069fe:	4683      	mov	fp, r0
 8006a00:	2300      	movs	r3, #0
 8006a02:	4630      	mov	r0, r6
 8006a04:	4639      	mov	r1, r7
 8006a06:	f7fa f871 	bl	8000aec <__aeabi_dcmplt>
 8006a0a:	b148      	cbz	r0, 8006a20 <_dtoa_r+0x190>
 8006a0c:	4658      	mov	r0, fp
 8006a0e:	f7f9 fd91 	bl	8000534 <__aeabi_i2d>
 8006a12:	4632      	mov	r2, r6
 8006a14:	463b      	mov	r3, r7
 8006a16:	f7fa f85f 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a1a:	b908      	cbnz	r0, 8006a20 <_dtoa_r+0x190>
 8006a1c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006a20:	f1bb 0f16 	cmp.w	fp, #22
 8006a24:	d857      	bhi.n	8006ad6 <_dtoa_r+0x246>
 8006a26:	4b5b      	ldr	r3, [pc, #364]	; (8006b94 <_dtoa_r+0x304>)
 8006a28:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006a2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a30:	ec51 0b18 	vmov	r0, r1, d8
 8006a34:	f7fa f85a 	bl	8000aec <__aeabi_dcmplt>
 8006a38:	2800      	cmp	r0, #0
 8006a3a:	d04e      	beq.n	8006ada <_dtoa_r+0x24a>
 8006a3c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006a40:	2300      	movs	r3, #0
 8006a42:	930c      	str	r3, [sp, #48]	; 0x30
 8006a44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a46:	1b5b      	subs	r3, r3, r5
 8006a48:	1e5a      	subs	r2, r3, #1
 8006a4a:	bf45      	ittet	mi
 8006a4c:	f1c3 0301 	rsbmi	r3, r3, #1
 8006a50:	9305      	strmi	r3, [sp, #20]
 8006a52:	2300      	movpl	r3, #0
 8006a54:	2300      	movmi	r3, #0
 8006a56:	9206      	str	r2, [sp, #24]
 8006a58:	bf54      	ite	pl
 8006a5a:	9305      	strpl	r3, [sp, #20]
 8006a5c:	9306      	strmi	r3, [sp, #24]
 8006a5e:	f1bb 0f00 	cmp.w	fp, #0
 8006a62:	db3c      	blt.n	8006ade <_dtoa_r+0x24e>
 8006a64:	9b06      	ldr	r3, [sp, #24]
 8006a66:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006a6a:	445b      	add	r3, fp
 8006a6c:	9306      	str	r3, [sp, #24]
 8006a6e:	2300      	movs	r3, #0
 8006a70:	9308      	str	r3, [sp, #32]
 8006a72:	9b07      	ldr	r3, [sp, #28]
 8006a74:	2b09      	cmp	r3, #9
 8006a76:	d868      	bhi.n	8006b4a <_dtoa_r+0x2ba>
 8006a78:	2b05      	cmp	r3, #5
 8006a7a:	bfc4      	itt	gt
 8006a7c:	3b04      	subgt	r3, #4
 8006a7e:	9307      	strgt	r3, [sp, #28]
 8006a80:	9b07      	ldr	r3, [sp, #28]
 8006a82:	f1a3 0302 	sub.w	r3, r3, #2
 8006a86:	bfcc      	ite	gt
 8006a88:	2500      	movgt	r5, #0
 8006a8a:	2501      	movle	r5, #1
 8006a8c:	2b03      	cmp	r3, #3
 8006a8e:	f200 8085 	bhi.w	8006b9c <_dtoa_r+0x30c>
 8006a92:	e8df f003 	tbb	[pc, r3]
 8006a96:	3b2e      	.short	0x3b2e
 8006a98:	5839      	.short	0x5839
 8006a9a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006a9e:	441d      	add	r5, r3
 8006aa0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006aa4:	2b20      	cmp	r3, #32
 8006aa6:	bfc1      	itttt	gt
 8006aa8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006aac:	fa08 f803 	lslgt.w	r8, r8, r3
 8006ab0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006ab4:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006ab8:	bfd6      	itet	le
 8006aba:	f1c3 0320 	rsble	r3, r3, #32
 8006abe:	ea48 0003 	orrgt.w	r0, r8, r3
 8006ac2:	fa06 f003 	lslle.w	r0, r6, r3
 8006ac6:	f7f9 fd25 	bl	8000514 <__aeabi_ui2d>
 8006aca:	2201      	movs	r2, #1
 8006acc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006ad0:	3d01      	subs	r5, #1
 8006ad2:	920e      	str	r2, [sp, #56]	; 0x38
 8006ad4:	e76f      	b.n	80069b6 <_dtoa_r+0x126>
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e7b3      	b.n	8006a42 <_dtoa_r+0x1b2>
 8006ada:	900c      	str	r0, [sp, #48]	; 0x30
 8006adc:	e7b2      	b.n	8006a44 <_dtoa_r+0x1b4>
 8006ade:	9b05      	ldr	r3, [sp, #20]
 8006ae0:	eba3 030b 	sub.w	r3, r3, fp
 8006ae4:	9305      	str	r3, [sp, #20]
 8006ae6:	f1cb 0300 	rsb	r3, fp, #0
 8006aea:	9308      	str	r3, [sp, #32]
 8006aec:	2300      	movs	r3, #0
 8006aee:	930b      	str	r3, [sp, #44]	; 0x2c
 8006af0:	e7bf      	b.n	8006a72 <_dtoa_r+0x1e2>
 8006af2:	2300      	movs	r3, #0
 8006af4:	9309      	str	r3, [sp, #36]	; 0x24
 8006af6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	dc52      	bgt.n	8006ba2 <_dtoa_r+0x312>
 8006afc:	2301      	movs	r3, #1
 8006afe:	9301      	str	r3, [sp, #4]
 8006b00:	9304      	str	r3, [sp, #16]
 8006b02:	461a      	mov	r2, r3
 8006b04:	920a      	str	r2, [sp, #40]	; 0x28
 8006b06:	e00b      	b.n	8006b20 <_dtoa_r+0x290>
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e7f3      	b.n	8006af4 <_dtoa_r+0x264>
 8006b0c:	2300      	movs	r3, #0
 8006b0e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b12:	445b      	add	r3, fp
 8006b14:	9301      	str	r3, [sp, #4]
 8006b16:	3301      	adds	r3, #1
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	9304      	str	r3, [sp, #16]
 8006b1c:	bfb8      	it	lt
 8006b1e:	2301      	movlt	r3, #1
 8006b20:	69e0      	ldr	r0, [r4, #28]
 8006b22:	2100      	movs	r1, #0
 8006b24:	2204      	movs	r2, #4
 8006b26:	f102 0614 	add.w	r6, r2, #20
 8006b2a:	429e      	cmp	r6, r3
 8006b2c:	d93d      	bls.n	8006baa <_dtoa_r+0x31a>
 8006b2e:	6041      	str	r1, [r0, #4]
 8006b30:	4620      	mov	r0, r4
 8006b32:	f000 fd9f 	bl	8007674 <_Balloc>
 8006b36:	9000      	str	r0, [sp, #0]
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	d139      	bne.n	8006bb0 <_dtoa_r+0x320>
 8006b3c:	4b16      	ldr	r3, [pc, #88]	; (8006b98 <_dtoa_r+0x308>)
 8006b3e:	4602      	mov	r2, r0
 8006b40:	f240 11af 	movw	r1, #431	; 0x1af
 8006b44:	e6bd      	b.n	80068c2 <_dtoa_r+0x32>
 8006b46:	2301      	movs	r3, #1
 8006b48:	e7e1      	b.n	8006b0e <_dtoa_r+0x27e>
 8006b4a:	2501      	movs	r5, #1
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	9307      	str	r3, [sp, #28]
 8006b50:	9509      	str	r5, [sp, #36]	; 0x24
 8006b52:	f04f 33ff 	mov.w	r3, #4294967295
 8006b56:	9301      	str	r3, [sp, #4]
 8006b58:	9304      	str	r3, [sp, #16]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	2312      	movs	r3, #18
 8006b5e:	e7d1      	b.n	8006b04 <_dtoa_r+0x274>
 8006b60:	636f4361 	.word	0x636f4361
 8006b64:	3fd287a7 	.word	0x3fd287a7
 8006b68:	8b60c8b3 	.word	0x8b60c8b3
 8006b6c:	3fc68a28 	.word	0x3fc68a28
 8006b70:	509f79fb 	.word	0x509f79fb
 8006b74:	3fd34413 	.word	0x3fd34413
 8006b78:	08009815 	.word	0x08009815
 8006b7c:	0800982c 	.word	0x0800982c
 8006b80:	7ff00000 	.word	0x7ff00000
 8006b84:	08009811 	.word	0x08009811
 8006b88:	08009808 	.word	0x08009808
 8006b8c:	080097e5 	.word	0x080097e5
 8006b90:	3ff80000 	.word	0x3ff80000
 8006b94:	08009918 	.word	0x08009918
 8006b98:	08009884 	.word	0x08009884
 8006b9c:	2301      	movs	r3, #1
 8006b9e:	9309      	str	r3, [sp, #36]	; 0x24
 8006ba0:	e7d7      	b.n	8006b52 <_dtoa_r+0x2c2>
 8006ba2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ba4:	9301      	str	r3, [sp, #4]
 8006ba6:	9304      	str	r3, [sp, #16]
 8006ba8:	e7ba      	b.n	8006b20 <_dtoa_r+0x290>
 8006baa:	3101      	adds	r1, #1
 8006bac:	0052      	lsls	r2, r2, #1
 8006bae:	e7ba      	b.n	8006b26 <_dtoa_r+0x296>
 8006bb0:	69e3      	ldr	r3, [r4, #28]
 8006bb2:	9a00      	ldr	r2, [sp, #0]
 8006bb4:	601a      	str	r2, [r3, #0]
 8006bb6:	9b04      	ldr	r3, [sp, #16]
 8006bb8:	2b0e      	cmp	r3, #14
 8006bba:	f200 80a8 	bhi.w	8006d0e <_dtoa_r+0x47e>
 8006bbe:	2d00      	cmp	r5, #0
 8006bc0:	f000 80a5 	beq.w	8006d0e <_dtoa_r+0x47e>
 8006bc4:	f1bb 0f00 	cmp.w	fp, #0
 8006bc8:	dd38      	ble.n	8006c3c <_dtoa_r+0x3ac>
 8006bca:	4bc0      	ldr	r3, [pc, #768]	; (8006ecc <_dtoa_r+0x63c>)
 8006bcc:	f00b 020f 	and.w	r2, fp, #15
 8006bd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bd4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006bd8:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006bdc:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006be0:	d019      	beq.n	8006c16 <_dtoa_r+0x386>
 8006be2:	4bbb      	ldr	r3, [pc, #748]	; (8006ed0 <_dtoa_r+0x640>)
 8006be4:	ec51 0b18 	vmov	r0, r1, d8
 8006be8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006bec:	f7f9 fe36 	bl	800085c <__aeabi_ddiv>
 8006bf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006bf4:	f008 080f 	and.w	r8, r8, #15
 8006bf8:	2503      	movs	r5, #3
 8006bfa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006ed0 <_dtoa_r+0x640>
 8006bfe:	f1b8 0f00 	cmp.w	r8, #0
 8006c02:	d10a      	bne.n	8006c1a <_dtoa_r+0x38a>
 8006c04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c08:	4632      	mov	r2, r6
 8006c0a:	463b      	mov	r3, r7
 8006c0c:	f7f9 fe26 	bl	800085c <__aeabi_ddiv>
 8006c10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c14:	e02b      	b.n	8006c6e <_dtoa_r+0x3de>
 8006c16:	2502      	movs	r5, #2
 8006c18:	e7ef      	b.n	8006bfa <_dtoa_r+0x36a>
 8006c1a:	f018 0f01 	tst.w	r8, #1
 8006c1e:	d008      	beq.n	8006c32 <_dtoa_r+0x3a2>
 8006c20:	4630      	mov	r0, r6
 8006c22:	4639      	mov	r1, r7
 8006c24:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006c28:	f7f9 fcee 	bl	8000608 <__aeabi_dmul>
 8006c2c:	3501      	adds	r5, #1
 8006c2e:	4606      	mov	r6, r0
 8006c30:	460f      	mov	r7, r1
 8006c32:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006c36:	f109 0908 	add.w	r9, r9, #8
 8006c3a:	e7e0      	b.n	8006bfe <_dtoa_r+0x36e>
 8006c3c:	f000 809f 	beq.w	8006d7e <_dtoa_r+0x4ee>
 8006c40:	f1cb 0600 	rsb	r6, fp, #0
 8006c44:	4ba1      	ldr	r3, [pc, #644]	; (8006ecc <_dtoa_r+0x63c>)
 8006c46:	4fa2      	ldr	r7, [pc, #648]	; (8006ed0 <_dtoa_r+0x640>)
 8006c48:	f006 020f 	and.w	r2, r6, #15
 8006c4c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c54:	ec51 0b18 	vmov	r0, r1, d8
 8006c58:	f7f9 fcd6 	bl	8000608 <__aeabi_dmul>
 8006c5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006c60:	1136      	asrs	r6, r6, #4
 8006c62:	2300      	movs	r3, #0
 8006c64:	2502      	movs	r5, #2
 8006c66:	2e00      	cmp	r6, #0
 8006c68:	d17e      	bne.n	8006d68 <_dtoa_r+0x4d8>
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1d0      	bne.n	8006c10 <_dtoa_r+0x380>
 8006c6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c70:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	f000 8084 	beq.w	8006d82 <_dtoa_r+0x4f2>
 8006c7a:	4b96      	ldr	r3, [pc, #600]	; (8006ed4 <_dtoa_r+0x644>)
 8006c7c:	2200      	movs	r2, #0
 8006c7e:	4640      	mov	r0, r8
 8006c80:	4649      	mov	r1, r9
 8006c82:	f7f9 ff33 	bl	8000aec <__aeabi_dcmplt>
 8006c86:	2800      	cmp	r0, #0
 8006c88:	d07b      	beq.n	8006d82 <_dtoa_r+0x4f2>
 8006c8a:	9b04      	ldr	r3, [sp, #16]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d078      	beq.n	8006d82 <_dtoa_r+0x4f2>
 8006c90:	9b01      	ldr	r3, [sp, #4]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	dd39      	ble.n	8006d0a <_dtoa_r+0x47a>
 8006c96:	4b90      	ldr	r3, [pc, #576]	; (8006ed8 <_dtoa_r+0x648>)
 8006c98:	2200      	movs	r2, #0
 8006c9a:	4640      	mov	r0, r8
 8006c9c:	4649      	mov	r1, r9
 8006c9e:	f7f9 fcb3 	bl	8000608 <__aeabi_dmul>
 8006ca2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ca6:	9e01      	ldr	r6, [sp, #4]
 8006ca8:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006cac:	3501      	adds	r5, #1
 8006cae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006cb2:	4628      	mov	r0, r5
 8006cb4:	f7f9 fc3e 	bl	8000534 <__aeabi_i2d>
 8006cb8:	4642      	mov	r2, r8
 8006cba:	464b      	mov	r3, r9
 8006cbc:	f7f9 fca4 	bl	8000608 <__aeabi_dmul>
 8006cc0:	4b86      	ldr	r3, [pc, #536]	; (8006edc <_dtoa_r+0x64c>)
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	f7f9 faea 	bl	800029c <__adddf3>
 8006cc8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006ccc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cd0:	9303      	str	r3, [sp, #12]
 8006cd2:	2e00      	cmp	r6, #0
 8006cd4:	d158      	bne.n	8006d88 <_dtoa_r+0x4f8>
 8006cd6:	4b82      	ldr	r3, [pc, #520]	; (8006ee0 <_dtoa_r+0x650>)
 8006cd8:	2200      	movs	r2, #0
 8006cda:	4640      	mov	r0, r8
 8006cdc:	4649      	mov	r1, r9
 8006cde:	f7f9 fadb 	bl	8000298 <__aeabi_dsub>
 8006ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ce6:	4680      	mov	r8, r0
 8006ce8:	4689      	mov	r9, r1
 8006cea:	f7f9 ff1d 	bl	8000b28 <__aeabi_dcmpgt>
 8006cee:	2800      	cmp	r0, #0
 8006cf0:	f040 8296 	bne.w	8007220 <_dtoa_r+0x990>
 8006cf4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006cf8:	4640      	mov	r0, r8
 8006cfa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006cfe:	4649      	mov	r1, r9
 8006d00:	f7f9 fef4 	bl	8000aec <__aeabi_dcmplt>
 8006d04:	2800      	cmp	r0, #0
 8006d06:	f040 8289 	bne.w	800721c <_dtoa_r+0x98c>
 8006d0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006d0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	f2c0 814e 	blt.w	8006fb2 <_dtoa_r+0x722>
 8006d16:	f1bb 0f0e 	cmp.w	fp, #14
 8006d1a:	f300 814a 	bgt.w	8006fb2 <_dtoa_r+0x722>
 8006d1e:	4b6b      	ldr	r3, [pc, #428]	; (8006ecc <_dtoa_r+0x63c>)
 8006d20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006d24:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	f280 80dc 	bge.w	8006ee8 <_dtoa_r+0x658>
 8006d30:	9b04      	ldr	r3, [sp, #16]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	f300 80d8 	bgt.w	8006ee8 <_dtoa_r+0x658>
 8006d38:	f040 826f 	bne.w	800721a <_dtoa_r+0x98a>
 8006d3c:	4b68      	ldr	r3, [pc, #416]	; (8006ee0 <_dtoa_r+0x650>)
 8006d3e:	2200      	movs	r2, #0
 8006d40:	4640      	mov	r0, r8
 8006d42:	4649      	mov	r1, r9
 8006d44:	f7f9 fc60 	bl	8000608 <__aeabi_dmul>
 8006d48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d4c:	f7f9 fee2 	bl	8000b14 <__aeabi_dcmpge>
 8006d50:	9e04      	ldr	r6, [sp, #16]
 8006d52:	4637      	mov	r7, r6
 8006d54:	2800      	cmp	r0, #0
 8006d56:	f040 8245 	bne.w	80071e4 <_dtoa_r+0x954>
 8006d5a:	9d00      	ldr	r5, [sp, #0]
 8006d5c:	2331      	movs	r3, #49	; 0x31
 8006d5e:	f805 3b01 	strb.w	r3, [r5], #1
 8006d62:	f10b 0b01 	add.w	fp, fp, #1
 8006d66:	e241      	b.n	80071ec <_dtoa_r+0x95c>
 8006d68:	07f2      	lsls	r2, r6, #31
 8006d6a:	d505      	bpl.n	8006d78 <_dtoa_r+0x4e8>
 8006d6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d70:	f7f9 fc4a 	bl	8000608 <__aeabi_dmul>
 8006d74:	3501      	adds	r5, #1
 8006d76:	2301      	movs	r3, #1
 8006d78:	1076      	asrs	r6, r6, #1
 8006d7a:	3708      	adds	r7, #8
 8006d7c:	e773      	b.n	8006c66 <_dtoa_r+0x3d6>
 8006d7e:	2502      	movs	r5, #2
 8006d80:	e775      	b.n	8006c6e <_dtoa_r+0x3de>
 8006d82:	9e04      	ldr	r6, [sp, #16]
 8006d84:	465f      	mov	r7, fp
 8006d86:	e792      	b.n	8006cae <_dtoa_r+0x41e>
 8006d88:	9900      	ldr	r1, [sp, #0]
 8006d8a:	4b50      	ldr	r3, [pc, #320]	; (8006ecc <_dtoa_r+0x63c>)
 8006d8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d90:	4431      	add	r1, r6
 8006d92:	9102      	str	r1, [sp, #8]
 8006d94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d96:	eeb0 9a47 	vmov.f32	s18, s14
 8006d9a:	eef0 9a67 	vmov.f32	s19, s15
 8006d9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006da2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006da6:	2900      	cmp	r1, #0
 8006da8:	d044      	beq.n	8006e34 <_dtoa_r+0x5a4>
 8006daa:	494e      	ldr	r1, [pc, #312]	; (8006ee4 <_dtoa_r+0x654>)
 8006dac:	2000      	movs	r0, #0
 8006dae:	f7f9 fd55 	bl	800085c <__aeabi_ddiv>
 8006db2:	ec53 2b19 	vmov	r2, r3, d9
 8006db6:	f7f9 fa6f 	bl	8000298 <__aeabi_dsub>
 8006dba:	9d00      	ldr	r5, [sp, #0]
 8006dbc:	ec41 0b19 	vmov	d9, r0, r1
 8006dc0:	4649      	mov	r1, r9
 8006dc2:	4640      	mov	r0, r8
 8006dc4:	f7f9 fed0 	bl	8000b68 <__aeabi_d2iz>
 8006dc8:	4606      	mov	r6, r0
 8006dca:	f7f9 fbb3 	bl	8000534 <__aeabi_i2d>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	460b      	mov	r3, r1
 8006dd2:	4640      	mov	r0, r8
 8006dd4:	4649      	mov	r1, r9
 8006dd6:	f7f9 fa5f 	bl	8000298 <__aeabi_dsub>
 8006dda:	3630      	adds	r6, #48	; 0x30
 8006ddc:	f805 6b01 	strb.w	r6, [r5], #1
 8006de0:	ec53 2b19 	vmov	r2, r3, d9
 8006de4:	4680      	mov	r8, r0
 8006de6:	4689      	mov	r9, r1
 8006de8:	f7f9 fe80 	bl	8000aec <__aeabi_dcmplt>
 8006dec:	2800      	cmp	r0, #0
 8006dee:	d164      	bne.n	8006eba <_dtoa_r+0x62a>
 8006df0:	4642      	mov	r2, r8
 8006df2:	464b      	mov	r3, r9
 8006df4:	4937      	ldr	r1, [pc, #220]	; (8006ed4 <_dtoa_r+0x644>)
 8006df6:	2000      	movs	r0, #0
 8006df8:	f7f9 fa4e 	bl	8000298 <__aeabi_dsub>
 8006dfc:	ec53 2b19 	vmov	r2, r3, d9
 8006e00:	f7f9 fe74 	bl	8000aec <__aeabi_dcmplt>
 8006e04:	2800      	cmp	r0, #0
 8006e06:	f040 80b6 	bne.w	8006f76 <_dtoa_r+0x6e6>
 8006e0a:	9b02      	ldr	r3, [sp, #8]
 8006e0c:	429d      	cmp	r5, r3
 8006e0e:	f43f af7c 	beq.w	8006d0a <_dtoa_r+0x47a>
 8006e12:	4b31      	ldr	r3, [pc, #196]	; (8006ed8 <_dtoa_r+0x648>)
 8006e14:	ec51 0b19 	vmov	r0, r1, d9
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f7f9 fbf5 	bl	8000608 <__aeabi_dmul>
 8006e1e:	4b2e      	ldr	r3, [pc, #184]	; (8006ed8 <_dtoa_r+0x648>)
 8006e20:	ec41 0b19 	vmov	d9, r0, r1
 8006e24:	2200      	movs	r2, #0
 8006e26:	4640      	mov	r0, r8
 8006e28:	4649      	mov	r1, r9
 8006e2a:	f7f9 fbed 	bl	8000608 <__aeabi_dmul>
 8006e2e:	4680      	mov	r8, r0
 8006e30:	4689      	mov	r9, r1
 8006e32:	e7c5      	b.n	8006dc0 <_dtoa_r+0x530>
 8006e34:	ec51 0b17 	vmov	r0, r1, d7
 8006e38:	f7f9 fbe6 	bl	8000608 <__aeabi_dmul>
 8006e3c:	9b02      	ldr	r3, [sp, #8]
 8006e3e:	9d00      	ldr	r5, [sp, #0]
 8006e40:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e42:	ec41 0b19 	vmov	d9, r0, r1
 8006e46:	4649      	mov	r1, r9
 8006e48:	4640      	mov	r0, r8
 8006e4a:	f7f9 fe8d 	bl	8000b68 <__aeabi_d2iz>
 8006e4e:	4606      	mov	r6, r0
 8006e50:	f7f9 fb70 	bl	8000534 <__aeabi_i2d>
 8006e54:	3630      	adds	r6, #48	; 0x30
 8006e56:	4602      	mov	r2, r0
 8006e58:	460b      	mov	r3, r1
 8006e5a:	4640      	mov	r0, r8
 8006e5c:	4649      	mov	r1, r9
 8006e5e:	f7f9 fa1b 	bl	8000298 <__aeabi_dsub>
 8006e62:	f805 6b01 	strb.w	r6, [r5], #1
 8006e66:	9b02      	ldr	r3, [sp, #8]
 8006e68:	429d      	cmp	r5, r3
 8006e6a:	4680      	mov	r8, r0
 8006e6c:	4689      	mov	r9, r1
 8006e6e:	f04f 0200 	mov.w	r2, #0
 8006e72:	d124      	bne.n	8006ebe <_dtoa_r+0x62e>
 8006e74:	4b1b      	ldr	r3, [pc, #108]	; (8006ee4 <_dtoa_r+0x654>)
 8006e76:	ec51 0b19 	vmov	r0, r1, d9
 8006e7a:	f7f9 fa0f 	bl	800029c <__adddf3>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	460b      	mov	r3, r1
 8006e82:	4640      	mov	r0, r8
 8006e84:	4649      	mov	r1, r9
 8006e86:	f7f9 fe4f 	bl	8000b28 <__aeabi_dcmpgt>
 8006e8a:	2800      	cmp	r0, #0
 8006e8c:	d173      	bne.n	8006f76 <_dtoa_r+0x6e6>
 8006e8e:	ec53 2b19 	vmov	r2, r3, d9
 8006e92:	4914      	ldr	r1, [pc, #80]	; (8006ee4 <_dtoa_r+0x654>)
 8006e94:	2000      	movs	r0, #0
 8006e96:	f7f9 f9ff 	bl	8000298 <__aeabi_dsub>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	4640      	mov	r0, r8
 8006ea0:	4649      	mov	r1, r9
 8006ea2:	f7f9 fe23 	bl	8000aec <__aeabi_dcmplt>
 8006ea6:	2800      	cmp	r0, #0
 8006ea8:	f43f af2f 	beq.w	8006d0a <_dtoa_r+0x47a>
 8006eac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006eae:	1e6b      	subs	r3, r5, #1
 8006eb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8006eb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006eb6:	2b30      	cmp	r3, #48	; 0x30
 8006eb8:	d0f8      	beq.n	8006eac <_dtoa_r+0x61c>
 8006eba:	46bb      	mov	fp, r7
 8006ebc:	e04a      	b.n	8006f54 <_dtoa_r+0x6c4>
 8006ebe:	4b06      	ldr	r3, [pc, #24]	; (8006ed8 <_dtoa_r+0x648>)
 8006ec0:	f7f9 fba2 	bl	8000608 <__aeabi_dmul>
 8006ec4:	4680      	mov	r8, r0
 8006ec6:	4689      	mov	r9, r1
 8006ec8:	e7bd      	b.n	8006e46 <_dtoa_r+0x5b6>
 8006eca:	bf00      	nop
 8006ecc:	08009918 	.word	0x08009918
 8006ed0:	080098f0 	.word	0x080098f0
 8006ed4:	3ff00000 	.word	0x3ff00000
 8006ed8:	40240000 	.word	0x40240000
 8006edc:	401c0000 	.word	0x401c0000
 8006ee0:	40140000 	.word	0x40140000
 8006ee4:	3fe00000 	.word	0x3fe00000
 8006ee8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006eec:	9d00      	ldr	r5, [sp, #0]
 8006eee:	4642      	mov	r2, r8
 8006ef0:	464b      	mov	r3, r9
 8006ef2:	4630      	mov	r0, r6
 8006ef4:	4639      	mov	r1, r7
 8006ef6:	f7f9 fcb1 	bl	800085c <__aeabi_ddiv>
 8006efa:	f7f9 fe35 	bl	8000b68 <__aeabi_d2iz>
 8006efe:	9001      	str	r0, [sp, #4]
 8006f00:	f7f9 fb18 	bl	8000534 <__aeabi_i2d>
 8006f04:	4642      	mov	r2, r8
 8006f06:	464b      	mov	r3, r9
 8006f08:	f7f9 fb7e 	bl	8000608 <__aeabi_dmul>
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	460b      	mov	r3, r1
 8006f10:	4630      	mov	r0, r6
 8006f12:	4639      	mov	r1, r7
 8006f14:	f7f9 f9c0 	bl	8000298 <__aeabi_dsub>
 8006f18:	9e01      	ldr	r6, [sp, #4]
 8006f1a:	9f04      	ldr	r7, [sp, #16]
 8006f1c:	3630      	adds	r6, #48	; 0x30
 8006f1e:	f805 6b01 	strb.w	r6, [r5], #1
 8006f22:	9e00      	ldr	r6, [sp, #0]
 8006f24:	1bae      	subs	r6, r5, r6
 8006f26:	42b7      	cmp	r7, r6
 8006f28:	4602      	mov	r2, r0
 8006f2a:	460b      	mov	r3, r1
 8006f2c:	d134      	bne.n	8006f98 <_dtoa_r+0x708>
 8006f2e:	f7f9 f9b5 	bl	800029c <__adddf3>
 8006f32:	4642      	mov	r2, r8
 8006f34:	464b      	mov	r3, r9
 8006f36:	4606      	mov	r6, r0
 8006f38:	460f      	mov	r7, r1
 8006f3a:	f7f9 fdf5 	bl	8000b28 <__aeabi_dcmpgt>
 8006f3e:	b9c8      	cbnz	r0, 8006f74 <_dtoa_r+0x6e4>
 8006f40:	4642      	mov	r2, r8
 8006f42:	464b      	mov	r3, r9
 8006f44:	4630      	mov	r0, r6
 8006f46:	4639      	mov	r1, r7
 8006f48:	f7f9 fdc6 	bl	8000ad8 <__aeabi_dcmpeq>
 8006f4c:	b110      	cbz	r0, 8006f54 <_dtoa_r+0x6c4>
 8006f4e:	9b01      	ldr	r3, [sp, #4]
 8006f50:	07db      	lsls	r3, r3, #31
 8006f52:	d40f      	bmi.n	8006f74 <_dtoa_r+0x6e4>
 8006f54:	4651      	mov	r1, sl
 8006f56:	4620      	mov	r0, r4
 8006f58:	f000 fbcc 	bl	80076f4 <_Bfree>
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f60:	702b      	strb	r3, [r5, #0]
 8006f62:	f10b 0301 	add.w	r3, fp, #1
 8006f66:	6013      	str	r3, [r2, #0]
 8006f68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	f43f ace2 	beq.w	8006934 <_dtoa_r+0xa4>
 8006f70:	601d      	str	r5, [r3, #0]
 8006f72:	e4df      	b.n	8006934 <_dtoa_r+0xa4>
 8006f74:	465f      	mov	r7, fp
 8006f76:	462b      	mov	r3, r5
 8006f78:	461d      	mov	r5, r3
 8006f7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f7e:	2a39      	cmp	r2, #57	; 0x39
 8006f80:	d106      	bne.n	8006f90 <_dtoa_r+0x700>
 8006f82:	9a00      	ldr	r2, [sp, #0]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d1f7      	bne.n	8006f78 <_dtoa_r+0x6e8>
 8006f88:	9900      	ldr	r1, [sp, #0]
 8006f8a:	2230      	movs	r2, #48	; 0x30
 8006f8c:	3701      	adds	r7, #1
 8006f8e:	700a      	strb	r2, [r1, #0]
 8006f90:	781a      	ldrb	r2, [r3, #0]
 8006f92:	3201      	adds	r2, #1
 8006f94:	701a      	strb	r2, [r3, #0]
 8006f96:	e790      	b.n	8006eba <_dtoa_r+0x62a>
 8006f98:	4ba3      	ldr	r3, [pc, #652]	; (8007228 <_dtoa_r+0x998>)
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f7f9 fb34 	bl	8000608 <__aeabi_dmul>
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	4606      	mov	r6, r0
 8006fa6:	460f      	mov	r7, r1
 8006fa8:	f7f9 fd96 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fac:	2800      	cmp	r0, #0
 8006fae:	d09e      	beq.n	8006eee <_dtoa_r+0x65e>
 8006fb0:	e7d0      	b.n	8006f54 <_dtoa_r+0x6c4>
 8006fb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fb4:	2a00      	cmp	r2, #0
 8006fb6:	f000 80ca 	beq.w	800714e <_dtoa_r+0x8be>
 8006fba:	9a07      	ldr	r2, [sp, #28]
 8006fbc:	2a01      	cmp	r2, #1
 8006fbe:	f300 80ad 	bgt.w	800711c <_dtoa_r+0x88c>
 8006fc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006fc4:	2a00      	cmp	r2, #0
 8006fc6:	f000 80a5 	beq.w	8007114 <_dtoa_r+0x884>
 8006fca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006fce:	9e08      	ldr	r6, [sp, #32]
 8006fd0:	9d05      	ldr	r5, [sp, #20]
 8006fd2:	9a05      	ldr	r2, [sp, #20]
 8006fd4:	441a      	add	r2, r3
 8006fd6:	9205      	str	r2, [sp, #20]
 8006fd8:	9a06      	ldr	r2, [sp, #24]
 8006fda:	2101      	movs	r1, #1
 8006fdc:	441a      	add	r2, r3
 8006fde:	4620      	mov	r0, r4
 8006fe0:	9206      	str	r2, [sp, #24]
 8006fe2:	f000 fc3d 	bl	8007860 <__i2b>
 8006fe6:	4607      	mov	r7, r0
 8006fe8:	b165      	cbz	r5, 8007004 <_dtoa_r+0x774>
 8006fea:	9b06      	ldr	r3, [sp, #24]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	dd09      	ble.n	8007004 <_dtoa_r+0x774>
 8006ff0:	42ab      	cmp	r3, r5
 8006ff2:	9a05      	ldr	r2, [sp, #20]
 8006ff4:	bfa8      	it	ge
 8006ff6:	462b      	movge	r3, r5
 8006ff8:	1ad2      	subs	r2, r2, r3
 8006ffa:	9205      	str	r2, [sp, #20]
 8006ffc:	9a06      	ldr	r2, [sp, #24]
 8006ffe:	1aed      	subs	r5, r5, r3
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	9306      	str	r3, [sp, #24]
 8007004:	9b08      	ldr	r3, [sp, #32]
 8007006:	b1f3      	cbz	r3, 8007046 <_dtoa_r+0x7b6>
 8007008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800700a:	2b00      	cmp	r3, #0
 800700c:	f000 80a3 	beq.w	8007156 <_dtoa_r+0x8c6>
 8007010:	2e00      	cmp	r6, #0
 8007012:	dd10      	ble.n	8007036 <_dtoa_r+0x7a6>
 8007014:	4639      	mov	r1, r7
 8007016:	4632      	mov	r2, r6
 8007018:	4620      	mov	r0, r4
 800701a:	f000 fce1 	bl	80079e0 <__pow5mult>
 800701e:	4652      	mov	r2, sl
 8007020:	4601      	mov	r1, r0
 8007022:	4607      	mov	r7, r0
 8007024:	4620      	mov	r0, r4
 8007026:	f000 fc31 	bl	800788c <__multiply>
 800702a:	4651      	mov	r1, sl
 800702c:	4680      	mov	r8, r0
 800702e:	4620      	mov	r0, r4
 8007030:	f000 fb60 	bl	80076f4 <_Bfree>
 8007034:	46c2      	mov	sl, r8
 8007036:	9b08      	ldr	r3, [sp, #32]
 8007038:	1b9a      	subs	r2, r3, r6
 800703a:	d004      	beq.n	8007046 <_dtoa_r+0x7b6>
 800703c:	4651      	mov	r1, sl
 800703e:	4620      	mov	r0, r4
 8007040:	f000 fcce 	bl	80079e0 <__pow5mult>
 8007044:	4682      	mov	sl, r0
 8007046:	2101      	movs	r1, #1
 8007048:	4620      	mov	r0, r4
 800704a:	f000 fc09 	bl	8007860 <__i2b>
 800704e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007050:	2b00      	cmp	r3, #0
 8007052:	4606      	mov	r6, r0
 8007054:	f340 8081 	ble.w	800715a <_dtoa_r+0x8ca>
 8007058:	461a      	mov	r2, r3
 800705a:	4601      	mov	r1, r0
 800705c:	4620      	mov	r0, r4
 800705e:	f000 fcbf 	bl	80079e0 <__pow5mult>
 8007062:	9b07      	ldr	r3, [sp, #28]
 8007064:	2b01      	cmp	r3, #1
 8007066:	4606      	mov	r6, r0
 8007068:	dd7a      	ble.n	8007160 <_dtoa_r+0x8d0>
 800706a:	f04f 0800 	mov.w	r8, #0
 800706e:	6933      	ldr	r3, [r6, #16]
 8007070:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007074:	6918      	ldr	r0, [r3, #16]
 8007076:	f000 fba5 	bl	80077c4 <__hi0bits>
 800707a:	f1c0 0020 	rsb	r0, r0, #32
 800707e:	9b06      	ldr	r3, [sp, #24]
 8007080:	4418      	add	r0, r3
 8007082:	f010 001f 	ands.w	r0, r0, #31
 8007086:	f000 8094 	beq.w	80071b2 <_dtoa_r+0x922>
 800708a:	f1c0 0320 	rsb	r3, r0, #32
 800708e:	2b04      	cmp	r3, #4
 8007090:	f340 8085 	ble.w	800719e <_dtoa_r+0x90e>
 8007094:	9b05      	ldr	r3, [sp, #20]
 8007096:	f1c0 001c 	rsb	r0, r0, #28
 800709a:	4403      	add	r3, r0
 800709c:	9305      	str	r3, [sp, #20]
 800709e:	9b06      	ldr	r3, [sp, #24]
 80070a0:	4403      	add	r3, r0
 80070a2:	4405      	add	r5, r0
 80070a4:	9306      	str	r3, [sp, #24]
 80070a6:	9b05      	ldr	r3, [sp, #20]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	dd05      	ble.n	80070b8 <_dtoa_r+0x828>
 80070ac:	4651      	mov	r1, sl
 80070ae:	461a      	mov	r2, r3
 80070b0:	4620      	mov	r0, r4
 80070b2:	f000 fcef 	bl	8007a94 <__lshift>
 80070b6:	4682      	mov	sl, r0
 80070b8:	9b06      	ldr	r3, [sp, #24]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	dd05      	ble.n	80070ca <_dtoa_r+0x83a>
 80070be:	4631      	mov	r1, r6
 80070c0:	461a      	mov	r2, r3
 80070c2:	4620      	mov	r0, r4
 80070c4:	f000 fce6 	bl	8007a94 <__lshift>
 80070c8:	4606      	mov	r6, r0
 80070ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d072      	beq.n	80071b6 <_dtoa_r+0x926>
 80070d0:	4631      	mov	r1, r6
 80070d2:	4650      	mov	r0, sl
 80070d4:	f000 fd4a 	bl	8007b6c <__mcmp>
 80070d8:	2800      	cmp	r0, #0
 80070da:	da6c      	bge.n	80071b6 <_dtoa_r+0x926>
 80070dc:	2300      	movs	r3, #0
 80070de:	4651      	mov	r1, sl
 80070e0:	220a      	movs	r2, #10
 80070e2:	4620      	mov	r0, r4
 80070e4:	f000 fb28 	bl	8007738 <__multadd>
 80070e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 80070ee:	4682      	mov	sl, r0
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 81b0 	beq.w	8007456 <_dtoa_r+0xbc6>
 80070f6:	2300      	movs	r3, #0
 80070f8:	4639      	mov	r1, r7
 80070fa:	220a      	movs	r2, #10
 80070fc:	4620      	mov	r0, r4
 80070fe:	f000 fb1b 	bl	8007738 <__multadd>
 8007102:	9b01      	ldr	r3, [sp, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	4607      	mov	r7, r0
 8007108:	f300 8096 	bgt.w	8007238 <_dtoa_r+0x9a8>
 800710c:	9b07      	ldr	r3, [sp, #28]
 800710e:	2b02      	cmp	r3, #2
 8007110:	dc59      	bgt.n	80071c6 <_dtoa_r+0x936>
 8007112:	e091      	b.n	8007238 <_dtoa_r+0x9a8>
 8007114:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007116:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800711a:	e758      	b.n	8006fce <_dtoa_r+0x73e>
 800711c:	9b04      	ldr	r3, [sp, #16]
 800711e:	1e5e      	subs	r6, r3, #1
 8007120:	9b08      	ldr	r3, [sp, #32]
 8007122:	42b3      	cmp	r3, r6
 8007124:	bfbf      	itttt	lt
 8007126:	9b08      	ldrlt	r3, [sp, #32]
 8007128:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800712a:	9608      	strlt	r6, [sp, #32]
 800712c:	1af3      	sublt	r3, r6, r3
 800712e:	bfb4      	ite	lt
 8007130:	18d2      	addlt	r2, r2, r3
 8007132:	1b9e      	subge	r6, r3, r6
 8007134:	9b04      	ldr	r3, [sp, #16]
 8007136:	bfbc      	itt	lt
 8007138:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800713a:	2600      	movlt	r6, #0
 800713c:	2b00      	cmp	r3, #0
 800713e:	bfb7      	itett	lt
 8007140:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007144:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007148:	1a9d      	sublt	r5, r3, r2
 800714a:	2300      	movlt	r3, #0
 800714c:	e741      	b.n	8006fd2 <_dtoa_r+0x742>
 800714e:	9e08      	ldr	r6, [sp, #32]
 8007150:	9d05      	ldr	r5, [sp, #20]
 8007152:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007154:	e748      	b.n	8006fe8 <_dtoa_r+0x758>
 8007156:	9a08      	ldr	r2, [sp, #32]
 8007158:	e770      	b.n	800703c <_dtoa_r+0x7ac>
 800715a:	9b07      	ldr	r3, [sp, #28]
 800715c:	2b01      	cmp	r3, #1
 800715e:	dc19      	bgt.n	8007194 <_dtoa_r+0x904>
 8007160:	9b02      	ldr	r3, [sp, #8]
 8007162:	b9bb      	cbnz	r3, 8007194 <_dtoa_r+0x904>
 8007164:	9b03      	ldr	r3, [sp, #12]
 8007166:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800716a:	b99b      	cbnz	r3, 8007194 <_dtoa_r+0x904>
 800716c:	9b03      	ldr	r3, [sp, #12]
 800716e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007172:	0d1b      	lsrs	r3, r3, #20
 8007174:	051b      	lsls	r3, r3, #20
 8007176:	b183      	cbz	r3, 800719a <_dtoa_r+0x90a>
 8007178:	9b05      	ldr	r3, [sp, #20]
 800717a:	3301      	adds	r3, #1
 800717c:	9305      	str	r3, [sp, #20]
 800717e:	9b06      	ldr	r3, [sp, #24]
 8007180:	3301      	adds	r3, #1
 8007182:	9306      	str	r3, [sp, #24]
 8007184:	f04f 0801 	mov.w	r8, #1
 8007188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800718a:	2b00      	cmp	r3, #0
 800718c:	f47f af6f 	bne.w	800706e <_dtoa_r+0x7de>
 8007190:	2001      	movs	r0, #1
 8007192:	e774      	b.n	800707e <_dtoa_r+0x7ee>
 8007194:	f04f 0800 	mov.w	r8, #0
 8007198:	e7f6      	b.n	8007188 <_dtoa_r+0x8f8>
 800719a:	4698      	mov	r8, r3
 800719c:	e7f4      	b.n	8007188 <_dtoa_r+0x8f8>
 800719e:	d082      	beq.n	80070a6 <_dtoa_r+0x816>
 80071a0:	9a05      	ldr	r2, [sp, #20]
 80071a2:	331c      	adds	r3, #28
 80071a4:	441a      	add	r2, r3
 80071a6:	9205      	str	r2, [sp, #20]
 80071a8:	9a06      	ldr	r2, [sp, #24]
 80071aa:	441a      	add	r2, r3
 80071ac:	441d      	add	r5, r3
 80071ae:	9206      	str	r2, [sp, #24]
 80071b0:	e779      	b.n	80070a6 <_dtoa_r+0x816>
 80071b2:	4603      	mov	r3, r0
 80071b4:	e7f4      	b.n	80071a0 <_dtoa_r+0x910>
 80071b6:	9b04      	ldr	r3, [sp, #16]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	dc37      	bgt.n	800722c <_dtoa_r+0x99c>
 80071bc:	9b07      	ldr	r3, [sp, #28]
 80071be:	2b02      	cmp	r3, #2
 80071c0:	dd34      	ble.n	800722c <_dtoa_r+0x99c>
 80071c2:	9b04      	ldr	r3, [sp, #16]
 80071c4:	9301      	str	r3, [sp, #4]
 80071c6:	9b01      	ldr	r3, [sp, #4]
 80071c8:	b963      	cbnz	r3, 80071e4 <_dtoa_r+0x954>
 80071ca:	4631      	mov	r1, r6
 80071cc:	2205      	movs	r2, #5
 80071ce:	4620      	mov	r0, r4
 80071d0:	f000 fab2 	bl	8007738 <__multadd>
 80071d4:	4601      	mov	r1, r0
 80071d6:	4606      	mov	r6, r0
 80071d8:	4650      	mov	r0, sl
 80071da:	f000 fcc7 	bl	8007b6c <__mcmp>
 80071de:	2800      	cmp	r0, #0
 80071e0:	f73f adbb 	bgt.w	8006d5a <_dtoa_r+0x4ca>
 80071e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071e6:	9d00      	ldr	r5, [sp, #0]
 80071e8:	ea6f 0b03 	mvn.w	fp, r3
 80071ec:	f04f 0800 	mov.w	r8, #0
 80071f0:	4631      	mov	r1, r6
 80071f2:	4620      	mov	r0, r4
 80071f4:	f000 fa7e 	bl	80076f4 <_Bfree>
 80071f8:	2f00      	cmp	r7, #0
 80071fa:	f43f aeab 	beq.w	8006f54 <_dtoa_r+0x6c4>
 80071fe:	f1b8 0f00 	cmp.w	r8, #0
 8007202:	d005      	beq.n	8007210 <_dtoa_r+0x980>
 8007204:	45b8      	cmp	r8, r7
 8007206:	d003      	beq.n	8007210 <_dtoa_r+0x980>
 8007208:	4641      	mov	r1, r8
 800720a:	4620      	mov	r0, r4
 800720c:	f000 fa72 	bl	80076f4 <_Bfree>
 8007210:	4639      	mov	r1, r7
 8007212:	4620      	mov	r0, r4
 8007214:	f000 fa6e 	bl	80076f4 <_Bfree>
 8007218:	e69c      	b.n	8006f54 <_dtoa_r+0x6c4>
 800721a:	2600      	movs	r6, #0
 800721c:	4637      	mov	r7, r6
 800721e:	e7e1      	b.n	80071e4 <_dtoa_r+0x954>
 8007220:	46bb      	mov	fp, r7
 8007222:	4637      	mov	r7, r6
 8007224:	e599      	b.n	8006d5a <_dtoa_r+0x4ca>
 8007226:	bf00      	nop
 8007228:	40240000 	.word	0x40240000
 800722c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800722e:	2b00      	cmp	r3, #0
 8007230:	f000 80c8 	beq.w	80073c4 <_dtoa_r+0xb34>
 8007234:	9b04      	ldr	r3, [sp, #16]
 8007236:	9301      	str	r3, [sp, #4]
 8007238:	2d00      	cmp	r5, #0
 800723a:	dd05      	ble.n	8007248 <_dtoa_r+0x9b8>
 800723c:	4639      	mov	r1, r7
 800723e:	462a      	mov	r2, r5
 8007240:	4620      	mov	r0, r4
 8007242:	f000 fc27 	bl	8007a94 <__lshift>
 8007246:	4607      	mov	r7, r0
 8007248:	f1b8 0f00 	cmp.w	r8, #0
 800724c:	d05b      	beq.n	8007306 <_dtoa_r+0xa76>
 800724e:	6879      	ldr	r1, [r7, #4]
 8007250:	4620      	mov	r0, r4
 8007252:	f000 fa0f 	bl	8007674 <_Balloc>
 8007256:	4605      	mov	r5, r0
 8007258:	b928      	cbnz	r0, 8007266 <_dtoa_r+0x9d6>
 800725a:	4b83      	ldr	r3, [pc, #524]	; (8007468 <_dtoa_r+0xbd8>)
 800725c:	4602      	mov	r2, r0
 800725e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007262:	f7ff bb2e 	b.w	80068c2 <_dtoa_r+0x32>
 8007266:	693a      	ldr	r2, [r7, #16]
 8007268:	3202      	adds	r2, #2
 800726a:	0092      	lsls	r2, r2, #2
 800726c:	f107 010c 	add.w	r1, r7, #12
 8007270:	300c      	adds	r0, #12
 8007272:	f000 ffab 	bl	80081cc <memcpy>
 8007276:	2201      	movs	r2, #1
 8007278:	4629      	mov	r1, r5
 800727a:	4620      	mov	r0, r4
 800727c:	f000 fc0a 	bl	8007a94 <__lshift>
 8007280:	9b00      	ldr	r3, [sp, #0]
 8007282:	3301      	adds	r3, #1
 8007284:	9304      	str	r3, [sp, #16]
 8007286:	e9dd 2300 	ldrd	r2, r3, [sp]
 800728a:	4413      	add	r3, r2
 800728c:	9308      	str	r3, [sp, #32]
 800728e:	9b02      	ldr	r3, [sp, #8]
 8007290:	f003 0301 	and.w	r3, r3, #1
 8007294:	46b8      	mov	r8, r7
 8007296:	9306      	str	r3, [sp, #24]
 8007298:	4607      	mov	r7, r0
 800729a:	9b04      	ldr	r3, [sp, #16]
 800729c:	4631      	mov	r1, r6
 800729e:	3b01      	subs	r3, #1
 80072a0:	4650      	mov	r0, sl
 80072a2:	9301      	str	r3, [sp, #4]
 80072a4:	f7ff fa69 	bl	800677a <quorem>
 80072a8:	4641      	mov	r1, r8
 80072aa:	9002      	str	r0, [sp, #8]
 80072ac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80072b0:	4650      	mov	r0, sl
 80072b2:	f000 fc5b 	bl	8007b6c <__mcmp>
 80072b6:	463a      	mov	r2, r7
 80072b8:	9005      	str	r0, [sp, #20]
 80072ba:	4631      	mov	r1, r6
 80072bc:	4620      	mov	r0, r4
 80072be:	f000 fc71 	bl	8007ba4 <__mdiff>
 80072c2:	68c2      	ldr	r2, [r0, #12]
 80072c4:	4605      	mov	r5, r0
 80072c6:	bb02      	cbnz	r2, 800730a <_dtoa_r+0xa7a>
 80072c8:	4601      	mov	r1, r0
 80072ca:	4650      	mov	r0, sl
 80072cc:	f000 fc4e 	bl	8007b6c <__mcmp>
 80072d0:	4602      	mov	r2, r0
 80072d2:	4629      	mov	r1, r5
 80072d4:	4620      	mov	r0, r4
 80072d6:	9209      	str	r2, [sp, #36]	; 0x24
 80072d8:	f000 fa0c 	bl	80076f4 <_Bfree>
 80072dc:	9b07      	ldr	r3, [sp, #28]
 80072de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072e0:	9d04      	ldr	r5, [sp, #16]
 80072e2:	ea43 0102 	orr.w	r1, r3, r2
 80072e6:	9b06      	ldr	r3, [sp, #24]
 80072e8:	4319      	orrs	r1, r3
 80072ea:	d110      	bne.n	800730e <_dtoa_r+0xa7e>
 80072ec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80072f0:	d029      	beq.n	8007346 <_dtoa_r+0xab6>
 80072f2:	9b05      	ldr	r3, [sp, #20]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	dd02      	ble.n	80072fe <_dtoa_r+0xa6e>
 80072f8:	9b02      	ldr	r3, [sp, #8]
 80072fa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80072fe:	9b01      	ldr	r3, [sp, #4]
 8007300:	f883 9000 	strb.w	r9, [r3]
 8007304:	e774      	b.n	80071f0 <_dtoa_r+0x960>
 8007306:	4638      	mov	r0, r7
 8007308:	e7ba      	b.n	8007280 <_dtoa_r+0x9f0>
 800730a:	2201      	movs	r2, #1
 800730c:	e7e1      	b.n	80072d2 <_dtoa_r+0xa42>
 800730e:	9b05      	ldr	r3, [sp, #20]
 8007310:	2b00      	cmp	r3, #0
 8007312:	db04      	blt.n	800731e <_dtoa_r+0xa8e>
 8007314:	9907      	ldr	r1, [sp, #28]
 8007316:	430b      	orrs	r3, r1
 8007318:	9906      	ldr	r1, [sp, #24]
 800731a:	430b      	orrs	r3, r1
 800731c:	d120      	bne.n	8007360 <_dtoa_r+0xad0>
 800731e:	2a00      	cmp	r2, #0
 8007320:	dded      	ble.n	80072fe <_dtoa_r+0xa6e>
 8007322:	4651      	mov	r1, sl
 8007324:	2201      	movs	r2, #1
 8007326:	4620      	mov	r0, r4
 8007328:	f000 fbb4 	bl	8007a94 <__lshift>
 800732c:	4631      	mov	r1, r6
 800732e:	4682      	mov	sl, r0
 8007330:	f000 fc1c 	bl	8007b6c <__mcmp>
 8007334:	2800      	cmp	r0, #0
 8007336:	dc03      	bgt.n	8007340 <_dtoa_r+0xab0>
 8007338:	d1e1      	bne.n	80072fe <_dtoa_r+0xa6e>
 800733a:	f019 0f01 	tst.w	r9, #1
 800733e:	d0de      	beq.n	80072fe <_dtoa_r+0xa6e>
 8007340:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007344:	d1d8      	bne.n	80072f8 <_dtoa_r+0xa68>
 8007346:	9a01      	ldr	r2, [sp, #4]
 8007348:	2339      	movs	r3, #57	; 0x39
 800734a:	7013      	strb	r3, [r2, #0]
 800734c:	462b      	mov	r3, r5
 800734e:	461d      	mov	r5, r3
 8007350:	3b01      	subs	r3, #1
 8007352:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007356:	2a39      	cmp	r2, #57	; 0x39
 8007358:	d06c      	beq.n	8007434 <_dtoa_r+0xba4>
 800735a:	3201      	adds	r2, #1
 800735c:	701a      	strb	r2, [r3, #0]
 800735e:	e747      	b.n	80071f0 <_dtoa_r+0x960>
 8007360:	2a00      	cmp	r2, #0
 8007362:	dd07      	ble.n	8007374 <_dtoa_r+0xae4>
 8007364:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007368:	d0ed      	beq.n	8007346 <_dtoa_r+0xab6>
 800736a:	9a01      	ldr	r2, [sp, #4]
 800736c:	f109 0301 	add.w	r3, r9, #1
 8007370:	7013      	strb	r3, [r2, #0]
 8007372:	e73d      	b.n	80071f0 <_dtoa_r+0x960>
 8007374:	9b04      	ldr	r3, [sp, #16]
 8007376:	9a08      	ldr	r2, [sp, #32]
 8007378:	f803 9c01 	strb.w	r9, [r3, #-1]
 800737c:	4293      	cmp	r3, r2
 800737e:	d043      	beq.n	8007408 <_dtoa_r+0xb78>
 8007380:	4651      	mov	r1, sl
 8007382:	2300      	movs	r3, #0
 8007384:	220a      	movs	r2, #10
 8007386:	4620      	mov	r0, r4
 8007388:	f000 f9d6 	bl	8007738 <__multadd>
 800738c:	45b8      	cmp	r8, r7
 800738e:	4682      	mov	sl, r0
 8007390:	f04f 0300 	mov.w	r3, #0
 8007394:	f04f 020a 	mov.w	r2, #10
 8007398:	4641      	mov	r1, r8
 800739a:	4620      	mov	r0, r4
 800739c:	d107      	bne.n	80073ae <_dtoa_r+0xb1e>
 800739e:	f000 f9cb 	bl	8007738 <__multadd>
 80073a2:	4680      	mov	r8, r0
 80073a4:	4607      	mov	r7, r0
 80073a6:	9b04      	ldr	r3, [sp, #16]
 80073a8:	3301      	adds	r3, #1
 80073aa:	9304      	str	r3, [sp, #16]
 80073ac:	e775      	b.n	800729a <_dtoa_r+0xa0a>
 80073ae:	f000 f9c3 	bl	8007738 <__multadd>
 80073b2:	4639      	mov	r1, r7
 80073b4:	4680      	mov	r8, r0
 80073b6:	2300      	movs	r3, #0
 80073b8:	220a      	movs	r2, #10
 80073ba:	4620      	mov	r0, r4
 80073bc:	f000 f9bc 	bl	8007738 <__multadd>
 80073c0:	4607      	mov	r7, r0
 80073c2:	e7f0      	b.n	80073a6 <_dtoa_r+0xb16>
 80073c4:	9b04      	ldr	r3, [sp, #16]
 80073c6:	9301      	str	r3, [sp, #4]
 80073c8:	9d00      	ldr	r5, [sp, #0]
 80073ca:	4631      	mov	r1, r6
 80073cc:	4650      	mov	r0, sl
 80073ce:	f7ff f9d4 	bl	800677a <quorem>
 80073d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80073d6:	9b00      	ldr	r3, [sp, #0]
 80073d8:	f805 9b01 	strb.w	r9, [r5], #1
 80073dc:	1aea      	subs	r2, r5, r3
 80073de:	9b01      	ldr	r3, [sp, #4]
 80073e0:	4293      	cmp	r3, r2
 80073e2:	dd07      	ble.n	80073f4 <_dtoa_r+0xb64>
 80073e4:	4651      	mov	r1, sl
 80073e6:	2300      	movs	r3, #0
 80073e8:	220a      	movs	r2, #10
 80073ea:	4620      	mov	r0, r4
 80073ec:	f000 f9a4 	bl	8007738 <__multadd>
 80073f0:	4682      	mov	sl, r0
 80073f2:	e7ea      	b.n	80073ca <_dtoa_r+0xb3a>
 80073f4:	9b01      	ldr	r3, [sp, #4]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	bfc8      	it	gt
 80073fa:	461d      	movgt	r5, r3
 80073fc:	9b00      	ldr	r3, [sp, #0]
 80073fe:	bfd8      	it	le
 8007400:	2501      	movle	r5, #1
 8007402:	441d      	add	r5, r3
 8007404:	f04f 0800 	mov.w	r8, #0
 8007408:	4651      	mov	r1, sl
 800740a:	2201      	movs	r2, #1
 800740c:	4620      	mov	r0, r4
 800740e:	f000 fb41 	bl	8007a94 <__lshift>
 8007412:	4631      	mov	r1, r6
 8007414:	4682      	mov	sl, r0
 8007416:	f000 fba9 	bl	8007b6c <__mcmp>
 800741a:	2800      	cmp	r0, #0
 800741c:	dc96      	bgt.n	800734c <_dtoa_r+0xabc>
 800741e:	d102      	bne.n	8007426 <_dtoa_r+0xb96>
 8007420:	f019 0f01 	tst.w	r9, #1
 8007424:	d192      	bne.n	800734c <_dtoa_r+0xabc>
 8007426:	462b      	mov	r3, r5
 8007428:	461d      	mov	r5, r3
 800742a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800742e:	2a30      	cmp	r2, #48	; 0x30
 8007430:	d0fa      	beq.n	8007428 <_dtoa_r+0xb98>
 8007432:	e6dd      	b.n	80071f0 <_dtoa_r+0x960>
 8007434:	9a00      	ldr	r2, [sp, #0]
 8007436:	429a      	cmp	r2, r3
 8007438:	d189      	bne.n	800734e <_dtoa_r+0xabe>
 800743a:	f10b 0b01 	add.w	fp, fp, #1
 800743e:	2331      	movs	r3, #49	; 0x31
 8007440:	e796      	b.n	8007370 <_dtoa_r+0xae0>
 8007442:	4b0a      	ldr	r3, [pc, #40]	; (800746c <_dtoa_r+0xbdc>)
 8007444:	f7ff ba99 	b.w	800697a <_dtoa_r+0xea>
 8007448:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800744a:	2b00      	cmp	r3, #0
 800744c:	f47f aa6d 	bne.w	800692a <_dtoa_r+0x9a>
 8007450:	4b07      	ldr	r3, [pc, #28]	; (8007470 <_dtoa_r+0xbe0>)
 8007452:	f7ff ba92 	b.w	800697a <_dtoa_r+0xea>
 8007456:	9b01      	ldr	r3, [sp, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	dcb5      	bgt.n	80073c8 <_dtoa_r+0xb38>
 800745c:	9b07      	ldr	r3, [sp, #28]
 800745e:	2b02      	cmp	r3, #2
 8007460:	f73f aeb1 	bgt.w	80071c6 <_dtoa_r+0x936>
 8007464:	e7b0      	b.n	80073c8 <_dtoa_r+0xb38>
 8007466:	bf00      	nop
 8007468:	08009884 	.word	0x08009884
 800746c:	080097e4 	.word	0x080097e4
 8007470:	08009808 	.word	0x08009808

08007474 <_free_r>:
 8007474:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007476:	2900      	cmp	r1, #0
 8007478:	d044      	beq.n	8007504 <_free_r+0x90>
 800747a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800747e:	9001      	str	r0, [sp, #4]
 8007480:	2b00      	cmp	r3, #0
 8007482:	f1a1 0404 	sub.w	r4, r1, #4
 8007486:	bfb8      	it	lt
 8007488:	18e4      	addlt	r4, r4, r3
 800748a:	f000 f8e7 	bl	800765c <__malloc_lock>
 800748e:	4a1e      	ldr	r2, [pc, #120]	; (8007508 <_free_r+0x94>)
 8007490:	9801      	ldr	r0, [sp, #4]
 8007492:	6813      	ldr	r3, [r2, #0]
 8007494:	b933      	cbnz	r3, 80074a4 <_free_r+0x30>
 8007496:	6063      	str	r3, [r4, #4]
 8007498:	6014      	str	r4, [r2, #0]
 800749a:	b003      	add	sp, #12
 800749c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80074a0:	f000 b8e2 	b.w	8007668 <__malloc_unlock>
 80074a4:	42a3      	cmp	r3, r4
 80074a6:	d908      	bls.n	80074ba <_free_r+0x46>
 80074a8:	6825      	ldr	r5, [r4, #0]
 80074aa:	1961      	adds	r1, r4, r5
 80074ac:	428b      	cmp	r3, r1
 80074ae:	bf01      	itttt	eq
 80074b0:	6819      	ldreq	r1, [r3, #0]
 80074b2:	685b      	ldreq	r3, [r3, #4]
 80074b4:	1949      	addeq	r1, r1, r5
 80074b6:	6021      	streq	r1, [r4, #0]
 80074b8:	e7ed      	b.n	8007496 <_free_r+0x22>
 80074ba:	461a      	mov	r2, r3
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	b10b      	cbz	r3, 80074c4 <_free_r+0x50>
 80074c0:	42a3      	cmp	r3, r4
 80074c2:	d9fa      	bls.n	80074ba <_free_r+0x46>
 80074c4:	6811      	ldr	r1, [r2, #0]
 80074c6:	1855      	adds	r5, r2, r1
 80074c8:	42a5      	cmp	r5, r4
 80074ca:	d10b      	bne.n	80074e4 <_free_r+0x70>
 80074cc:	6824      	ldr	r4, [r4, #0]
 80074ce:	4421      	add	r1, r4
 80074d0:	1854      	adds	r4, r2, r1
 80074d2:	42a3      	cmp	r3, r4
 80074d4:	6011      	str	r1, [r2, #0]
 80074d6:	d1e0      	bne.n	800749a <_free_r+0x26>
 80074d8:	681c      	ldr	r4, [r3, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	6053      	str	r3, [r2, #4]
 80074de:	440c      	add	r4, r1
 80074e0:	6014      	str	r4, [r2, #0]
 80074e2:	e7da      	b.n	800749a <_free_r+0x26>
 80074e4:	d902      	bls.n	80074ec <_free_r+0x78>
 80074e6:	230c      	movs	r3, #12
 80074e8:	6003      	str	r3, [r0, #0]
 80074ea:	e7d6      	b.n	800749a <_free_r+0x26>
 80074ec:	6825      	ldr	r5, [r4, #0]
 80074ee:	1961      	adds	r1, r4, r5
 80074f0:	428b      	cmp	r3, r1
 80074f2:	bf04      	itt	eq
 80074f4:	6819      	ldreq	r1, [r3, #0]
 80074f6:	685b      	ldreq	r3, [r3, #4]
 80074f8:	6063      	str	r3, [r4, #4]
 80074fa:	bf04      	itt	eq
 80074fc:	1949      	addeq	r1, r1, r5
 80074fe:	6021      	streq	r1, [r4, #0]
 8007500:	6054      	str	r4, [r2, #4]
 8007502:	e7ca      	b.n	800749a <_free_r+0x26>
 8007504:	b003      	add	sp, #12
 8007506:	bd30      	pop	{r4, r5, pc}
 8007508:	20000868 	.word	0x20000868

0800750c <malloc>:
 800750c:	4b02      	ldr	r3, [pc, #8]	; (8007518 <malloc+0xc>)
 800750e:	4601      	mov	r1, r0
 8007510:	6818      	ldr	r0, [r3, #0]
 8007512:	f000 b823 	b.w	800755c <_malloc_r>
 8007516:	bf00      	nop
 8007518:	20000064 	.word	0x20000064

0800751c <sbrk_aligned>:
 800751c:	b570      	push	{r4, r5, r6, lr}
 800751e:	4e0e      	ldr	r6, [pc, #56]	; (8007558 <sbrk_aligned+0x3c>)
 8007520:	460c      	mov	r4, r1
 8007522:	6831      	ldr	r1, [r6, #0]
 8007524:	4605      	mov	r5, r0
 8007526:	b911      	cbnz	r1, 800752e <sbrk_aligned+0x12>
 8007528:	f000 fe40 	bl	80081ac <_sbrk_r>
 800752c:	6030      	str	r0, [r6, #0]
 800752e:	4621      	mov	r1, r4
 8007530:	4628      	mov	r0, r5
 8007532:	f000 fe3b 	bl	80081ac <_sbrk_r>
 8007536:	1c43      	adds	r3, r0, #1
 8007538:	d00a      	beq.n	8007550 <sbrk_aligned+0x34>
 800753a:	1cc4      	adds	r4, r0, #3
 800753c:	f024 0403 	bic.w	r4, r4, #3
 8007540:	42a0      	cmp	r0, r4
 8007542:	d007      	beq.n	8007554 <sbrk_aligned+0x38>
 8007544:	1a21      	subs	r1, r4, r0
 8007546:	4628      	mov	r0, r5
 8007548:	f000 fe30 	bl	80081ac <_sbrk_r>
 800754c:	3001      	adds	r0, #1
 800754e:	d101      	bne.n	8007554 <sbrk_aligned+0x38>
 8007550:	f04f 34ff 	mov.w	r4, #4294967295
 8007554:	4620      	mov	r0, r4
 8007556:	bd70      	pop	{r4, r5, r6, pc}
 8007558:	2000086c 	.word	0x2000086c

0800755c <_malloc_r>:
 800755c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007560:	1ccd      	adds	r5, r1, #3
 8007562:	f025 0503 	bic.w	r5, r5, #3
 8007566:	3508      	adds	r5, #8
 8007568:	2d0c      	cmp	r5, #12
 800756a:	bf38      	it	cc
 800756c:	250c      	movcc	r5, #12
 800756e:	2d00      	cmp	r5, #0
 8007570:	4607      	mov	r7, r0
 8007572:	db01      	blt.n	8007578 <_malloc_r+0x1c>
 8007574:	42a9      	cmp	r1, r5
 8007576:	d905      	bls.n	8007584 <_malloc_r+0x28>
 8007578:	230c      	movs	r3, #12
 800757a:	603b      	str	r3, [r7, #0]
 800757c:	2600      	movs	r6, #0
 800757e:	4630      	mov	r0, r6
 8007580:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007584:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007658 <_malloc_r+0xfc>
 8007588:	f000 f868 	bl	800765c <__malloc_lock>
 800758c:	f8d8 3000 	ldr.w	r3, [r8]
 8007590:	461c      	mov	r4, r3
 8007592:	bb5c      	cbnz	r4, 80075ec <_malloc_r+0x90>
 8007594:	4629      	mov	r1, r5
 8007596:	4638      	mov	r0, r7
 8007598:	f7ff ffc0 	bl	800751c <sbrk_aligned>
 800759c:	1c43      	adds	r3, r0, #1
 800759e:	4604      	mov	r4, r0
 80075a0:	d155      	bne.n	800764e <_malloc_r+0xf2>
 80075a2:	f8d8 4000 	ldr.w	r4, [r8]
 80075a6:	4626      	mov	r6, r4
 80075a8:	2e00      	cmp	r6, #0
 80075aa:	d145      	bne.n	8007638 <_malloc_r+0xdc>
 80075ac:	2c00      	cmp	r4, #0
 80075ae:	d048      	beq.n	8007642 <_malloc_r+0xe6>
 80075b0:	6823      	ldr	r3, [r4, #0]
 80075b2:	4631      	mov	r1, r6
 80075b4:	4638      	mov	r0, r7
 80075b6:	eb04 0903 	add.w	r9, r4, r3
 80075ba:	f000 fdf7 	bl	80081ac <_sbrk_r>
 80075be:	4581      	cmp	r9, r0
 80075c0:	d13f      	bne.n	8007642 <_malloc_r+0xe6>
 80075c2:	6821      	ldr	r1, [r4, #0]
 80075c4:	1a6d      	subs	r5, r5, r1
 80075c6:	4629      	mov	r1, r5
 80075c8:	4638      	mov	r0, r7
 80075ca:	f7ff ffa7 	bl	800751c <sbrk_aligned>
 80075ce:	3001      	adds	r0, #1
 80075d0:	d037      	beq.n	8007642 <_malloc_r+0xe6>
 80075d2:	6823      	ldr	r3, [r4, #0]
 80075d4:	442b      	add	r3, r5
 80075d6:	6023      	str	r3, [r4, #0]
 80075d8:	f8d8 3000 	ldr.w	r3, [r8]
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d038      	beq.n	8007652 <_malloc_r+0xf6>
 80075e0:	685a      	ldr	r2, [r3, #4]
 80075e2:	42a2      	cmp	r2, r4
 80075e4:	d12b      	bne.n	800763e <_malloc_r+0xe2>
 80075e6:	2200      	movs	r2, #0
 80075e8:	605a      	str	r2, [r3, #4]
 80075ea:	e00f      	b.n	800760c <_malloc_r+0xb0>
 80075ec:	6822      	ldr	r2, [r4, #0]
 80075ee:	1b52      	subs	r2, r2, r5
 80075f0:	d41f      	bmi.n	8007632 <_malloc_r+0xd6>
 80075f2:	2a0b      	cmp	r2, #11
 80075f4:	d917      	bls.n	8007626 <_malloc_r+0xca>
 80075f6:	1961      	adds	r1, r4, r5
 80075f8:	42a3      	cmp	r3, r4
 80075fa:	6025      	str	r5, [r4, #0]
 80075fc:	bf18      	it	ne
 80075fe:	6059      	strne	r1, [r3, #4]
 8007600:	6863      	ldr	r3, [r4, #4]
 8007602:	bf08      	it	eq
 8007604:	f8c8 1000 	streq.w	r1, [r8]
 8007608:	5162      	str	r2, [r4, r5]
 800760a:	604b      	str	r3, [r1, #4]
 800760c:	4638      	mov	r0, r7
 800760e:	f104 060b 	add.w	r6, r4, #11
 8007612:	f000 f829 	bl	8007668 <__malloc_unlock>
 8007616:	f026 0607 	bic.w	r6, r6, #7
 800761a:	1d23      	adds	r3, r4, #4
 800761c:	1af2      	subs	r2, r6, r3
 800761e:	d0ae      	beq.n	800757e <_malloc_r+0x22>
 8007620:	1b9b      	subs	r3, r3, r6
 8007622:	50a3      	str	r3, [r4, r2]
 8007624:	e7ab      	b.n	800757e <_malloc_r+0x22>
 8007626:	42a3      	cmp	r3, r4
 8007628:	6862      	ldr	r2, [r4, #4]
 800762a:	d1dd      	bne.n	80075e8 <_malloc_r+0x8c>
 800762c:	f8c8 2000 	str.w	r2, [r8]
 8007630:	e7ec      	b.n	800760c <_malloc_r+0xb0>
 8007632:	4623      	mov	r3, r4
 8007634:	6864      	ldr	r4, [r4, #4]
 8007636:	e7ac      	b.n	8007592 <_malloc_r+0x36>
 8007638:	4634      	mov	r4, r6
 800763a:	6876      	ldr	r6, [r6, #4]
 800763c:	e7b4      	b.n	80075a8 <_malloc_r+0x4c>
 800763e:	4613      	mov	r3, r2
 8007640:	e7cc      	b.n	80075dc <_malloc_r+0x80>
 8007642:	230c      	movs	r3, #12
 8007644:	603b      	str	r3, [r7, #0]
 8007646:	4638      	mov	r0, r7
 8007648:	f000 f80e 	bl	8007668 <__malloc_unlock>
 800764c:	e797      	b.n	800757e <_malloc_r+0x22>
 800764e:	6025      	str	r5, [r4, #0]
 8007650:	e7dc      	b.n	800760c <_malloc_r+0xb0>
 8007652:	605b      	str	r3, [r3, #4]
 8007654:	deff      	udf	#255	; 0xff
 8007656:	bf00      	nop
 8007658:	20000868 	.word	0x20000868

0800765c <__malloc_lock>:
 800765c:	4801      	ldr	r0, [pc, #4]	; (8007664 <__malloc_lock+0x8>)
 800765e:	f7ff b88a 	b.w	8006776 <__retarget_lock_acquire_recursive>
 8007662:	bf00      	nop
 8007664:	20000864 	.word	0x20000864

08007668 <__malloc_unlock>:
 8007668:	4801      	ldr	r0, [pc, #4]	; (8007670 <__malloc_unlock+0x8>)
 800766a:	f7ff b885 	b.w	8006778 <__retarget_lock_release_recursive>
 800766e:	bf00      	nop
 8007670:	20000864 	.word	0x20000864

08007674 <_Balloc>:
 8007674:	b570      	push	{r4, r5, r6, lr}
 8007676:	69c6      	ldr	r6, [r0, #28]
 8007678:	4604      	mov	r4, r0
 800767a:	460d      	mov	r5, r1
 800767c:	b976      	cbnz	r6, 800769c <_Balloc+0x28>
 800767e:	2010      	movs	r0, #16
 8007680:	f7ff ff44 	bl	800750c <malloc>
 8007684:	4602      	mov	r2, r0
 8007686:	61e0      	str	r0, [r4, #28]
 8007688:	b920      	cbnz	r0, 8007694 <_Balloc+0x20>
 800768a:	4b18      	ldr	r3, [pc, #96]	; (80076ec <_Balloc+0x78>)
 800768c:	4818      	ldr	r0, [pc, #96]	; (80076f0 <_Balloc+0x7c>)
 800768e:	216b      	movs	r1, #107	; 0x6b
 8007690:	f000 fdaa 	bl	80081e8 <__assert_func>
 8007694:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007698:	6006      	str	r6, [r0, #0]
 800769a:	60c6      	str	r6, [r0, #12]
 800769c:	69e6      	ldr	r6, [r4, #28]
 800769e:	68f3      	ldr	r3, [r6, #12]
 80076a0:	b183      	cbz	r3, 80076c4 <_Balloc+0x50>
 80076a2:	69e3      	ldr	r3, [r4, #28]
 80076a4:	68db      	ldr	r3, [r3, #12]
 80076a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80076aa:	b9b8      	cbnz	r0, 80076dc <_Balloc+0x68>
 80076ac:	2101      	movs	r1, #1
 80076ae:	fa01 f605 	lsl.w	r6, r1, r5
 80076b2:	1d72      	adds	r2, r6, #5
 80076b4:	0092      	lsls	r2, r2, #2
 80076b6:	4620      	mov	r0, r4
 80076b8:	f000 fdb4 	bl	8008224 <_calloc_r>
 80076bc:	b160      	cbz	r0, 80076d8 <_Balloc+0x64>
 80076be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80076c2:	e00e      	b.n	80076e2 <_Balloc+0x6e>
 80076c4:	2221      	movs	r2, #33	; 0x21
 80076c6:	2104      	movs	r1, #4
 80076c8:	4620      	mov	r0, r4
 80076ca:	f000 fdab 	bl	8008224 <_calloc_r>
 80076ce:	69e3      	ldr	r3, [r4, #28]
 80076d0:	60f0      	str	r0, [r6, #12]
 80076d2:	68db      	ldr	r3, [r3, #12]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d1e4      	bne.n	80076a2 <_Balloc+0x2e>
 80076d8:	2000      	movs	r0, #0
 80076da:	bd70      	pop	{r4, r5, r6, pc}
 80076dc:	6802      	ldr	r2, [r0, #0]
 80076de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80076e2:	2300      	movs	r3, #0
 80076e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80076e8:	e7f7      	b.n	80076da <_Balloc+0x66>
 80076ea:	bf00      	nop
 80076ec:	08009815 	.word	0x08009815
 80076f0:	08009895 	.word	0x08009895

080076f4 <_Bfree>:
 80076f4:	b570      	push	{r4, r5, r6, lr}
 80076f6:	69c6      	ldr	r6, [r0, #28]
 80076f8:	4605      	mov	r5, r0
 80076fa:	460c      	mov	r4, r1
 80076fc:	b976      	cbnz	r6, 800771c <_Bfree+0x28>
 80076fe:	2010      	movs	r0, #16
 8007700:	f7ff ff04 	bl	800750c <malloc>
 8007704:	4602      	mov	r2, r0
 8007706:	61e8      	str	r0, [r5, #28]
 8007708:	b920      	cbnz	r0, 8007714 <_Bfree+0x20>
 800770a:	4b09      	ldr	r3, [pc, #36]	; (8007730 <_Bfree+0x3c>)
 800770c:	4809      	ldr	r0, [pc, #36]	; (8007734 <_Bfree+0x40>)
 800770e:	218f      	movs	r1, #143	; 0x8f
 8007710:	f000 fd6a 	bl	80081e8 <__assert_func>
 8007714:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007718:	6006      	str	r6, [r0, #0]
 800771a:	60c6      	str	r6, [r0, #12]
 800771c:	b13c      	cbz	r4, 800772e <_Bfree+0x3a>
 800771e:	69eb      	ldr	r3, [r5, #28]
 8007720:	6862      	ldr	r2, [r4, #4]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007728:	6021      	str	r1, [r4, #0]
 800772a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800772e:	bd70      	pop	{r4, r5, r6, pc}
 8007730:	08009815 	.word	0x08009815
 8007734:	08009895 	.word	0x08009895

08007738 <__multadd>:
 8007738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800773c:	690d      	ldr	r5, [r1, #16]
 800773e:	4607      	mov	r7, r0
 8007740:	460c      	mov	r4, r1
 8007742:	461e      	mov	r6, r3
 8007744:	f101 0c14 	add.w	ip, r1, #20
 8007748:	2000      	movs	r0, #0
 800774a:	f8dc 3000 	ldr.w	r3, [ip]
 800774e:	b299      	uxth	r1, r3
 8007750:	fb02 6101 	mla	r1, r2, r1, r6
 8007754:	0c1e      	lsrs	r6, r3, #16
 8007756:	0c0b      	lsrs	r3, r1, #16
 8007758:	fb02 3306 	mla	r3, r2, r6, r3
 800775c:	b289      	uxth	r1, r1
 800775e:	3001      	adds	r0, #1
 8007760:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007764:	4285      	cmp	r5, r0
 8007766:	f84c 1b04 	str.w	r1, [ip], #4
 800776a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800776e:	dcec      	bgt.n	800774a <__multadd+0x12>
 8007770:	b30e      	cbz	r6, 80077b6 <__multadd+0x7e>
 8007772:	68a3      	ldr	r3, [r4, #8]
 8007774:	42ab      	cmp	r3, r5
 8007776:	dc19      	bgt.n	80077ac <__multadd+0x74>
 8007778:	6861      	ldr	r1, [r4, #4]
 800777a:	4638      	mov	r0, r7
 800777c:	3101      	adds	r1, #1
 800777e:	f7ff ff79 	bl	8007674 <_Balloc>
 8007782:	4680      	mov	r8, r0
 8007784:	b928      	cbnz	r0, 8007792 <__multadd+0x5a>
 8007786:	4602      	mov	r2, r0
 8007788:	4b0c      	ldr	r3, [pc, #48]	; (80077bc <__multadd+0x84>)
 800778a:	480d      	ldr	r0, [pc, #52]	; (80077c0 <__multadd+0x88>)
 800778c:	21ba      	movs	r1, #186	; 0xba
 800778e:	f000 fd2b 	bl	80081e8 <__assert_func>
 8007792:	6922      	ldr	r2, [r4, #16]
 8007794:	3202      	adds	r2, #2
 8007796:	f104 010c 	add.w	r1, r4, #12
 800779a:	0092      	lsls	r2, r2, #2
 800779c:	300c      	adds	r0, #12
 800779e:	f000 fd15 	bl	80081cc <memcpy>
 80077a2:	4621      	mov	r1, r4
 80077a4:	4638      	mov	r0, r7
 80077a6:	f7ff ffa5 	bl	80076f4 <_Bfree>
 80077aa:	4644      	mov	r4, r8
 80077ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80077b0:	3501      	adds	r5, #1
 80077b2:	615e      	str	r6, [r3, #20]
 80077b4:	6125      	str	r5, [r4, #16]
 80077b6:	4620      	mov	r0, r4
 80077b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077bc:	08009884 	.word	0x08009884
 80077c0:	08009895 	.word	0x08009895

080077c4 <__hi0bits>:
 80077c4:	0c03      	lsrs	r3, r0, #16
 80077c6:	041b      	lsls	r3, r3, #16
 80077c8:	b9d3      	cbnz	r3, 8007800 <__hi0bits+0x3c>
 80077ca:	0400      	lsls	r0, r0, #16
 80077cc:	2310      	movs	r3, #16
 80077ce:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80077d2:	bf04      	itt	eq
 80077d4:	0200      	lsleq	r0, r0, #8
 80077d6:	3308      	addeq	r3, #8
 80077d8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80077dc:	bf04      	itt	eq
 80077de:	0100      	lsleq	r0, r0, #4
 80077e0:	3304      	addeq	r3, #4
 80077e2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80077e6:	bf04      	itt	eq
 80077e8:	0080      	lsleq	r0, r0, #2
 80077ea:	3302      	addeq	r3, #2
 80077ec:	2800      	cmp	r0, #0
 80077ee:	db05      	blt.n	80077fc <__hi0bits+0x38>
 80077f0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80077f4:	f103 0301 	add.w	r3, r3, #1
 80077f8:	bf08      	it	eq
 80077fa:	2320      	moveq	r3, #32
 80077fc:	4618      	mov	r0, r3
 80077fe:	4770      	bx	lr
 8007800:	2300      	movs	r3, #0
 8007802:	e7e4      	b.n	80077ce <__hi0bits+0xa>

08007804 <__lo0bits>:
 8007804:	6803      	ldr	r3, [r0, #0]
 8007806:	f013 0207 	ands.w	r2, r3, #7
 800780a:	d00c      	beq.n	8007826 <__lo0bits+0x22>
 800780c:	07d9      	lsls	r1, r3, #31
 800780e:	d422      	bmi.n	8007856 <__lo0bits+0x52>
 8007810:	079a      	lsls	r2, r3, #30
 8007812:	bf49      	itett	mi
 8007814:	085b      	lsrmi	r3, r3, #1
 8007816:	089b      	lsrpl	r3, r3, #2
 8007818:	6003      	strmi	r3, [r0, #0]
 800781a:	2201      	movmi	r2, #1
 800781c:	bf5c      	itt	pl
 800781e:	6003      	strpl	r3, [r0, #0]
 8007820:	2202      	movpl	r2, #2
 8007822:	4610      	mov	r0, r2
 8007824:	4770      	bx	lr
 8007826:	b299      	uxth	r1, r3
 8007828:	b909      	cbnz	r1, 800782e <__lo0bits+0x2a>
 800782a:	0c1b      	lsrs	r3, r3, #16
 800782c:	2210      	movs	r2, #16
 800782e:	b2d9      	uxtb	r1, r3
 8007830:	b909      	cbnz	r1, 8007836 <__lo0bits+0x32>
 8007832:	3208      	adds	r2, #8
 8007834:	0a1b      	lsrs	r3, r3, #8
 8007836:	0719      	lsls	r1, r3, #28
 8007838:	bf04      	itt	eq
 800783a:	091b      	lsreq	r3, r3, #4
 800783c:	3204      	addeq	r2, #4
 800783e:	0799      	lsls	r1, r3, #30
 8007840:	bf04      	itt	eq
 8007842:	089b      	lsreq	r3, r3, #2
 8007844:	3202      	addeq	r2, #2
 8007846:	07d9      	lsls	r1, r3, #31
 8007848:	d403      	bmi.n	8007852 <__lo0bits+0x4e>
 800784a:	085b      	lsrs	r3, r3, #1
 800784c:	f102 0201 	add.w	r2, r2, #1
 8007850:	d003      	beq.n	800785a <__lo0bits+0x56>
 8007852:	6003      	str	r3, [r0, #0]
 8007854:	e7e5      	b.n	8007822 <__lo0bits+0x1e>
 8007856:	2200      	movs	r2, #0
 8007858:	e7e3      	b.n	8007822 <__lo0bits+0x1e>
 800785a:	2220      	movs	r2, #32
 800785c:	e7e1      	b.n	8007822 <__lo0bits+0x1e>
	...

08007860 <__i2b>:
 8007860:	b510      	push	{r4, lr}
 8007862:	460c      	mov	r4, r1
 8007864:	2101      	movs	r1, #1
 8007866:	f7ff ff05 	bl	8007674 <_Balloc>
 800786a:	4602      	mov	r2, r0
 800786c:	b928      	cbnz	r0, 800787a <__i2b+0x1a>
 800786e:	4b05      	ldr	r3, [pc, #20]	; (8007884 <__i2b+0x24>)
 8007870:	4805      	ldr	r0, [pc, #20]	; (8007888 <__i2b+0x28>)
 8007872:	f240 1145 	movw	r1, #325	; 0x145
 8007876:	f000 fcb7 	bl	80081e8 <__assert_func>
 800787a:	2301      	movs	r3, #1
 800787c:	6144      	str	r4, [r0, #20]
 800787e:	6103      	str	r3, [r0, #16]
 8007880:	bd10      	pop	{r4, pc}
 8007882:	bf00      	nop
 8007884:	08009884 	.word	0x08009884
 8007888:	08009895 	.word	0x08009895

0800788c <__multiply>:
 800788c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007890:	4691      	mov	r9, r2
 8007892:	690a      	ldr	r2, [r1, #16]
 8007894:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007898:	429a      	cmp	r2, r3
 800789a:	bfb8      	it	lt
 800789c:	460b      	movlt	r3, r1
 800789e:	460c      	mov	r4, r1
 80078a0:	bfbc      	itt	lt
 80078a2:	464c      	movlt	r4, r9
 80078a4:	4699      	movlt	r9, r3
 80078a6:	6927      	ldr	r7, [r4, #16]
 80078a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80078ac:	68a3      	ldr	r3, [r4, #8]
 80078ae:	6861      	ldr	r1, [r4, #4]
 80078b0:	eb07 060a 	add.w	r6, r7, sl
 80078b4:	42b3      	cmp	r3, r6
 80078b6:	b085      	sub	sp, #20
 80078b8:	bfb8      	it	lt
 80078ba:	3101      	addlt	r1, #1
 80078bc:	f7ff feda 	bl	8007674 <_Balloc>
 80078c0:	b930      	cbnz	r0, 80078d0 <__multiply+0x44>
 80078c2:	4602      	mov	r2, r0
 80078c4:	4b44      	ldr	r3, [pc, #272]	; (80079d8 <__multiply+0x14c>)
 80078c6:	4845      	ldr	r0, [pc, #276]	; (80079dc <__multiply+0x150>)
 80078c8:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80078cc:	f000 fc8c 	bl	80081e8 <__assert_func>
 80078d0:	f100 0514 	add.w	r5, r0, #20
 80078d4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80078d8:	462b      	mov	r3, r5
 80078da:	2200      	movs	r2, #0
 80078dc:	4543      	cmp	r3, r8
 80078de:	d321      	bcc.n	8007924 <__multiply+0x98>
 80078e0:	f104 0314 	add.w	r3, r4, #20
 80078e4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80078e8:	f109 0314 	add.w	r3, r9, #20
 80078ec:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80078f0:	9202      	str	r2, [sp, #8]
 80078f2:	1b3a      	subs	r2, r7, r4
 80078f4:	3a15      	subs	r2, #21
 80078f6:	f022 0203 	bic.w	r2, r2, #3
 80078fa:	3204      	adds	r2, #4
 80078fc:	f104 0115 	add.w	r1, r4, #21
 8007900:	428f      	cmp	r7, r1
 8007902:	bf38      	it	cc
 8007904:	2204      	movcc	r2, #4
 8007906:	9201      	str	r2, [sp, #4]
 8007908:	9a02      	ldr	r2, [sp, #8]
 800790a:	9303      	str	r3, [sp, #12]
 800790c:	429a      	cmp	r2, r3
 800790e:	d80c      	bhi.n	800792a <__multiply+0x9e>
 8007910:	2e00      	cmp	r6, #0
 8007912:	dd03      	ble.n	800791c <__multiply+0x90>
 8007914:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007918:	2b00      	cmp	r3, #0
 800791a:	d05b      	beq.n	80079d4 <__multiply+0x148>
 800791c:	6106      	str	r6, [r0, #16]
 800791e:	b005      	add	sp, #20
 8007920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007924:	f843 2b04 	str.w	r2, [r3], #4
 8007928:	e7d8      	b.n	80078dc <__multiply+0x50>
 800792a:	f8b3 a000 	ldrh.w	sl, [r3]
 800792e:	f1ba 0f00 	cmp.w	sl, #0
 8007932:	d024      	beq.n	800797e <__multiply+0xf2>
 8007934:	f104 0e14 	add.w	lr, r4, #20
 8007938:	46a9      	mov	r9, r5
 800793a:	f04f 0c00 	mov.w	ip, #0
 800793e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007942:	f8d9 1000 	ldr.w	r1, [r9]
 8007946:	fa1f fb82 	uxth.w	fp, r2
 800794a:	b289      	uxth	r1, r1
 800794c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007950:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007954:	f8d9 2000 	ldr.w	r2, [r9]
 8007958:	4461      	add	r1, ip
 800795a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800795e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007962:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007966:	b289      	uxth	r1, r1
 8007968:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800796c:	4577      	cmp	r7, lr
 800796e:	f849 1b04 	str.w	r1, [r9], #4
 8007972:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007976:	d8e2      	bhi.n	800793e <__multiply+0xb2>
 8007978:	9a01      	ldr	r2, [sp, #4]
 800797a:	f845 c002 	str.w	ip, [r5, r2]
 800797e:	9a03      	ldr	r2, [sp, #12]
 8007980:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007984:	3304      	adds	r3, #4
 8007986:	f1b9 0f00 	cmp.w	r9, #0
 800798a:	d021      	beq.n	80079d0 <__multiply+0x144>
 800798c:	6829      	ldr	r1, [r5, #0]
 800798e:	f104 0c14 	add.w	ip, r4, #20
 8007992:	46ae      	mov	lr, r5
 8007994:	f04f 0a00 	mov.w	sl, #0
 8007998:	f8bc b000 	ldrh.w	fp, [ip]
 800799c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80079a0:	fb09 220b 	mla	r2, r9, fp, r2
 80079a4:	4452      	add	r2, sl
 80079a6:	b289      	uxth	r1, r1
 80079a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80079ac:	f84e 1b04 	str.w	r1, [lr], #4
 80079b0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80079b4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80079b8:	f8be 1000 	ldrh.w	r1, [lr]
 80079bc:	fb09 110a 	mla	r1, r9, sl, r1
 80079c0:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80079c4:	4567      	cmp	r7, ip
 80079c6:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80079ca:	d8e5      	bhi.n	8007998 <__multiply+0x10c>
 80079cc:	9a01      	ldr	r2, [sp, #4]
 80079ce:	50a9      	str	r1, [r5, r2]
 80079d0:	3504      	adds	r5, #4
 80079d2:	e799      	b.n	8007908 <__multiply+0x7c>
 80079d4:	3e01      	subs	r6, #1
 80079d6:	e79b      	b.n	8007910 <__multiply+0x84>
 80079d8:	08009884 	.word	0x08009884
 80079dc:	08009895 	.word	0x08009895

080079e0 <__pow5mult>:
 80079e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079e4:	4615      	mov	r5, r2
 80079e6:	f012 0203 	ands.w	r2, r2, #3
 80079ea:	4606      	mov	r6, r0
 80079ec:	460f      	mov	r7, r1
 80079ee:	d007      	beq.n	8007a00 <__pow5mult+0x20>
 80079f0:	4c25      	ldr	r4, [pc, #148]	; (8007a88 <__pow5mult+0xa8>)
 80079f2:	3a01      	subs	r2, #1
 80079f4:	2300      	movs	r3, #0
 80079f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80079fa:	f7ff fe9d 	bl	8007738 <__multadd>
 80079fe:	4607      	mov	r7, r0
 8007a00:	10ad      	asrs	r5, r5, #2
 8007a02:	d03d      	beq.n	8007a80 <__pow5mult+0xa0>
 8007a04:	69f4      	ldr	r4, [r6, #28]
 8007a06:	b97c      	cbnz	r4, 8007a28 <__pow5mult+0x48>
 8007a08:	2010      	movs	r0, #16
 8007a0a:	f7ff fd7f 	bl	800750c <malloc>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	61f0      	str	r0, [r6, #28]
 8007a12:	b928      	cbnz	r0, 8007a20 <__pow5mult+0x40>
 8007a14:	4b1d      	ldr	r3, [pc, #116]	; (8007a8c <__pow5mult+0xac>)
 8007a16:	481e      	ldr	r0, [pc, #120]	; (8007a90 <__pow5mult+0xb0>)
 8007a18:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007a1c:	f000 fbe4 	bl	80081e8 <__assert_func>
 8007a20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007a24:	6004      	str	r4, [r0, #0]
 8007a26:	60c4      	str	r4, [r0, #12]
 8007a28:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007a2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a30:	b94c      	cbnz	r4, 8007a46 <__pow5mult+0x66>
 8007a32:	f240 2171 	movw	r1, #625	; 0x271
 8007a36:	4630      	mov	r0, r6
 8007a38:	f7ff ff12 	bl	8007860 <__i2b>
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007a42:	4604      	mov	r4, r0
 8007a44:	6003      	str	r3, [r0, #0]
 8007a46:	f04f 0900 	mov.w	r9, #0
 8007a4a:	07eb      	lsls	r3, r5, #31
 8007a4c:	d50a      	bpl.n	8007a64 <__pow5mult+0x84>
 8007a4e:	4639      	mov	r1, r7
 8007a50:	4622      	mov	r2, r4
 8007a52:	4630      	mov	r0, r6
 8007a54:	f7ff ff1a 	bl	800788c <__multiply>
 8007a58:	4639      	mov	r1, r7
 8007a5a:	4680      	mov	r8, r0
 8007a5c:	4630      	mov	r0, r6
 8007a5e:	f7ff fe49 	bl	80076f4 <_Bfree>
 8007a62:	4647      	mov	r7, r8
 8007a64:	106d      	asrs	r5, r5, #1
 8007a66:	d00b      	beq.n	8007a80 <__pow5mult+0xa0>
 8007a68:	6820      	ldr	r0, [r4, #0]
 8007a6a:	b938      	cbnz	r0, 8007a7c <__pow5mult+0x9c>
 8007a6c:	4622      	mov	r2, r4
 8007a6e:	4621      	mov	r1, r4
 8007a70:	4630      	mov	r0, r6
 8007a72:	f7ff ff0b 	bl	800788c <__multiply>
 8007a76:	6020      	str	r0, [r4, #0]
 8007a78:	f8c0 9000 	str.w	r9, [r0]
 8007a7c:	4604      	mov	r4, r0
 8007a7e:	e7e4      	b.n	8007a4a <__pow5mult+0x6a>
 8007a80:	4638      	mov	r0, r7
 8007a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a86:	bf00      	nop
 8007a88:	080099e0 	.word	0x080099e0
 8007a8c:	08009815 	.word	0x08009815
 8007a90:	08009895 	.word	0x08009895

08007a94 <__lshift>:
 8007a94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a98:	460c      	mov	r4, r1
 8007a9a:	6849      	ldr	r1, [r1, #4]
 8007a9c:	6923      	ldr	r3, [r4, #16]
 8007a9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007aa2:	68a3      	ldr	r3, [r4, #8]
 8007aa4:	4607      	mov	r7, r0
 8007aa6:	4691      	mov	r9, r2
 8007aa8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007aac:	f108 0601 	add.w	r6, r8, #1
 8007ab0:	42b3      	cmp	r3, r6
 8007ab2:	db0b      	blt.n	8007acc <__lshift+0x38>
 8007ab4:	4638      	mov	r0, r7
 8007ab6:	f7ff fddd 	bl	8007674 <_Balloc>
 8007aba:	4605      	mov	r5, r0
 8007abc:	b948      	cbnz	r0, 8007ad2 <__lshift+0x3e>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	4b28      	ldr	r3, [pc, #160]	; (8007b64 <__lshift+0xd0>)
 8007ac2:	4829      	ldr	r0, [pc, #164]	; (8007b68 <__lshift+0xd4>)
 8007ac4:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007ac8:	f000 fb8e 	bl	80081e8 <__assert_func>
 8007acc:	3101      	adds	r1, #1
 8007ace:	005b      	lsls	r3, r3, #1
 8007ad0:	e7ee      	b.n	8007ab0 <__lshift+0x1c>
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	f100 0114 	add.w	r1, r0, #20
 8007ad8:	f100 0210 	add.w	r2, r0, #16
 8007adc:	4618      	mov	r0, r3
 8007ade:	4553      	cmp	r3, sl
 8007ae0:	db33      	blt.n	8007b4a <__lshift+0xb6>
 8007ae2:	6920      	ldr	r0, [r4, #16]
 8007ae4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ae8:	f104 0314 	add.w	r3, r4, #20
 8007aec:	f019 091f 	ands.w	r9, r9, #31
 8007af0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007af4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007af8:	d02b      	beq.n	8007b52 <__lshift+0xbe>
 8007afa:	f1c9 0e20 	rsb	lr, r9, #32
 8007afe:	468a      	mov	sl, r1
 8007b00:	2200      	movs	r2, #0
 8007b02:	6818      	ldr	r0, [r3, #0]
 8007b04:	fa00 f009 	lsl.w	r0, r0, r9
 8007b08:	4310      	orrs	r0, r2
 8007b0a:	f84a 0b04 	str.w	r0, [sl], #4
 8007b0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b12:	459c      	cmp	ip, r3
 8007b14:	fa22 f20e 	lsr.w	r2, r2, lr
 8007b18:	d8f3      	bhi.n	8007b02 <__lshift+0x6e>
 8007b1a:	ebac 0304 	sub.w	r3, ip, r4
 8007b1e:	3b15      	subs	r3, #21
 8007b20:	f023 0303 	bic.w	r3, r3, #3
 8007b24:	3304      	adds	r3, #4
 8007b26:	f104 0015 	add.w	r0, r4, #21
 8007b2a:	4584      	cmp	ip, r0
 8007b2c:	bf38      	it	cc
 8007b2e:	2304      	movcc	r3, #4
 8007b30:	50ca      	str	r2, [r1, r3]
 8007b32:	b10a      	cbz	r2, 8007b38 <__lshift+0xa4>
 8007b34:	f108 0602 	add.w	r6, r8, #2
 8007b38:	3e01      	subs	r6, #1
 8007b3a:	4638      	mov	r0, r7
 8007b3c:	612e      	str	r6, [r5, #16]
 8007b3e:	4621      	mov	r1, r4
 8007b40:	f7ff fdd8 	bl	80076f4 <_Bfree>
 8007b44:	4628      	mov	r0, r5
 8007b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007b4e:	3301      	adds	r3, #1
 8007b50:	e7c5      	b.n	8007ade <__lshift+0x4a>
 8007b52:	3904      	subs	r1, #4
 8007b54:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b58:	f841 2f04 	str.w	r2, [r1, #4]!
 8007b5c:	459c      	cmp	ip, r3
 8007b5e:	d8f9      	bhi.n	8007b54 <__lshift+0xc0>
 8007b60:	e7ea      	b.n	8007b38 <__lshift+0xa4>
 8007b62:	bf00      	nop
 8007b64:	08009884 	.word	0x08009884
 8007b68:	08009895 	.word	0x08009895

08007b6c <__mcmp>:
 8007b6c:	b530      	push	{r4, r5, lr}
 8007b6e:	6902      	ldr	r2, [r0, #16]
 8007b70:	690c      	ldr	r4, [r1, #16]
 8007b72:	1b12      	subs	r2, r2, r4
 8007b74:	d10e      	bne.n	8007b94 <__mcmp+0x28>
 8007b76:	f100 0314 	add.w	r3, r0, #20
 8007b7a:	3114      	adds	r1, #20
 8007b7c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007b80:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007b84:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007b88:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007b8c:	42a5      	cmp	r5, r4
 8007b8e:	d003      	beq.n	8007b98 <__mcmp+0x2c>
 8007b90:	d305      	bcc.n	8007b9e <__mcmp+0x32>
 8007b92:	2201      	movs	r2, #1
 8007b94:	4610      	mov	r0, r2
 8007b96:	bd30      	pop	{r4, r5, pc}
 8007b98:	4283      	cmp	r3, r0
 8007b9a:	d3f3      	bcc.n	8007b84 <__mcmp+0x18>
 8007b9c:	e7fa      	b.n	8007b94 <__mcmp+0x28>
 8007b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8007ba2:	e7f7      	b.n	8007b94 <__mcmp+0x28>

08007ba4 <__mdiff>:
 8007ba4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba8:	460c      	mov	r4, r1
 8007baa:	4606      	mov	r6, r0
 8007bac:	4611      	mov	r1, r2
 8007bae:	4620      	mov	r0, r4
 8007bb0:	4690      	mov	r8, r2
 8007bb2:	f7ff ffdb 	bl	8007b6c <__mcmp>
 8007bb6:	1e05      	subs	r5, r0, #0
 8007bb8:	d110      	bne.n	8007bdc <__mdiff+0x38>
 8007bba:	4629      	mov	r1, r5
 8007bbc:	4630      	mov	r0, r6
 8007bbe:	f7ff fd59 	bl	8007674 <_Balloc>
 8007bc2:	b930      	cbnz	r0, 8007bd2 <__mdiff+0x2e>
 8007bc4:	4b3a      	ldr	r3, [pc, #232]	; (8007cb0 <__mdiff+0x10c>)
 8007bc6:	4602      	mov	r2, r0
 8007bc8:	f240 2137 	movw	r1, #567	; 0x237
 8007bcc:	4839      	ldr	r0, [pc, #228]	; (8007cb4 <__mdiff+0x110>)
 8007bce:	f000 fb0b 	bl	80081e8 <__assert_func>
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007bd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bdc:	bfa4      	itt	ge
 8007bde:	4643      	movge	r3, r8
 8007be0:	46a0      	movge	r8, r4
 8007be2:	4630      	mov	r0, r6
 8007be4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007be8:	bfa6      	itte	ge
 8007bea:	461c      	movge	r4, r3
 8007bec:	2500      	movge	r5, #0
 8007bee:	2501      	movlt	r5, #1
 8007bf0:	f7ff fd40 	bl	8007674 <_Balloc>
 8007bf4:	b920      	cbnz	r0, 8007c00 <__mdiff+0x5c>
 8007bf6:	4b2e      	ldr	r3, [pc, #184]	; (8007cb0 <__mdiff+0x10c>)
 8007bf8:	4602      	mov	r2, r0
 8007bfa:	f240 2145 	movw	r1, #581	; 0x245
 8007bfe:	e7e5      	b.n	8007bcc <__mdiff+0x28>
 8007c00:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007c04:	6926      	ldr	r6, [r4, #16]
 8007c06:	60c5      	str	r5, [r0, #12]
 8007c08:	f104 0914 	add.w	r9, r4, #20
 8007c0c:	f108 0514 	add.w	r5, r8, #20
 8007c10:	f100 0e14 	add.w	lr, r0, #20
 8007c14:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007c18:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007c1c:	f108 0210 	add.w	r2, r8, #16
 8007c20:	46f2      	mov	sl, lr
 8007c22:	2100      	movs	r1, #0
 8007c24:	f859 3b04 	ldr.w	r3, [r9], #4
 8007c28:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007c2c:	fa11 f88b 	uxtah	r8, r1, fp
 8007c30:	b299      	uxth	r1, r3
 8007c32:	0c1b      	lsrs	r3, r3, #16
 8007c34:	eba8 0801 	sub.w	r8, r8, r1
 8007c38:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007c3c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007c40:	fa1f f888 	uxth.w	r8, r8
 8007c44:	1419      	asrs	r1, r3, #16
 8007c46:	454e      	cmp	r6, r9
 8007c48:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007c4c:	f84a 3b04 	str.w	r3, [sl], #4
 8007c50:	d8e8      	bhi.n	8007c24 <__mdiff+0x80>
 8007c52:	1b33      	subs	r3, r6, r4
 8007c54:	3b15      	subs	r3, #21
 8007c56:	f023 0303 	bic.w	r3, r3, #3
 8007c5a:	3304      	adds	r3, #4
 8007c5c:	3415      	adds	r4, #21
 8007c5e:	42a6      	cmp	r6, r4
 8007c60:	bf38      	it	cc
 8007c62:	2304      	movcc	r3, #4
 8007c64:	441d      	add	r5, r3
 8007c66:	4473      	add	r3, lr
 8007c68:	469e      	mov	lr, r3
 8007c6a:	462e      	mov	r6, r5
 8007c6c:	4566      	cmp	r6, ip
 8007c6e:	d30e      	bcc.n	8007c8e <__mdiff+0xea>
 8007c70:	f10c 0203 	add.w	r2, ip, #3
 8007c74:	1b52      	subs	r2, r2, r5
 8007c76:	f022 0203 	bic.w	r2, r2, #3
 8007c7a:	3d03      	subs	r5, #3
 8007c7c:	45ac      	cmp	ip, r5
 8007c7e:	bf38      	it	cc
 8007c80:	2200      	movcc	r2, #0
 8007c82:	4413      	add	r3, r2
 8007c84:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007c88:	b17a      	cbz	r2, 8007caa <__mdiff+0x106>
 8007c8a:	6107      	str	r7, [r0, #16]
 8007c8c:	e7a4      	b.n	8007bd8 <__mdiff+0x34>
 8007c8e:	f856 8b04 	ldr.w	r8, [r6], #4
 8007c92:	fa11 f288 	uxtah	r2, r1, r8
 8007c96:	1414      	asrs	r4, r2, #16
 8007c98:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007c9c:	b292      	uxth	r2, r2
 8007c9e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007ca2:	f84e 2b04 	str.w	r2, [lr], #4
 8007ca6:	1421      	asrs	r1, r4, #16
 8007ca8:	e7e0      	b.n	8007c6c <__mdiff+0xc8>
 8007caa:	3f01      	subs	r7, #1
 8007cac:	e7ea      	b.n	8007c84 <__mdiff+0xe0>
 8007cae:	bf00      	nop
 8007cb0:	08009884 	.word	0x08009884
 8007cb4:	08009895 	.word	0x08009895

08007cb8 <__d2b>:
 8007cb8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007cbc:	460f      	mov	r7, r1
 8007cbe:	2101      	movs	r1, #1
 8007cc0:	ec59 8b10 	vmov	r8, r9, d0
 8007cc4:	4616      	mov	r6, r2
 8007cc6:	f7ff fcd5 	bl	8007674 <_Balloc>
 8007cca:	4604      	mov	r4, r0
 8007ccc:	b930      	cbnz	r0, 8007cdc <__d2b+0x24>
 8007cce:	4602      	mov	r2, r0
 8007cd0:	4b24      	ldr	r3, [pc, #144]	; (8007d64 <__d2b+0xac>)
 8007cd2:	4825      	ldr	r0, [pc, #148]	; (8007d68 <__d2b+0xb0>)
 8007cd4:	f240 310f 	movw	r1, #783	; 0x30f
 8007cd8:	f000 fa86 	bl	80081e8 <__assert_func>
 8007cdc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007ce0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ce4:	bb2d      	cbnz	r5, 8007d32 <__d2b+0x7a>
 8007ce6:	9301      	str	r3, [sp, #4]
 8007ce8:	f1b8 0300 	subs.w	r3, r8, #0
 8007cec:	d026      	beq.n	8007d3c <__d2b+0x84>
 8007cee:	4668      	mov	r0, sp
 8007cf0:	9300      	str	r3, [sp, #0]
 8007cf2:	f7ff fd87 	bl	8007804 <__lo0bits>
 8007cf6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007cfa:	b1e8      	cbz	r0, 8007d38 <__d2b+0x80>
 8007cfc:	f1c0 0320 	rsb	r3, r0, #32
 8007d00:	fa02 f303 	lsl.w	r3, r2, r3
 8007d04:	430b      	orrs	r3, r1
 8007d06:	40c2      	lsrs	r2, r0
 8007d08:	6163      	str	r3, [r4, #20]
 8007d0a:	9201      	str	r2, [sp, #4]
 8007d0c:	9b01      	ldr	r3, [sp, #4]
 8007d0e:	61a3      	str	r3, [r4, #24]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	bf14      	ite	ne
 8007d14:	2202      	movne	r2, #2
 8007d16:	2201      	moveq	r2, #1
 8007d18:	6122      	str	r2, [r4, #16]
 8007d1a:	b1bd      	cbz	r5, 8007d4c <__d2b+0x94>
 8007d1c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007d20:	4405      	add	r5, r0
 8007d22:	603d      	str	r5, [r7, #0]
 8007d24:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007d28:	6030      	str	r0, [r6, #0]
 8007d2a:	4620      	mov	r0, r4
 8007d2c:	b003      	add	sp, #12
 8007d2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d36:	e7d6      	b.n	8007ce6 <__d2b+0x2e>
 8007d38:	6161      	str	r1, [r4, #20]
 8007d3a:	e7e7      	b.n	8007d0c <__d2b+0x54>
 8007d3c:	a801      	add	r0, sp, #4
 8007d3e:	f7ff fd61 	bl	8007804 <__lo0bits>
 8007d42:	9b01      	ldr	r3, [sp, #4]
 8007d44:	6163      	str	r3, [r4, #20]
 8007d46:	3020      	adds	r0, #32
 8007d48:	2201      	movs	r2, #1
 8007d4a:	e7e5      	b.n	8007d18 <__d2b+0x60>
 8007d4c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007d50:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007d54:	6038      	str	r0, [r7, #0]
 8007d56:	6918      	ldr	r0, [r3, #16]
 8007d58:	f7ff fd34 	bl	80077c4 <__hi0bits>
 8007d5c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007d60:	e7e2      	b.n	8007d28 <__d2b+0x70>
 8007d62:	bf00      	nop
 8007d64:	08009884 	.word	0x08009884
 8007d68:	08009895 	.word	0x08009895

08007d6c <__ssputs_r>:
 8007d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d70:	688e      	ldr	r6, [r1, #8]
 8007d72:	461f      	mov	r7, r3
 8007d74:	42be      	cmp	r6, r7
 8007d76:	680b      	ldr	r3, [r1, #0]
 8007d78:	4682      	mov	sl, r0
 8007d7a:	460c      	mov	r4, r1
 8007d7c:	4690      	mov	r8, r2
 8007d7e:	d82c      	bhi.n	8007dda <__ssputs_r+0x6e>
 8007d80:	898a      	ldrh	r2, [r1, #12]
 8007d82:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007d86:	d026      	beq.n	8007dd6 <__ssputs_r+0x6a>
 8007d88:	6965      	ldr	r5, [r4, #20]
 8007d8a:	6909      	ldr	r1, [r1, #16]
 8007d8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007d90:	eba3 0901 	sub.w	r9, r3, r1
 8007d94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007d98:	1c7b      	adds	r3, r7, #1
 8007d9a:	444b      	add	r3, r9
 8007d9c:	106d      	asrs	r5, r5, #1
 8007d9e:	429d      	cmp	r5, r3
 8007da0:	bf38      	it	cc
 8007da2:	461d      	movcc	r5, r3
 8007da4:	0553      	lsls	r3, r2, #21
 8007da6:	d527      	bpl.n	8007df8 <__ssputs_r+0x8c>
 8007da8:	4629      	mov	r1, r5
 8007daa:	f7ff fbd7 	bl	800755c <_malloc_r>
 8007dae:	4606      	mov	r6, r0
 8007db0:	b360      	cbz	r0, 8007e0c <__ssputs_r+0xa0>
 8007db2:	6921      	ldr	r1, [r4, #16]
 8007db4:	464a      	mov	r2, r9
 8007db6:	f000 fa09 	bl	80081cc <memcpy>
 8007dba:	89a3      	ldrh	r3, [r4, #12]
 8007dbc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007dc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dc4:	81a3      	strh	r3, [r4, #12]
 8007dc6:	6126      	str	r6, [r4, #16]
 8007dc8:	6165      	str	r5, [r4, #20]
 8007dca:	444e      	add	r6, r9
 8007dcc:	eba5 0509 	sub.w	r5, r5, r9
 8007dd0:	6026      	str	r6, [r4, #0]
 8007dd2:	60a5      	str	r5, [r4, #8]
 8007dd4:	463e      	mov	r6, r7
 8007dd6:	42be      	cmp	r6, r7
 8007dd8:	d900      	bls.n	8007ddc <__ssputs_r+0x70>
 8007dda:	463e      	mov	r6, r7
 8007ddc:	6820      	ldr	r0, [r4, #0]
 8007dde:	4632      	mov	r2, r6
 8007de0:	4641      	mov	r1, r8
 8007de2:	f000 f9c9 	bl	8008178 <memmove>
 8007de6:	68a3      	ldr	r3, [r4, #8]
 8007de8:	1b9b      	subs	r3, r3, r6
 8007dea:	60a3      	str	r3, [r4, #8]
 8007dec:	6823      	ldr	r3, [r4, #0]
 8007dee:	4433      	add	r3, r6
 8007df0:	6023      	str	r3, [r4, #0]
 8007df2:	2000      	movs	r0, #0
 8007df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007df8:	462a      	mov	r2, r5
 8007dfa:	f000 fa3b 	bl	8008274 <_realloc_r>
 8007dfe:	4606      	mov	r6, r0
 8007e00:	2800      	cmp	r0, #0
 8007e02:	d1e0      	bne.n	8007dc6 <__ssputs_r+0x5a>
 8007e04:	6921      	ldr	r1, [r4, #16]
 8007e06:	4650      	mov	r0, sl
 8007e08:	f7ff fb34 	bl	8007474 <_free_r>
 8007e0c:	230c      	movs	r3, #12
 8007e0e:	f8ca 3000 	str.w	r3, [sl]
 8007e12:	89a3      	ldrh	r3, [r4, #12]
 8007e14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e18:	81a3      	strh	r3, [r4, #12]
 8007e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1e:	e7e9      	b.n	8007df4 <__ssputs_r+0x88>

08007e20 <_svfiprintf_r>:
 8007e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e24:	4698      	mov	r8, r3
 8007e26:	898b      	ldrh	r3, [r1, #12]
 8007e28:	061b      	lsls	r3, r3, #24
 8007e2a:	b09d      	sub	sp, #116	; 0x74
 8007e2c:	4607      	mov	r7, r0
 8007e2e:	460d      	mov	r5, r1
 8007e30:	4614      	mov	r4, r2
 8007e32:	d50e      	bpl.n	8007e52 <_svfiprintf_r+0x32>
 8007e34:	690b      	ldr	r3, [r1, #16]
 8007e36:	b963      	cbnz	r3, 8007e52 <_svfiprintf_r+0x32>
 8007e38:	2140      	movs	r1, #64	; 0x40
 8007e3a:	f7ff fb8f 	bl	800755c <_malloc_r>
 8007e3e:	6028      	str	r0, [r5, #0]
 8007e40:	6128      	str	r0, [r5, #16]
 8007e42:	b920      	cbnz	r0, 8007e4e <_svfiprintf_r+0x2e>
 8007e44:	230c      	movs	r3, #12
 8007e46:	603b      	str	r3, [r7, #0]
 8007e48:	f04f 30ff 	mov.w	r0, #4294967295
 8007e4c:	e0d0      	b.n	8007ff0 <_svfiprintf_r+0x1d0>
 8007e4e:	2340      	movs	r3, #64	; 0x40
 8007e50:	616b      	str	r3, [r5, #20]
 8007e52:	2300      	movs	r3, #0
 8007e54:	9309      	str	r3, [sp, #36]	; 0x24
 8007e56:	2320      	movs	r3, #32
 8007e58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e60:	2330      	movs	r3, #48	; 0x30
 8007e62:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008008 <_svfiprintf_r+0x1e8>
 8007e66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e6a:	f04f 0901 	mov.w	r9, #1
 8007e6e:	4623      	mov	r3, r4
 8007e70:	469a      	mov	sl, r3
 8007e72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e76:	b10a      	cbz	r2, 8007e7c <_svfiprintf_r+0x5c>
 8007e78:	2a25      	cmp	r2, #37	; 0x25
 8007e7a:	d1f9      	bne.n	8007e70 <_svfiprintf_r+0x50>
 8007e7c:	ebba 0b04 	subs.w	fp, sl, r4
 8007e80:	d00b      	beq.n	8007e9a <_svfiprintf_r+0x7a>
 8007e82:	465b      	mov	r3, fp
 8007e84:	4622      	mov	r2, r4
 8007e86:	4629      	mov	r1, r5
 8007e88:	4638      	mov	r0, r7
 8007e8a:	f7ff ff6f 	bl	8007d6c <__ssputs_r>
 8007e8e:	3001      	adds	r0, #1
 8007e90:	f000 80a9 	beq.w	8007fe6 <_svfiprintf_r+0x1c6>
 8007e94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e96:	445a      	add	r2, fp
 8007e98:	9209      	str	r2, [sp, #36]	; 0x24
 8007e9a:	f89a 3000 	ldrb.w	r3, [sl]
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	f000 80a1 	beq.w	8007fe6 <_svfiprintf_r+0x1c6>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8007eaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007eae:	f10a 0a01 	add.w	sl, sl, #1
 8007eb2:	9304      	str	r3, [sp, #16]
 8007eb4:	9307      	str	r3, [sp, #28]
 8007eb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007eba:	931a      	str	r3, [sp, #104]	; 0x68
 8007ebc:	4654      	mov	r4, sl
 8007ebe:	2205      	movs	r2, #5
 8007ec0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ec4:	4850      	ldr	r0, [pc, #320]	; (8008008 <_svfiprintf_r+0x1e8>)
 8007ec6:	f7f8 f98b 	bl	80001e0 <memchr>
 8007eca:	9a04      	ldr	r2, [sp, #16]
 8007ecc:	b9d8      	cbnz	r0, 8007f06 <_svfiprintf_r+0xe6>
 8007ece:	06d0      	lsls	r0, r2, #27
 8007ed0:	bf44      	itt	mi
 8007ed2:	2320      	movmi	r3, #32
 8007ed4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ed8:	0711      	lsls	r1, r2, #28
 8007eda:	bf44      	itt	mi
 8007edc:	232b      	movmi	r3, #43	; 0x2b
 8007ede:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ee2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ee6:	2b2a      	cmp	r3, #42	; 0x2a
 8007ee8:	d015      	beq.n	8007f16 <_svfiprintf_r+0xf6>
 8007eea:	9a07      	ldr	r2, [sp, #28]
 8007eec:	4654      	mov	r4, sl
 8007eee:	2000      	movs	r0, #0
 8007ef0:	f04f 0c0a 	mov.w	ip, #10
 8007ef4:	4621      	mov	r1, r4
 8007ef6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007efa:	3b30      	subs	r3, #48	; 0x30
 8007efc:	2b09      	cmp	r3, #9
 8007efe:	d94d      	bls.n	8007f9c <_svfiprintf_r+0x17c>
 8007f00:	b1b0      	cbz	r0, 8007f30 <_svfiprintf_r+0x110>
 8007f02:	9207      	str	r2, [sp, #28]
 8007f04:	e014      	b.n	8007f30 <_svfiprintf_r+0x110>
 8007f06:	eba0 0308 	sub.w	r3, r0, r8
 8007f0a:	fa09 f303 	lsl.w	r3, r9, r3
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	9304      	str	r3, [sp, #16]
 8007f12:	46a2      	mov	sl, r4
 8007f14:	e7d2      	b.n	8007ebc <_svfiprintf_r+0x9c>
 8007f16:	9b03      	ldr	r3, [sp, #12]
 8007f18:	1d19      	adds	r1, r3, #4
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	9103      	str	r1, [sp, #12]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	bfbb      	ittet	lt
 8007f22:	425b      	neglt	r3, r3
 8007f24:	f042 0202 	orrlt.w	r2, r2, #2
 8007f28:	9307      	strge	r3, [sp, #28]
 8007f2a:	9307      	strlt	r3, [sp, #28]
 8007f2c:	bfb8      	it	lt
 8007f2e:	9204      	strlt	r2, [sp, #16]
 8007f30:	7823      	ldrb	r3, [r4, #0]
 8007f32:	2b2e      	cmp	r3, #46	; 0x2e
 8007f34:	d10c      	bne.n	8007f50 <_svfiprintf_r+0x130>
 8007f36:	7863      	ldrb	r3, [r4, #1]
 8007f38:	2b2a      	cmp	r3, #42	; 0x2a
 8007f3a:	d134      	bne.n	8007fa6 <_svfiprintf_r+0x186>
 8007f3c:	9b03      	ldr	r3, [sp, #12]
 8007f3e:	1d1a      	adds	r2, r3, #4
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	9203      	str	r2, [sp, #12]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	bfb8      	it	lt
 8007f48:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f4c:	3402      	adds	r4, #2
 8007f4e:	9305      	str	r3, [sp, #20]
 8007f50:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008018 <_svfiprintf_r+0x1f8>
 8007f54:	7821      	ldrb	r1, [r4, #0]
 8007f56:	2203      	movs	r2, #3
 8007f58:	4650      	mov	r0, sl
 8007f5a:	f7f8 f941 	bl	80001e0 <memchr>
 8007f5e:	b138      	cbz	r0, 8007f70 <_svfiprintf_r+0x150>
 8007f60:	9b04      	ldr	r3, [sp, #16]
 8007f62:	eba0 000a 	sub.w	r0, r0, sl
 8007f66:	2240      	movs	r2, #64	; 0x40
 8007f68:	4082      	lsls	r2, r0
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	3401      	adds	r4, #1
 8007f6e:	9304      	str	r3, [sp, #16]
 8007f70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f74:	4825      	ldr	r0, [pc, #148]	; (800800c <_svfiprintf_r+0x1ec>)
 8007f76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f7a:	2206      	movs	r2, #6
 8007f7c:	f7f8 f930 	bl	80001e0 <memchr>
 8007f80:	2800      	cmp	r0, #0
 8007f82:	d038      	beq.n	8007ff6 <_svfiprintf_r+0x1d6>
 8007f84:	4b22      	ldr	r3, [pc, #136]	; (8008010 <_svfiprintf_r+0x1f0>)
 8007f86:	bb1b      	cbnz	r3, 8007fd0 <_svfiprintf_r+0x1b0>
 8007f88:	9b03      	ldr	r3, [sp, #12]
 8007f8a:	3307      	adds	r3, #7
 8007f8c:	f023 0307 	bic.w	r3, r3, #7
 8007f90:	3308      	adds	r3, #8
 8007f92:	9303      	str	r3, [sp, #12]
 8007f94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f96:	4433      	add	r3, r6
 8007f98:	9309      	str	r3, [sp, #36]	; 0x24
 8007f9a:	e768      	b.n	8007e6e <_svfiprintf_r+0x4e>
 8007f9c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fa0:	460c      	mov	r4, r1
 8007fa2:	2001      	movs	r0, #1
 8007fa4:	e7a6      	b.n	8007ef4 <_svfiprintf_r+0xd4>
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	3401      	adds	r4, #1
 8007faa:	9305      	str	r3, [sp, #20]
 8007fac:	4619      	mov	r1, r3
 8007fae:	f04f 0c0a 	mov.w	ip, #10
 8007fb2:	4620      	mov	r0, r4
 8007fb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fb8:	3a30      	subs	r2, #48	; 0x30
 8007fba:	2a09      	cmp	r2, #9
 8007fbc:	d903      	bls.n	8007fc6 <_svfiprintf_r+0x1a6>
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d0c6      	beq.n	8007f50 <_svfiprintf_r+0x130>
 8007fc2:	9105      	str	r1, [sp, #20]
 8007fc4:	e7c4      	b.n	8007f50 <_svfiprintf_r+0x130>
 8007fc6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fca:	4604      	mov	r4, r0
 8007fcc:	2301      	movs	r3, #1
 8007fce:	e7f0      	b.n	8007fb2 <_svfiprintf_r+0x192>
 8007fd0:	ab03      	add	r3, sp, #12
 8007fd2:	9300      	str	r3, [sp, #0]
 8007fd4:	462a      	mov	r2, r5
 8007fd6:	4b0f      	ldr	r3, [pc, #60]	; (8008014 <_svfiprintf_r+0x1f4>)
 8007fd8:	a904      	add	r1, sp, #16
 8007fda:	4638      	mov	r0, r7
 8007fdc:	f7fd fe2e 	bl	8005c3c <_printf_float>
 8007fe0:	1c42      	adds	r2, r0, #1
 8007fe2:	4606      	mov	r6, r0
 8007fe4:	d1d6      	bne.n	8007f94 <_svfiprintf_r+0x174>
 8007fe6:	89ab      	ldrh	r3, [r5, #12]
 8007fe8:	065b      	lsls	r3, r3, #25
 8007fea:	f53f af2d 	bmi.w	8007e48 <_svfiprintf_r+0x28>
 8007fee:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ff0:	b01d      	add	sp, #116	; 0x74
 8007ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ff6:	ab03      	add	r3, sp, #12
 8007ff8:	9300      	str	r3, [sp, #0]
 8007ffa:	462a      	mov	r2, r5
 8007ffc:	4b05      	ldr	r3, [pc, #20]	; (8008014 <_svfiprintf_r+0x1f4>)
 8007ffe:	a904      	add	r1, sp, #16
 8008000:	4638      	mov	r0, r7
 8008002:	f7fe f8bf 	bl	8006184 <_printf_i>
 8008006:	e7eb      	b.n	8007fe0 <_svfiprintf_r+0x1c0>
 8008008:	080099ec 	.word	0x080099ec
 800800c:	080099f6 	.word	0x080099f6
 8008010:	08005c3d 	.word	0x08005c3d
 8008014:	08007d6d 	.word	0x08007d6d
 8008018:	080099f2 	.word	0x080099f2

0800801c <__sflush_r>:
 800801c:	898a      	ldrh	r2, [r1, #12]
 800801e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008022:	4605      	mov	r5, r0
 8008024:	0710      	lsls	r0, r2, #28
 8008026:	460c      	mov	r4, r1
 8008028:	d458      	bmi.n	80080dc <__sflush_r+0xc0>
 800802a:	684b      	ldr	r3, [r1, #4]
 800802c:	2b00      	cmp	r3, #0
 800802e:	dc05      	bgt.n	800803c <__sflush_r+0x20>
 8008030:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008032:	2b00      	cmp	r3, #0
 8008034:	dc02      	bgt.n	800803c <__sflush_r+0x20>
 8008036:	2000      	movs	r0, #0
 8008038:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800803c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800803e:	2e00      	cmp	r6, #0
 8008040:	d0f9      	beq.n	8008036 <__sflush_r+0x1a>
 8008042:	2300      	movs	r3, #0
 8008044:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008048:	682f      	ldr	r7, [r5, #0]
 800804a:	6a21      	ldr	r1, [r4, #32]
 800804c:	602b      	str	r3, [r5, #0]
 800804e:	d032      	beq.n	80080b6 <__sflush_r+0x9a>
 8008050:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008052:	89a3      	ldrh	r3, [r4, #12]
 8008054:	075a      	lsls	r2, r3, #29
 8008056:	d505      	bpl.n	8008064 <__sflush_r+0x48>
 8008058:	6863      	ldr	r3, [r4, #4]
 800805a:	1ac0      	subs	r0, r0, r3
 800805c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800805e:	b10b      	cbz	r3, 8008064 <__sflush_r+0x48>
 8008060:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008062:	1ac0      	subs	r0, r0, r3
 8008064:	2300      	movs	r3, #0
 8008066:	4602      	mov	r2, r0
 8008068:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800806a:	6a21      	ldr	r1, [r4, #32]
 800806c:	4628      	mov	r0, r5
 800806e:	47b0      	blx	r6
 8008070:	1c43      	adds	r3, r0, #1
 8008072:	89a3      	ldrh	r3, [r4, #12]
 8008074:	d106      	bne.n	8008084 <__sflush_r+0x68>
 8008076:	6829      	ldr	r1, [r5, #0]
 8008078:	291d      	cmp	r1, #29
 800807a:	d82b      	bhi.n	80080d4 <__sflush_r+0xb8>
 800807c:	4a29      	ldr	r2, [pc, #164]	; (8008124 <__sflush_r+0x108>)
 800807e:	410a      	asrs	r2, r1
 8008080:	07d6      	lsls	r6, r2, #31
 8008082:	d427      	bmi.n	80080d4 <__sflush_r+0xb8>
 8008084:	2200      	movs	r2, #0
 8008086:	6062      	str	r2, [r4, #4]
 8008088:	04d9      	lsls	r1, r3, #19
 800808a:	6922      	ldr	r2, [r4, #16]
 800808c:	6022      	str	r2, [r4, #0]
 800808e:	d504      	bpl.n	800809a <__sflush_r+0x7e>
 8008090:	1c42      	adds	r2, r0, #1
 8008092:	d101      	bne.n	8008098 <__sflush_r+0x7c>
 8008094:	682b      	ldr	r3, [r5, #0]
 8008096:	b903      	cbnz	r3, 800809a <__sflush_r+0x7e>
 8008098:	6560      	str	r0, [r4, #84]	; 0x54
 800809a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800809c:	602f      	str	r7, [r5, #0]
 800809e:	2900      	cmp	r1, #0
 80080a0:	d0c9      	beq.n	8008036 <__sflush_r+0x1a>
 80080a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080a6:	4299      	cmp	r1, r3
 80080a8:	d002      	beq.n	80080b0 <__sflush_r+0x94>
 80080aa:	4628      	mov	r0, r5
 80080ac:	f7ff f9e2 	bl	8007474 <_free_r>
 80080b0:	2000      	movs	r0, #0
 80080b2:	6360      	str	r0, [r4, #52]	; 0x34
 80080b4:	e7c0      	b.n	8008038 <__sflush_r+0x1c>
 80080b6:	2301      	movs	r3, #1
 80080b8:	4628      	mov	r0, r5
 80080ba:	47b0      	blx	r6
 80080bc:	1c41      	adds	r1, r0, #1
 80080be:	d1c8      	bne.n	8008052 <__sflush_r+0x36>
 80080c0:	682b      	ldr	r3, [r5, #0]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d0c5      	beq.n	8008052 <__sflush_r+0x36>
 80080c6:	2b1d      	cmp	r3, #29
 80080c8:	d001      	beq.n	80080ce <__sflush_r+0xb2>
 80080ca:	2b16      	cmp	r3, #22
 80080cc:	d101      	bne.n	80080d2 <__sflush_r+0xb6>
 80080ce:	602f      	str	r7, [r5, #0]
 80080d0:	e7b1      	b.n	8008036 <__sflush_r+0x1a>
 80080d2:	89a3      	ldrh	r3, [r4, #12]
 80080d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080d8:	81a3      	strh	r3, [r4, #12]
 80080da:	e7ad      	b.n	8008038 <__sflush_r+0x1c>
 80080dc:	690f      	ldr	r7, [r1, #16]
 80080de:	2f00      	cmp	r7, #0
 80080e0:	d0a9      	beq.n	8008036 <__sflush_r+0x1a>
 80080e2:	0793      	lsls	r3, r2, #30
 80080e4:	680e      	ldr	r6, [r1, #0]
 80080e6:	bf08      	it	eq
 80080e8:	694b      	ldreq	r3, [r1, #20]
 80080ea:	600f      	str	r7, [r1, #0]
 80080ec:	bf18      	it	ne
 80080ee:	2300      	movne	r3, #0
 80080f0:	eba6 0807 	sub.w	r8, r6, r7
 80080f4:	608b      	str	r3, [r1, #8]
 80080f6:	f1b8 0f00 	cmp.w	r8, #0
 80080fa:	dd9c      	ble.n	8008036 <__sflush_r+0x1a>
 80080fc:	6a21      	ldr	r1, [r4, #32]
 80080fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008100:	4643      	mov	r3, r8
 8008102:	463a      	mov	r2, r7
 8008104:	4628      	mov	r0, r5
 8008106:	47b0      	blx	r6
 8008108:	2800      	cmp	r0, #0
 800810a:	dc06      	bgt.n	800811a <__sflush_r+0xfe>
 800810c:	89a3      	ldrh	r3, [r4, #12]
 800810e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008112:	81a3      	strh	r3, [r4, #12]
 8008114:	f04f 30ff 	mov.w	r0, #4294967295
 8008118:	e78e      	b.n	8008038 <__sflush_r+0x1c>
 800811a:	4407      	add	r7, r0
 800811c:	eba8 0800 	sub.w	r8, r8, r0
 8008120:	e7e9      	b.n	80080f6 <__sflush_r+0xda>
 8008122:	bf00      	nop
 8008124:	dfbffffe 	.word	0xdfbffffe

08008128 <_fflush_r>:
 8008128:	b538      	push	{r3, r4, r5, lr}
 800812a:	690b      	ldr	r3, [r1, #16]
 800812c:	4605      	mov	r5, r0
 800812e:	460c      	mov	r4, r1
 8008130:	b913      	cbnz	r3, 8008138 <_fflush_r+0x10>
 8008132:	2500      	movs	r5, #0
 8008134:	4628      	mov	r0, r5
 8008136:	bd38      	pop	{r3, r4, r5, pc}
 8008138:	b118      	cbz	r0, 8008142 <_fflush_r+0x1a>
 800813a:	6a03      	ldr	r3, [r0, #32]
 800813c:	b90b      	cbnz	r3, 8008142 <_fflush_r+0x1a>
 800813e:	f7fe f9cf 	bl	80064e0 <__sinit>
 8008142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d0f3      	beq.n	8008132 <_fflush_r+0xa>
 800814a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800814c:	07d0      	lsls	r0, r2, #31
 800814e:	d404      	bmi.n	800815a <_fflush_r+0x32>
 8008150:	0599      	lsls	r1, r3, #22
 8008152:	d402      	bmi.n	800815a <_fflush_r+0x32>
 8008154:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008156:	f7fe fb0e 	bl	8006776 <__retarget_lock_acquire_recursive>
 800815a:	4628      	mov	r0, r5
 800815c:	4621      	mov	r1, r4
 800815e:	f7ff ff5d 	bl	800801c <__sflush_r>
 8008162:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008164:	07da      	lsls	r2, r3, #31
 8008166:	4605      	mov	r5, r0
 8008168:	d4e4      	bmi.n	8008134 <_fflush_r+0xc>
 800816a:	89a3      	ldrh	r3, [r4, #12]
 800816c:	059b      	lsls	r3, r3, #22
 800816e:	d4e1      	bmi.n	8008134 <_fflush_r+0xc>
 8008170:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008172:	f7fe fb01 	bl	8006778 <__retarget_lock_release_recursive>
 8008176:	e7dd      	b.n	8008134 <_fflush_r+0xc>

08008178 <memmove>:
 8008178:	4288      	cmp	r0, r1
 800817a:	b510      	push	{r4, lr}
 800817c:	eb01 0402 	add.w	r4, r1, r2
 8008180:	d902      	bls.n	8008188 <memmove+0x10>
 8008182:	4284      	cmp	r4, r0
 8008184:	4623      	mov	r3, r4
 8008186:	d807      	bhi.n	8008198 <memmove+0x20>
 8008188:	1e43      	subs	r3, r0, #1
 800818a:	42a1      	cmp	r1, r4
 800818c:	d008      	beq.n	80081a0 <memmove+0x28>
 800818e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008192:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008196:	e7f8      	b.n	800818a <memmove+0x12>
 8008198:	4402      	add	r2, r0
 800819a:	4601      	mov	r1, r0
 800819c:	428a      	cmp	r2, r1
 800819e:	d100      	bne.n	80081a2 <memmove+0x2a>
 80081a0:	bd10      	pop	{r4, pc}
 80081a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081a6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80081aa:	e7f7      	b.n	800819c <memmove+0x24>

080081ac <_sbrk_r>:
 80081ac:	b538      	push	{r3, r4, r5, lr}
 80081ae:	4d06      	ldr	r5, [pc, #24]	; (80081c8 <_sbrk_r+0x1c>)
 80081b0:	2300      	movs	r3, #0
 80081b2:	4604      	mov	r4, r0
 80081b4:	4608      	mov	r0, r1
 80081b6:	602b      	str	r3, [r5, #0]
 80081b8:	f7f9 f91e 	bl	80013f8 <_sbrk>
 80081bc:	1c43      	adds	r3, r0, #1
 80081be:	d102      	bne.n	80081c6 <_sbrk_r+0x1a>
 80081c0:	682b      	ldr	r3, [r5, #0]
 80081c2:	b103      	cbz	r3, 80081c6 <_sbrk_r+0x1a>
 80081c4:	6023      	str	r3, [r4, #0]
 80081c6:	bd38      	pop	{r3, r4, r5, pc}
 80081c8:	20000860 	.word	0x20000860

080081cc <memcpy>:
 80081cc:	440a      	add	r2, r1
 80081ce:	4291      	cmp	r1, r2
 80081d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80081d4:	d100      	bne.n	80081d8 <memcpy+0xc>
 80081d6:	4770      	bx	lr
 80081d8:	b510      	push	{r4, lr}
 80081da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081e2:	4291      	cmp	r1, r2
 80081e4:	d1f9      	bne.n	80081da <memcpy+0xe>
 80081e6:	bd10      	pop	{r4, pc}

080081e8 <__assert_func>:
 80081e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80081ea:	4614      	mov	r4, r2
 80081ec:	461a      	mov	r2, r3
 80081ee:	4b09      	ldr	r3, [pc, #36]	; (8008214 <__assert_func+0x2c>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4605      	mov	r5, r0
 80081f4:	68d8      	ldr	r0, [r3, #12]
 80081f6:	b14c      	cbz	r4, 800820c <__assert_func+0x24>
 80081f8:	4b07      	ldr	r3, [pc, #28]	; (8008218 <__assert_func+0x30>)
 80081fa:	9100      	str	r1, [sp, #0]
 80081fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008200:	4906      	ldr	r1, [pc, #24]	; (800821c <__assert_func+0x34>)
 8008202:	462b      	mov	r3, r5
 8008204:	f000 f872 	bl	80082ec <fiprintf>
 8008208:	f000 f882 	bl	8008310 <abort>
 800820c:	4b04      	ldr	r3, [pc, #16]	; (8008220 <__assert_func+0x38>)
 800820e:	461c      	mov	r4, r3
 8008210:	e7f3      	b.n	80081fa <__assert_func+0x12>
 8008212:	bf00      	nop
 8008214:	20000064 	.word	0x20000064
 8008218:	08009a07 	.word	0x08009a07
 800821c:	08009a14 	.word	0x08009a14
 8008220:	08009a42 	.word	0x08009a42

08008224 <_calloc_r>:
 8008224:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008226:	fba1 2402 	umull	r2, r4, r1, r2
 800822a:	b94c      	cbnz	r4, 8008240 <_calloc_r+0x1c>
 800822c:	4611      	mov	r1, r2
 800822e:	9201      	str	r2, [sp, #4]
 8008230:	f7ff f994 	bl	800755c <_malloc_r>
 8008234:	9a01      	ldr	r2, [sp, #4]
 8008236:	4605      	mov	r5, r0
 8008238:	b930      	cbnz	r0, 8008248 <_calloc_r+0x24>
 800823a:	4628      	mov	r0, r5
 800823c:	b003      	add	sp, #12
 800823e:	bd30      	pop	{r4, r5, pc}
 8008240:	220c      	movs	r2, #12
 8008242:	6002      	str	r2, [r0, #0]
 8008244:	2500      	movs	r5, #0
 8008246:	e7f8      	b.n	800823a <_calloc_r+0x16>
 8008248:	4621      	mov	r1, r4
 800824a:	f7fe fa16 	bl	800667a <memset>
 800824e:	e7f4      	b.n	800823a <_calloc_r+0x16>

08008250 <__ascii_mbtowc>:
 8008250:	b082      	sub	sp, #8
 8008252:	b901      	cbnz	r1, 8008256 <__ascii_mbtowc+0x6>
 8008254:	a901      	add	r1, sp, #4
 8008256:	b142      	cbz	r2, 800826a <__ascii_mbtowc+0x1a>
 8008258:	b14b      	cbz	r3, 800826e <__ascii_mbtowc+0x1e>
 800825a:	7813      	ldrb	r3, [r2, #0]
 800825c:	600b      	str	r3, [r1, #0]
 800825e:	7812      	ldrb	r2, [r2, #0]
 8008260:	1e10      	subs	r0, r2, #0
 8008262:	bf18      	it	ne
 8008264:	2001      	movne	r0, #1
 8008266:	b002      	add	sp, #8
 8008268:	4770      	bx	lr
 800826a:	4610      	mov	r0, r2
 800826c:	e7fb      	b.n	8008266 <__ascii_mbtowc+0x16>
 800826e:	f06f 0001 	mvn.w	r0, #1
 8008272:	e7f8      	b.n	8008266 <__ascii_mbtowc+0x16>

08008274 <_realloc_r>:
 8008274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008278:	4680      	mov	r8, r0
 800827a:	4614      	mov	r4, r2
 800827c:	460e      	mov	r6, r1
 800827e:	b921      	cbnz	r1, 800828a <_realloc_r+0x16>
 8008280:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008284:	4611      	mov	r1, r2
 8008286:	f7ff b969 	b.w	800755c <_malloc_r>
 800828a:	b92a      	cbnz	r2, 8008298 <_realloc_r+0x24>
 800828c:	f7ff f8f2 	bl	8007474 <_free_r>
 8008290:	4625      	mov	r5, r4
 8008292:	4628      	mov	r0, r5
 8008294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008298:	f000 f841 	bl	800831e <_malloc_usable_size_r>
 800829c:	4284      	cmp	r4, r0
 800829e:	4607      	mov	r7, r0
 80082a0:	d802      	bhi.n	80082a8 <_realloc_r+0x34>
 80082a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80082a6:	d812      	bhi.n	80082ce <_realloc_r+0x5a>
 80082a8:	4621      	mov	r1, r4
 80082aa:	4640      	mov	r0, r8
 80082ac:	f7ff f956 	bl	800755c <_malloc_r>
 80082b0:	4605      	mov	r5, r0
 80082b2:	2800      	cmp	r0, #0
 80082b4:	d0ed      	beq.n	8008292 <_realloc_r+0x1e>
 80082b6:	42bc      	cmp	r4, r7
 80082b8:	4622      	mov	r2, r4
 80082ba:	4631      	mov	r1, r6
 80082bc:	bf28      	it	cs
 80082be:	463a      	movcs	r2, r7
 80082c0:	f7ff ff84 	bl	80081cc <memcpy>
 80082c4:	4631      	mov	r1, r6
 80082c6:	4640      	mov	r0, r8
 80082c8:	f7ff f8d4 	bl	8007474 <_free_r>
 80082cc:	e7e1      	b.n	8008292 <_realloc_r+0x1e>
 80082ce:	4635      	mov	r5, r6
 80082d0:	e7df      	b.n	8008292 <_realloc_r+0x1e>

080082d2 <__ascii_wctomb>:
 80082d2:	b149      	cbz	r1, 80082e8 <__ascii_wctomb+0x16>
 80082d4:	2aff      	cmp	r2, #255	; 0xff
 80082d6:	bf85      	ittet	hi
 80082d8:	238a      	movhi	r3, #138	; 0x8a
 80082da:	6003      	strhi	r3, [r0, #0]
 80082dc:	700a      	strbls	r2, [r1, #0]
 80082de:	f04f 30ff 	movhi.w	r0, #4294967295
 80082e2:	bf98      	it	ls
 80082e4:	2001      	movls	r0, #1
 80082e6:	4770      	bx	lr
 80082e8:	4608      	mov	r0, r1
 80082ea:	4770      	bx	lr

080082ec <fiprintf>:
 80082ec:	b40e      	push	{r1, r2, r3}
 80082ee:	b503      	push	{r0, r1, lr}
 80082f0:	4601      	mov	r1, r0
 80082f2:	ab03      	add	r3, sp, #12
 80082f4:	4805      	ldr	r0, [pc, #20]	; (800830c <fiprintf+0x20>)
 80082f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80082fa:	6800      	ldr	r0, [r0, #0]
 80082fc:	9301      	str	r3, [sp, #4]
 80082fe:	f000 f83f 	bl	8008380 <_vfiprintf_r>
 8008302:	b002      	add	sp, #8
 8008304:	f85d eb04 	ldr.w	lr, [sp], #4
 8008308:	b003      	add	sp, #12
 800830a:	4770      	bx	lr
 800830c:	20000064 	.word	0x20000064

08008310 <abort>:
 8008310:	b508      	push	{r3, lr}
 8008312:	2006      	movs	r0, #6
 8008314:	f000 fa0c 	bl	8008730 <raise>
 8008318:	2001      	movs	r0, #1
 800831a:	f7f8 fff5 	bl	8001308 <_exit>

0800831e <_malloc_usable_size_r>:
 800831e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008322:	1f18      	subs	r0, r3, #4
 8008324:	2b00      	cmp	r3, #0
 8008326:	bfbc      	itt	lt
 8008328:	580b      	ldrlt	r3, [r1, r0]
 800832a:	18c0      	addlt	r0, r0, r3
 800832c:	4770      	bx	lr

0800832e <__sfputc_r>:
 800832e:	6893      	ldr	r3, [r2, #8]
 8008330:	3b01      	subs	r3, #1
 8008332:	2b00      	cmp	r3, #0
 8008334:	b410      	push	{r4}
 8008336:	6093      	str	r3, [r2, #8]
 8008338:	da08      	bge.n	800834c <__sfputc_r+0x1e>
 800833a:	6994      	ldr	r4, [r2, #24]
 800833c:	42a3      	cmp	r3, r4
 800833e:	db01      	blt.n	8008344 <__sfputc_r+0x16>
 8008340:	290a      	cmp	r1, #10
 8008342:	d103      	bne.n	800834c <__sfputc_r+0x1e>
 8008344:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008348:	f000 b934 	b.w	80085b4 <__swbuf_r>
 800834c:	6813      	ldr	r3, [r2, #0]
 800834e:	1c58      	adds	r0, r3, #1
 8008350:	6010      	str	r0, [r2, #0]
 8008352:	7019      	strb	r1, [r3, #0]
 8008354:	4608      	mov	r0, r1
 8008356:	f85d 4b04 	ldr.w	r4, [sp], #4
 800835a:	4770      	bx	lr

0800835c <__sfputs_r>:
 800835c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800835e:	4606      	mov	r6, r0
 8008360:	460f      	mov	r7, r1
 8008362:	4614      	mov	r4, r2
 8008364:	18d5      	adds	r5, r2, r3
 8008366:	42ac      	cmp	r4, r5
 8008368:	d101      	bne.n	800836e <__sfputs_r+0x12>
 800836a:	2000      	movs	r0, #0
 800836c:	e007      	b.n	800837e <__sfputs_r+0x22>
 800836e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008372:	463a      	mov	r2, r7
 8008374:	4630      	mov	r0, r6
 8008376:	f7ff ffda 	bl	800832e <__sfputc_r>
 800837a:	1c43      	adds	r3, r0, #1
 800837c:	d1f3      	bne.n	8008366 <__sfputs_r+0xa>
 800837e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008380 <_vfiprintf_r>:
 8008380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008384:	460d      	mov	r5, r1
 8008386:	b09d      	sub	sp, #116	; 0x74
 8008388:	4614      	mov	r4, r2
 800838a:	4698      	mov	r8, r3
 800838c:	4606      	mov	r6, r0
 800838e:	b118      	cbz	r0, 8008398 <_vfiprintf_r+0x18>
 8008390:	6a03      	ldr	r3, [r0, #32]
 8008392:	b90b      	cbnz	r3, 8008398 <_vfiprintf_r+0x18>
 8008394:	f7fe f8a4 	bl	80064e0 <__sinit>
 8008398:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800839a:	07d9      	lsls	r1, r3, #31
 800839c:	d405      	bmi.n	80083aa <_vfiprintf_r+0x2a>
 800839e:	89ab      	ldrh	r3, [r5, #12]
 80083a0:	059a      	lsls	r2, r3, #22
 80083a2:	d402      	bmi.n	80083aa <_vfiprintf_r+0x2a>
 80083a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083a6:	f7fe f9e6 	bl	8006776 <__retarget_lock_acquire_recursive>
 80083aa:	89ab      	ldrh	r3, [r5, #12]
 80083ac:	071b      	lsls	r3, r3, #28
 80083ae:	d501      	bpl.n	80083b4 <_vfiprintf_r+0x34>
 80083b0:	692b      	ldr	r3, [r5, #16]
 80083b2:	b99b      	cbnz	r3, 80083dc <_vfiprintf_r+0x5c>
 80083b4:	4629      	mov	r1, r5
 80083b6:	4630      	mov	r0, r6
 80083b8:	f000 f93a 	bl	8008630 <__swsetup_r>
 80083bc:	b170      	cbz	r0, 80083dc <_vfiprintf_r+0x5c>
 80083be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80083c0:	07dc      	lsls	r4, r3, #31
 80083c2:	d504      	bpl.n	80083ce <_vfiprintf_r+0x4e>
 80083c4:	f04f 30ff 	mov.w	r0, #4294967295
 80083c8:	b01d      	add	sp, #116	; 0x74
 80083ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ce:	89ab      	ldrh	r3, [r5, #12]
 80083d0:	0598      	lsls	r0, r3, #22
 80083d2:	d4f7      	bmi.n	80083c4 <_vfiprintf_r+0x44>
 80083d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083d6:	f7fe f9cf 	bl	8006778 <__retarget_lock_release_recursive>
 80083da:	e7f3      	b.n	80083c4 <_vfiprintf_r+0x44>
 80083dc:	2300      	movs	r3, #0
 80083de:	9309      	str	r3, [sp, #36]	; 0x24
 80083e0:	2320      	movs	r3, #32
 80083e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80083ea:	2330      	movs	r3, #48	; 0x30
 80083ec:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80085a0 <_vfiprintf_r+0x220>
 80083f0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083f4:	f04f 0901 	mov.w	r9, #1
 80083f8:	4623      	mov	r3, r4
 80083fa:	469a      	mov	sl, r3
 80083fc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008400:	b10a      	cbz	r2, 8008406 <_vfiprintf_r+0x86>
 8008402:	2a25      	cmp	r2, #37	; 0x25
 8008404:	d1f9      	bne.n	80083fa <_vfiprintf_r+0x7a>
 8008406:	ebba 0b04 	subs.w	fp, sl, r4
 800840a:	d00b      	beq.n	8008424 <_vfiprintf_r+0xa4>
 800840c:	465b      	mov	r3, fp
 800840e:	4622      	mov	r2, r4
 8008410:	4629      	mov	r1, r5
 8008412:	4630      	mov	r0, r6
 8008414:	f7ff ffa2 	bl	800835c <__sfputs_r>
 8008418:	3001      	adds	r0, #1
 800841a:	f000 80a9 	beq.w	8008570 <_vfiprintf_r+0x1f0>
 800841e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008420:	445a      	add	r2, fp
 8008422:	9209      	str	r2, [sp, #36]	; 0x24
 8008424:	f89a 3000 	ldrb.w	r3, [sl]
 8008428:	2b00      	cmp	r3, #0
 800842a:	f000 80a1 	beq.w	8008570 <_vfiprintf_r+0x1f0>
 800842e:	2300      	movs	r3, #0
 8008430:	f04f 32ff 	mov.w	r2, #4294967295
 8008434:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008438:	f10a 0a01 	add.w	sl, sl, #1
 800843c:	9304      	str	r3, [sp, #16]
 800843e:	9307      	str	r3, [sp, #28]
 8008440:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008444:	931a      	str	r3, [sp, #104]	; 0x68
 8008446:	4654      	mov	r4, sl
 8008448:	2205      	movs	r2, #5
 800844a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800844e:	4854      	ldr	r0, [pc, #336]	; (80085a0 <_vfiprintf_r+0x220>)
 8008450:	f7f7 fec6 	bl	80001e0 <memchr>
 8008454:	9a04      	ldr	r2, [sp, #16]
 8008456:	b9d8      	cbnz	r0, 8008490 <_vfiprintf_r+0x110>
 8008458:	06d1      	lsls	r1, r2, #27
 800845a:	bf44      	itt	mi
 800845c:	2320      	movmi	r3, #32
 800845e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008462:	0713      	lsls	r3, r2, #28
 8008464:	bf44      	itt	mi
 8008466:	232b      	movmi	r3, #43	; 0x2b
 8008468:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800846c:	f89a 3000 	ldrb.w	r3, [sl]
 8008470:	2b2a      	cmp	r3, #42	; 0x2a
 8008472:	d015      	beq.n	80084a0 <_vfiprintf_r+0x120>
 8008474:	9a07      	ldr	r2, [sp, #28]
 8008476:	4654      	mov	r4, sl
 8008478:	2000      	movs	r0, #0
 800847a:	f04f 0c0a 	mov.w	ip, #10
 800847e:	4621      	mov	r1, r4
 8008480:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008484:	3b30      	subs	r3, #48	; 0x30
 8008486:	2b09      	cmp	r3, #9
 8008488:	d94d      	bls.n	8008526 <_vfiprintf_r+0x1a6>
 800848a:	b1b0      	cbz	r0, 80084ba <_vfiprintf_r+0x13a>
 800848c:	9207      	str	r2, [sp, #28]
 800848e:	e014      	b.n	80084ba <_vfiprintf_r+0x13a>
 8008490:	eba0 0308 	sub.w	r3, r0, r8
 8008494:	fa09 f303 	lsl.w	r3, r9, r3
 8008498:	4313      	orrs	r3, r2
 800849a:	9304      	str	r3, [sp, #16]
 800849c:	46a2      	mov	sl, r4
 800849e:	e7d2      	b.n	8008446 <_vfiprintf_r+0xc6>
 80084a0:	9b03      	ldr	r3, [sp, #12]
 80084a2:	1d19      	adds	r1, r3, #4
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	9103      	str	r1, [sp, #12]
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	bfbb      	ittet	lt
 80084ac:	425b      	neglt	r3, r3
 80084ae:	f042 0202 	orrlt.w	r2, r2, #2
 80084b2:	9307      	strge	r3, [sp, #28]
 80084b4:	9307      	strlt	r3, [sp, #28]
 80084b6:	bfb8      	it	lt
 80084b8:	9204      	strlt	r2, [sp, #16]
 80084ba:	7823      	ldrb	r3, [r4, #0]
 80084bc:	2b2e      	cmp	r3, #46	; 0x2e
 80084be:	d10c      	bne.n	80084da <_vfiprintf_r+0x15a>
 80084c0:	7863      	ldrb	r3, [r4, #1]
 80084c2:	2b2a      	cmp	r3, #42	; 0x2a
 80084c4:	d134      	bne.n	8008530 <_vfiprintf_r+0x1b0>
 80084c6:	9b03      	ldr	r3, [sp, #12]
 80084c8:	1d1a      	adds	r2, r3, #4
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	9203      	str	r2, [sp, #12]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	bfb8      	it	lt
 80084d2:	f04f 33ff 	movlt.w	r3, #4294967295
 80084d6:	3402      	adds	r4, #2
 80084d8:	9305      	str	r3, [sp, #20]
 80084da:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80085b0 <_vfiprintf_r+0x230>
 80084de:	7821      	ldrb	r1, [r4, #0]
 80084e0:	2203      	movs	r2, #3
 80084e2:	4650      	mov	r0, sl
 80084e4:	f7f7 fe7c 	bl	80001e0 <memchr>
 80084e8:	b138      	cbz	r0, 80084fa <_vfiprintf_r+0x17a>
 80084ea:	9b04      	ldr	r3, [sp, #16]
 80084ec:	eba0 000a 	sub.w	r0, r0, sl
 80084f0:	2240      	movs	r2, #64	; 0x40
 80084f2:	4082      	lsls	r2, r0
 80084f4:	4313      	orrs	r3, r2
 80084f6:	3401      	adds	r4, #1
 80084f8:	9304      	str	r3, [sp, #16]
 80084fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084fe:	4829      	ldr	r0, [pc, #164]	; (80085a4 <_vfiprintf_r+0x224>)
 8008500:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008504:	2206      	movs	r2, #6
 8008506:	f7f7 fe6b 	bl	80001e0 <memchr>
 800850a:	2800      	cmp	r0, #0
 800850c:	d03f      	beq.n	800858e <_vfiprintf_r+0x20e>
 800850e:	4b26      	ldr	r3, [pc, #152]	; (80085a8 <_vfiprintf_r+0x228>)
 8008510:	bb1b      	cbnz	r3, 800855a <_vfiprintf_r+0x1da>
 8008512:	9b03      	ldr	r3, [sp, #12]
 8008514:	3307      	adds	r3, #7
 8008516:	f023 0307 	bic.w	r3, r3, #7
 800851a:	3308      	adds	r3, #8
 800851c:	9303      	str	r3, [sp, #12]
 800851e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008520:	443b      	add	r3, r7
 8008522:	9309      	str	r3, [sp, #36]	; 0x24
 8008524:	e768      	b.n	80083f8 <_vfiprintf_r+0x78>
 8008526:	fb0c 3202 	mla	r2, ip, r2, r3
 800852a:	460c      	mov	r4, r1
 800852c:	2001      	movs	r0, #1
 800852e:	e7a6      	b.n	800847e <_vfiprintf_r+0xfe>
 8008530:	2300      	movs	r3, #0
 8008532:	3401      	adds	r4, #1
 8008534:	9305      	str	r3, [sp, #20]
 8008536:	4619      	mov	r1, r3
 8008538:	f04f 0c0a 	mov.w	ip, #10
 800853c:	4620      	mov	r0, r4
 800853e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008542:	3a30      	subs	r2, #48	; 0x30
 8008544:	2a09      	cmp	r2, #9
 8008546:	d903      	bls.n	8008550 <_vfiprintf_r+0x1d0>
 8008548:	2b00      	cmp	r3, #0
 800854a:	d0c6      	beq.n	80084da <_vfiprintf_r+0x15a>
 800854c:	9105      	str	r1, [sp, #20]
 800854e:	e7c4      	b.n	80084da <_vfiprintf_r+0x15a>
 8008550:	fb0c 2101 	mla	r1, ip, r1, r2
 8008554:	4604      	mov	r4, r0
 8008556:	2301      	movs	r3, #1
 8008558:	e7f0      	b.n	800853c <_vfiprintf_r+0x1bc>
 800855a:	ab03      	add	r3, sp, #12
 800855c:	9300      	str	r3, [sp, #0]
 800855e:	462a      	mov	r2, r5
 8008560:	4b12      	ldr	r3, [pc, #72]	; (80085ac <_vfiprintf_r+0x22c>)
 8008562:	a904      	add	r1, sp, #16
 8008564:	4630      	mov	r0, r6
 8008566:	f7fd fb69 	bl	8005c3c <_printf_float>
 800856a:	4607      	mov	r7, r0
 800856c:	1c78      	adds	r0, r7, #1
 800856e:	d1d6      	bne.n	800851e <_vfiprintf_r+0x19e>
 8008570:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008572:	07d9      	lsls	r1, r3, #31
 8008574:	d405      	bmi.n	8008582 <_vfiprintf_r+0x202>
 8008576:	89ab      	ldrh	r3, [r5, #12]
 8008578:	059a      	lsls	r2, r3, #22
 800857a:	d402      	bmi.n	8008582 <_vfiprintf_r+0x202>
 800857c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800857e:	f7fe f8fb 	bl	8006778 <__retarget_lock_release_recursive>
 8008582:	89ab      	ldrh	r3, [r5, #12]
 8008584:	065b      	lsls	r3, r3, #25
 8008586:	f53f af1d 	bmi.w	80083c4 <_vfiprintf_r+0x44>
 800858a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800858c:	e71c      	b.n	80083c8 <_vfiprintf_r+0x48>
 800858e:	ab03      	add	r3, sp, #12
 8008590:	9300      	str	r3, [sp, #0]
 8008592:	462a      	mov	r2, r5
 8008594:	4b05      	ldr	r3, [pc, #20]	; (80085ac <_vfiprintf_r+0x22c>)
 8008596:	a904      	add	r1, sp, #16
 8008598:	4630      	mov	r0, r6
 800859a:	f7fd fdf3 	bl	8006184 <_printf_i>
 800859e:	e7e4      	b.n	800856a <_vfiprintf_r+0x1ea>
 80085a0:	080099ec 	.word	0x080099ec
 80085a4:	080099f6 	.word	0x080099f6
 80085a8:	08005c3d 	.word	0x08005c3d
 80085ac:	0800835d 	.word	0x0800835d
 80085b0:	080099f2 	.word	0x080099f2

080085b4 <__swbuf_r>:
 80085b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085b6:	460e      	mov	r6, r1
 80085b8:	4614      	mov	r4, r2
 80085ba:	4605      	mov	r5, r0
 80085bc:	b118      	cbz	r0, 80085c6 <__swbuf_r+0x12>
 80085be:	6a03      	ldr	r3, [r0, #32]
 80085c0:	b90b      	cbnz	r3, 80085c6 <__swbuf_r+0x12>
 80085c2:	f7fd ff8d 	bl	80064e0 <__sinit>
 80085c6:	69a3      	ldr	r3, [r4, #24]
 80085c8:	60a3      	str	r3, [r4, #8]
 80085ca:	89a3      	ldrh	r3, [r4, #12]
 80085cc:	071a      	lsls	r2, r3, #28
 80085ce:	d525      	bpl.n	800861c <__swbuf_r+0x68>
 80085d0:	6923      	ldr	r3, [r4, #16]
 80085d2:	b31b      	cbz	r3, 800861c <__swbuf_r+0x68>
 80085d4:	6823      	ldr	r3, [r4, #0]
 80085d6:	6922      	ldr	r2, [r4, #16]
 80085d8:	1a98      	subs	r0, r3, r2
 80085da:	6963      	ldr	r3, [r4, #20]
 80085dc:	b2f6      	uxtb	r6, r6
 80085de:	4283      	cmp	r3, r0
 80085e0:	4637      	mov	r7, r6
 80085e2:	dc04      	bgt.n	80085ee <__swbuf_r+0x3a>
 80085e4:	4621      	mov	r1, r4
 80085e6:	4628      	mov	r0, r5
 80085e8:	f7ff fd9e 	bl	8008128 <_fflush_r>
 80085ec:	b9e0      	cbnz	r0, 8008628 <__swbuf_r+0x74>
 80085ee:	68a3      	ldr	r3, [r4, #8]
 80085f0:	3b01      	subs	r3, #1
 80085f2:	60a3      	str	r3, [r4, #8]
 80085f4:	6823      	ldr	r3, [r4, #0]
 80085f6:	1c5a      	adds	r2, r3, #1
 80085f8:	6022      	str	r2, [r4, #0]
 80085fa:	701e      	strb	r6, [r3, #0]
 80085fc:	6962      	ldr	r2, [r4, #20]
 80085fe:	1c43      	adds	r3, r0, #1
 8008600:	429a      	cmp	r2, r3
 8008602:	d004      	beq.n	800860e <__swbuf_r+0x5a>
 8008604:	89a3      	ldrh	r3, [r4, #12]
 8008606:	07db      	lsls	r3, r3, #31
 8008608:	d506      	bpl.n	8008618 <__swbuf_r+0x64>
 800860a:	2e0a      	cmp	r6, #10
 800860c:	d104      	bne.n	8008618 <__swbuf_r+0x64>
 800860e:	4621      	mov	r1, r4
 8008610:	4628      	mov	r0, r5
 8008612:	f7ff fd89 	bl	8008128 <_fflush_r>
 8008616:	b938      	cbnz	r0, 8008628 <__swbuf_r+0x74>
 8008618:	4638      	mov	r0, r7
 800861a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800861c:	4621      	mov	r1, r4
 800861e:	4628      	mov	r0, r5
 8008620:	f000 f806 	bl	8008630 <__swsetup_r>
 8008624:	2800      	cmp	r0, #0
 8008626:	d0d5      	beq.n	80085d4 <__swbuf_r+0x20>
 8008628:	f04f 37ff 	mov.w	r7, #4294967295
 800862c:	e7f4      	b.n	8008618 <__swbuf_r+0x64>
	...

08008630 <__swsetup_r>:
 8008630:	b538      	push	{r3, r4, r5, lr}
 8008632:	4b2a      	ldr	r3, [pc, #168]	; (80086dc <__swsetup_r+0xac>)
 8008634:	4605      	mov	r5, r0
 8008636:	6818      	ldr	r0, [r3, #0]
 8008638:	460c      	mov	r4, r1
 800863a:	b118      	cbz	r0, 8008644 <__swsetup_r+0x14>
 800863c:	6a03      	ldr	r3, [r0, #32]
 800863e:	b90b      	cbnz	r3, 8008644 <__swsetup_r+0x14>
 8008640:	f7fd ff4e 	bl	80064e0 <__sinit>
 8008644:	89a3      	ldrh	r3, [r4, #12]
 8008646:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800864a:	0718      	lsls	r0, r3, #28
 800864c:	d422      	bmi.n	8008694 <__swsetup_r+0x64>
 800864e:	06d9      	lsls	r1, r3, #27
 8008650:	d407      	bmi.n	8008662 <__swsetup_r+0x32>
 8008652:	2309      	movs	r3, #9
 8008654:	602b      	str	r3, [r5, #0]
 8008656:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800865a:	81a3      	strh	r3, [r4, #12]
 800865c:	f04f 30ff 	mov.w	r0, #4294967295
 8008660:	e034      	b.n	80086cc <__swsetup_r+0x9c>
 8008662:	0758      	lsls	r0, r3, #29
 8008664:	d512      	bpl.n	800868c <__swsetup_r+0x5c>
 8008666:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008668:	b141      	cbz	r1, 800867c <__swsetup_r+0x4c>
 800866a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800866e:	4299      	cmp	r1, r3
 8008670:	d002      	beq.n	8008678 <__swsetup_r+0x48>
 8008672:	4628      	mov	r0, r5
 8008674:	f7fe fefe 	bl	8007474 <_free_r>
 8008678:	2300      	movs	r3, #0
 800867a:	6363      	str	r3, [r4, #52]	; 0x34
 800867c:	89a3      	ldrh	r3, [r4, #12]
 800867e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008682:	81a3      	strh	r3, [r4, #12]
 8008684:	2300      	movs	r3, #0
 8008686:	6063      	str	r3, [r4, #4]
 8008688:	6923      	ldr	r3, [r4, #16]
 800868a:	6023      	str	r3, [r4, #0]
 800868c:	89a3      	ldrh	r3, [r4, #12]
 800868e:	f043 0308 	orr.w	r3, r3, #8
 8008692:	81a3      	strh	r3, [r4, #12]
 8008694:	6923      	ldr	r3, [r4, #16]
 8008696:	b94b      	cbnz	r3, 80086ac <__swsetup_r+0x7c>
 8008698:	89a3      	ldrh	r3, [r4, #12]
 800869a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800869e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80086a2:	d003      	beq.n	80086ac <__swsetup_r+0x7c>
 80086a4:	4621      	mov	r1, r4
 80086a6:	4628      	mov	r0, r5
 80086a8:	f000 f884 	bl	80087b4 <__smakebuf_r>
 80086ac:	89a0      	ldrh	r0, [r4, #12]
 80086ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80086b2:	f010 0301 	ands.w	r3, r0, #1
 80086b6:	d00a      	beq.n	80086ce <__swsetup_r+0x9e>
 80086b8:	2300      	movs	r3, #0
 80086ba:	60a3      	str	r3, [r4, #8]
 80086bc:	6963      	ldr	r3, [r4, #20]
 80086be:	425b      	negs	r3, r3
 80086c0:	61a3      	str	r3, [r4, #24]
 80086c2:	6923      	ldr	r3, [r4, #16]
 80086c4:	b943      	cbnz	r3, 80086d8 <__swsetup_r+0xa8>
 80086c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80086ca:	d1c4      	bne.n	8008656 <__swsetup_r+0x26>
 80086cc:	bd38      	pop	{r3, r4, r5, pc}
 80086ce:	0781      	lsls	r1, r0, #30
 80086d0:	bf58      	it	pl
 80086d2:	6963      	ldrpl	r3, [r4, #20]
 80086d4:	60a3      	str	r3, [r4, #8]
 80086d6:	e7f4      	b.n	80086c2 <__swsetup_r+0x92>
 80086d8:	2000      	movs	r0, #0
 80086da:	e7f7      	b.n	80086cc <__swsetup_r+0x9c>
 80086dc:	20000064 	.word	0x20000064

080086e0 <_raise_r>:
 80086e0:	291f      	cmp	r1, #31
 80086e2:	b538      	push	{r3, r4, r5, lr}
 80086e4:	4604      	mov	r4, r0
 80086e6:	460d      	mov	r5, r1
 80086e8:	d904      	bls.n	80086f4 <_raise_r+0x14>
 80086ea:	2316      	movs	r3, #22
 80086ec:	6003      	str	r3, [r0, #0]
 80086ee:	f04f 30ff 	mov.w	r0, #4294967295
 80086f2:	bd38      	pop	{r3, r4, r5, pc}
 80086f4:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80086f6:	b112      	cbz	r2, 80086fe <_raise_r+0x1e>
 80086f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086fc:	b94b      	cbnz	r3, 8008712 <_raise_r+0x32>
 80086fe:	4620      	mov	r0, r4
 8008700:	f000 f830 	bl	8008764 <_getpid_r>
 8008704:	462a      	mov	r2, r5
 8008706:	4601      	mov	r1, r0
 8008708:	4620      	mov	r0, r4
 800870a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800870e:	f000 b817 	b.w	8008740 <_kill_r>
 8008712:	2b01      	cmp	r3, #1
 8008714:	d00a      	beq.n	800872c <_raise_r+0x4c>
 8008716:	1c59      	adds	r1, r3, #1
 8008718:	d103      	bne.n	8008722 <_raise_r+0x42>
 800871a:	2316      	movs	r3, #22
 800871c:	6003      	str	r3, [r0, #0]
 800871e:	2001      	movs	r0, #1
 8008720:	e7e7      	b.n	80086f2 <_raise_r+0x12>
 8008722:	2400      	movs	r4, #0
 8008724:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008728:	4628      	mov	r0, r5
 800872a:	4798      	blx	r3
 800872c:	2000      	movs	r0, #0
 800872e:	e7e0      	b.n	80086f2 <_raise_r+0x12>

08008730 <raise>:
 8008730:	4b02      	ldr	r3, [pc, #8]	; (800873c <raise+0xc>)
 8008732:	4601      	mov	r1, r0
 8008734:	6818      	ldr	r0, [r3, #0]
 8008736:	f7ff bfd3 	b.w	80086e0 <_raise_r>
 800873a:	bf00      	nop
 800873c:	20000064 	.word	0x20000064

08008740 <_kill_r>:
 8008740:	b538      	push	{r3, r4, r5, lr}
 8008742:	4d07      	ldr	r5, [pc, #28]	; (8008760 <_kill_r+0x20>)
 8008744:	2300      	movs	r3, #0
 8008746:	4604      	mov	r4, r0
 8008748:	4608      	mov	r0, r1
 800874a:	4611      	mov	r1, r2
 800874c:	602b      	str	r3, [r5, #0]
 800874e:	f7f8 fdcb 	bl	80012e8 <_kill>
 8008752:	1c43      	adds	r3, r0, #1
 8008754:	d102      	bne.n	800875c <_kill_r+0x1c>
 8008756:	682b      	ldr	r3, [r5, #0]
 8008758:	b103      	cbz	r3, 800875c <_kill_r+0x1c>
 800875a:	6023      	str	r3, [r4, #0]
 800875c:	bd38      	pop	{r3, r4, r5, pc}
 800875e:	bf00      	nop
 8008760:	20000860 	.word	0x20000860

08008764 <_getpid_r>:
 8008764:	f7f8 bdb8 	b.w	80012d8 <_getpid>

08008768 <__swhatbuf_r>:
 8008768:	b570      	push	{r4, r5, r6, lr}
 800876a:	460c      	mov	r4, r1
 800876c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008770:	2900      	cmp	r1, #0
 8008772:	b096      	sub	sp, #88	; 0x58
 8008774:	4615      	mov	r5, r2
 8008776:	461e      	mov	r6, r3
 8008778:	da0d      	bge.n	8008796 <__swhatbuf_r+0x2e>
 800877a:	89a3      	ldrh	r3, [r4, #12]
 800877c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008780:	f04f 0100 	mov.w	r1, #0
 8008784:	bf0c      	ite	eq
 8008786:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800878a:	2340      	movne	r3, #64	; 0x40
 800878c:	2000      	movs	r0, #0
 800878e:	6031      	str	r1, [r6, #0]
 8008790:	602b      	str	r3, [r5, #0]
 8008792:	b016      	add	sp, #88	; 0x58
 8008794:	bd70      	pop	{r4, r5, r6, pc}
 8008796:	466a      	mov	r2, sp
 8008798:	f000 f848 	bl	800882c <_fstat_r>
 800879c:	2800      	cmp	r0, #0
 800879e:	dbec      	blt.n	800877a <__swhatbuf_r+0x12>
 80087a0:	9901      	ldr	r1, [sp, #4]
 80087a2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80087a6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80087aa:	4259      	negs	r1, r3
 80087ac:	4159      	adcs	r1, r3
 80087ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087b2:	e7eb      	b.n	800878c <__swhatbuf_r+0x24>

080087b4 <__smakebuf_r>:
 80087b4:	898b      	ldrh	r3, [r1, #12]
 80087b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80087b8:	079d      	lsls	r5, r3, #30
 80087ba:	4606      	mov	r6, r0
 80087bc:	460c      	mov	r4, r1
 80087be:	d507      	bpl.n	80087d0 <__smakebuf_r+0x1c>
 80087c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80087c4:	6023      	str	r3, [r4, #0]
 80087c6:	6123      	str	r3, [r4, #16]
 80087c8:	2301      	movs	r3, #1
 80087ca:	6163      	str	r3, [r4, #20]
 80087cc:	b002      	add	sp, #8
 80087ce:	bd70      	pop	{r4, r5, r6, pc}
 80087d0:	ab01      	add	r3, sp, #4
 80087d2:	466a      	mov	r2, sp
 80087d4:	f7ff ffc8 	bl	8008768 <__swhatbuf_r>
 80087d8:	9900      	ldr	r1, [sp, #0]
 80087da:	4605      	mov	r5, r0
 80087dc:	4630      	mov	r0, r6
 80087de:	f7fe febd 	bl	800755c <_malloc_r>
 80087e2:	b948      	cbnz	r0, 80087f8 <__smakebuf_r+0x44>
 80087e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80087e8:	059a      	lsls	r2, r3, #22
 80087ea:	d4ef      	bmi.n	80087cc <__smakebuf_r+0x18>
 80087ec:	f023 0303 	bic.w	r3, r3, #3
 80087f0:	f043 0302 	orr.w	r3, r3, #2
 80087f4:	81a3      	strh	r3, [r4, #12]
 80087f6:	e7e3      	b.n	80087c0 <__smakebuf_r+0xc>
 80087f8:	89a3      	ldrh	r3, [r4, #12]
 80087fa:	6020      	str	r0, [r4, #0]
 80087fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008800:	81a3      	strh	r3, [r4, #12]
 8008802:	9b00      	ldr	r3, [sp, #0]
 8008804:	6163      	str	r3, [r4, #20]
 8008806:	9b01      	ldr	r3, [sp, #4]
 8008808:	6120      	str	r0, [r4, #16]
 800880a:	b15b      	cbz	r3, 8008824 <__smakebuf_r+0x70>
 800880c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008810:	4630      	mov	r0, r6
 8008812:	f000 f81d 	bl	8008850 <_isatty_r>
 8008816:	b128      	cbz	r0, 8008824 <__smakebuf_r+0x70>
 8008818:	89a3      	ldrh	r3, [r4, #12]
 800881a:	f023 0303 	bic.w	r3, r3, #3
 800881e:	f043 0301 	orr.w	r3, r3, #1
 8008822:	81a3      	strh	r3, [r4, #12]
 8008824:	89a3      	ldrh	r3, [r4, #12]
 8008826:	431d      	orrs	r5, r3
 8008828:	81a5      	strh	r5, [r4, #12]
 800882a:	e7cf      	b.n	80087cc <__smakebuf_r+0x18>

0800882c <_fstat_r>:
 800882c:	b538      	push	{r3, r4, r5, lr}
 800882e:	4d07      	ldr	r5, [pc, #28]	; (800884c <_fstat_r+0x20>)
 8008830:	2300      	movs	r3, #0
 8008832:	4604      	mov	r4, r0
 8008834:	4608      	mov	r0, r1
 8008836:	4611      	mov	r1, r2
 8008838:	602b      	str	r3, [r5, #0]
 800883a:	f7f8 fdb4 	bl	80013a6 <_fstat>
 800883e:	1c43      	adds	r3, r0, #1
 8008840:	d102      	bne.n	8008848 <_fstat_r+0x1c>
 8008842:	682b      	ldr	r3, [r5, #0]
 8008844:	b103      	cbz	r3, 8008848 <_fstat_r+0x1c>
 8008846:	6023      	str	r3, [r4, #0]
 8008848:	bd38      	pop	{r3, r4, r5, pc}
 800884a:	bf00      	nop
 800884c:	20000860 	.word	0x20000860

08008850 <_isatty_r>:
 8008850:	b538      	push	{r3, r4, r5, lr}
 8008852:	4d06      	ldr	r5, [pc, #24]	; (800886c <_isatty_r+0x1c>)
 8008854:	2300      	movs	r3, #0
 8008856:	4604      	mov	r4, r0
 8008858:	4608      	mov	r0, r1
 800885a:	602b      	str	r3, [r5, #0]
 800885c:	f7f8 fdb3 	bl	80013c6 <_isatty>
 8008860:	1c43      	adds	r3, r0, #1
 8008862:	d102      	bne.n	800886a <_isatty_r+0x1a>
 8008864:	682b      	ldr	r3, [r5, #0]
 8008866:	b103      	cbz	r3, 800886a <_isatty_r+0x1a>
 8008868:	6023      	str	r3, [r4, #0]
 800886a:	bd38      	pop	{r3, r4, r5, pc}
 800886c:	20000860 	.word	0x20000860

08008870 <pow>:
 8008870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008872:	ed2d 8b02 	vpush	{d8}
 8008876:	eeb0 8a40 	vmov.f32	s16, s0
 800887a:	eef0 8a60 	vmov.f32	s17, s1
 800887e:	ec55 4b11 	vmov	r4, r5, d1
 8008882:	f000 f979 	bl	8008b78 <__ieee754_pow>
 8008886:	4622      	mov	r2, r4
 8008888:	462b      	mov	r3, r5
 800888a:	4620      	mov	r0, r4
 800888c:	4629      	mov	r1, r5
 800888e:	ec57 6b10 	vmov	r6, r7, d0
 8008892:	f7f8 f953 	bl	8000b3c <__aeabi_dcmpun>
 8008896:	2800      	cmp	r0, #0
 8008898:	d13b      	bne.n	8008912 <pow+0xa2>
 800889a:	ec51 0b18 	vmov	r0, r1, d8
 800889e:	2200      	movs	r2, #0
 80088a0:	2300      	movs	r3, #0
 80088a2:	f7f8 f919 	bl	8000ad8 <__aeabi_dcmpeq>
 80088a6:	b1b8      	cbz	r0, 80088d8 <pow+0x68>
 80088a8:	2200      	movs	r2, #0
 80088aa:	2300      	movs	r3, #0
 80088ac:	4620      	mov	r0, r4
 80088ae:	4629      	mov	r1, r5
 80088b0:	f7f8 f912 	bl	8000ad8 <__aeabi_dcmpeq>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	d146      	bne.n	8008946 <pow+0xd6>
 80088b8:	ec45 4b10 	vmov	d0, r4, r5
 80088bc:	f000 f874 	bl	80089a8 <finite>
 80088c0:	b338      	cbz	r0, 8008912 <pow+0xa2>
 80088c2:	2200      	movs	r2, #0
 80088c4:	2300      	movs	r3, #0
 80088c6:	4620      	mov	r0, r4
 80088c8:	4629      	mov	r1, r5
 80088ca:	f7f8 f90f 	bl	8000aec <__aeabi_dcmplt>
 80088ce:	b300      	cbz	r0, 8008912 <pow+0xa2>
 80088d0:	f7fd ff26 	bl	8006720 <__errno>
 80088d4:	2322      	movs	r3, #34	; 0x22
 80088d6:	e01b      	b.n	8008910 <pow+0xa0>
 80088d8:	ec47 6b10 	vmov	d0, r6, r7
 80088dc:	f000 f864 	bl	80089a8 <finite>
 80088e0:	b9e0      	cbnz	r0, 800891c <pow+0xac>
 80088e2:	eeb0 0a48 	vmov.f32	s0, s16
 80088e6:	eef0 0a68 	vmov.f32	s1, s17
 80088ea:	f000 f85d 	bl	80089a8 <finite>
 80088ee:	b1a8      	cbz	r0, 800891c <pow+0xac>
 80088f0:	ec45 4b10 	vmov	d0, r4, r5
 80088f4:	f000 f858 	bl	80089a8 <finite>
 80088f8:	b180      	cbz	r0, 800891c <pow+0xac>
 80088fa:	4632      	mov	r2, r6
 80088fc:	463b      	mov	r3, r7
 80088fe:	4630      	mov	r0, r6
 8008900:	4639      	mov	r1, r7
 8008902:	f7f8 f91b 	bl	8000b3c <__aeabi_dcmpun>
 8008906:	2800      	cmp	r0, #0
 8008908:	d0e2      	beq.n	80088d0 <pow+0x60>
 800890a:	f7fd ff09 	bl	8006720 <__errno>
 800890e:	2321      	movs	r3, #33	; 0x21
 8008910:	6003      	str	r3, [r0, #0]
 8008912:	ecbd 8b02 	vpop	{d8}
 8008916:	ec47 6b10 	vmov	d0, r6, r7
 800891a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800891c:	2200      	movs	r2, #0
 800891e:	2300      	movs	r3, #0
 8008920:	4630      	mov	r0, r6
 8008922:	4639      	mov	r1, r7
 8008924:	f7f8 f8d8 	bl	8000ad8 <__aeabi_dcmpeq>
 8008928:	2800      	cmp	r0, #0
 800892a:	d0f2      	beq.n	8008912 <pow+0xa2>
 800892c:	eeb0 0a48 	vmov.f32	s0, s16
 8008930:	eef0 0a68 	vmov.f32	s1, s17
 8008934:	f000 f838 	bl	80089a8 <finite>
 8008938:	2800      	cmp	r0, #0
 800893a:	d0ea      	beq.n	8008912 <pow+0xa2>
 800893c:	ec45 4b10 	vmov	d0, r4, r5
 8008940:	f000 f832 	bl	80089a8 <finite>
 8008944:	e7c3      	b.n	80088ce <pow+0x5e>
 8008946:	4f01      	ldr	r7, [pc, #4]	; (800894c <pow+0xdc>)
 8008948:	2600      	movs	r6, #0
 800894a:	e7e2      	b.n	8008912 <pow+0xa2>
 800894c:	3ff00000 	.word	0x3ff00000

08008950 <sqrt>:
 8008950:	b538      	push	{r3, r4, r5, lr}
 8008952:	ed2d 8b02 	vpush	{d8}
 8008956:	ec55 4b10 	vmov	r4, r5, d0
 800895a:	f000 f831 	bl	80089c0 <__ieee754_sqrt>
 800895e:	4622      	mov	r2, r4
 8008960:	462b      	mov	r3, r5
 8008962:	4620      	mov	r0, r4
 8008964:	4629      	mov	r1, r5
 8008966:	eeb0 8a40 	vmov.f32	s16, s0
 800896a:	eef0 8a60 	vmov.f32	s17, s1
 800896e:	f7f8 f8e5 	bl	8000b3c <__aeabi_dcmpun>
 8008972:	b990      	cbnz	r0, 800899a <sqrt+0x4a>
 8008974:	2200      	movs	r2, #0
 8008976:	2300      	movs	r3, #0
 8008978:	4620      	mov	r0, r4
 800897a:	4629      	mov	r1, r5
 800897c:	f7f8 f8b6 	bl	8000aec <__aeabi_dcmplt>
 8008980:	b158      	cbz	r0, 800899a <sqrt+0x4a>
 8008982:	f7fd fecd 	bl	8006720 <__errno>
 8008986:	2321      	movs	r3, #33	; 0x21
 8008988:	6003      	str	r3, [r0, #0]
 800898a:	2200      	movs	r2, #0
 800898c:	2300      	movs	r3, #0
 800898e:	4610      	mov	r0, r2
 8008990:	4619      	mov	r1, r3
 8008992:	f7f7 ff63 	bl	800085c <__aeabi_ddiv>
 8008996:	ec41 0b18 	vmov	d8, r0, r1
 800899a:	eeb0 0a48 	vmov.f32	s0, s16
 800899e:	eef0 0a68 	vmov.f32	s1, s17
 80089a2:	ecbd 8b02 	vpop	{d8}
 80089a6:	bd38      	pop	{r3, r4, r5, pc}

080089a8 <finite>:
 80089a8:	b082      	sub	sp, #8
 80089aa:	ed8d 0b00 	vstr	d0, [sp]
 80089ae:	9801      	ldr	r0, [sp, #4]
 80089b0:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80089b4:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80089b8:	0fc0      	lsrs	r0, r0, #31
 80089ba:	b002      	add	sp, #8
 80089bc:	4770      	bx	lr
	...

080089c0 <__ieee754_sqrt>:
 80089c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c4:	ec55 4b10 	vmov	r4, r5, d0
 80089c8:	4e67      	ldr	r6, [pc, #412]	; (8008b68 <__ieee754_sqrt+0x1a8>)
 80089ca:	43ae      	bics	r6, r5
 80089cc:	ee10 0a10 	vmov	r0, s0
 80089d0:	ee10 2a10 	vmov	r2, s0
 80089d4:	4629      	mov	r1, r5
 80089d6:	462b      	mov	r3, r5
 80089d8:	d10d      	bne.n	80089f6 <__ieee754_sqrt+0x36>
 80089da:	f7f7 fe15 	bl	8000608 <__aeabi_dmul>
 80089de:	4602      	mov	r2, r0
 80089e0:	460b      	mov	r3, r1
 80089e2:	4620      	mov	r0, r4
 80089e4:	4629      	mov	r1, r5
 80089e6:	f7f7 fc59 	bl	800029c <__adddf3>
 80089ea:	4604      	mov	r4, r0
 80089ec:	460d      	mov	r5, r1
 80089ee:	ec45 4b10 	vmov	d0, r4, r5
 80089f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f6:	2d00      	cmp	r5, #0
 80089f8:	dc0b      	bgt.n	8008a12 <__ieee754_sqrt+0x52>
 80089fa:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80089fe:	4326      	orrs	r6, r4
 8008a00:	d0f5      	beq.n	80089ee <__ieee754_sqrt+0x2e>
 8008a02:	b135      	cbz	r5, 8008a12 <__ieee754_sqrt+0x52>
 8008a04:	f7f7 fc48 	bl	8000298 <__aeabi_dsub>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	460b      	mov	r3, r1
 8008a0c:	f7f7 ff26 	bl	800085c <__aeabi_ddiv>
 8008a10:	e7eb      	b.n	80089ea <__ieee754_sqrt+0x2a>
 8008a12:	1509      	asrs	r1, r1, #20
 8008a14:	f000 808d 	beq.w	8008b32 <__ieee754_sqrt+0x172>
 8008a18:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a1c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8008a20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a24:	07c9      	lsls	r1, r1, #31
 8008a26:	bf5c      	itt	pl
 8008a28:	005b      	lslpl	r3, r3, #1
 8008a2a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8008a2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a32:	bf58      	it	pl
 8008a34:	0052      	lslpl	r2, r2, #1
 8008a36:	2500      	movs	r5, #0
 8008a38:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8008a3c:	1076      	asrs	r6, r6, #1
 8008a3e:	0052      	lsls	r2, r2, #1
 8008a40:	f04f 0e16 	mov.w	lr, #22
 8008a44:	46ac      	mov	ip, r5
 8008a46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008a4a:	eb0c 0001 	add.w	r0, ip, r1
 8008a4e:	4298      	cmp	r0, r3
 8008a50:	bfde      	ittt	le
 8008a52:	1a1b      	suble	r3, r3, r0
 8008a54:	eb00 0c01 	addle.w	ip, r0, r1
 8008a58:	186d      	addle	r5, r5, r1
 8008a5a:	005b      	lsls	r3, r3, #1
 8008a5c:	f1be 0e01 	subs.w	lr, lr, #1
 8008a60:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8008a64:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008a68:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008a6c:	d1ed      	bne.n	8008a4a <__ieee754_sqrt+0x8a>
 8008a6e:	4674      	mov	r4, lr
 8008a70:	2720      	movs	r7, #32
 8008a72:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8008a76:	4563      	cmp	r3, ip
 8008a78:	eb01 000e 	add.w	r0, r1, lr
 8008a7c:	dc02      	bgt.n	8008a84 <__ieee754_sqrt+0xc4>
 8008a7e:	d113      	bne.n	8008aa8 <__ieee754_sqrt+0xe8>
 8008a80:	4290      	cmp	r0, r2
 8008a82:	d811      	bhi.n	8008aa8 <__ieee754_sqrt+0xe8>
 8008a84:	2800      	cmp	r0, #0
 8008a86:	eb00 0e01 	add.w	lr, r0, r1
 8008a8a:	da57      	bge.n	8008b3c <__ieee754_sqrt+0x17c>
 8008a8c:	f1be 0f00 	cmp.w	lr, #0
 8008a90:	db54      	blt.n	8008b3c <__ieee754_sqrt+0x17c>
 8008a92:	f10c 0801 	add.w	r8, ip, #1
 8008a96:	eba3 030c 	sub.w	r3, r3, ip
 8008a9a:	4290      	cmp	r0, r2
 8008a9c:	bf88      	it	hi
 8008a9e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008aa2:	1a12      	subs	r2, r2, r0
 8008aa4:	440c      	add	r4, r1
 8008aa6:	46c4      	mov	ip, r8
 8008aa8:	005b      	lsls	r3, r3, #1
 8008aaa:	3f01      	subs	r7, #1
 8008aac:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8008ab0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008ab4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8008ab8:	d1dd      	bne.n	8008a76 <__ieee754_sqrt+0xb6>
 8008aba:	4313      	orrs	r3, r2
 8008abc:	d01b      	beq.n	8008af6 <__ieee754_sqrt+0x136>
 8008abe:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8008b6c <__ieee754_sqrt+0x1ac>
 8008ac2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 8008b70 <__ieee754_sqrt+0x1b0>
 8008ac6:	e9da 0100 	ldrd	r0, r1, [sl]
 8008aca:	e9db 2300 	ldrd	r2, r3, [fp]
 8008ace:	f7f7 fbe3 	bl	8000298 <__aeabi_dsub>
 8008ad2:	e9da 8900 	ldrd	r8, r9, [sl]
 8008ad6:	4602      	mov	r2, r0
 8008ad8:	460b      	mov	r3, r1
 8008ada:	4640      	mov	r0, r8
 8008adc:	4649      	mov	r1, r9
 8008ade:	f7f8 f80f 	bl	8000b00 <__aeabi_dcmple>
 8008ae2:	b140      	cbz	r0, 8008af6 <__ieee754_sqrt+0x136>
 8008ae4:	f1b4 3fff 	cmp.w	r4, #4294967295
 8008ae8:	e9da 0100 	ldrd	r0, r1, [sl]
 8008aec:	e9db 2300 	ldrd	r2, r3, [fp]
 8008af0:	d126      	bne.n	8008b40 <__ieee754_sqrt+0x180>
 8008af2:	3501      	adds	r5, #1
 8008af4:	463c      	mov	r4, r7
 8008af6:	106a      	asrs	r2, r5, #1
 8008af8:	0863      	lsrs	r3, r4, #1
 8008afa:	07e9      	lsls	r1, r5, #31
 8008afc:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8008b00:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8008b04:	bf48      	it	mi
 8008b06:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8008b0a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 8008b0e:	461c      	mov	r4, r3
 8008b10:	e76d      	b.n	80089ee <__ieee754_sqrt+0x2e>
 8008b12:	0ad3      	lsrs	r3, r2, #11
 8008b14:	3815      	subs	r0, #21
 8008b16:	0552      	lsls	r2, r2, #21
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d0fa      	beq.n	8008b12 <__ieee754_sqrt+0x152>
 8008b1c:	02dc      	lsls	r4, r3, #11
 8008b1e:	d50a      	bpl.n	8008b36 <__ieee754_sqrt+0x176>
 8008b20:	f1c1 0420 	rsb	r4, r1, #32
 8008b24:	fa22 f404 	lsr.w	r4, r2, r4
 8008b28:	1e4d      	subs	r5, r1, #1
 8008b2a:	408a      	lsls	r2, r1
 8008b2c:	4323      	orrs	r3, r4
 8008b2e:	1b41      	subs	r1, r0, r5
 8008b30:	e772      	b.n	8008a18 <__ieee754_sqrt+0x58>
 8008b32:	4608      	mov	r0, r1
 8008b34:	e7f0      	b.n	8008b18 <__ieee754_sqrt+0x158>
 8008b36:	005b      	lsls	r3, r3, #1
 8008b38:	3101      	adds	r1, #1
 8008b3a:	e7ef      	b.n	8008b1c <__ieee754_sqrt+0x15c>
 8008b3c:	46e0      	mov	r8, ip
 8008b3e:	e7aa      	b.n	8008a96 <__ieee754_sqrt+0xd6>
 8008b40:	f7f7 fbac 	bl	800029c <__adddf3>
 8008b44:	e9da 8900 	ldrd	r8, r9, [sl]
 8008b48:	4602      	mov	r2, r0
 8008b4a:	460b      	mov	r3, r1
 8008b4c:	4640      	mov	r0, r8
 8008b4e:	4649      	mov	r1, r9
 8008b50:	f7f7 ffcc 	bl	8000aec <__aeabi_dcmplt>
 8008b54:	b120      	cbz	r0, 8008b60 <__ieee754_sqrt+0x1a0>
 8008b56:	1ca0      	adds	r0, r4, #2
 8008b58:	bf08      	it	eq
 8008b5a:	3501      	addeq	r5, #1
 8008b5c:	3402      	adds	r4, #2
 8008b5e:	e7ca      	b.n	8008af6 <__ieee754_sqrt+0x136>
 8008b60:	3401      	adds	r4, #1
 8008b62:	f024 0401 	bic.w	r4, r4, #1
 8008b66:	e7c6      	b.n	8008af6 <__ieee754_sqrt+0x136>
 8008b68:	7ff00000 	.word	0x7ff00000
 8008b6c:	200001d8 	.word	0x200001d8
 8008b70:	200001e0 	.word	0x200001e0
 8008b74:	00000000 	.word	0x00000000

08008b78 <__ieee754_pow>:
 8008b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b7c:	ed2d 8b06 	vpush	{d8-d10}
 8008b80:	b089      	sub	sp, #36	; 0x24
 8008b82:	ed8d 1b00 	vstr	d1, [sp]
 8008b86:	e9dd 2900 	ldrd	r2, r9, [sp]
 8008b8a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8008b8e:	ea58 0102 	orrs.w	r1, r8, r2
 8008b92:	ec57 6b10 	vmov	r6, r7, d0
 8008b96:	d115      	bne.n	8008bc4 <__ieee754_pow+0x4c>
 8008b98:	19b3      	adds	r3, r6, r6
 8008b9a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8008b9e:	4152      	adcs	r2, r2
 8008ba0:	4299      	cmp	r1, r3
 8008ba2:	4b89      	ldr	r3, [pc, #548]	; (8008dc8 <__ieee754_pow+0x250>)
 8008ba4:	4193      	sbcs	r3, r2
 8008ba6:	f080 84d1 	bcs.w	800954c <__ieee754_pow+0x9d4>
 8008baa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008bae:	4630      	mov	r0, r6
 8008bb0:	4639      	mov	r1, r7
 8008bb2:	f7f7 fb73 	bl	800029c <__adddf3>
 8008bb6:	ec41 0b10 	vmov	d0, r0, r1
 8008bba:	b009      	add	sp, #36	; 0x24
 8008bbc:	ecbd 8b06 	vpop	{d8-d10}
 8008bc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bc4:	4b81      	ldr	r3, [pc, #516]	; (8008dcc <__ieee754_pow+0x254>)
 8008bc6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8008bca:	429c      	cmp	r4, r3
 8008bcc:	ee10 aa10 	vmov	sl, s0
 8008bd0:	463d      	mov	r5, r7
 8008bd2:	dc06      	bgt.n	8008be2 <__ieee754_pow+0x6a>
 8008bd4:	d101      	bne.n	8008bda <__ieee754_pow+0x62>
 8008bd6:	2e00      	cmp	r6, #0
 8008bd8:	d1e7      	bne.n	8008baa <__ieee754_pow+0x32>
 8008bda:	4598      	cmp	r8, r3
 8008bdc:	dc01      	bgt.n	8008be2 <__ieee754_pow+0x6a>
 8008bde:	d10f      	bne.n	8008c00 <__ieee754_pow+0x88>
 8008be0:	b172      	cbz	r2, 8008c00 <__ieee754_pow+0x88>
 8008be2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8008be6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8008bea:	ea55 050a 	orrs.w	r5, r5, sl
 8008bee:	d1dc      	bne.n	8008baa <__ieee754_pow+0x32>
 8008bf0:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008bf4:	18db      	adds	r3, r3, r3
 8008bf6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8008bfa:	4152      	adcs	r2, r2
 8008bfc:	429d      	cmp	r5, r3
 8008bfe:	e7d0      	b.n	8008ba2 <__ieee754_pow+0x2a>
 8008c00:	2d00      	cmp	r5, #0
 8008c02:	da3b      	bge.n	8008c7c <__ieee754_pow+0x104>
 8008c04:	4b72      	ldr	r3, [pc, #456]	; (8008dd0 <__ieee754_pow+0x258>)
 8008c06:	4598      	cmp	r8, r3
 8008c08:	dc51      	bgt.n	8008cae <__ieee754_pow+0x136>
 8008c0a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008c0e:	4598      	cmp	r8, r3
 8008c10:	f340 84ab 	ble.w	800956a <__ieee754_pow+0x9f2>
 8008c14:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008c18:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008c1c:	2b14      	cmp	r3, #20
 8008c1e:	dd0f      	ble.n	8008c40 <__ieee754_pow+0xc8>
 8008c20:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008c24:	fa22 f103 	lsr.w	r1, r2, r3
 8008c28:	fa01 f303 	lsl.w	r3, r1, r3
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	f040 849c 	bne.w	800956a <__ieee754_pow+0x9f2>
 8008c32:	f001 0101 	and.w	r1, r1, #1
 8008c36:	f1c1 0302 	rsb	r3, r1, #2
 8008c3a:	9304      	str	r3, [sp, #16]
 8008c3c:	b182      	cbz	r2, 8008c60 <__ieee754_pow+0xe8>
 8008c3e:	e05f      	b.n	8008d00 <__ieee754_pow+0x188>
 8008c40:	2a00      	cmp	r2, #0
 8008c42:	d15b      	bne.n	8008cfc <__ieee754_pow+0x184>
 8008c44:	f1c3 0314 	rsb	r3, r3, #20
 8008c48:	fa48 f103 	asr.w	r1, r8, r3
 8008c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8008c50:	4543      	cmp	r3, r8
 8008c52:	f040 8487 	bne.w	8009564 <__ieee754_pow+0x9ec>
 8008c56:	f001 0101 	and.w	r1, r1, #1
 8008c5a:	f1c1 0302 	rsb	r3, r1, #2
 8008c5e:	9304      	str	r3, [sp, #16]
 8008c60:	4b5c      	ldr	r3, [pc, #368]	; (8008dd4 <__ieee754_pow+0x25c>)
 8008c62:	4598      	cmp	r8, r3
 8008c64:	d132      	bne.n	8008ccc <__ieee754_pow+0x154>
 8008c66:	f1b9 0f00 	cmp.w	r9, #0
 8008c6a:	f280 8477 	bge.w	800955c <__ieee754_pow+0x9e4>
 8008c6e:	4959      	ldr	r1, [pc, #356]	; (8008dd4 <__ieee754_pow+0x25c>)
 8008c70:	4632      	mov	r2, r6
 8008c72:	463b      	mov	r3, r7
 8008c74:	2000      	movs	r0, #0
 8008c76:	f7f7 fdf1 	bl	800085c <__aeabi_ddiv>
 8008c7a:	e79c      	b.n	8008bb6 <__ieee754_pow+0x3e>
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	9304      	str	r3, [sp, #16]
 8008c80:	2a00      	cmp	r2, #0
 8008c82:	d13d      	bne.n	8008d00 <__ieee754_pow+0x188>
 8008c84:	4b51      	ldr	r3, [pc, #324]	; (8008dcc <__ieee754_pow+0x254>)
 8008c86:	4598      	cmp	r8, r3
 8008c88:	d1ea      	bne.n	8008c60 <__ieee754_pow+0xe8>
 8008c8a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008c8e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008c92:	ea53 030a 	orrs.w	r3, r3, sl
 8008c96:	f000 8459 	beq.w	800954c <__ieee754_pow+0x9d4>
 8008c9a:	4b4f      	ldr	r3, [pc, #316]	; (8008dd8 <__ieee754_pow+0x260>)
 8008c9c:	429c      	cmp	r4, r3
 8008c9e:	dd08      	ble.n	8008cb2 <__ieee754_pow+0x13a>
 8008ca0:	f1b9 0f00 	cmp.w	r9, #0
 8008ca4:	f2c0 8456 	blt.w	8009554 <__ieee754_pow+0x9dc>
 8008ca8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008cac:	e783      	b.n	8008bb6 <__ieee754_pow+0x3e>
 8008cae:	2302      	movs	r3, #2
 8008cb0:	e7e5      	b.n	8008c7e <__ieee754_pow+0x106>
 8008cb2:	f1b9 0f00 	cmp.w	r9, #0
 8008cb6:	f04f 0000 	mov.w	r0, #0
 8008cba:	f04f 0100 	mov.w	r1, #0
 8008cbe:	f6bf af7a 	bge.w	8008bb6 <__ieee754_pow+0x3e>
 8008cc2:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008cc6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008cca:	e774      	b.n	8008bb6 <__ieee754_pow+0x3e>
 8008ccc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008cd0:	d106      	bne.n	8008ce0 <__ieee754_pow+0x168>
 8008cd2:	4632      	mov	r2, r6
 8008cd4:	463b      	mov	r3, r7
 8008cd6:	4630      	mov	r0, r6
 8008cd8:	4639      	mov	r1, r7
 8008cda:	f7f7 fc95 	bl	8000608 <__aeabi_dmul>
 8008cde:	e76a      	b.n	8008bb6 <__ieee754_pow+0x3e>
 8008ce0:	4b3e      	ldr	r3, [pc, #248]	; (8008ddc <__ieee754_pow+0x264>)
 8008ce2:	4599      	cmp	r9, r3
 8008ce4:	d10c      	bne.n	8008d00 <__ieee754_pow+0x188>
 8008ce6:	2d00      	cmp	r5, #0
 8008ce8:	db0a      	blt.n	8008d00 <__ieee754_pow+0x188>
 8008cea:	ec47 6b10 	vmov	d0, r6, r7
 8008cee:	b009      	add	sp, #36	; 0x24
 8008cf0:	ecbd 8b06 	vpop	{d8-d10}
 8008cf4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cf8:	f7ff be62 	b.w	80089c0 <__ieee754_sqrt>
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	9304      	str	r3, [sp, #16]
 8008d00:	ec47 6b10 	vmov	d0, r6, r7
 8008d04:	f000 fc62 	bl	80095cc <fabs>
 8008d08:	ec51 0b10 	vmov	r0, r1, d0
 8008d0c:	f1ba 0f00 	cmp.w	sl, #0
 8008d10:	d129      	bne.n	8008d66 <__ieee754_pow+0x1ee>
 8008d12:	b124      	cbz	r4, 8008d1e <__ieee754_pow+0x1a6>
 8008d14:	4b2f      	ldr	r3, [pc, #188]	; (8008dd4 <__ieee754_pow+0x25c>)
 8008d16:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d123      	bne.n	8008d66 <__ieee754_pow+0x1ee>
 8008d1e:	f1b9 0f00 	cmp.w	r9, #0
 8008d22:	da05      	bge.n	8008d30 <__ieee754_pow+0x1b8>
 8008d24:	4602      	mov	r2, r0
 8008d26:	460b      	mov	r3, r1
 8008d28:	2000      	movs	r0, #0
 8008d2a:	492a      	ldr	r1, [pc, #168]	; (8008dd4 <__ieee754_pow+0x25c>)
 8008d2c:	f7f7 fd96 	bl	800085c <__aeabi_ddiv>
 8008d30:	2d00      	cmp	r5, #0
 8008d32:	f6bf af40 	bge.w	8008bb6 <__ieee754_pow+0x3e>
 8008d36:	9b04      	ldr	r3, [sp, #16]
 8008d38:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008d3c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008d40:	431c      	orrs	r4, r3
 8008d42:	d108      	bne.n	8008d56 <__ieee754_pow+0x1de>
 8008d44:	4602      	mov	r2, r0
 8008d46:	460b      	mov	r3, r1
 8008d48:	4610      	mov	r0, r2
 8008d4a:	4619      	mov	r1, r3
 8008d4c:	f7f7 faa4 	bl	8000298 <__aeabi_dsub>
 8008d50:	4602      	mov	r2, r0
 8008d52:	460b      	mov	r3, r1
 8008d54:	e78f      	b.n	8008c76 <__ieee754_pow+0xfe>
 8008d56:	9b04      	ldr	r3, [sp, #16]
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	f47f af2c 	bne.w	8008bb6 <__ieee754_pow+0x3e>
 8008d5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008d62:	4619      	mov	r1, r3
 8008d64:	e727      	b.n	8008bb6 <__ieee754_pow+0x3e>
 8008d66:	0feb      	lsrs	r3, r5, #31
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	9306      	str	r3, [sp, #24]
 8008d6c:	9a06      	ldr	r2, [sp, #24]
 8008d6e:	9b04      	ldr	r3, [sp, #16]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	d102      	bne.n	8008d7a <__ieee754_pow+0x202>
 8008d74:	4632      	mov	r2, r6
 8008d76:	463b      	mov	r3, r7
 8008d78:	e7e6      	b.n	8008d48 <__ieee754_pow+0x1d0>
 8008d7a:	4b19      	ldr	r3, [pc, #100]	; (8008de0 <__ieee754_pow+0x268>)
 8008d7c:	4598      	cmp	r8, r3
 8008d7e:	f340 80fb 	ble.w	8008f78 <__ieee754_pow+0x400>
 8008d82:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008d86:	4598      	cmp	r8, r3
 8008d88:	4b13      	ldr	r3, [pc, #76]	; (8008dd8 <__ieee754_pow+0x260>)
 8008d8a:	dd0c      	ble.n	8008da6 <__ieee754_pow+0x22e>
 8008d8c:	429c      	cmp	r4, r3
 8008d8e:	dc0f      	bgt.n	8008db0 <__ieee754_pow+0x238>
 8008d90:	f1b9 0f00 	cmp.w	r9, #0
 8008d94:	da0f      	bge.n	8008db6 <__ieee754_pow+0x23e>
 8008d96:	2000      	movs	r0, #0
 8008d98:	b009      	add	sp, #36	; 0x24
 8008d9a:	ecbd 8b06 	vpop	{d8-d10}
 8008d9e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da2:	f000 bcc2 	b.w	800972a <__math_oflow>
 8008da6:	429c      	cmp	r4, r3
 8008da8:	dbf2      	blt.n	8008d90 <__ieee754_pow+0x218>
 8008daa:	4b0a      	ldr	r3, [pc, #40]	; (8008dd4 <__ieee754_pow+0x25c>)
 8008dac:	429c      	cmp	r4, r3
 8008dae:	dd19      	ble.n	8008de4 <__ieee754_pow+0x26c>
 8008db0:	f1b9 0f00 	cmp.w	r9, #0
 8008db4:	dcef      	bgt.n	8008d96 <__ieee754_pow+0x21e>
 8008db6:	2000      	movs	r0, #0
 8008db8:	b009      	add	sp, #36	; 0x24
 8008dba:	ecbd 8b06 	vpop	{d8-d10}
 8008dbe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc2:	f000 bca9 	b.w	8009718 <__math_uflow>
 8008dc6:	bf00      	nop
 8008dc8:	fff00000 	.word	0xfff00000
 8008dcc:	7ff00000 	.word	0x7ff00000
 8008dd0:	433fffff 	.word	0x433fffff
 8008dd4:	3ff00000 	.word	0x3ff00000
 8008dd8:	3fefffff 	.word	0x3fefffff
 8008ddc:	3fe00000 	.word	0x3fe00000
 8008de0:	41e00000 	.word	0x41e00000
 8008de4:	4b60      	ldr	r3, [pc, #384]	; (8008f68 <__ieee754_pow+0x3f0>)
 8008de6:	2200      	movs	r2, #0
 8008de8:	f7f7 fa56 	bl	8000298 <__aeabi_dsub>
 8008dec:	a354      	add	r3, pc, #336	; (adr r3, 8008f40 <__ieee754_pow+0x3c8>)
 8008dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008df2:	4604      	mov	r4, r0
 8008df4:	460d      	mov	r5, r1
 8008df6:	f7f7 fc07 	bl	8000608 <__aeabi_dmul>
 8008dfa:	a353      	add	r3, pc, #332	; (adr r3, 8008f48 <__ieee754_pow+0x3d0>)
 8008dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e00:	4606      	mov	r6, r0
 8008e02:	460f      	mov	r7, r1
 8008e04:	4620      	mov	r0, r4
 8008e06:	4629      	mov	r1, r5
 8008e08:	f7f7 fbfe 	bl	8000608 <__aeabi_dmul>
 8008e0c:	4b57      	ldr	r3, [pc, #348]	; (8008f6c <__ieee754_pow+0x3f4>)
 8008e0e:	4682      	mov	sl, r0
 8008e10:	468b      	mov	fp, r1
 8008e12:	2200      	movs	r2, #0
 8008e14:	4620      	mov	r0, r4
 8008e16:	4629      	mov	r1, r5
 8008e18:	f7f7 fbf6 	bl	8000608 <__aeabi_dmul>
 8008e1c:	4602      	mov	r2, r0
 8008e1e:	460b      	mov	r3, r1
 8008e20:	a14b      	add	r1, pc, #300	; (adr r1, 8008f50 <__ieee754_pow+0x3d8>)
 8008e22:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008e26:	f7f7 fa37 	bl	8000298 <__aeabi_dsub>
 8008e2a:	4622      	mov	r2, r4
 8008e2c:	462b      	mov	r3, r5
 8008e2e:	f7f7 fbeb 	bl	8000608 <__aeabi_dmul>
 8008e32:	4602      	mov	r2, r0
 8008e34:	460b      	mov	r3, r1
 8008e36:	2000      	movs	r0, #0
 8008e38:	494d      	ldr	r1, [pc, #308]	; (8008f70 <__ieee754_pow+0x3f8>)
 8008e3a:	f7f7 fa2d 	bl	8000298 <__aeabi_dsub>
 8008e3e:	4622      	mov	r2, r4
 8008e40:	4680      	mov	r8, r0
 8008e42:	4689      	mov	r9, r1
 8008e44:	462b      	mov	r3, r5
 8008e46:	4620      	mov	r0, r4
 8008e48:	4629      	mov	r1, r5
 8008e4a:	f7f7 fbdd 	bl	8000608 <__aeabi_dmul>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	460b      	mov	r3, r1
 8008e52:	4640      	mov	r0, r8
 8008e54:	4649      	mov	r1, r9
 8008e56:	f7f7 fbd7 	bl	8000608 <__aeabi_dmul>
 8008e5a:	a33f      	add	r3, pc, #252	; (adr r3, 8008f58 <__ieee754_pow+0x3e0>)
 8008e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e60:	f7f7 fbd2 	bl	8000608 <__aeabi_dmul>
 8008e64:	4602      	mov	r2, r0
 8008e66:	460b      	mov	r3, r1
 8008e68:	4650      	mov	r0, sl
 8008e6a:	4659      	mov	r1, fp
 8008e6c:	f7f7 fa14 	bl	8000298 <__aeabi_dsub>
 8008e70:	4602      	mov	r2, r0
 8008e72:	460b      	mov	r3, r1
 8008e74:	4680      	mov	r8, r0
 8008e76:	4689      	mov	r9, r1
 8008e78:	4630      	mov	r0, r6
 8008e7a:	4639      	mov	r1, r7
 8008e7c:	f7f7 fa0e 	bl	800029c <__adddf3>
 8008e80:	2000      	movs	r0, #0
 8008e82:	4632      	mov	r2, r6
 8008e84:	463b      	mov	r3, r7
 8008e86:	4604      	mov	r4, r0
 8008e88:	460d      	mov	r5, r1
 8008e8a:	f7f7 fa05 	bl	8000298 <__aeabi_dsub>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	460b      	mov	r3, r1
 8008e92:	4640      	mov	r0, r8
 8008e94:	4649      	mov	r1, r9
 8008e96:	f7f7 f9ff 	bl	8000298 <__aeabi_dsub>
 8008e9a:	9b04      	ldr	r3, [sp, #16]
 8008e9c:	9a06      	ldr	r2, [sp, #24]
 8008e9e:	3b01      	subs	r3, #1
 8008ea0:	4313      	orrs	r3, r2
 8008ea2:	4682      	mov	sl, r0
 8008ea4:	468b      	mov	fp, r1
 8008ea6:	f040 81e7 	bne.w	8009278 <__ieee754_pow+0x700>
 8008eaa:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8008f60 <__ieee754_pow+0x3e8>
 8008eae:	eeb0 8a47 	vmov.f32	s16, s14
 8008eb2:	eef0 8a67 	vmov.f32	s17, s15
 8008eb6:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008eba:	2600      	movs	r6, #0
 8008ebc:	4632      	mov	r2, r6
 8008ebe:	463b      	mov	r3, r7
 8008ec0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008ec4:	f7f7 f9e8 	bl	8000298 <__aeabi_dsub>
 8008ec8:	4622      	mov	r2, r4
 8008eca:	462b      	mov	r3, r5
 8008ecc:	f7f7 fb9c 	bl	8000608 <__aeabi_dmul>
 8008ed0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008ed4:	4680      	mov	r8, r0
 8008ed6:	4689      	mov	r9, r1
 8008ed8:	4650      	mov	r0, sl
 8008eda:	4659      	mov	r1, fp
 8008edc:	f7f7 fb94 	bl	8000608 <__aeabi_dmul>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	460b      	mov	r3, r1
 8008ee4:	4640      	mov	r0, r8
 8008ee6:	4649      	mov	r1, r9
 8008ee8:	f7f7 f9d8 	bl	800029c <__adddf3>
 8008eec:	4632      	mov	r2, r6
 8008eee:	463b      	mov	r3, r7
 8008ef0:	4680      	mov	r8, r0
 8008ef2:	4689      	mov	r9, r1
 8008ef4:	4620      	mov	r0, r4
 8008ef6:	4629      	mov	r1, r5
 8008ef8:	f7f7 fb86 	bl	8000608 <__aeabi_dmul>
 8008efc:	460b      	mov	r3, r1
 8008efe:	4604      	mov	r4, r0
 8008f00:	460d      	mov	r5, r1
 8008f02:	4602      	mov	r2, r0
 8008f04:	4649      	mov	r1, r9
 8008f06:	4640      	mov	r0, r8
 8008f08:	f7f7 f9c8 	bl	800029c <__adddf3>
 8008f0c:	4b19      	ldr	r3, [pc, #100]	; (8008f74 <__ieee754_pow+0x3fc>)
 8008f0e:	4299      	cmp	r1, r3
 8008f10:	ec45 4b19 	vmov	d9, r4, r5
 8008f14:	4606      	mov	r6, r0
 8008f16:	460f      	mov	r7, r1
 8008f18:	468b      	mov	fp, r1
 8008f1a:	f340 82f0 	ble.w	80094fe <__ieee754_pow+0x986>
 8008f1e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8008f22:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8008f26:	4303      	orrs	r3, r0
 8008f28:	f000 81e4 	beq.w	80092f4 <__ieee754_pow+0x77c>
 8008f2c:	ec51 0b18 	vmov	r0, r1, d8
 8008f30:	2200      	movs	r2, #0
 8008f32:	2300      	movs	r3, #0
 8008f34:	f7f7 fdda 	bl	8000aec <__aeabi_dcmplt>
 8008f38:	3800      	subs	r0, #0
 8008f3a:	bf18      	it	ne
 8008f3c:	2001      	movne	r0, #1
 8008f3e:	e72b      	b.n	8008d98 <__ieee754_pow+0x220>
 8008f40:	60000000 	.word	0x60000000
 8008f44:	3ff71547 	.word	0x3ff71547
 8008f48:	f85ddf44 	.word	0xf85ddf44
 8008f4c:	3e54ae0b 	.word	0x3e54ae0b
 8008f50:	55555555 	.word	0x55555555
 8008f54:	3fd55555 	.word	0x3fd55555
 8008f58:	652b82fe 	.word	0x652b82fe
 8008f5c:	3ff71547 	.word	0x3ff71547
 8008f60:	00000000 	.word	0x00000000
 8008f64:	bff00000 	.word	0xbff00000
 8008f68:	3ff00000 	.word	0x3ff00000
 8008f6c:	3fd00000 	.word	0x3fd00000
 8008f70:	3fe00000 	.word	0x3fe00000
 8008f74:	408fffff 	.word	0x408fffff
 8008f78:	4bd5      	ldr	r3, [pc, #852]	; (80092d0 <__ieee754_pow+0x758>)
 8008f7a:	402b      	ands	r3, r5
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	b92b      	cbnz	r3, 8008f8c <__ieee754_pow+0x414>
 8008f80:	4bd4      	ldr	r3, [pc, #848]	; (80092d4 <__ieee754_pow+0x75c>)
 8008f82:	f7f7 fb41 	bl	8000608 <__aeabi_dmul>
 8008f86:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008f8a:	460c      	mov	r4, r1
 8008f8c:	1523      	asrs	r3, r4, #20
 8008f8e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008f92:	4413      	add	r3, r2
 8008f94:	9305      	str	r3, [sp, #20]
 8008f96:	4bd0      	ldr	r3, [pc, #832]	; (80092d8 <__ieee754_pow+0x760>)
 8008f98:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008f9c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8008fa0:	429c      	cmp	r4, r3
 8008fa2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008fa6:	dd08      	ble.n	8008fba <__ieee754_pow+0x442>
 8008fa8:	4bcc      	ldr	r3, [pc, #816]	; (80092dc <__ieee754_pow+0x764>)
 8008faa:	429c      	cmp	r4, r3
 8008fac:	f340 8162 	ble.w	8009274 <__ieee754_pow+0x6fc>
 8008fb0:	9b05      	ldr	r3, [sp, #20]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	9305      	str	r3, [sp, #20]
 8008fb6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008fba:	2400      	movs	r4, #0
 8008fbc:	00e3      	lsls	r3, r4, #3
 8008fbe:	9307      	str	r3, [sp, #28]
 8008fc0:	4bc7      	ldr	r3, [pc, #796]	; (80092e0 <__ieee754_pow+0x768>)
 8008fc2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008fc6:	ed93 7b00 	vldr	d7, [r3]
 8008fca:	4629      	mov	r1, r5
 8008fcc:	ec53 2b17 	vmov	r2, r3, d7
 8008fd0:	eeb0 9a47 	vmov.f32	s18, s14
 8008fd4:	eef0 9a67 	vmov.f32	s19, s15
 8008fd8:	4682      	mov	sl, r0
 8008fda:	f7f7 f95d 	bl	8000298 <__aeabi_dsub>
 8008fde:	4652      	mov	r2, sl
 8008fe0:	4606      	mov	r6, r0
 8008fe2:	460f      	mov	r7, r1
 8008fe4:	462b      	mov	r3, r5
 8008fe6:	ec51 0b19 	vmov	r0, r1, d9
 8008fea:	f7f7 f957 	bl	800029c <__adddf3>
 8008fee:	4602      	mov	r2, r0
 8008ff0:	460b      	mov	r3, r1
 8008ff2:	2000      	movs	r0, #0
 8008ff4:	49bb      	ldr	r1, [pc, #748]	; (80092e4 <__ieee754_pow+0x76c>)
 8008ff6:	f7f7 fc31 	bl	800085c <__aeabi_ddiv>
 8008ffa:	ec41 0b1a 	vmov	d10, r0, r1
 8008ffe:	4602      	mov	r2, r0
 8009000:	460b      	mov	r3, r1
 8009002:	4630      	mov	r0, r6
 8009004:	4639      	mov	r1, r7
 8009006:	f7f7 faff 	bl	8000608 <__aeabi_dmul>
 800900a:	2300      	movs	r3, #0
 800900c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009010:	9302      	str	r3, [sp, #8]
 8009012:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009016:	46ab      	mov	fp, r5
 8009018:	106d      	asrs	r5, r5, #1
 800901a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800901e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009022:	ec41 0b18 	vmov	d8, r0, r1
 8009026:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800902a:	2200      	movs	r2, #0
 800902c:	4640      	mov	r0, r8
 800902e:	4649      	mov	r1, r9
 8009030:	4614      	mov	r4, r2
 8009032:	461d      	mov	r5, r3
 8009034:	f7f7 fae8 	bl	8000608 <__aeabi_dmul>
 8009038:	4602      	mov	r2, r0
 800903a:	460b      	mov	r3, r1
 800903c:	4630      	mov	r0, r6
 800903e:	4639      	mov	r1, r7
 8009040:	f7f7 f92a 	bl	8000298 <__aeabi_dsub>
 8009044:	ec53 2b19 	vmov	r2, r3, d9
 8009048:	4606      	mov	r6, r0
 800904a:	460f      	mov	r7, r1
 800904c:	4620      	mov	r0, r4
 800904e:	4629      	mov	r1, r5
 8009050:	f7f7 f922 	bl	8000298 <__aeabi_dsub>
 8009054:	4602      	mov	r2, r0
 8009056:	460b      	mov	r3, r1
 8009058:	4650      	mov	r0, sl
 800905a:	4659      	mov	r1, fp
 800905c:	f7f7 f91c 	bl	8000298 <__aeabi_dsub>
 8009060:	4642      	mov	r2, r8
 8009062:	464b      	mov	r3, r9
 8009064:	f7f7 fad0 	bl	8000608 <__aeabi_dmul>
 8009068:	4602      	mov	r2, r0
 800906a:	460b      	mov	r3, r1
 800906c:	4630      	mov	r0, r6
 800906e:	4639      	mov	r1, r7
 8009070:	f7f7 f912 	bl	8000298 <__aeabi_dsub>
 8009074:	ec53 2b1a 	vmov	r2, r3, d10
 8009078:	f7f7 fac6 	bl	8000608 <__aeabi_dmul>
 800907c:	ec53 2b18 	vmov	r2, r3, d8
 8009080:	ec41 0b19 	vmov	d9, r0, r1
 8009084:	ec51 0b18 	vmov	r0, r1, d8
 8009088:	f7f7 fabe 	bl	8000608 <__aeabi_dmul>
 800908c:	a37c      	add	r3, pc, #496	; (adr r3, 8009280 <__ieee754_pow+0x708>)
 800908e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009092:	4604      	mov	r4, r0
 8009094:	460d      	mov	r5, r1
 8009096:	f7f7 fab7 	bl	8000608 <__aeabi_dmul>
 800909a:	a37b      	add	r3, pc, #492	; (adr r3, 8009288 <__ieee754_pow+0x710>)
 800909c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a0:	f7f7 f8fc 	bl	800029c <__adddf3>
 80090a4:	4622      	mov	r2, r4
 80090a6:	462b      	mov	r3, r5
 80090a8:	f7f7 faae 	bl	8000608 <__aeabi_dmul>
 80090ac:	a378      	add	r3, pc, #480	; (adr r3, 8009290 <__ieee754_pow+0x718>)
 80090ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090b2:	f7f7 f8f3 	bl	800029c <__adddf3>
 80090b6:	4622      	mov	r2, r4
 80090b8:	462b      	mov	r3, r5
 80090ba:	f7f7 faa5 	bl	8000608 <__aeabi_dmul>
 80090be:	a376      	add	r3, pc, #472	; (adr r3, 8009298 <__ieee754_pow+0x720>)
 80090c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090c4:	f7f7 f8ea 	bl	800029c <__adddf3>
 80090c8:	4622      	mov	r2, r4
 80090ca:	462b      	mov	r3, r5
 80090cc:	f7f7 fa9c 	bl	8000608 <__aeabi_dmul>
 80090d0:	a373      	add	r3, pc, #460	; (adr r3, 80092a0 <__ieee754_pow+0x728>)
 80090d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090d6:	f7f7 f8e1 	bl	800029c <__adddf3>
 80090da:	4622      	mov	r2, r4
 80090dc:	462b      	mov	r3, r5
 80090de:	f7f7 fa93 	bl	8000608 <__aeabi_dmul>
 80090e2:	a371      	add	r3, pc, #452	; (adr r3, 80092a8 <__ieee754_pow+0x730>)
 80090e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e8:	f7f7 f8d8 	bl	800029c <__adddf3>
 80090ec:	4622      	mov	r2, r4
 80090ee:	4606      	mov	r6, r0
 80090f0:	460f      	mov	r7, r1
 80090f2:	462b      	mov	r3, r5
 80090f4:	4620      	mov	r0, r4
 80090f6:	4629      	mov	r1, r5
 80090f8:	f7f7 fa86 	bl	8000608 <__aeabi_dmul>
 80090fc:	4602      	mov	r2, r0
 80090fe:	460b      	mov	r3, r1
 8009100:	4630      	mov	r0, r6
 8009102:	4639      	mov	r1, r7
 8009104:	f7f7 fa80 	bl	8000608 <__aeabi_dmul>
 8009108:	4642      	mov	r2, r8
 800910a:	4604      	mov	r4, r0
 800910c:	460d      	mov	r5, r1
 800910e:	464b      	mov	r3, r9
 8009110:	ec51 0b18 	vmov	r0, r1, d8
 8009114:	f7f7 f8c2 	bl	800029c <__adddf3>
 8009118:	ec53 2b19 	vmov	r2, r3, d9
 800911c:	f7f7 fa74 	bl	8000608 <__aeabi_dmul>
 8009120:	4622      	mov	r2, r4
 8009122:	462b      	mov	r3, r5
 8009124:	f7f7 f8ba 	bl	800029c <__adddf3>
 8009128:	4642      	mov	r2, r8
 800912a:	4682      	mov	sl, r0
 800912c:	468b      	mov	fp, r1
 800912e:	464b      	mov	r3, r9
 8009130:	4640      	mov	r0, r8
 8009132:	4649      	mov	r1, r9
 8009134:	f7f7 fa68 	bl	8000608 <__aeabi_dmul>
 8009138:	4b6b      	ldr	r3, [pc, #428]	; (80092e8 <__ieee754_pow+0x770>)
 800913a:	2200      	movs	r2, #0
 800913c:	4606      	mov	r6, r0
 800913e:	460f      	mov	r7, r1
 8009140:	f7f7 f8ac 	bl	800029c <__adddf3>
 8009144:	4652      	mov	r2, sl
 8009146:	465b      	mov	r3, fp
 8009148:	f7f7 f8a8 	bl	800029c <__adddf3>
 800914c:	2000      	movs	r0, #0
 800914e:	4604      	mov	r4, r0
 8009150:	460d      	mov	r5, r1
 8009152:	4602      	mov	r2, r0
 8009154:	460b      	mov	r3, r1
 8009156:	4640      	mov	r0, r8
 8009158:	4649      	mov	r1, r9
 800915a:	f7f7 fa55 	bl	8000608 <__aeabi_dmul>
 800915e:	4b62      	ldr	r3, [pc, #392]	; (80092e8 <__ieee754_pow+0x770>)
 8009160:	4680      	mov	r8, r0
 8009162:	4689      	mov	r9, r1
 8009164:	2200      	movs	r2, #0
 8009166:	4620      	mov	r0, r4
 8009168:	4629      	mov	r1, r5
 800916a:	f7f7 f895 	bl	8000298 <__aeabi_dsub>
 800916e:	4632      	mov	r2, r6
 8009170:	463b      	mov	r3, r7
 8009172:	f7f7 f891 	bl	8000298 <__aeabi_dsub>
 8009176:	4602      	mov	r2, r0
 8009178:	460b      	mov	r3, r1
 800917a:	4650      	mov	r0, sl
 800917c:	4659      	mov	r1, fp
 800917e:	f7f7 f88b 	bl	8000298 <__aeabi_dsub>
 8009182:	ec53 2b18 	vmov	r2, r3, d8
 8009186:	f7f7 fa3f 	bl	8000608 <__aeabi_dmul>
 800918a:	4622      	mov	r2, r4
 800918c:	4606      	mov	r6, r0
 800918e:	460f      	mov	r7, r1
 8009190:	462b      	mov	r3, r5
 8009192:	ec51 0b19 	vmov	r0, r1, d9
 8009196:	f7f7 fa37 	bl	8000608 <__aeabi_dmul>
 800919a:	4602      	mov	r2, r0
 800919c:	460b      	mov	r3, r1
 800919e:	4630      	mov	r0, r6
 80091a0:	4639      	mov	r1, r7
 80091a2:	f7f7 f87b 	bl	800029c <__adddf3>
 80091a6:	4606      	mov	r6, r0
 80091a8:	460f      	mov	r7, r1
 80091aa:	4602      	mov	r2, r0
 80091ac:	460b      	mov	r3, r1
 80091ae:	4640      	mov	r0, r8
 80091b0:	4649      	mov	r1, r9
 80091b2:	f7f7 f873 	bl	800029c <__adddf3>
 80091b6:	a33e      	add	r3, pc, #248	; (adr r3, 80092b0 <__ieee754_pow+0x738>)
 80091b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091bc:	2000      	movs	r0, #0
 80091be:	4604      	mov	r4, r0
 80091c0:	460d      	mov	r5, r1
 80091c2:	f7f7 fa21 	bl	8000608 <__aeabi_dmul>
 80091c6:	4642      	mov	r2, r8
 80091c8:	ec41 0b18 	vmov	d8, r0, r1
 80091cc:	464b      	mov	r3, r9
 80091ce:	4620      	mov	r0, r4
 80091d0:	4629      	mov	r1, r5
 80091d2:	f7f7 f861 	bl	8000298 <__aeabi_dsub>
 80091d6:	4602      	mov	r2, r0
 80091d8:	460b      	mov	r3, r1
 80091da:	4630      	mov	r0, r6
 80091dc:	4639      	mov	r1, r7
 80091de:	f7f7 f85b 	bl	8000298 <__aeabi_dsub>
 80091e2:	a335      	add	r3, pc, #212	; (adr r3, 80092b8 <__ieee754_pow+0x740>)
 80091e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e8:	f7f7 fa0e 	bl	8000608 <__aeabi_dmul>
 80091ec:	a334      	add	r3, pc, #208	; (adr r3, 80092c0 <__ieee754_pow+0x748>)
 80091ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f2:	4606      	mov	r6, r0
 80091f4:	460f      	mov	r7, r1
 80091f6:	4620      	mov	r0, r4
 80091f8:	4629      	mov	r1, r5
 80091fa:	f7f7 fa05 	bl	8000608 <__aeabi_dmul>
 80091fe:	4602      	mov	r2, r0
 8009200:	460b      	mov	r3, r1
 8009202:	4630      	mov	r0, r6
 8009204:	4639      	mov	r1, r7
 8009206:	f7f7 f849 	bl	800029c <__adddf3>
 800920a:	9a07      	ldr	r2, [sp, #28]
 800920c:	4b37      	ldr	r3, [pc, #220]	; (80092ec <__ieee754_pow+0x774>)
 800920e:	4413      	add	r3, r2
 8009210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009214:	f7f7 f842 	bl	800029c <__adddf3>
 8009218:	4682      	mov	sl, r0
 800921a:	9805      	ldr	r0, [sp, #20]
 800921c:	468b      	mov	fp, r1
 800921e:	f7f7 f989 	bl	8000534 <__aeabi_i2d>
 8009222:	9a07      	ldr	r2, [sp, #28]
 8009224:	4b32      	ldr	r3, [pc, #200]	; (80092f0 <__ieee754_pow+0x778>)
 8009226:	4413      	add	r3, r2
 8009228:	e9d3 8900 	ldrd	r8, r9, [r3]
 800922c:	4606      	mov	r6, r0
 800922e:	460f      	mov	r7, r1
 8009230:	4652      	mov	r2, sl
 8009232:	465b      	mov	r3, fp
 8009234:	ec51 0b18 	vmov	r0, r1, d8
 8009238:	f7f7 f830 	bl	800029c <__adddf3>
 800923c:	4642      	mov	r2, r8
 800923e:	464b      	mov	r3, r9
 8009240:	f7f7 f82c 	bl	800029c <__adddf3>
 8009244:	4632      	mov	r2, r6
 8009246:	463b      	mov	r3, r7
 8009248:	f7f7 f828 	bl	800029c <__adddf3>
 800924c:	2000      	movs	r0, #0
 800924e:	4632      	mov	r2, r6
 8009250:	463b      	mov	r3, r7
 8009252:	4604      	mov	r4, r0
 8009254:	460d      	mov	r5, r1
 8009256:	f7f7 f81f 	bl	8000298 <__aeabi_dsub>
 800925a:	4642      	mov	r2, r8
 800925c:	464b      	mov	r3, r9
 800925e:	f7f7 f81b 	bl	8000298 <__aeabi_dsub>
 8009262:	ec53 2b18 	vmov	r2, r3, d8
 8009266:	f7f7 f817 	bl	8000298 <__aeabi_dsub>
 800926a:	4602      	mov	r2, r0
 800926c:	460b      	mov	r3, r1
 800926e:	4650      	mov	r0, sl
 8009270:	4659      	mov	r1, fp
 8009272:	e610      	b.n	8008e96 <__ieee754_pow+0x31e>
 8009274:	2401      	movs	r4, #1
 8009276:	e6a1      	b.n	8008fbc <__ieee754_pow+0x444>
 8009278:	ed9f 7b13 	vldr	d7, [pc, #76]	; 80092c8 <__ieee754_pow+0x750>
 800927c:	e617      	b.n	8008eae <__ieee754_pow+0x336>
 800927e:	bf00      	nop
 8009280:	4a454eef 	.word	0x4a454eef
 8009284:	3fca7e28 	.word	0x3fca7e28
 8009288:	93c9db65 	.word	0x93c9db65
 800928c:	3fcd864a 	.word	0x3fcd864a
 8009290:	a91d4101 	.word	0xa91d4101
 8009294:	3fd17460 	.word	0x3fd17460
 8009298:	518f264d 	.word	0x518f264d
 800929c:	3fd55555 	.word	0x3fd55555
 80092a0:	db6fabff 	.word	0xdb6fabff
 80092a4:	3fdb6db6 	.word	0x3fdb6db6
 80092a8:	33333303 	.word	0x33333303
 80092ac:	3fe33333 	.word	0x3fe33333
 80092b0:	e0000000 	.word	0xe0000000
 80092b4:	3feec709 	.word	0x3feec709
 80092b8:	dc3a03fd 	.word	0xdc3a03fd
 80092bc:	3feec709 	.word	0x3feec709
 80092c0:	145b01f5 	.word	0x145b01f5
 80092c4:	be3e2fe0 	.word	0xbe3e2fe0
 80092c8:	00000000 	.word	0x00000000
 80092cc:	3ff00000 	.word	0x3ff00000
 80092d0:	7ff00000 	.word	0x7ff00000
 80092d4:	43400000 	.word	0x43400000
 80092d8:	0003988e 	.word	0x0003988e
 80092dc:	000bb679 	.word	0x000bb679
 80092e0:	08009b48 	.word	0x08009b48
 80092e4:	3ff00000 	.word	0x3ff00000
 80092e8:	40080000 	.word	0x40080000
 80092ec:	08009b68 	.word	0x08009b68
 80092f0:	08009b58 	.word	0x08009b58
 80092f4:	a3b3      	add	r3, pc, #716	; (adr r3, 80095c4 <__ieee754_pow+0xa4c>)
 80092f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092fa:	4640      	mov	r0, r8
 80092fc:	4649      	mov	r1, r9
 80092fe:	f7f6 ffcd 	bl	800029c <__adddf3>
 8009302:	4622      	mov	r2, r4
 8009304:	ec41 0b1a 	vmov	d10, r0, r1
 8009308:	462b      	mov	r3, r5
 800930a:	4630      	mov	r0, r6
 800930c:	4639      	mov	r1, r7
 800930e:	f7f6 ffc3 	bl	8000298 <__aeabi_dsub>
 8009312:	4602      	mov	r2, r0
 8009314:	460b      	mov	r3, r1
 8009316:	ec51 0b1a 	vmov	r0, r1, d10
 800931a:	f7f7 fc05 	bl	8000b28 <__aeabi_dcmpgt>
 800931e:	2800      	cmp	r0, #0
 8009320:	f47f ae04 	bne.w	8008f2c <__ieee754_pow+0x3b4>
 8009324:	4aa2      	ldr	r2, [pc, #648]	; (80095b0 <__ieee754_pow+0xa38>)
 8009326:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800932a:	4293      	cmp	r3, r2
 800932c:	f340 8107 	ble.w	800953e <__ieee754_pow+0x9c6>
 8009330:	151b      	asrs	r3, r3, #20
 8009332:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009336:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800933a:	fa4a fa03 	asr.w	sl, sl, r3
 800933e:	44da      	add	sl, fp
 8009340:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009344:	489b      	ldr	r0, [pc, #620]	; (80095b4 <__ieee754_pow+0xa3c>)
 8009346:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800934a:	4108      	asrs	r0, r1
 800934c:	ea00 030a 	and.w	r3, r0, sl
 8009350:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009354:	f1c1 0114 	rsb	r1, r1, #20
 8009358:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800935c:	fa4a fa01 	asr.w	sl, sl, r1
 8009360:	f1bb 0f00 	cmp.w	fp, #0
 8009364:	f04f 0200 	mov.w	r2, #0
 8009368:	4620      	mov	r0, r4
 800936a:	4629      	mov	r1, r5
 800936c:	bfb8      	it	lt
 800936e:	f1ca 0a00 	rsblt	sl, sl, #0
 8009372:	f7f6 ff91 	bl	8000298 <__aeabi_dsub>
 8009376:	ec41 0b19 	vmov	d9, r0, r1
 800937a:	4642      	mov	r2, r8
 800937c:	464b      	mov	r3, r9
 800937e:	ec51 0b19 	vmov	r0, r1, d9
 8009382:	f7f6 ff8b 	bl	800029c <__adddf3>
 8009386:	a37a      	add	r3, pc, #488	; (adr r3, 8009570 <__ieee754_pow+0x9f8>)
 8009388:	e9d3 2300 	ldrd	r2, r3, [r3]
 800938c:	2000      	movs	r0, #0
 800938e:	4604      	mov	r4, r0
 8009390:	460d      	mov	r5, r1
 8009392:	f7f7 f939 	bl	8000608 <__aeabi_dmul>
 8009396:	ec53 2b19 	vmov	r2, r3, d9
 800939a:	4606      	mov	r6, r0
 800939c:	460f      	mov	r7, r1
 800939e:	4620      	mov	r0, r4
 80093a0:	4629      	mov	r1, r5
 80093a2:	f7f6 ff79 	bl	8000298 <__aeabi_dsub>
 80093a6:	4602      	mov	r2, r0
 80093a8:	460b      	mov	r3, r1
 80093aa:	4640      	mov	r0, r8
 80093ac:	4649      	mov	r1, r9
 80093ae:	f7f6 ff73 	bl	8000298 <__aeabi_dsub>
 80093b2:	a371      	add	r3, pc, #452	; (adr r3, 8009578 <__ieee754_pow+0xa00>)
 80093b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093b8:	f7f7 f926 	bl	8000608 <__aeabi_dmul>
 80093bc:	a370      	add	r3, pc, #448	; (adr r3, 8009580 <__ieee754_pow+0xa08>)
 80093be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c2:	4680      	mov	r8, r0
 80093c4:	4689      	mov	r9, r1
 80093c6:	4620      	mov	r0, r4
 80093c8:	4629      	mov	r1, r5
 80093ca:	f7f7 f91d 	bl	8000608 <__aeabi_dmul>
 80093ce:	4602      	mov	r2, r0
 80093d0:	460b      	mov	r3, r1
 80093d2:	4640      	mov	r0, r8
 80093d4:	4649      	mov	r1, r9
 80093d6:	f7f6 ff61 	bl	800029c <__adddf3>
 80093da:	4604      	mov	r4, r0
 80093dc:	460d      	mov	r5, r1
 80093de:	4602      	mov	r2, r0
 80093e0:	460b      	mov	r3, r1
 80093e2:	4630      	mov	r0, r6
 80093e4:	4639      	mov	r1, r7
 80093e6:	f7f6 ff59 	bl	800029c <__adddf3>
 80093ea:	4632      	mov	r2, r6
 80093ec:	463b      	mov	r3, r7
 80093ee:	4680      	mov	r8, r0
 80093f0:	4689      	mov	r9, r1
 80093f2:	f7f6 ff51 	bl	8000298 <__aeabi_dsub>
 80093f6:	4602      	mov	r2, r0
 80093f8:	460b      	mov	r3, r1
 80093fa:	4620      	mov	r0, r4
 80093fc:	4629      	mov	r1, r5
 80093fe:	f7f6 ff4b 	bl	8000298 <__aeabi_dsub>
 8009402:	4642      	mov	r2, r8
 8009404:	4606      	mov	r6, r0
 8009406:	460f      	mov	r7, r1
 8009408:	464b      	mov	r3, r9
 800940a:	4640      	mov	r0, r8
 800940c:	4649      	mov	r1, r9
 800940e:	f7f7 f8fb 	bl	8000608 <__aeabi_dmul>
 8009412:	a35d      	add	r3, pc, #372	; (adr r3, 8009588 <__ieee754_pow+0xa10>)
 8009414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009418:	4604      	mov	r4, r0
 800941a:	460d      	mov	r5, r1
 800941c:	f7f7 f8f4 	bl	8000608 <__aeabi_dmul>
 8009420:	a35b      	add	r3, pc, #364	; (adr r3, 8009590 <__ieee754_pow+0xa18>)
 8009422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009426:	f7f6 ff37 	bl	8000298 <__aeabi_dsub>
 800942a:	4622      	mov	r2, r4
 800942c:	462b      	mov	r3, r5
 800942e:	f7f7 f8eb 	bl	8000608 <__aeabi_dmul>
 8009432:	a359      	add	r3, pc, #356	; (adr r3, 8009598 <__ieee754_pow+0xa20>)
 8009434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009438:	f7f6 ff30 	bl	800029c <__adddf3>
 800943c:	4622      	mov	r2, r4
 800943e:	462b      	mov	r3, r5
 8009440:	f7f7 f8e2 	bl	8000608 <__aeabi_dmul>
 8009444:	a356      	add	r3, pc, #344	; (adr r3, 80095a0 <__ieee754_pow+0xa28>)
 8009446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800944a:	f7f6 ff25 	bl	8000298 <__aeabi_dsub>
 800944e:	4622      	mov	r2, r4
 8009450:	462b      	mov	r3, r5
 8009452:	f7f7 f8d9 	bl	8000608 <__aeabi_dmul>
 8009456:	a354      	add	r3, pc, #336	; (adr r3, 80095a8 <__ieee754_pow+0xa30>)
 8009458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800945c:	f7f6 ff1e 	bl	800029c <__adddf3>
 8009460:	4622      	mov	r2, r4
 8009462:	462b      	mov	r3, r5
 8009464:	f7f7 f8d0 	bl	8000608 <__aeabi_dmul>
 8009468:	4602      	mov	r2, r0
 800946a:	460b      	mov	r3, r1
 800946c:	4640      	mov	r0, r8
 800946e:	4649      	mov	r1, r9
 8009470:	f7f6 ff12 	bl	8000298 <__aeabi_dsub>
 8009474:	4604      	mov	r4, r0
 8009476:	460d      	mov	r5, r1
 8009478:	4602      	mov	r2, r0
 800947a:	460b      	mov	r3, r1
 800947c:	4640      	mov	r0, r8
 800947e:	4649      	mov	r1, r9
 8009480:	f7f7 f8c2 	bl	8000608 <__aeabi_dmul>
 8009484:	2200      	movs	r2, #0
 8009486:	ec41 0b19 	vmov	d9, r0, r1
 800948a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800948e:	4620      	mov	r0, r4
 8009490:	4629      	mov	r1, r5
 8009492:	f7f6 ff01 	bl	8000298 <__aeabi_dsub>
 8009496:	4602      	mov	r2, r0
 8009498:	460b      	mov	r3, r1
 800949a:	ec51 0b19 	vmov	r0, r1, d9
 800949e:	f7f7 f9dd 	bl	800085c <__aeabi_ddiv>
 80094a2:	4632      	mov	r2, r6
 80094a4:	4604      	mov	r4, r0
 80094a6:	460d      	mov	r5, r1
 80094a8:	463b      	mov	r3, r7
 80094aa:	4640      	mov	r0, r8
 80094ac:	4649      	mov	r1, r9
 80094ae:	f7f7 f8ab 	bl	8000608 <__aeabi_dmul>
 80094b2:	4632      	mov	r2, r6
 80094b4:	463b      	mov	r3, r7
 80094b6:	f7f6 fef1 	bl	800029c <__adddf3>
 80094ba:	4602      	mov	r2, r0
 80094bc:	460b      	mov	r3, r1
 80094be:	4620      	mov	r0, r4
 80094c0:	4629      	mov	r1, r5
 80094c2:	f7f6 fee9 	bl	8000298 <__aeabi_dsub>
 80094c6:	4642      	mov	r2, r8
 80094c8:	464b      	mov	r3, r9
 80094ca:	f7f6 fee5 	bl	8000298 <__aeabi_dsub>
 80094ce:	460b      	mov	r3, r1
 80094d0:	4602      	mov	r2, r0
 80094d2:	4939      	ldr	r1, [pc, #228]	; (80095b8 <__ieee754_pow+0xa40>)
 80094d4:	2000      	movs	r0, #0
 80094d6:	f7f6 fedf 	bl	8000298 <__aeabi_dsub>
 80094da:	ec41 0b10 	vmov	d0, r0, r1
 80094de:	ee10 3a90 	vmov	r3, s1
 80094e2:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80094e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80094ea:	da2b      	bge.n	8009544 <__ieee754_pow+0x9cc>
 80094ec:	4650      	mov	r0, sl
 80094ee:	f000 f877 	bl	80095e0 <scalbn>
 80094f2:	ec51 0b10 	vmov	r0, r1, d0
 80094f6:	ec53 2b18 	vmov	r2, r3, d8
 80094fa:	f7ff bbee 	b.w	8008cda <__ieee754_pow+0x162>
 80094fe:	4b2f      	ldr	r3, [pc, #188]	; (80095bc <__ieee754_pow+0xa44>)
 8009500:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009504:	429e      	cmp	r6, r3
 8009506:	f77f af0d 	ble.w	8009324 <__ieee754_pow+0x7ac>
 800950a:	4b2d      	ldr	r3, [pc, #180]	; (80095c0 <__ieee754_pow+0xa48>)
 800950c:	440b      	add	r3, r1
 800950e:	4303      	orrs	r3, r0
 8009510:	d009      	beq.n	8009526 <__ieee754_pow+0x9ae>
 8009512:	ec51 0b18 	vmov	r0, r1, d8
 8009516:	2200      	movs	r2, #0
 8009518:	2300      	movs	r3, #0
 800951a:	f7f7 fae7 	bl	8000aec <__aeabi_dcmplt>
 800951e:	3800      	subs	r0, #0
 8009520:	bf18      	it	ne
 8009522:	2001      	movne	r0, #1
 8009524:	e448      	b.n	8008db8 <__ieee754_pow+0x240>
 8009526:	4622      	mov	r2, r4
 8009528:	462b      	mov	r3, r5
 800952a:	f7f6 feb5 	bl	8000298 <__aeabi_dsub>
 800952e:	4642      	mov	r2, r8
 8009530:	464b      	mov	r3, r9
 8009532:	f7f7 faef 	bl	8000b14 <__aeabi_dcmpge>
 8009536:	2800      	cmp	r0, #0
 8009538:	f43f aef4 	beq.w	8009324 <__ieee754_pow+0x7ac>
 800953c:	e7e9      	b.n	8009512 <__ieee754_pow+0x99a>
 800953e:	f04f 0a00 	mov.w	sl, #0
 8009542:	e71a      	b.n	800937a <__ieee754_pow+0x802>
 8009544:	ec51 0b10 	vmov	r0, r1, d0
 8009548:	4619      	mov	r1, r3
 800954a:	e7d4      	b.n	80094f6 <__ieee754_pow+0x97e>
 800954c:	491a      	ldr	r1, [pc, #104]	; (80095b8 <__ieee754_pow+0xa40>)
 800954e:	2000      	movs	r0, #0
 8009550:	f7ff bb31 	b.w	8008bb6 <__ieee754_pow+0x3e>
 8009554:	2000      	movs	r0, #0
 8009556:	2100      	movs	r1, #0
 8009558:	f7ff bb2d 	b.w	8008bb6 <__ieee754_pow+0x3e>
 800955c:	4630      	mov	r0, r6
 800955e:	4639      	mov	r1, r7
 8009560:	f7ff bb29 	b.w	8008bb6 <__ieee754_pow+0x3e>
 8009564:	9204      	str	r2, [sp, #16]
 8009566:	f7ff bb7b 	b.w	8008c60 <__ieee754_pow+0xe8>
 800956a:	2300      	movs	r3, #0
 800956c:	f7ff bb65 	b.w	8008c3a <__ieee754_pow+0xc2>
 8009570:	00000000 	.word	0x00000000
 8009574:	3fe62e43 	.word	0x3fe62e43
 8009578:	fefa39ef 	.word	0xfefa39ef
 800957c:	3fe62e42 	.word	0x3fe62e42
 8009580:	0ca86c39 	.word	0x0ca86c39
 8009584:	be205c61 	.word	0xbe205c61
 8009588:	72bea4d0 	.word	0x72bea4d0
 800958c:	3e663769 	.word	0x3e663769
 8009590:	c5d26bf1 	.word	0xc5d26bf1
 8009594:	3ebbbd41 	.word	0x3ebbbd41
 8009598:	af25de2c 	.word	0xaf25de2c
 800959c:	3f11566a 	.word	0x3f11566a
 80095a0:	16bebd93 	.word	0x16bebd93
 80095a4:	3f66c16c 	.word	0x3f66c16c
 80095a8:	5555553e 	.word	0x5555553e
 80095ac:	3fc55555 	.word	0x3fc55555
 80095b0:	3fe00000 	.word	0x3fe00000
 80095b4:	fff00000 	.word	0xfff00000
 80095b8:	3ff00000 	.word	0x3ff00000
 80095bc:	4090cbff 	.word	0x4090cbff
 80095c0:	3f6f3400 	.word	0x3f6f3400
 80095c4:	652b82fe 	.word	0x652b82fe
 80095c8:	3c971547 	.word	0x3c971547

080095cc <fabs>:
 80095cc:	ec51 0b10 	vmov	r0, r1, d0
 80095d0:	ee10 2a10 	vmov	r2, s0
 80095d4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80095d8:	ec43 2b10 	vmov	d0, r2, r3
 80095dc:	4770      	bx	lr
	...

080095e0 <scalbn>:
 80095e0:	b570      	push	{r4, r5, r6, lr}
 80095e2:	ec55 4b10 	vmov	r4, r5, d0
 80095e6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80095ea:	4606      	mov	r6, r0
 80095ec:	462b      	mov	r3, r5
 80095ee:	b999      	cbnz	r1, 8009618 <scalbn+0x38>
 80095f0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80095f4:	4323      	orrs	r3, r4
 80095f6:	d03f      	beq.n	8009678 <scalbn+0x98>
 80095f8:	4b35      	ldr	r3, [pc, #212]	; (80096d0 <scalbn+0xf0>)
 80095fa:	4629      	mov	r1, r5
 80095fc:	ee10 0a10 	vmov	r0, s0
 8009600:	2200      	movs	r2, #0
 8009602:	f7f7 f801 	bl	8000608 <__aeabi_dmul>
 8009606:	4b33      	ldr	r3, [pc, #204]	; (80096d4 <scalbn+0xf4>)
 8009608:	429e      	cmp	r6, r3
 800960a:	4604      	mov	r4, r0
 800960c:	460d      	mov	r5, r1
 800960e:	da10      	bge.n	8009632 <scalbn+0x52>
 8009610:	a327      	add	r3, pc, #156	; (adr r3, 80096b0 <scalbn+0xd0>)
 8009612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009616:	e01f      	b.n	8009658 <scalbn+0x78>
 8009618:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800961c:	4291      	cmp	r1, r2
 800961e:	d10c      	bne.n	800963a <scalbn+0x5a>
 8009620:	ee10 2a10 	vmov	r2, s0
 8009624:	4620      	mov	r0, r4
 8009626:	4629      	mov	r1, r5
 8009628:	f7f6 fe38 	bl	800029c <__adddf3>
 800962c:	4604      	mov	r4, r0
 800962e:	460d      	mov	r5, r1
 8009630:	e022      	b.n	8009678 <scalbn+0x98>
 8009632:	460b      	mov	r3, r1
 8009634:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009638:	3936      	subs	r1, #54	; 0x36
 800963a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800963e:	4296      	cmp	r6, r2
 8009640:	dd0d      	ble.n	800965e <scalbn+0x7e>
 8009642:	2d00      	cmp	r5, #0
 8009644:	a11c      	add	r1, pc, #112	; (adr r1, 80096b8 <scalbn+0xd8>)
 8009646:	e9d1 0100 	ldrd	r0, r1, [r1]
 800964a:	da02      	bge.n	8009652 <scalbn+0x72>
 800964c:	a11c      	add	r1, pc, #112	; (adr r1, 80096c0 <scalbn+0xe0>)
 800964e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009652:	a319      	add	r3, pc, #100	; (adr r3, 80096b8 <scalbn+0xd8>)
 8009654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009658:	f7f6 ffd6 	bl	8000608 <__aeabi_dmul>
 800965c:	e7e6      	b.n	800962c <scalbn+0x4c>
 800965e:	1872      	adds	r2, r6, r1
 8009660:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009664:	428a      	cmp	r2, r1
 8009666:	dcec      	bgt.n	8009642 <scalbn+0x62>
 8009668:	2a00      	cmp	r2, #0
 800966a:	dd08      	ble.n	800967e <scalbn+0x9e>
 800966c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009670:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009674:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009678:	ec45 4b10 	vmov	d0, r4, r5
 800967c:	bd70      	pop	{r4, r5, r6, pc}
 800967e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009682:	da08      	bge.n	8009696 <scalbn+0xb6>
 8009684:	2d00      	cmp	r5, #0
 8009686:	a10a      	add	r1, pc, #40	; (adr r1, 80096b0 <scalbn+0xd0>)
 8009688:	e9d1 0100 	ldrd	r0, r1, [r1]
 800968c:	dac0      	bge.n	8009610 <scalbn+0x30>
 800968e:	a10e      	add	r1, pc, #56	; (adr r1, 80096c8 <scalbn+0xe8>)
 8009690:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009694:	e7bc      	b.n	8009610 <scalbn+0x30>
 8009696:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800969a:	3236      	adds	r2, #54	; 0x36
 800969c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80096a0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80096a4:	4620      	mov	r0, r4
 80096a6:	4b0c      	ldr	r3, [pc, #48]	; (80096d8 <scalbn+0xf8>)
 80096a8:	2200      	movs	r2, #0
 80096aa:	e7d5      	b.n	8009658 <scalbn+0x78>
 80096ac:	f3af 8000 	nop.w
 80096b0:	c2f8f359 	.word	0xc2f8f359
 80096b4:	01a56e1f 	.word	0x01a56e1f
 80096b8:	8800759c 	.word	0x8800759c
 80096bc:	7e37e43c 	.word	0x7e37e43c
 80096c0:	8800759c 	.word	0x8800759c
 80096c4:	fe37e43c 	.word	0xfe37e43c
 80096c8:	c2f8f359 	.word	0xc2f8f359
 80096cc:	81a56e1f 	.word	0x81a56e1f
 80096d0:	43500000 	.word	0x43500000
 80096d4:	ffff3cb0 	.word	0xffff3cb0
 80096d8:	3c900000 	.word	0x3c900000

080096dc <with_errno>:
 80096dc:	b570      	push	{r4, r5, r6, lr}
 80096de:	4604      	mov	r4, r0
 80096e0:	460d      	mov	r5, r1
 80096e2:	4616      	mov	r6, r2
 80096e4:	f7fd f81c 	bl	8006720 <__errno>
 80096e8:	4629      	mov	r1, r5
 80096ea:	6006      	str	r6, [r0, #0]
 80096ec:	4620      	mov	r0, r4
 80096ee:	bd70      	pop	{r4, r5, r6, pc}

080096f0 <xflow>:
 80096f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80096f2:	4614      	mov	r4, r2
 80096f4:	461d      	mov	r5, r3
 80096f6:	b108      	cbz	r0, 80096fc <xflow+0xc>
 80096f8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80096fc:	e9cd 2300 	strd	r2, r3, [sp]
 8009700:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009704:	4620      	mov	r0, r4
 8009706:	4629      	mov	r1, r5
 8009708:	f7f6 ff7e 	bl	8000608 <__aeabi_dmul>
 800970c:	2222      	movs	r2, #34	; 0x22
 800970e:	b003      	add	sp, #12
 8009710:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009714:	f7ff bfe2 	b.w	80096dc <with_errno>

08009718 <__math_uflow>:
 8009718:	b508      	push	{r3, lr}
 800971a:	2200      	movs	r2, #0
 800971c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009720:	f7ff ffe6 	bl	80096f0 <xflow>
 8009724:	ec41 0b10 	vmov	d0, r0, r1
 8009728:	bd08      	pop	{r3, pc}

0800972a <__math_oflow>:
 800972a:	b508      	push	{r3, lr}
 800972c:	2200      	movs	r2, #0
 800972e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8009732:	f7ff ffdd 	bl	80096f0 <xflow>
 8009736:	ec41 0b10 	vmov	d0, r0, r1
 800973a:	bd08      	pop	{r3, pc}

0800973c <_init>:
 800973c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800973e:	bf00      	nop
 8009740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009742:	bc08      	pop	{r3}
 8009744:	469e      	mov	lr, r3
 8009746:	4770      	bx	lr

08009748 <_fini>:
 8009748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800974a:	bf00      	nop
 800974c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800974e:	bc08      	pop	{r3}
 8009750:	469e      	mov	lr, r3
 8009752:	4770      	bx	lr
