ğŸ² **Digital Dice Game â€“ Craps**  

> Final Project â€“ Digital Design (Bu-Ali Sina University, Computer Engineering Department â€“ BASU)

![Craps Dice Game](pic/unnamed.jpg)

---

### âœ¨ Overview

This repository contains a complete hardware implementation of the classic **Craps** dice game, designed as a **digital logic design final project**.  
The system is implemented entirely in **VHDL** and targets an FPGA-style environment, focusing on:

- âœ… RTL design and modular datapath construction  
- âœ… FSM-based control of the game flow  
- âœ… Clean separation between datapath, controller, and display logic  
- âœ… Thorough testbenches for key components  

The design follows the specification from the project document **â€œDESIGN OF A DICE GAME â€“ Digital Logic Design Project | Bu-Ali Sina â€“ 4041â€**, using:

- Two pseudo-random dice counters  
- An adder and comparator to implement the game rules  
- A point register to store the current point  
- A controller FSM to manage game state and outputs  

---

### ğŸ® Game Rules (Craps â€“ Hardware Version)

The system simulates rolling **two sixâ€‘sided dice** and evaluates the **sum (2â€“12)** according to these rules:

- **First roll (Come-out roll)**  
  - ğŸ‰ **Win** if the sum is **7** or **11**  
  - ğŸ’€ **Lose** if the sum is **2**, **3**, or **12**  
  - â• **Point established** for any other sum (4, 5, 6, 8, 9, 10); this value is stored in the **point register**

- **Subsequent rolls**  
  - ğŸ¯ **Win** if the sum equals the stored **point**  
  - ğŸ’¥ **Lose** if the sum is **7**  
  - ğŸ” Otherwise, keep rolling until win/lose is decided

User interaction:

- `Reset` button: starts a new game and clears state  
- `Roll` button: when pressed and then released, the dice values are captured and evaluated  
- Outputs appear on:
  - Two **7â€‘segment displays** (dice / sum representation, depending on implementation)  
  - Two LEDs: **Win** and **Lose**  

---

### ğŸ¤ Collaborators

- ğŸ§‘â€ğŸ“ **Amin Rahimi**  
  - GitHub: [`aminrm4`](https://github.com/aminrm4)  
  - Student ID: **40312358013**

- ğŸ§‘â€ğŸ“ **Naseri**  
  - GitHub: [`Naseri0017`](https://github.com/Naseri0017)  
  - Student ID: **40312358043**

---

### ğŸ“œ License / Academic Context

- This project is a **final project for the Digital Design course** at **Buâ€‘Ali Sina University**  
  â€“ **Computer Engineering (BASU Computer Department)**.  
- Instructor / reference GitHub: [`SSCBasu`](https://github.com/SSCBasu)  
- The VHDL code and structure are intended **for educational and academic use**, following the specification adapted from:  
  - â€œFinal Project: Design of a Dice Gameâ€ (Dalhousie University) as cited in the project PDF.  

You are free to study and extend this design for **learning, teaching, and nonâ€‘commercial academic work**, while preserving the above credits and project context.

---

### ğŸ™ Acknowledgments

- Special thanks to the **Digital Design teaching team** and **TA group** for their guidance and feedback throughout the project.  
- In particular, appreciation to the **TA head and course staff** for providing the original project specification and support materials.  
- Thanks to the authors of the original dice game project specification adapted in the PDF for inspiring this implementation.

---

### ğŸ’¡ Future Improvements

- â±ï¸ Further optimization of resource usage and maximum clock frequency  
- ğŸ° More elaborate display of both individual dice values (two 7â€‘segment displays)  
- ğŸ§® Adding score tracking across multiple games  
- ğŸ§ª Expanding automated testbenches and coverage metrics  

Enjoy rolling the (digital) dice! ğŸ²âœ¨

