/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  reg [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = celloutsig_0_12z ? celloutsig_0_8z : celloutsig_0_4z;
  assign celloutsig_1_7z = ~(celloutsig_1_3z | in_data[96]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[5] | celloutsig_0_1z[2]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[7] | in_data[128]);
  assign celloutsig_1_14z = ~(celloutsig_1_0z[1] | celloutsig_1_2z);
  assign celloutsig_0_0z = ~((in_data[26] | in_data[33]) & in_data[5]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_1z[1]) & (celloutsig_0_3z | celloutsig_0_1z[2]));
  assign celloutsig_0_10z = ~((celloutsig_0_1z[2] | celloutsig_0_3z) & (celloutsig_0_4z | celloutsig_0_8z));
  assign celloutsig_0_12z = ~((celloutsig_0_8z | celloutsig_0_2z[1]) & (celloutsig_0_10z | celloutsig_0_11z[1]));
  assign celloutsig_1_18z = celloutsig_1_12z[0] | celloutsig_1_4z;
  assign celloutsig_1_11z = celloutsig_1_1z[10] ^ celloutsig_1_2z;
  assign celloutsig_0_7z = celloutsig_0_0z ^ celloutsig_0_5z;
  assign celloutsig_0_8z = celloutsig_0_4z ^ in_data[34];
  assign celloutsig_1_4z = celloutsig_1_2z ^ celloutsig_1_1z[6];
  assign celloutsig_1_1z = in_data[153:143] & in_data[116:106];
  assign celloutsig_1_9z = in_data[123:117] && { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_19z = ! { celloutsig_1_1z[3:1], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_16z = celloutsig_0_5z & ~(celloutsig_0_1z[1]);
  assign celloutsig_1_3z = celloutsig_1_0z[2] & ~(celloutsig_1_1z[4]);
  assign celloutsig_0_23z = ~ { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } | { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_3z = celloutsig_0_1z[2] & celloutsig_0_1z[1];
  assign celloutsig_0_22z = | { celloutsig_0_2z, celloutsig_0_1z[2] };
  assign celloutsig_0_1z = in_data[68:65] >> { in_data[28], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_12z = { in_data[147:141], celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_11z } >> { celloutsig_1_1z[3:1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_9z };
  assign celloutsig_1_0z = in_data[116:111] >> in_data[146:141];
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_2z = { celloutsig_0_1z[3:1], celloutsig_0_1z };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
