set_min_delay 30 -from core_clock -rise_from clk* -through and1 -rise_through pin1 -to and1 -fall_to * -reset_path
