// Seed: 3462910328
module module_0 (
    input wand id_0,
    input wor id_1,
    input tri1 id_2,
    input wand id_3,
    input uwire id_4,
    output tri1 id_5,
    input wire id_6,
    input tri1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    input wand id_12,
    input wire id_13,
    output tri0 id_14,
    input wor id_15,
    output tri1 id_16,
    input tri0 id_17
    , id_22,
    input supply1 id_18,
    input tri id_19,
    input wor id_20
);
  wire id_23;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd14,
    parameter id_12 = 32'd69,
    parameter id_7  = 32'd28,
    parameter id_8  = 32'd16
) (
    input wor id_0,
    input tri0 id_1,
    input tri id_2,
    output wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply0 _id_7,
    output supply0 _id_8,
    input tri0 id_9,
    output wire id_10,
    input tri _id_11,
    output wor _id_12,
    input wire id_13
);
  logic [id_12 : (  id_7  )] \id_15 = ~id_1 & 1'b0;
  static logic [-1 'h0 ~^  id_8  ==  id_11 : -1 'b0] id_16;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_9,
      id_0,
      id_4,
      id_3,
      id_2,
      id_5,
      id_0,
      id_5,
      id_9,
      id_0,
      id_0,
      id_5,
      id_10,
      id_5,
      id_3,
      id_4,
      id_13,
      id_1,
      id_13
  );
endmodule
