# Dev-Board-Projects

This repository contains my **FPGA design projects** implemented on the **FPGA board** using Verilog HDL.  
Each project includes RTL design and board-specific constraint files for synthesis and hardware testing in **Vivado**.

---

## ðŸ“‚ Project List

### ðŸ”¸ [7_Segment_Display](https://github.com/vignesh-rtl/Dev-Board-Projects/tree/main/EDGE_Artix_7_FPGA/7_Segment_Display)
Verilog-based implementation of a **7-segment display controller** with FPGA pin constraints.

### ðŸ”¸ [Full_Adder](https://github.com/vignesh-rtl/Dev-Board-Projects/tree/main/EDGE_Artix_7_FPGA/Full_Adder)
Design of a **1-bit Full Adder** module with corresponding **constraint mapping** for FPGA deployment.

---

ðŸ“« **Contact:**  
**Email:** [vignesh.d.off@gmail.com](mailto:vignesh.d.off@gmail.com)  
**LinkedIn:** [linkedin.com/in/vignesh-vlsidev](https://www.linkedin.com/in/vignesh-vlsidev)

---
