// Seed: 887963247
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output tri id_2,
    output supply1 id_3,
    input wor id_4
);
  logic [-1 : -1] id_6;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    output wire id_5,
    input supply0 id_6,
    output supply1 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply0 id_10,
    output uwire id_11,
    input tri id_12,
    input tri1 id_13,
    input tri id_14,
    input supply0 id_15,
    output tri1 id_16,
    input wire id_17,
    output uwire id_18,
    output wand id_19
    , id_23, id_24,
    input wand id_20,
    output uwire id_21
);
  assign id_3 = id_1 ? id_10 : 1;
  module_0 modCall_1 (
      id_2,
      id_18,
      id_7,
      id_5,
      id_12
  );
endmodule
