// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module PredChecker(
  input         clock,
  input         io_in_ftqOffset_valid,
  input  [3:0]  io_in_ftqOffset_bits,
  input  [63:0] io_in_jumpOffset_0,
  input  [63:0] io_in_jumpOffset_1,
  input  [63:0] io_in_jumpOffset_2,
  input  [63:0] io_in_jumpOffset_3,
  input  [63:0] io_in_jumpOffset_4,
  input  [63:0] io_in_jumpOffset_5,
  input  [63:0] io_in_jumpOffset_6,
  input  [63:0] io_in_jumpOffset_7,
  input  [63:0] io_in_jumpOffset_8,
  input  [63:0] io_in_jumpOffset_9,
  input  [63:0] io_in_jumpOffset_10,
  input  [63:0] io_in_jumpOffset_11,
  input  [63:0] io_in_jumpOffset_12,
  input  [63:0] io_in_jumpOffset_13,
  input  [63:0] io_in_jumpOffset_14,
  input  [63:0] io_in_jumpOffset_15,
  input  [49:0] io_in_target,
  input         io_in_instrRange_0,
  input         io_in_instrRange_1,
  input         io_in_instrRange_2,
  input         io_in_instrRange_3,
  input         io_in_instrRange_4,
  input         io_in_instrRange_5,
  input         io_in_instrRange_6,
  input         io_in_instrRange_7,
  input         io_in_instrRange_8,
  input         io_in_instrRange_9,
  input         io_in_instrRange_10,
  input         io_in_instrRange_11,
  input         io_in_instrRange_12,
  input         io_in_instrRange_13,
  input         io_in_instrRange_14,
  input         io_in_instrRange_15,
  input         io_in_instrValid_0,
  input         io_in_instrValid_1,
  input         io_in_instrValid_2,
  input         io_in_instrValid_3,
  input         io_in_instrValid_4,
  input         io_in_instrValid_5,
  input         io_in_instrValid_6,
  input         io_in_instrValid_7,
  input         io_in_instrValid_8,
  input         io_in_instrValid_9,
  input         io_in_instrValid_10,
  input         io_in_instrValid_11,
  input         io_in_instrValid_12,
  input         io_in_instrValid_13,
  input         io_in_instrValid_14,
  input         io_in_instrValid_15,
  input         io_in_pds_0_isRVC,
  input  [1:0]  io_in_pds_0_brType,
  input         io_in_pds_0_isRet,
  input         io_in_pds_1_isRVC,
  input  [1:0]  io_in_pds_1_brType,
  input         io_in_pds_1_isRet,
  input         io_in_pds_2_isRVC,
  input  [1:0]  io_in_pds_2_brType,
  input         io_in_pds_2_isRet,
  input         io_in_pds_3_isRVC,
  input  [1:0]  io_in_pds_3_brType,
  input         io_in_pds_3_isRet,
  input         io_in_pds_4_isRVC,
  input  [1:0]  io_in_pds_4_brType,
  input         io_in_pds_4_isRet,
  input         io_in_pds_5_isRVC,
  input  [1:0]  io_in_pds_5_brType,
  input         io_in_pds_5_isRet,
  input         io_in_pds_6_isRVC,
  input  [1:0]  io_in_pds_6_brType,
  input         io_in_pds_6_isRet,
  input         io_in_pds_7_isRVC,
  input  [1:0]  io_in_pds_7_brType,
  input         io_in_pds_7_isRet,
  input         io_in_pds_8_isRVC,
  input  [1:0]  io_in_pds_8_brType,
  input         io_in_pds_8_isRet,
  input         io_in_pds_9_isRVC,
  input  [1:0]  io_in_pds_9_brType,
  input         io_in_pds_9_isRet,
  input         io_in_pds_10_isRVC,
  input  [1:0]  io_in_pds_10_brType,
  input         io_in_pds_10_isRet,
  input         io_in_pds_11_isRVC,
  input  [1:0]  io_in_pds_11_brType,
  input         io_in_pds_11_isRet,
  input         io_in_pds_12_isRVC,
  input  [1:0]  io_in_pds_12_brType,
  input         io_in_pds_12_isRet,
  input         io_in_pds_13_isRVC,
  input  [1:0]  io_in_pds_13_brType,
  input         io_in_pds_13_isRet,
  input         io_in_pds_14_isRVC,
  input  [1:0]  io_in_pds_14_brType,
  input         io_in_pds_14_isRet,
  input         io_in_pds_15_isRVC,
  input  [1:0]  io_in_pds_15_brType,
  input         io_in_pds_15_isRet,
  input  [49:0] io_in_pc_0,
  input  [49:0] io_in_pc_1,
  input  [49:0] io_in_pc_2,
  input  [49:0] io_in_pc_3,
  input  [49:0] io_in_pc_4,
  input  [49:0] io_in_pc_5,
  input  [49:0] io_in_pc_6,
  input  [49:0] io_in_pc_7,
  input  [49:0] io_in_pc_8,
  input  [49:0] io_in_pc_9,
  input  [49:0] io_in_pc_10,
  input  [49:0] io_in_pc_11,
  input  [49:0] io_in_pc_12,
  input  [49:0] io_in_pc_13,
  input  [49:0] io_in_pc_14,
  input  [49:0] io_in_pc_15,
  input         io_in_fire_in,
  output        io_out_stage1Out_fixedRange_0,
  output        io_out_stage1Out_fixedRange_1,
  output        io_out_stage1Out_fixedRange_2,
  output        io_out_stage1Out_fixedRange_3,
  output        io_out_stage1Out_fixedRange_4,
  output        io_out_stage1Out_fixedRange_5,
  output        io_out_stage1Out_fixedRange_6,
  output        io_out_stage1Out_fixedRange_7,
  output        io_out_stage1Out_fixedRange_8,
  output        io_out_stage1Out_fixedRange_9,
  output        io_out_stage1Out_fixedRange_10,
  output        io_out_stage1Out_fixedRange_11,
  output        io_out_stage1Out_fixedRange_12,
  output        io_out_stage1Out_fixedRange_13,
  output        io_out_stage1Out_fixedRange_14,
  output        io_out_stage1Out_fixedRange_15,
  output        io_out_stage1Out_fixedTaken_0,
  output        io_out_stage1Out_fixedTaken_1,
  output        io_out_stage1Out_fixedTaken_2,
  output        io_out_stage1Out_fixedTaken_3,
  output        io_out_stage1Out_fixedTaken_4,
  output        io_out_stage1Out_fixedTaken_5,
  output        io_out_stage1Out_fixedTaken_6,
  output        io_out_stage1Out_fixedTaken_7,
  output        io_out_stage1Out_fixedTaken_8,
  output        io_out_stage1Out_fixedTaken_9,
  output        io_out_stage1Out_fixedTaken_10,
  output        io_out_stage1Out_fixedTaken_11,
  output        io_out_stage1Out_fixedTaken_12,
  output        io_out_stage1Out_fixedTaken_13,
  output        io_out_stage1Out_fixedTaken_14,
  output        io_out_stage1Out_fixedTaken_15,
  output [49:0] io_out_stage2Out_fixedTarget_0,
  output [49:0] io_out_stage2Out_fixedTarget_1,
  output [49:0] io_out_stage2Out_fixedTarget_2,
  output [49:0] io_out_stage2Out_fixedTarget_3,
  output [49:0] io_out_stage2Out_fixedTarget_4,
  output [49:0] io_out_stage2Out_fixedTarget_5,
  output [49:0] io_out_stage2Out_fixedTarget_6,
  output [49:0] io_out_stage2Out_fixedTarget_7,
  output [49:0] io_out_stage2Out_fixedTarget_8,
  output [49:0] io_out_stage2Out_fixedTarget_9,
  output [49:0] io_out_stage2Out_fixedTarget_10,
  output [49:0] io_out_stage2Out_fixedTarget_11,
  output [49:0] io_out_stage2Out_fixedTarget_12,
  output [49:0] io_out_stage2Out_fixedTarget_13,
  output [49:0] io_out_stage2Out_fixedTarget_14,
  output [49:0] io_out_stage2Out_fixedTarget_15,
  output [49:0] io_out_stage2Out_jalTarget_0,
  output [49:0] io_out_stage2Out_jalTarget_1,
  output [49:0] io_out_stage2Out_jalTarget_2,
  output [49:0] io_out_stage2Out_jalTarget_3,
  output [49:0] io_out_stage2Out_jalTarget_4,
  output [49:0] io_out_stage2Out_jalTarget_5,
  output [49:0] io_out_stage2Out_jalTarget_6,
  output [49:0] io_out_stage2Out_jalTarget_7,
  output [49:0] io_out_stage2Out_jalTarget_8,
  output [49:0] io_out_stage2Out_jalTarget_9,
  output [49:0] io_out_stage2Out_jalTarget_10,
  output [49:0] io_out_stage2Out_jalTarget_11,
  output [49:0] io_out_stage2Out_jalTarget_12,
  output [49:0] io_out_stage2Out_jalTarget_13,
  output [49:0] io_out_stage2Out_jalTarget_14,
  output [49:0] io_out_stage2Out_jalTarget_15,
  output        io_out_stage2Out_fixedMissPred_0,
  output        io_out_stage2Out_fixedMissPred_1,
  output        io_out_stage2Out_fixedMissPred_2,
  output        io_out_stage2Out_fixedMissPred_3,
  output        io_out_stage2Out_fixedMissPred_4,
  output        io_out_stage2Out_fixedMissPred_5,
  output        io_out_stage2Out_fixedMissPred_6,
  output        io_out_stage2Out_fixedMissPred_7,
  output        io_out_stage2Out_fixedMissPred_8,
  output        io_out_stage2Out_fixedMissPred_9,
  output        io_out_stage2Out_fixedMissPred_10,
  output        io_out_stage2Out_fixedMissPred_11,
  output        io_out_stage2Out_fixedMissPred_12,
  output        io_out_stage2Out_fixedMissPred_13,
  output        io_out_stage2Out_fixedMissPred_14,
  output        io_out_stage2Out_fixedMissPred_15
);

  wire        _GEN = io_in_pds_0_brType == 2'h2;
  wire        _GEN_0 =
    (|io_in_ftqOffset_bits) & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_0 = _GEN & io_in_instrRange_0 & io_in_instrValid_0 & _GEN_0;
  wire        _GEN_1 = io_in_pds_1_brType == 2'h2;
  wire        _GEN_2 =
    (|(io_in_ftqOffset_bits[3:1])) & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_1 = _GEN_1 & io_in_instrRange_1 & io_in_instrValid_1 & _GEN_2;
  wire        _GEN_3 = io_in_pds_2_brType == 2'h2;
  wire        _GEN_4 =
    io_in_ftqOffset_bits > 4'h2 & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_2 = _GEN_3 & io_in_instrRange_2 & io_in_instrValid_2 & _GEN_4;
  wire        _GEN_5 = io_in_pds_3_brType == 2'h2;
  wire        _GEN_6 =
    (|(io_in_ftqOffset_bits[3:2])) & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_3 = _GEN_5 & io_in_instrRange_3 & io_in_instrValid_3 & _GEN_6;
  wire        _GEN_7 = io_in_pds_4_brType == 2'h2;
  wire        _GEN_8 =
    io_in_ftqOffset_bits > 4'h4 & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_4 = _GEN_7 & io_in_instrRange_4 & io_in_instrValid_4 & _GEN_8;
  wire        _GEN_9 = io_in_pds_5_brType == 2'h2;
  wire        _GEN_10 =
    io_in_ftqOffset_bits > 4'h5 & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_5 = _GEN_9 & io_in_instrRange_5 & io_in_instrValid_5 & _GEN_10;
  wire        _GEN_11 = io_in_pds_6_brType == 2'h2;
  wire        _GEN_12 =
    io_in_ftqOffset_bits > 4'h6 & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_6 = _GEN_11 & io_in_instrRange_6 & io_in_instrValid_6 & _GEN_12;
  wire        _GEN_13 = io_in_pds_7_brType == 2'h2;
  wire        _GEN_14 =
    io_in_ftqOffset_bits[3] & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_7 = _GEN_13 & io_in_instrRange_7 & io_in_instrValid_7 & _GEN_14;
  wire        _GEN_15 = io_in_pds_8_brType == 2'h2;
  wire        _GEN_16 =
    io_in_ftqOffset_bits > 4'h8 & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_8 = _GEN_15 & io_in_instrRange_8 & io_in_instrValid_8 & _GEN_16;
  wire        _GEN_17 = io_in_pds_9_brType == 2'h2;
  wire        _GEN_18 =
    io_in_ftqOffset_bits > 4'h9 & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_9 = _GEN_17 & io_in_instrRange_9 & io_in_instrValid_9 & _GEN_18;
  wire        _GEN_19 = io_in_pds_10_brType == 2'h2;
  wire        _GEN_20 =
    io_in_ftqOffset_bits > 4'hA & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_10 =
    _GEN_19 & io_in_instrRange_10 & io_in_instrValid_10 & _GEN_20;
  wire        _GEN_21 = io_in_pds_11_brType == 2'h2;
  wire        _GEN_22 =
    io_in_ftqOffset_bits > 4'hB & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_11 =
    _GEN_21 & io_in_instrRange_11 & io_in_instrValid_11 & _GEN_22;
  wire        _GEN_23 = io_in_pds_12_brType == 2'h2;
  wire        _GEN_24 =
    io_in_ftqOffset_bits > 4'hC & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_12 =
    _GEN_23 & io_in_instrRange_12 & io_in_instrValid_12 & _GEN_24;
  wire        _GEN_25 = io_in_pds_13_brType == 2'h2;
  wire        _GEN_26 =
    io_in_ftqOffset_bits > 4'hD & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_13 =
    _GEN_25 & io_in_instrRange_13 & io_in_instrValid_13 & _GEN_26;
  wire        _GEN_27 = io_in_pds_14_brType == 2'h2;
  wire        _GEN_28 =
    (&io_in_ftqOffset_bits) & io_in_ftqOffset_valid | ~io_in_ftqOffset_valid;
  wire        jalFaultVec_14 =
    _GEN_27 & io_in_instrRange_14 & io_in_instrValid_14 & _GEN_28;
  wire        _GEN_29 = io_in_pds_15_brType == 2'h2;
  wire        jalFaultVec_15 =
    _GEN_29 & io_in_instrRange_15 & io_in_instrValid_15 & ~io_in_ftqOffset_valid;
  wire        jalrFaultVec_0 =
    (&io_in_pds_0_brType) & ~io_in_pds_0_isRet & io_in_instrRange_0 & io_in_instrValid_0
    & _GEN_0;
  wire        jalrFaultVec_1 =
    (&io_in_pds_1_brType) & ~io_in_pds_1_isRet & io_in_instrRange_1 & io_in_instrValid_1
    & _GEN_2;
  wire        jalrFaultVec_2 =
    (&io_in_pds_2_brType) & ~io_in_pds_2_isRet & io_in_instrRange_2 & io_in_instrValid_2
    & _GEN_4;
  wire        jalrFaultVec_3 =
    (&io_in_pds_3_brType) & ~io_in_pds_3_isRet & io_in_instrRange_3 & io_in_instrValid_3
    & _GEN_6;
  wire        jalrFaultVec_4 =
    (&io_in_pds_4_brType) & ~io_in_pds_4_isRet & io_in_instrRange_4 & io_in_instrValid_4
    & _GEN_8;
  wire        jalrFaultVec_5 =
    (&io_in_pds_5_brType) & ~io_in_pds_5_isRet & io_in_instrRange_5 & io_in_instrValid_5
    & _GEN_10;
  wire        jalrFaultVec_6 =
    (&io_in_pds_6_brType) & ~io_in_pds_6_isRet & io_in_instrRange_6 & io_in_instrValid_6
    & _GEN_12;
  wire        jalrFaultVec_7 =
    (&io_in_pds_7_brType) & ~io_in_pds_7_isRet & io_in_instrRange_7 & io_in_instrValid_7
    & _GEN_14;
  wire        jalrFaultVec_8 =
    (&io_in_pds_8_brType) & ~io_in_pds_8_isRet & io_in_instrRange_8 & io_in_instrValid_8
    & _GEN_16;
  wire        jalrFaultVec_9 =
    (&io_in_pds_9_brType) & ~io_in_pds_9_isRet & io_in_instrRange_9 & io_in_instrValid_9
    & _GEN_18;
  wire        jalrFaultVec_10 =
    (&io_in_pds_10_brType) & ~io_in_pds_10_isRet & io_in_instrRange_10
    & io_in_instrValid_10 & _GEN_20;
  wire        jalrFaultVec_11 =
    (&io_in_pds_11_brType) & ~io_in_pds_11_isRet & io_in_instrRange_11
    & io_in_instrValid_11 & _GEN_22;
  wire        jalrFaultVec_12 =
    (&io_in_pds_12_brType) & ~io_in_pds_12_isRet & io_in_instrRange_12
    & io_in_instrValid_12 & _GEN_24;
  wire        jalrFaultVec_13 =
    (&io_in_pds_13_brType) & ~io_in_pds_13_isRet & io_in_instrRange_13
    & io_in_instrValid_13 & _GEN_26;
  wire        jalrFaultVec_14 =
    (&io_in_pds_14_brType) & ~io_in_pds_14_isRet & io_in_instrRange_14
    & io_in_instrValid_14 & _GEN_28;
  wire        jalrFaultVec_15 =
    (&io_in_pds_15_brType) & ~io_in_pds_15_isRet & io_in_instrRange_15
    & io_in_instrValid_15 & ~io_in_ftqOffset_valid;
  wire        retFaultVec_0 =
    io_in_pds_0_isRet & io_in_instrRange_0 & io_in_instrValid_0 & _GEN_0;
  wire        retFaultVec_1 =
    io_in_pds_1_isRet & io_in_instrRange_1 & io_in_instrValid_1 & _GEN_2;
  wire        retFaultVec_2 =
    io_in_pds_2_isRet & io_in_instrRange_2 & io_in_instrValid_2 & _GEN_4;
  wire        retFaultVec_3 =
    io_in_pds_3_isRet & io_in_instrRange_3 & io_in_instrValid_3 & _GEN_6;
  wire        retFaultVec_4 =
    io_in_pds_4_isRet & io_in_instrRange_4 & io_in_instrValid_4 & _GEN_8;
  wire        retFaultVec_5 =
    io_in_pds_5_isRet & io_in_instrRange_5 & io_in_instrValid_5 & _GEN_10;
  wire        retFaultVec_6 =
    io_in_pds_6_isRet & io_in_instrRange_6 & io_in_instrValid_6 & _GEN_12;
  wire        retFaultVec_7 =
    io_in_pds_7_isRet & io_in_instrRange_7 & io_in_instrValid_7 & _GEN_14;
  wire        retFaultVec_8 =
    io_in_pds_8_isRet & io_in_instrRange_8 & io_in_instrValid_8 & _GEN_16;
  wire        retFaultVec_9 =
    io_in_pds_9_isRet & io_in_instrRange_9 & io_in_instrValid_9 & _GEN_18;
  wire        retFaultVec_10 =
    io_in_pds_10_isRet & io_in_instrRange_10 & io_in_instrValid_10 & _GEN_20;
  wire        retFaultVec_11 =
    io_in_pds_11_isRet & io_in_instrRange_11 & io_in_instrValid_11 & _GEN_22;
  wire        retFaultVec_12 =
    io_in_pds_12_isRet & io_in_instrRange_12 & io_in_instrValid_12 & _GEN_24;
  wire        retFaultVec_13 =
    io_in_pds_13_isRet & io_in_instrRange_13 & io_in_instrValid_13 & _GEN_26;
  wire        retFaultVec_14 =
    io_in_pds_14_isRet & io_in_instrRange_14 & io_in_instrValid_14 & _GEN_28;
  wire        retFaultVec_15 =
    io_in_pds_15_isRet & io_in_instrRange_15 & io_in_instrValid_15
    & ~io_in_ftqOffset_valid;
  wire        remaskFault_0 = jalFaultVec_0 | jalrFaultVec_0 | retFaultVec_0;
  wire        remaskFault_1 = jalFaultVec_1 | jalrFaultVec_1 | retFaultVec_1;
  wire        remaskFault_2 = jalFaultVec_2 | jalrFaultVec_2 | retFaultVec_2;
  wire        remaskFault_3 = jalFaultVec_3 | jalrFaultVec_3 | retFaultVec_3;
  wire        remaskFault_4 = jalFaultVec_4 | jalrFaultVec_4 | retFaultVec_4;
  wire        remaskFault_5 = jalFaultVec_5 | jalrFaultVec_5 | retFaultVec_5;
  wire        remaskFault_6 = jalFaultVec_6 | jalrFaultVec_6 | retFaultVec_6;
  wire        remaskFault_7 = jalFaultVec_7 | jalrFaultVec_7 | retFaultVec_7;
  wire        remaskFault_8 = jalFaultVec_8 | jalrFaultVec_8 | retFaultVec_8;
  wire        remaskFault_9 = jalFaultVec_9 | jalrFaultVec_9 | retFaultVec_9;
  wire        remaskFault_10 = jalFaultVec_10 | jalrFaultVec_10 | retFaultVec_10;
  wire        remaskFault_11 = jalFaultVec_11 | jalrFaultVec_11 | retFaultVec_11;
  wire        remaskFault_12 = jalFaultVec_12 | jalrFaultVec_12 | retFaultVec_12;
  wire        remaskFault_13 = jalFaultVec_13 | jalrFaultVec_13 | retFaultVec_13;
  wire        remaskFault_14 = jalFaultVec_14 | jalrFaultVec_14 | retFaultVec_14;
  wire        _remaskIdx_T_17 = remaskFault_0 | remaskFault_1;
  wire        _remaskIdx_T_21 = _remaskIdx_T_17 | remaskFault_2 | remaskFault_3;
  wire        _remaskIdx_T_23 = remaskFault_4 | remaskFault_5;
  wire        _remaskIdx_T_31 = remaskFault_8 | remaskFault_9;
  wire [15:0] _fixedRange_T_6 =
    {16{~(remaskFault_0 | remaskFault_1 | remaskFault_2 | remaskFault_3 | remaskFault_4
          | remaskFault_5 | remaskFault_6 | remaskFault_7 | remaskFault_8 | remaskFault_9
          | remaskFault_10 | remaskFault_11 | remaskFault_12 | remaskFault_13
          | remaskFault_14 | jalFaultVec_15 | jalrFaultVec_15 | retFaultVec_15)}}
    | 16'hFFFF
    >> ~(_remaskIdx_T_21 | _remaskIdx_T_23 | remaskFault_6 | remaskFault_7
           ? {1'h0,
              _remaskIdx_T_21
                ? {1'h0,
                   _remaskIdx_T_17 ? {1'h0, ~remaskFault_0} : {1'h1, ~remaskFault_2}}
                : _remaskIdx_T_23 ? {2'h2, ~remaskFault_4} : {2'h3, ~remaskFault_6}}
           : _remaskIdx_T_31 | remaskFault_10 | remaskFault_11
               ? (_remaskIdx_T_31 ? {3'h4, ~remaskFault_8} : {3'h5, ~remaskFault_10})
               : remaskFault_12 | remaskFault_13
                   ? {3'h6, ~remaskFault_12}
                   : {3'h7, ~remaskFault_14});
  wire [15:0] fixedRange =
    {io_in_instrRange_15,
     io_in_instrRange_14,
     io_in_instrRange_13,
     io_in_instrRange_12,
     io_in_instrRange_11,
     io_in_instrRange_10,
     io_in_instrRange_9,
     io_in_instrRange_8,
     io_in_instrRange_7,
     io_in_instrRange_6,
     io_in_instrRange_5,
     io_in_instrRange_4,
     io_in_instrRange_3,
     io_in_instrRange_2,
     io_in_instrRange_1,
     io_in_instrRange_0} & _fixedRange_T_6;
  wire        _GEN_30 = io_in_instrRange_0 & _fixedRange_T_6[0];
  wire        _GEN_31 = io_in_ftqOffset_bits == 4'h0;
  wire        _GEN_32 = io_in_instrRange_1 & _fixedRange_T_6[1];
  wire        _GEN_33 = io_in_ftqOffset_bits == 4'h1;
  wire        _GEN_34 = io_in_instrRange_2 & _fixedRange_T_6[2];
  wire        _GEN_35 = io_in_ftqOffset_bits == 4'h2;
  wire        _GEN_36 = io_in_instrRange_3 & _fixedRange_T_6[3];
  wire        _GEN_37 = io_in_ftqOffset_bits == 4'h3;
  wire        _GEN_38 = io_in_instrRange_4 & _fixedRange_T_6[4];
  wire        _GEN_39 = io_in_ftqOffset_bits == 4'h4;
  wire        _GEN_40 = io_in_instrRange_5 & _fixedRange_T_6[5];
  wire        _GEN_41 = io_in_ftqOffset_bits == 4'h5;
  wire        _GEN_42 = io_in_instrRange_6 & _fixedRange_T_6[6];
  wire        _GEN_43 = io_in_ftqOffset_bits == 4'h6;
  wire        _GEN_44 = io_in_instrRange_7 & _fixedRange_T_6[7];
  wire        _GEN_45 = io_in_ftqOffset_bits == 4'h7;
  wire        _GEN_46 = io_in_instrRange_8 & _fixedRange_T_6[8];
  wire        _GEN_47 = io_in_ftqOffset_bits == 4'h8;
  wire        _GEN_48 = io_in_instrRange_9 & _fixedRange_T_6[9];
  wire        _GEN_49 = io_in_ftqOffset_bits == 4'h9;
  wire        _GEN_50 = io_in_instrRange_10 & _fixedRange_T_6[10];
  wire        _GEN_51 = io_in_ftqOffset_bits == 4'hA;
  wire        _GEN_52 = io_in_instrRange_11 & _fixedRange_T_6[11];
  wire        _GEN_53 = io_in_ftqOffset_bits == 4'hB;
  wire        _GEN_54 = io_in_instrRange_12 & _fixedRange_T_6[12];
  wire        _GEN_55 = io_in_ftqOffset_bits == 4'hC;
  wire        _GEN_56 = io_in_instrRange_13 & _fixedRange_T_6[13];
  wire        _GEN_57 = io_in_ftqOffset_bits == 4'hD;
  wire        _GEN_58 = io_in_instrRange_14 & _fixedRange_T_6[14];
  wire        _GEN_59 = io_in_ftqOffset_bits == 4'hE;
  wire        _GEN_60 = io_in_instrRange_15 & _fixedRange_T_6[15];
  reg  [15:0] fixedRangeNext;
  reg         instrValidNext_0;
  reg         instrValidNext_1;
  reg         instrValidNext_2;
  reg         instrValidNext_3;
  reg         instrValidNext_4;
  reg         instrValidNext_5;
  reg         instrValidNext_6;
  reg         instrValidNext_7;
  reg         instrValidNext_8;
  reg         instrValidNext_9;
  reg         instrValidNext_10;
  reg         instrValidNext_11;
  reg         instrValidNext_12;
  reg         instrValidNext_13;
  reg         instrValidNext_14;
  reg         instrValidNext_15;
  reg  [3:0]  takenIdxNext;
  reg         predTakenNext;
  reg  [49:0] predTargetNext;
  reg  [49:0] jumpTargetsNext_0;
  reg  [49:0] jumpTargetsNext_1;
  reg  [49:0] jumpTargetsNext_2;
  reg  [49:0] jumpTargetsNext_3;
  reg  [49:0] jumpTargetsNext_4;
  reg  [49:0] jumpTargetsNext_5;
  reg  [49:0] jumpTargetsNext_6;
  reg  [49:0] jumpTargetsNext_7;
  reg  [49:0] jumpTargetsNext_8;
  reg  [49:0] jumpTargetsNext_9;
  reg  [49:0] jumpTargetsNext_10;
  reg  [49:0] jumpTargetsNext_11;
  reg  [49:0] jumpTargetsNext_12;
  reg  [49:0] jumpTargetsNext_13;
  reg  [49:0] jumpTargetsNext_14;
  reg  [49:0] jumpTargetsNext_15;
  reg  [49:0] seqTargetsNext_0;
  reg  [49:0] seqTargetsNext_1;
  reg  [49:0] seqTargetsNext_2;
  reg  [49:0] seqTargetsNext_3;
  reg  [49:0] seqTargetsNext_4;
  reg  [49:0] seqTargetsNext_5;
  reg  [49:0] seqTargetsNext_6;
  reg  [49:0] seqTargetsNext_7;
  reg  [49:0] seqTargetsNext_8;
  reg  [49:0] seqTargetsNext_9;
  reg  [49:0] seqTargetsNext_10;
  reg  [49:0] seqTargetsNext_11;
  reg  [49:0] seqTargetsNext_12;
  reg  [49:0] seqTargetsNext_13;
  reg  [49:0] seqTargetsNext_14;
  reg  [49:0] seqTargetsNext_15;
  reg  [1:0]  pdsNext_0_brType;
  reg  [1:0]  pdsNext_1_brType;
  reg  [1:0]  pdsNext_2_brType;
  reg  [1:0]  pdsNext_3_brType;
  reg  [1:0]  pdsNext_4_brType;
  reg  [1:0]  pdsNext_5_brType;
  reg  [1:0]  pdsNext_6_brType;
  reg  [1:0]  pdsNext_7_brType;
  reg  [1:0]  pdsNext_8_brType;
  reg  [1:0]  pdsNext_9_brType;
  reg  [1:0]  pdsNext_10_brType;
  reg  [1:0]  pdsNext_11_brType;
  reg  [1:0]  pdsNext_12_brType;
  reg  [1:0]  pdsNext_13_brType;
  reg  [1:0]  pdsNext_14_brType;
  reg  [1:0]  pdsNext_15_brType;
  reg         jalFaultVecNext_0;
  reg         jalFaultVecNext_1;
  reg         jalFaultVecNext_2;
  reg         jalFaultVecNext_3;
  reg         jalFaultVecNext_4;
  reg         jalFaultVecNext_5;
  reg         jalFaultVecNext_6;
  reg         jalFaultVecNext_7;
  reg         jalFaultVecNext_8;
  reg         jalFaultVecNext_9;
  reg         jalFaultVecNext_10;
  reg         jalFaultVecNext_11;
  reg         jalFaultVecNext_12;
  reg         jalFaultVecNext_13;
  reg         jalFaultVecNext_14;
  reg         jalFaultVecNext_15;
  reg         jalrFaultVecNext_0;
  reg         jalrFaultVecNext_1;
  reg         jalrFaultVecNext_2;
  reg         jalrFaultVecNext_3;
  reg         jalrFaultVecNext_4;
  reg         jalrFaultVecNext_5;
  reg         jalrFaultVecNext_6;
  reg         jalrFaultVecNext_7;
  reg         jalrFaultVecNext_8;
  reg         jalrFaultVecNext_9;
  reg         jalrFaultVecNext_10;
  reg         jalrFaultVecNext_11;
  reg         jalrFaultVecNext_12;
  reg         jalrFaultVecNext_13;
  reg         jalrFaultVecNext_14;
  reg         jalrFaultVecNext_15;
  reg         retFaultVecNext_0;
  reg         retFaultVecNext_1;
  reg         retFaultVecNext_2;
  reg         retFaultVecNext_3;
  reg         retFaultVecNext_4;
  reg         retFaultVecNext_5;
  reg         retFaultVecNext_6;
  reg         retFaultVecNext_7;
  reg         retFaultVecNext_8;
  reg         retFaultVecNext_9;
  reg         retFaultVecNext_10;
  reg         retFaultVecNext_11;
  reg         retFaultVecNext_12;
  reg         retFaultVecNext_13;
  reg         retFaultVecNext_14;
  reg         retFaultVecNext_15;
  reg         notCFITakenNext_0;
  reg         notCFITakenNext_1;
  reg         notCFITakenNext_2;
  reg         notCFITakenNext_3;
  reg         notCFITakenNext_4;
  reg         notCFITakenNext_5;
  reg         notCFITakenNext_6;
  reg         notCFITakenNext_7;
  reg         notCFITakenNext_8;
  reg         notCFITakenNext_9;
  reg         notCFITakenNext_10;
  reg         notCFITakenNext_11;
  reg         notCFITakenNext_12;
  reg         notCFITakenNext_13;
  reg         notCFITakenNext_14;
  reg         notCFITakenNext_15;
  reg         invalidTakenNext_0;
  reg         invalidTakenNext_1;
  reg         invalidTakenNext_2;
  reg         invalidTakenNext_3;
  reg         invalidTakenNext_4;
  reg         invalidTakenNext_5;
  reg         invalidTakenNext_6;
  reg         invalidTakenNext_7;
  reg         invalidTakenNext_8;
  reg         invalidTakenNext_9;
  reg         invalidTakenNext_10;
  reg         invalidTakenNext_11;
  reg         invalidTakenNext_12;
  reg         invalidTakenNext_13;
  reg         invalidTakenNext_14;
  reg         invalidTakenNext_15;
  wire        targetFault_0 =
    fixedRangeNext[0] & instrValidNext_0
    & (pdsNext_0_brType == 2'h2 | pdsNext_0_brType == 2'h1) & takenIdxNext == 4'h0
    & predTakenNext & predTargetNext != jumpTargetsNext_0;
  wire        targetFault_1 =
    fixedRangeNext[1] & instrValidNext_1
    & (pdsNext_1_brType == 2'h2 | pdsNext_1_brType == 2'h1) & takenIdxNext == 4'h1
    & predTakenNext & predTargetNext != jumpTargetsNext_1;
  wire        targetFault_2 =
    fixedRangeNext[2] & instrValidNext_2
    & (pdsNext_2_brType == 2'h2 | pdsNext_2_brType == 2'h1) & takenIdxNext == 4'h2
    & predTakenNext & predTargetNext != jumpTargetsNext_2;
  wire        targetFault_3 =
    fixedRangeNext[3] & instrValidNext_3
    & (pdsNext_3_brType == 2'h2 | pdsNext_3_brType == 2'h1) & takenIdxNext == 4'h3
    & predTakenNext & predTargetNext != jumpTargetsNext_3;
  wire        targetFault_4 =
    fixedRangeNext[4] & instrValidNext_4
    & (pdsNext_4_brType == 2'h2 | pdsNext_4_brType == 2'h1) & takenIdxNext == 4'h4
    & predTakenNext & predTargetNext != jumpTargetsNext_4;
  wire        targetFault_5 =
    fixedRangeNext[5] & instrValidNext_5
    & (pdsNext_5_brType == 2'h2 | pdsNext_5_brType == 2'h1) & takenIdxNext == 4'h5
    & predTakenNext & predTargetNext != jumpTargetsNext_5;
  wire        targetFault_6 =
    fixedRangeNext[6] & instrValidNext_6
    & (pdsNext_6_brType == 2'h2 | pdsNext_6_brType == 2'h1) & takenIdxNext == 4'h6
    & predTakenNext & predTargetNext != jumpTargetsNext_6;
  wire        targetFault_7 =
    fixedRangeNext[7] & instrValidNext_7
    & (pdsNext_7_brType == 2'h2 | pdsNext_7_brType == 2'h1) & takenIdxNext == 4'h7
    & predTakenNext & predTargetNext != jumpTargetsNext_7;
  wire        targetFault_8 =
    fixedRangeNext[8] & instrValidNext_8
    & (pdsNext_8_brType == 2'h2 | pdsNext_8_brType == 2'h1) & takenIdxNext == 4'h8
    & predTakenNext & predTargetNext != jumpTargetsNext_8;
  wire        targetFault_9 =
    fixedRangeNext[9] & instrValidNext_9
    & (pdsNext_9_brType == 2'h2 | pdsNext_9_brType == 2'h1) & takenIdxNext == 4'h9
    & predTakenNext & predTargetNext != jumpTargetsNext_9;
  wire        targetFault_10 =
    fixedRangeNext[10] & instrValidNext_10
    & (pdsNext_10_brType == 2'h2 | pdsNext_10_brType == 2'h1) & takenIdxNext == 4'hA
    & predTakenNext & predTargetNext != jumpTargetsNext_10;
  wire        targetFault_11 =
    fixedRangeNext[11] & instrValidNext_11
    & (pdsNext_11_brType == 2'h2 | pdsNext_11_brType == 2'h1) & takenIdxNext == 4'hB
    & predTakenNext & predTargetNext != jumpTargetsNext_11;
  wire        targetFault_12 =
    fixedRangeNext[12] & instrValidNext_12
    & (pdsNext_12_brType == 2'h2 | pdsNext_12_brType == 2'h1) & takenIdxNext == 4'hC
    & predTakenNext & predTargetNext != jumpTargetsNext_12;
  wire        targetFault_13 =
    fixedRangeNext[13] & instrValidNext_13
    & (pdsNext_13_brType == 2'h2 | pdsNext_13_brType == 2'h1) & takenIdxNext == 4'hD
    & predTakenNext & predTargetNext != jumpTargetsNext_13;
  wire        targetFault_14 =
    fixedRangeNext[14] & instrValidNext_14
    & (pdsNext_14_brType == 2'h2 | pdsNext_14_brType == 2'h1) & takenIdxNext == 4'hE
    & predTakenNext & predTargetNext != jumpTargetsNext_14;
  wire        targetFault_15 =
    fixedRangeNext[15] & instrValidNext_15
    & (pdsNext_15_brType == 2'h2 | pdsNext_15_brType == 2'h1) & (&takenIdxNext)
    & predTakenNext & predTargetNext != jumpTargetsNext_15;
  always @(posedge clock) begin
    if (io_in_fire_in) begin
      fixedRangeNext <= fixedRange;
      instrValidNext_0 <= io_in_instrValid_0;
      instrValidNext_1 <= io_in_instrValid_1;
      instrValidNext_2 <= io_in_instrValid_2;
      instrValidNext_3 <= io_in_instrValid_3;
      instrValidNext_4 <= io_in_instrValid_4;
      instrValidNext_5 <= io_in_instrValid_5;
      instrValidNext_6 <= io_in_instrValid_6;
      instrValidNext_7 <= io_in_instrValid_7;
      instrValidNext_8 <= io_in_instrValid_8;
      instrValidNext_9 <= io_in_instrValid_9;
      instrValidNext_10 <= io_in_instrValid_10;
      instrValidNext_11 <= io_in_instrValid_11;
      instrValidNext_12 <= io_in_instrValid_12;
      instrValidNext_13 <= io_in_instrValid_13;
      instrValidNext_14 <= io_in_instrValid_14;
      instrValidNext_15 <= io_in_instrValid_15;
      takenIdxNext <= io_in_ftqOffset_bits;
      predTakenNext <= io_in_ftqOffset_valid;
      predTargetNext <= io_in_target;
      jumpTargetsNext_0 <= 50'(io_in_pc_0 + io_in_jumpOffset_0[49:0]);
      jumpTargetsNext_1 <= 50'(io_in_pc_1 + io_in_jumpOffset_1[49:0]);
      jumpTargetsNext_2 <= 50'(io_in_pc_2 + io_in_jumpOffset_2[49:0]);
      jumpTargetsNext_3 <= 50'(io_in_pc_3 + io_in_jumpOffset_3[49:0]);
      jumpTargetsNext_4 <= 50'(io_in_pc_4 + io_in_jumpOffset_4[49:0]);
      jumpTargetsNext_5 <= 50'(io_in_pc_5 + io_in_jumpOffset_5[49:0]);
      jumpTargetsNext_6 <= 50'(io_in_pc_6 + io_in_jumpOffset_6[49:0]);
      jumpTargetsNext_7 <= 50'(io_in_pc_7 + io_in_jumpOffset_7[49:0]);
      jumpTargetsNext_8 <= 50'(io_in_pc_8 + io_in_jumpOffset_8[49:0]);
      jumpTargetsNext_9 <= 50'(io_in_pc_9 + io_in_jumpOffset_9[49:0]);
      jumpTargetsNext_10 <= 50'(io_in_pc_10 + io_in_jumpOffset_10[49:0]);
      jumpTargetsNext_11 <= 50'(io_in_pc_11 + io_in_jumpOffset_11[49:0]);
      jumpTargetsNext_12 <= 50'(io_in_pc_12 + io_in_jumpOffset_12[49:0]);
      jumpTargetsNext_13 <= 50'(io_in_pc_13 + io_in_jumpOffset_13[49:0]);
      jumpTargetsNext_14 <= 50'(io_in_pc_14 + io_in_jumpOffset_14[49:0]);
      jumpTargetsNext_15 <= 50'(io_in_pc_15 + io_in_jumpOffset_15[49:0]);
      seqTargetsNext_0 <=
        50'(io_in_pc_0 + {47'h0, io_in_pds_0_isRVC | ~io_in_instrValid_0 ? 3'h2 : 3'h4});
      seqTargetsNext_1 <=
        50'(io_in_pc_1 + {47'h0, io_in_pds_1_isRVC | ~io_in_instrValid_1 ? 3'h2 : 3'h4});
      seqTargetsNext_2 <=
        50'(io_in_pc_2 + {47'h0, io_in_pds_2_isRVC | ~io_in_instrValid_2 ? 3'h2 : 3'h4});
      seqTargetsNext_3 <=
        50'(io_in_pc_3 + {47'h0, io_in_pds_3_isRVC | ~io_in_instrValid_3 ? 3'h2 : 3'h4});
      seqTargetsNext_4 <=
        50'(io_in_pc_4 + {47'h0, io_in_pds_4_isRVC | ~io_in_instrValid_4 ? 3'h2 : 3'h4});
      seqTargetsNext_5 <=
        50'(io_in_pc_5 + {47'h0, io_in_pds_5_isRVC | ~io_in_instrValid_5 ? 3'h2 : 3'h4});
      seqTargetsNext_6 <=
        50'(io_in_pc_6 + {47'h0, io_in_pds_6_isRVC | ~io_in_instrValid_6 ? 3'h2 : 3'h4});
      seqTargetsNext_7 <=
        50'(io_in_pc_7 + {47'h0, io_in_pds_7_isRVC | ~io_in_instrValid_7 ? 3'h2 : 3'h4});
      seqTargetsNext_8 <=
        50'(io_in_pc_8 + {47'h0, io_in_pds_8_isRVC | ~io_in_instrValid_8 ? 3'h2 : 3'h4});
      seqTargetsNext_9 <=
        50'(io_in_pc_9 + {47'h0, io_in_pds_9_isRVC | ~io_in_instrValid_9 ? 3'h2 : 3'h4});
      seqTargetsNext_10 <=
        50'(io_in_pc_10
            + {47'h0, io_in_pds_10_isRVC | ~io_in_instrValid_10 ? 3'h2 : 3'h4});
      seqTargetsNext_11 <=
        50'(io_in_pc_11
            + {47'h0, io_in_pds_11_isRVC | ~io_in_instrValid_11 ? 3'h2 : 3'h4});
      seqTargetsNext_12 <=
        50'(io_in_pc_12
            + {47'h0, io_in_pds_12_isRVC | ~io_in_instrValid_12 ? 3'h2 : 3'h4});
      seqTargetsNext_13 <=
        50'(io_in_pc_13
            + {47'h0, io_in_pds_13_isRVC | ~io_in_instrValid_13 ? 3'h2 : 3'h4});
      seqTargetsNext_14 <=
        50'(io_in_pc_14
            + {47'h0, io_in_pds_14_isRVC | ~io_in_instrValid_14 ? 3'h2 : 3'h4});
      seqTargetsNext_15 <=
        50'(io_in_pc_15
            + {47'h0, io_in_pds_15_isRVC | ~io_in_instrValid_15 ? 3'h2 : 3'h4});
      pdsNext_0_brType <= io_in_pds_0_brType;
      pdsNext_1_brType <= io_in_pds_1_brType;
      pdsNext_2_brType <= io_in_pds_2_brType;
      pdsNext_3_brType <= io_in_pds_3_brType;
      pdsNext_4_brType <= io_in_pds_4_brType;
      pdsNext_5_brType <= io_in_pds_5_brType;
      pdsNext_6_brType <= io_in_pds_6_brType;
      pdsNext_7_brType <= io_in_pds_7_brType;
      pdsNext_8_brType <= io_in_pds_8_brType;
      pdsNext_9_brType <= io_in_pds_9_brType;
      pdsNext_10_brType <= io_in_pds_10_brType;
      pdsNext_11_brType <= io_in_pds_11_brType;
      pdsNext_12_brType <= io_in_pds_12_brType;
      pdsNext_13_brType <= io_in_pds_13_brType;
      pdsNext_14_brType <= io_in_pds_14_brType;
      pdsNext_15_brType <= io_in_pds_15_brType;
      jalFaultVecNext_0 <= jalFaultVec_0;
      jalFaultVecNext_1 <= jalFaultVec_1;
      jalFaultVecNext_2 <= jalFaultVec_2;
      jalFaultVecNext_3 <= jalFaultVec_3;
      jalFaultVecNext_4 <= jalFaultVec_4;
      jalFaultVecNext_5 <= jalFaultVec_5;
      jalFaultVecNext_6 <= jalFaultVec_6;
      jalFaultVecNext_7 <= jalFaultVec_7;
      jalFaultVecNext_8 <= jalFaultVec_8;
      jalFaultVecNext_9 <= jalFaultVec_9;
      jalFaultVecNext_10 <= jalFaultVec_10;
      jalFaultVecNext_11 <= jalFaultVec_11;
      jalFaultVecNext_12 <= jalFaultVec_12;
      jalFaultVecNext_13 <= jalFaultVec_13;
      jalFaultVecNext_14 <= jalFaultVec_14;
      jalFaultVecNext_15 <= jalFaultVec_15;
      jalrFaultVecNext_0 <= jalrFaultVec_0;
      jalrFaultVecNext_1 <= jalrFaultVec_1;
      jalrFaultVecNext_2 <= jalrFaultVec_2;
      jalrFaultVecNext_3 <= jalrFaultVec_3;
      jalrFaultVecNext_4 <= jalrFaultVec_4;
      jalrFaultVecNext_5 <= jalrFaultVec_5;
      jalrFaultVecNext_6 <= jalrFaultVec_6;
      jalrFaultVecNext_7 <= jalrFaultVec_7;
      jalrFaultVecNext_8 <= jalrFaultVec_8;
      jalrFaultVecNext_9 <= jalrFaultVec_9;
      jalrFaultVecNext_10 <= jalrFaultVec_10;
      jalrFaultVecNext_11 <= jalrFaultVec_11;
      jalrFaultVecNext_12 <= jalrFaultVec_12;
      jalrFaultVecNext_13 <= jalrFaultVec_13;
      jalrFaultVecNext_14 <= jalrFaultVec_14;
      jalrFaultVecNext_15 <= jalrFaultVec_15;
      retFaultVecNext_0 <= retFaultVec_0;
      retFaultVecNext_1 <= retFaultVec_1;
      retFaultVecNext_2 <= retFaultVec_2;
      retFaultVecNext_3 <= retFaultVec_3;
      retFaultVecNext_4 <= retFaultVec_4;
      retFaultVecNext_5 <= retFaultVec_5;
      retFaultVecNext_6 <= retFaultVec_6;
      retFaultVecNext_7 <= retFaultVec_7;
      retFaultVecNext_8 <= retFaultVec_8;
      retFaultVecNext_9 <= retFaultVec_9;
      retFaultVecNext_10 <= retFaultVec_10;
      retFaultVecNext_11 <= retFaultVec_11;
      retFaultVecNext_12 <= retFaultVec_12;
      retFaultVecNext_13 <= retFaultVec_13;
      retFaultVecNext_14 <= retFaultVec_14;
      retFaultVecNext_15 <= retFaultVec_15;
      notCFITakenNext_0 <=
        _GEN_30 & io_in_instrValid_0 & _GEN_31 & ~(|io_in_pds_0_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_1 <=
        _GEN_32 & io_in_instrValid_1 & _GEN_33 & ~(|io_in_pds_1_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_2 <=
        _GEN_34 & io_in_instrValid_2 & _GEN_35 & ~(|io_in_pds_2_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_3 <=
        _GEN_36 & io_in_instrValid_3 & _GEN_37 & ~(|io_in_pds_3_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_4 <=
        _GEN_38 & io_in_instrValid_4 & _GEN_39 & ~(|io_in_pds_4_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_5 <=
        _GEN_40 & io_in_instrValid_5 & _GEN_41 & ~(|io_in_pds_5_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_6 <=
        _GEN_42 & io_in_instrValid_6 & _GEN_43 & ~(|io_in_pds_6_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_7 <=
        _GEN_44 & io_in_instrValid_7 & _GEN_45 & ~(|io_in_pds_7_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_8 <=
        _GEN_46 & io_in_instrValid_8 & _GEN_47 & ~(|io_in_pds_8_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_9 <=
        _GEN_48 & io_in_instrValid_9 & _GEN_49 & ~(|io_in_pds_9_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_10 <=
        _GEN_50 & io_in_instrValid_10 & _GEN_51 & ~(|io_in_pds_10_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_11 <=
        _GEN_52 & io_in_instrValid_11 & _GEN_53 & ~(|io_in_pds_11_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_12 <=
        _GEN_54 & io_in_instrValid_12 & _GEN_55 & ~(|io_in_pds_12_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_13 <=
        _GEN_56 & io_in_instrValid_13 & _GEN_57 & ~(|io_in_pds_13_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_14 <=
        _GEN_58 & io_in_instrValid_14 & _GEN_59 & ~(|io_in_pds_14_brType)
        & io_in_ftqOffset_valid;
      notCFITakenNext_15 <=
        _GEN_60 & io_in_instrValid_15 & (&io_in_ftqOffset_bits) & ~(|io_in_pds_15_brType)
        & io_in_ftqOffset_valid;
      invalidTakenNext_0 <=
        _GEN_30 & ~io_in_instrValid_0 & _GEN_31 & io_in_ftqOffset_valid;
      invalidTakenNext_1 <=
        _GEN_32 & ~io_in_instrValid_1 & _GEN_33 & io_in_ftqOffset_valid;
      invalidTakenNext_2 <=
        _GEN_34 & ~io_in_instrValid_2 & _GEN_35 & io_in_ftqOffset_valid;
      invalidTakenNext_3 <=
        _GEN_36 & ~io_in_instrValid_3 & _GEN_37 & io_in_ftqOffset_valid;
      invalidTakenNext_4 <=
        _GEN_38 & ~io_in_instrValid_4 & _GEN_39 & io_in_ftqOffset_valid;
      invalidTakenNext_5 <=
        _GEN_40 & ~io_in_instrValid_5 & _GEN_41 & io_in_ftqOffset_valid;
      invalidTakenNext_6 <=
        _GEN_42 & ~io_in_instrValid_6 & _GEN_43 & io_in_ftqOffset_valid;
      invalidTakenNext_7 <=
        _GEN_44 & ~io_in_instrValid_7 & _GEN_45 & io_in_ftqOffset_valid;
      invalidTakenNext_8 <=
        _GEN_46 & ~io_in_instrValid_8 & _GEN_47 & io_in_ftqOffset_valid;
      invalidTakenNext_9 <=
        _GEN_48 & ~io_in_instrValid_9 & _GEN_49 & io_in_ftqOffset_valid;
      invalidTakenNext_10 <=
        _GEN_50 & ~io_in_instrValid_10 & _GEN_51 & io_in_ftqOffset_valid;
      invalidTakenNext_11 <=
        _GEN_52 & ~io_in_instrValid_11 & _GEN_53 & io_in_ftqOffset_valid;
      invalidTakenNext_12 <=
        _GEN_54 & ~io_in_instrValid_12 & _GEN_55 & io_in_ftqOffset_valid;
      invalidTakenNext_13 <=
        _GEN_56 & ~io_in_instrValid_13 & _GEN_57 & io_in_ftqOffset_valid;
      invalidTakenNext_14 <=
        _GEN_58 & ~io_in_instrValid_14 & _GEN_59 & io_in_ftqOffset_valid;
      invalidTakenNext_15 <=
        _GEN_60 & ~io_in_instrValid_15 & (&io_in_ftqOffset_bits) & io_in_ftqOffset_valid;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:58];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h3B; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        fixedRangeNext = _RANDOM[6'h0][15:0];
        instrValidNext_0 = _RANDOM[6'h0][16];
        instrValidNext_1 = _RANDOM[6'h0][17];
        instrValidNext_2 = _RANDOM[6'h0][18];
        instrValidNext_3 = _RANDOM[6'h0][19];
        instrValidNext_4 = _RANDOM[6'h0][20];
        instrValidNext_5 = _RANDOM[6'h0][21];
        instrValidNext_6 = _RANDOM[6'h0][22];
        instrValidNext_7 = _RANDOM[6'h0][23];
        instrValidNext_8 = _RANDOM[6'h0][24];
        instrValidNext_9 = _RANDOM[6'h0][25];
        instrValidNext_10 = _RANDOM[6'h0][26];
        instrValidNext_11 = _RANDOM[6'h0][27];
        instrValidNext_12 = _RANDOM[6'h0][28];
        instrValidNext_13 = _RANDOM[6'h0][29];
        instrValidNext_14 = _RANDOM[6'h0][30];
        instrValidNext_15 = _RANDOM[6'h0][31];
        takenIdxNext = _RANDOM[6'h1][3:0];
        predTakenNext = _RANDOM[6'h1][4];
        predTargetNext = {_RANDOM[6'h1][31:5], _RANDOM[6'h2][22:0]};
        jumpTargetsNext_0 = {_RANDOM[6'h2][31:23], _RANDOM[6'h3], _RANDOM[6'h4][8:0]};
        jumpTargetsNext_1 = {_RANDOM[6'h4][31:9], _RANDOM[6'h5][26:0]};
        jumpTargetsNext_2 = {_RANDOM[6'h5][31:27], _RANDOM[6'h6], _RANDOM[6'h7][12:0]};
        jumpTargetsNext_3 = {_RANDOM[6'h7][31:13], _RANDOM[6'h8][30:0]};
        jumpTargetsNext_4 = {_RANDOM[6'h8][31], _RANDOM[6'h9], _RANDOM[6'hA][16:0]};
        jumpTargetsNext_5 = {_RANDOM[6'hA][31:17], _RANDOM[6'hB], _RANDOM[6'hC][2:0]};
        jumpTargetsNext_6 = {_RANDOM[6'hC][31:3], _RANDOM[6'hD][20:0]};
        jumpTargetsNext_7 = {_RANDOM[6'hD][31:21], _RANDOM[6'hE], _RANDOM[6'hF][6:0]};
        jumpTargetsNext_8 = {_RANDOM[6'hF][31:7], _RANDOM[6'h10][24:0]};
        jumpTargetsNext_9 = {_RANDOM[6'h10][31:25], _RANDOM[6'h11], _RANDOM[6'h12][10:0]};
        jumpTargetsNext_10 = {_RANDOM[6'h12][31:11], _RANDOM[6'h13][28:0]};
        jumpTargetsNext_11 =
          {_RANDOM[6'h13][31:29], _RANDOM[6'h14], _RANDOM[6'h15][14:0]};
        jumpTargetsNext_12 = {_RANDOM[6'h15][31:15], _RANDOM[6'h16], _RANDOM[6'h17][0]};
        jumpTargetsNext_13 = {_RANDOM[6'h17][31:1], _RANDOM[6'h18][18:0]};
        jumpTargetsNext_14 = {_RANDOM[6'h18][31:19], _RANDOM[6'h19], _RANDOM[6'h1A][4:0]};
        jumpTargetsNext_15 = {_RANDOM[6'h1A][31:5], _RANDOM[6'h1B][22:0]};
        seqTargetsNext_0 = {_RANDOM[6'h1B][31:23], _RANDOM[6'h1C], _RANDOM[6'h1D][8:0]};
        seqTargetsNext_1 = {_RANDOM[6'h1D][31:9], _RANDOM[6'h1E][26:0]};
        seqTargetsNext_2 = {_RANDOM[6'h1E][31:27], _RANDOM[6'h1F], _RANDOM[6'h20][12:0]};
        seqTargetsNext_3 = {_RANDOM[6'h20][31:13], _RANDOM[6'h21][30:0]};
        seqTargetsNext_4 = {_RANDOM[6'h21][31], _RANDOM[6'h22], _RANDOM[6'h23][16:0]};
        seqTargetsNext_5 = {_RANDOM[6'h23][31:17], _RANDOM[6'h24], _RANDOM[6'h25][2:0]};
        seqTargetsNext_6 = {_RANDOM[6'h25][31:3], _RANDOM[6'h26][20:0]};
        seqTargetsNext_7 = {_RANDOM[6'h26][31:21], _RANDOM[6'h27], _RANDOM[6'h28][6:0]};
        seqTargetsNext_8 = {_RANDOM[6'h28][31:7], _RANDOM[6'h29][24:0]};
        seqTargetsNext_9 = {_RANDOM[6'h29][31:25], _RANDOM[6'h2A], _RANDOM[6'h2B][10:0]};
        seqTargetsNext_10 = {_RANDOM[6'h2B][31:11], _RANDOM[6'h2C][28:0]};
        seqTargetsNext_11 = {_RANDOM[6'h2C][31:29], _RANDOM[6'h2D], _RANDOM[6'h2E][14:0]};
        seqTargetsNext_12 = {_RANDOM[6'h2E][31:15], _RANDOM[6'h2F], _RANDOM[6'h30][0]};
        seqTargetsNext_13 = {_RANDOM[6'h30][31:1], _RANDOM[6'h31][18:0]};
        seqTargetsNext_14 = {_RANDOM[6'h31][31:19], _RANDOM[6'h32], _RANDOM[6'h33][4:0]};
        seqTargetsNext_15 = {_RANDOM[6'h33][31:5], _RANDOM[6'h34][22:0]};
        pdsNext_0_brType = _RANDOM[6'h34][26:25];
        pdsNext_1_brType = {_RANDOM[6'h34][31], _RANDOM[6'h35][0]};
        pdsNext_2_brType = _RANDOM[6'h35][6:5];
        pdsNext_3_brType = _RANDOM[6'h35][12:11];
        pdsNext_4_brType = _RANDOM[6'h35][18:17];
        pdsNext_5_brType = _RANDOM[6'h35][24:23];
        pdsNext_6_brType = _RANDOM[6'h35][30:29];
        pdsNext_7_brType = _RANDOM[6'h36][4:3];
        pdsNext_8_brType = _RANDOM[6'h36][10:9];
        pdsNext_9_brType = _RANDOM[6'h36][16:15];
        pdsNext_10_brType = _RANDOM[6'h36][22:21];
        pdsNext_11_brType = _RANDOM[6'h36][28:27];
        pdsNext_12_brType = _RANDOM[6'h37][2:1];
        pdsNext_13_brType = _RANDOM[6'h37][8:7];
        pdsNext_14_brType = _RANDOM[6'h37][14:13];
        pdsNext_15_brType = _RANDOM[6'h37][20:19];
        jalFaultVecNext_0 = _RANDOM[6'h37][23];
        jalFaultVecNext_1 = _RANDOM[6'h37][24];
        jalFaultVecNext_2 = _RANDOM[6'h37][25];
        jalFaultVecNext_3 = _RANDOM[6'h37][26];
        jalFaultVecNext_4 = _RANDOM[6'h37][27];
        jalFaultVecNext_5 = _RANDOM[6'h37][28];
        jalFaultVecNext_6 = _RANDOM[6'h37][29];
        jalFaultVecNext_7 = _RANDOM[6'h37][30];
        jalFaultVecNext_8 = _RANDOM[6'h37][31];
        jalFaultVecNext_9 = _RANDOM[6'h38][0];
        jalFaultVecNext_10 = _RANDOM[6'h38][1];
        jalFaultVecNext_11 = _RANDOM[6'h38][2];
        jalFaultVecNext_12 = _RANDOM[6'h38][3];
        jalFaultVecNext_13 = _RANDOM[6'h38][4];
        jalFaultVecNext_14 = _RANDOM[6'h38][5];
        jalFaultVecNext_15 = _RANDOM[6'h38][6];
        jalrFaultVecNext_0 = _RANDOM[6'h38][7];
        jalrFaultVecNext_1 = _RANDOM[6'h38][8];
        jalrFaultVecNext_2 = _RANDOM[6'h38][9];
        jalrFaultVecNext_3 = _RANDOM[6'h38][10];
        jalrFaultVecNext_4 = _RANDOM[6'h38][11];
        jalrFaultVecNext_5 = _RANDOM[6'h38][12];
        jalrFaultVecNext_6 = _RANDOM[6'h38][13];
        jalrFaultVecNext_7 = _RANDOM[6'h38][14];
        jalrFaultVecNext_8 = _RANDOM[6'h38][15];
        jalrFaultVecNext_9 = _RANDOM[6'h38][16];
        jalrFaultVecNext_10 = _RANDOM[6'h38][17];
        jalrFaultVecNext_11 = _RANDOM[6'h38][18];
        jalrFaultVecNext_12 = _RANDOM[6'h38][19];
        jalrFaultVecNext_13 = _RANDOM[6'h38][20];
        jalrFaultVecNext_14 = _RANDOM[6'h38][21];
        jalrFaultVecNext_15 = _RANDOM[6'h38][22];
        retFaultVecNext_0 = _RANDOM[6'h38][23];
        retFaultVecNext_1 = _RANDOM[6'h38][24];
        retFaultVecNext_2 = _RANDOM[6'h38][25];
        retFaultVecNext_3 = _RANDOM[6'h38][26];
        retFaultVecNext_4 = _RANDOM[6'h38][27];
        retFaultVecNext_5 = _RANDOM[6'h38][28];
        retFaultVecNext_6 = _RANDOM[6'h38][29];
        retFaultVecNext_7 = _RANDOM[6'h38][30];
        retFaultVecNext_8 = _RANDOM[6'h38][31];
        retFaultVecNext_9 = _RANDOM[6'h39][0];
        retFaultVecNext_10 = _RANDOM[6'h39][1];
        retFaultVecNext_11 = _RANDOM[6'h39][2];
        retFaultVecNext_12 = _RANDOM[6'h39][3];
        retFaultVecNext_13 = _RANDOM[6'h39][4];
        retFaultVecNext_14 = _RANDOM[6'h39][5];
        retFaultVecNext_15 = _RANDOM[6'h39][6];
        notCFITakenNext_0 = _RANDOM[6'h39][7];
        notCFITakenNext_1 = _RANDOM[6'h39][8];
        notCFITakenNext_2 = _RANDOM[6'h39][9];
        notCFITakenNext_3 = _RANDOM[6'h39][10];
        notCFITakenNext_4 = _RANDOM[6'h39][11];
        notCFITakenNext_5 = _RANDOM[6'h39][12];
        notCFITakenNext_6 = _RANDOM[6'h39][13];
        notCFITakenNext_7 = _RANDOM[6'h39][14];
        notCFITakenNext_8 = _RANDOM[6'h39][15];
        notCFITakenNext_9 = _RANDOM[6'h39][16];
        notCFITakenNext_10 = _RANDOM[6'h39][17];
        notCFITakenNext_11 = _RANDOM[6'h39][18];
        notCFITakenNext_12 = _RANDOM[6'h39][19];
        notCFITakenNext_13 = _RANDOM[6'h39][20];
        notCFITakenNext_14 = _RANDOM[6'h39][21];
        notCFITakenNext_15 = _RANDOM[6'h39][22];
        invalidTakenNext_0 = _RANDOM[6'h39][23];
        invalidTakenNext_1 = _RANDOM[6'h39][24];
        invalidTakenNext_2 = _RANDOM[6'h39][25];
        invalidTakenNext_3 = _RANDOM[6'h39][26];
        invalidTakenNext_4 = _RANDOM[6'h39][27];
        invalidTakenNext_5 = _RANDOM[6'h39][28];
        invalidTakenNext_6 = _RANDOM[6'h39][29];
        invalidTakenNext_7 = _RANDOM[6'h39][30];
        invalidTakenNext_8 = _RANDOM[6'h39][31];
        invalidTakenNext_9 = _RANDOM[6'h3A][0];
        invalidTakenNext_10 = _RANDOM[6'h3A][1];
        invalidTakenNext_11 = _RANDOM[6'h3A][2];
        invalidTakenNext_12 = _RANDOM[6'h3A][3];
        invalidTakenNext_13 = _RANDOM[6'h3A][4];
        invalidTakenNext_14 = _RANDOM[6'h3A][5];
        invalidTakenNext_15 = _RANDOM[6'h3A][6];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_stage1Out_fixedRange_0 = fixedRange[0];
  assign io_out_stage1Out_fixedRange_1 = fixedRange[1];
  assign io_out_stage1Out_fixedRange_2 = fixedRange[2];
  assign io_out_stage1Out_fixedRange_3 = fixedRange[3];
  assign io_out_stage1Out_fixedRange_4 = fixedRange[4];
  assign io_out_stage1Out_fixedRange_5 = fixedRange[5];
  assign io_out_stage1Out_fixedRange_6 = fixedRange[6];
  assign io_out_stage1Out_fixedRange_7 = fixedRange[7];
  assign io_out_stage1Out_fixedRange_8 = fixedRange[8];
  assign io_out_stage1Out_fixedRange_9 = fixedRange[9];
  assign io_out_stage1Out_fixedRange_10 = fixedRange[10];
  assign io_out_stage1Out_fixedRange_11 = fixedRange[11];
  assign io_out_stage1Out_fixedRange_12 = fixedRange[12];
  assign io_out_stage1Out_fixedRange_13 = fixedRange[13];
  assign io_out_stage1Out_fixedRange_14 = fixedRange[14];
  assign io_out_stage1Out_fixedRange_15 = fixedRange[15];
  assign io_out_stage1Out_fixedTaken_0 =
    io_in_instrValid_0 & _GEN_30
    & (io_in_pds_0_isRet | _GEN | _GEN_31 & io_in_ftqOffset_valid
       & (|io_in_pds_0_brType));
  assign io_out_stage1Out_fixedTaken_1 =
    io_in_instrValid_1 & _GEN_32
    & (io_in_pds_1_isRet | _GEN_1 | _GEN_33 & io_in_ftqOffset_valid
       & (|io_in_pds_1_brType));
  assign io_out_stage1Out_fixedTaken_2 =
    io_in_instrValid_2 & _GEN_34
    & (io_in_pds_2_isRet | _GEN_3 | _GEN_35 & io_in_ftqOffset_valid
       & (|io_in_pds_2_brType));
  assign io_out_stage1Out_fixedTaken_3 =
    io_in_instrValid_3 & _GEN_36
    & (io_in_pds_3_isRet | _GEN_5 | _GEN_37 & io_in_ftqOffset_valid
       & (|io_in_pds_3_brType));
  assign io_out_stage1Out_fixedTaken_4 =
    io_in_instrValid_4 & _GEN_38
    & (io_in_pds_4_isRet | _GEN_7 | _GEN_39 & io_in_ftqOffset_valid
       & (|io_in_pds_4_brType));
  assign io_out_stage1Out_fixedTaken_5 =
    io_in_instrValid_5 & _GEN_40
    & (io_in_pds_5_isRet | _GEN_9 | _GEN_41 & io_in_ftqOffset_valid
       & (|io_in_pds_5_brType));
  assign io_out_stage1Out_fixedTaken_6 =
    io_in_instrValid_6 & _GEN_42
    & (io_in_pds_6_isRet | _GEN_11 | _GEN_43 & io_in_ftqOffset_valid
       & (|io_in_pds_6_brType));
  assign io_out_stage1Out_fixedTaken_7 =
    io_in_instrValid_7 & _GEN_44
    & (io_in_pds_7_isRet | _GEN_13 | _GEN_45 & io_in_ftqOffset_valid
       & (|io_in_pds_7_brType));
  assign io_out_stage1Out_fixedTaken_8 =
    io_in_instrValid_8 & _GEN_46
    & (io_in_pds_8_isRet | _GEN_15 | _GEN_47 & io_in_ftqOffset_valid
       & (|io_in_pds_8_brType));
  assign io_out_stage1Out_fixedTaken_9 =
    io_in_instrValid_9 & _GEN_48
    & (io_in_pds_9_isRet | _GEN_17 | _GEN_49 & io_in_ftqOffset_valid
       & (|io_in_pds_9_brType));
  assign io_out_stage1Out_fixedTaken_10 =
    io_in_instrValid_10 & _GEN_50
    & (io_in_pds_10_isRet | _GEN_19 | _GEN_51 & io_in_ftqOffset_valid
       & (|io_in_pds_10_brType));
  assign io_out_stage1Out_fixedTaken_11 =
    io_in_instrValid_11 & _GEN_52
    & (io_in_pds_11_isRet | _GEN_21 | _GEN_53 & io_in_ftqOffset_valid
       & (|io_in_pds_11_brType));
  assign io_out_stage1Out_fixedTaken_12 =
    io_in_instrValid_12 & _GEN_54
    & (io_in_pds_12_isRet | _GEN_23 | _GEN_55 & io_in_ftqOffset_valid
       & (|io_in_pds_12_brType));
  assign io_out_stage1Out_fixedTaken_13 =
    io_in_instrValid_13 & _GEN_56
    & (io_in_pds_13_isRet | _GEN_25 | _GEN_57 & io_in_ftqOffset_valid
       & (|io_in_pds_13_brType));
  assign io_out_stage1Out_fixedTaken_14 =
    io_in_instrValid_14 & _GEN_58
    & (io_in_pds_14_isRet | _GEN_27 | _GEN_59 & io_in_ftqOffset_valid
       & (|io_in_pds_14_brType));
  assign io_out_stage1Out_fixedTaken_15 =
    io_in_instrValid_15 & _GEN_60
    & (io_in_pds_15_isRet | _GEN_29 | (&io_in_ftqOffset_bits) & io_in_ftqOffset_valid
       & (|io_in_pds_15_brType));
  assign io_out_stage2Out_fixedTarget_0 =
    jalFaultVecNext_0 | targetFault_0 ? jumpTargetsNext_0 : seqTargetsNext_0;
  assign io_out_stage2Out_fixedTarget_1 =
    jalFaultVecNext_1 | targetFault_1 ? jumpTargetsNext_1 : seqTargetsNext_1;
  assign io_out_stage2Out_fixedTarget_2 =
    jalFaultVecNext_2 | targetFault_2 ? jumpTargetsNext_2 : seqTargetsNext_2;
  assign io_out_stage2Out_fixedTarget_3 =
    jalFaultVecNext_3 | targetFault_3 ? jumpTargetsNext_3 : seqTargetsNext_3;
  assign io_out_stage2Out_fixedTarget_4 =
    jalFaultVecNext_4 | targetFault_4 ? jumpTargetsNext_4 : seqTargetsNext_4;
  assign io_out_stage2Out_fixedTarget_5 =
    jalFaultVecNext_5 | targetFault_5 ? jumpTargetsNext_5 : seqTargetsNext_5;
  assign io_out_stage2Out_fixedTarget_6 =
    jalFaultVecNext_6 | targetFault_6 ? jumpTargetsNext_6 : seqTargetsNext_6;
  assign io_out_stage2Out_fixedTarget_7 =
    jalFaultVecNext_7 | targetFault_7 ? jumpTargetsNext_7 : seqTargetsNext_7;
  assign io_out_stage2Out_fixedTarget_8 =
    jalFaultVecNext_8 | targetFault_8 ? jumpTargetsNext_8 : seqTargetsNext_8;
  assign io_out_stage2Out_fixedTarget_9 =
    jalFaultVecNext_9 | targetFault_9 ? jumpTargetsNext_9 : seqTargetsNext_9;
  assign io_out_stage2Out_fixedTarget_10 =
    jalFaultVecNext_10 | targetFault_10 ? jumpTargetsNext_10 : seqTargetsNext_10;
  assign io_out_stage2Out_fixedTarget_11 =
    jalFaultVecNext_11 | targetFault_11 ? jumpTargetsNext_11 : seqTargetsNext_11;
  assign io_out_stage2Out_fixedTarget_12 =
    jalFaultVecNext_12 | targetFault_12 ? jumpTargetsNext_12 : seqTargetsNext_12;
  assign io_out_stage2Out_fixedTarget_13 =
    jalFaultVecNext_13 | targetFault_13 ? jumpTargetsNext_13 : seqTargetsNext_13;
  assign io_out_stage2Out_fixedTarget_14 =
    jalFaultVecNext_14 | targetFault_14 ? jumpTargetsNext_14 : seqTargetsNext_14;
  assign io_out_stage2Out_fixedTarget_15 =
    jalFaultVecNext_15 | targetFault_15 ? jumpTargetsNext_15 : seqTargetsNext_15;
  assign io_out_stage2Out_jalTarget_0 = jumpTargetsNext_0;
  assign io_out_stage2Out_jalTarget_1 = jumpTargetsNext_1;
  assign io_out_stage2Out_jalTarget_2 = jumpTargetsNext_2;
  assign io_out_stage2Out_jalTarget_3 = jumpTargetsNext_3;
  assign io_out_stage2Out_jalTarget_4 = jumpTargetsNext_4;
  assign io_out_stage2Out_jalTarget_5 = jumpTargetsNext_5;
  assign io_out_stage2Out_jalTarget_6 = jumpTargetsNext_6;
  assign io_out_stage2Out_jalTarget_7 = jumpTargetsNext_7;
  assign io_out_stage2Out_jalTarget_8 = jumpTargetsNext_8;
  assign io_out_stage2Out_jalTarget_9 = jumpTargetsNext_9;
  assign io_out_stage2Out_jalTarget_10 = jumpTargetsNext_10;
  assign io_out_stage2Out_jalTarget_11 = jumpTargetsNext_11;
  assign io_out_stage2Out_jalTarget_12 = jumpTargetsNext_12;
  assign io_out_stage2Out_jalTarget_13 = jumpTargetsNext_13;
  assign io_out_stage2Out_jalTarget_14 = jumpTargetsNext_14;
  assign io_out_stage2Out_jalTarget_15 = jumpTargetsNext_15;
  assign io_out_stage2Out_fixedMissPred_0 =
    jalFaultVecNext_0 | jalrFaultVecNext_0 | retFaultVecNext_0 | notCFITakenNext_0
    | invalidTakenNext_0 | targetFault_0;
  assign io_out_stage2Out_fixedMissPred_1 =
    jalFaultVecNext_1 | jalrFaultVecNext_1 | retFaultVecNext_1 | notCFITakenNext_1
    | invalidTakenNext_1 | targetFault_1;
  assign io_out_stage2Out_fixedMissPred_2 =
    jalFaultVecNext_2 | jalrFaultVecNext_2 | retFaultVecNext_2 | notCFITakenNext_2
    | invalidTakenNext_2 | targetFault_2;
  assign io_out_stage2Out_fixedMissPred_3 =
    jalFaultVecNext_3 | jalrFaultVecNext_3 | retFaultVecNext_3 | notCFITakenNext_3
    | invalidTakenNext_3 | targetFault_3;
  assign io_out_stage2Out_fixedMissPred_4 =
    jalFaultVecNext_4 | jalrFaultVecNext_4 | retFaultVecNext_4 | notCFITakenNext_4
    | invalidTakenNext_4 | targetFault_4;
  assign io_out_stage2Out_fixedMissPred_5 =
    jalFaultVecNext_5 | jalrFaultVecNext_5 | retFaultVecNext_5 | notCFITakenNext_5
    | invalidTakenNext_5 | targetFault_5;
  assign io_out_stage2Out_fixedMissPred_6 =
    jalFaultVecNext_6 | jalrFaultVecNext_6 | retFaultVecNext_6 | notCFITakenNext_6
    | invalidTakenNext_6 | targetFault_6;
  assign io_out_stage2Out_fixedMissPred_7 =
    jalFaultVecNext_7 | jalrFaultVecNext_7 | retFaultVecNext_7 | notCFITakenNext_7
    | invalidTakenNext_7 | targetFault_7;
  assign io_out_stage2Out_fixedMissPred_8 =
    jalFaultVecNext_8 | jalrFaultVecNext_8 | retFaultVecNext_8 | notCFITakenNext_8
    | invalidTakenNext_8 | targetFault_8;
  assign io_out_stage2Out_fixedMissPred_9 =
    jalFaultVecNext_9 | jalrFaultVecNext_9 | retFaultVecNext_9 | notCFITakenNext_9
    | invalidTakenNext_9 | targetFault_9;
  assign io_out_stage2Out_fixedMissPred_10 =
    jalFaultVecNext_10 | jalrFaultVecNext_10 | retFaultVecNext_10 | notCFITakenNext_10
    | invalidTakenNext_10 | targetFault_10;
  assign io_out_stage2Out_fixedMissPred_11 =
    jalFaultVecNext_11 | jalrFaultVecNext_11 | retFaultVecNext_11 | notCFITakenNext_11
    | invalidTakenNext_11 | targetFault_11;
  assign io_out_stage2Out_fixedMissPred_12 =
    jalFaultVecNext_12 | jalrFaultVecNext_12 | retFaultVecNext_12 | notCFITakenNext_12
    | invalidTakenNext_12 | targetFault_12;
  assign io_out_stage2Out_fixedMissPred_13 =
    jalFaultVecNext_13 | jalrFaultVecNext_13 | retFaultVecNext_13 | notCFITakenNext_13
    | invalidTakenNext_13 | targetFault_13;
  assign io_out_stage2Out_fixedMissPred_14 =
    jalFaultVecNext_14 | jalrFaultVecNext_14 | retFaultVecNext_14 | notCFITakenNext_14
    | invalidTakenNext_14 | targetFault_14;
  assign io_out_stage2Out_fixedMissPred_15 =
    jalFaultVecNext_15 | jalrFaultVecNext_15 | retFaultVecNext_15 | notCFITakenNext_15
    | invalidTakenNext_15 | targetFault_15;
endmodule

