library ieee;
use ieee.std_logic_1164.all;

entity sumador4bits_tb is
end sumador4bits_tb;

architecture tb of sumador4bits_tb is
	signal A, B : std_logic;
	signal Suma, Carry : std_logic;

begin
		UUT : entity work.sumador4bits_tb port map (A => A, B => B,Suma => Suma, Carry => Carry);
		
		A <= '0','1' after 20ns, '0' after 40 ns, '1' after 60 ns;
		B <= '0', '1' after 40 ns;
end tb;