{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612904996654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612904996654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 18:09:56 2021 " "Processing started: Tue Feb 09 18:09:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612904996654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612904996654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rede_taylor -c rede_taylor " "Command: quartus_map --read_settings_files=on --write_settings_files=off rede_taylor -c rede_taylor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612904996654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612904997354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612904997354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/rede_taylor_h/rede_taylor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/rede_taylor_h/rede_taylor.v" { { "Info" "ISGN_ENTITY_NAME" "1 rede_taylor " "Found entity 1: rede_taylor" {  } { { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EXP exp ula_fl.v(26) " "Verilog HDL Declaration information at ula_fl.v(26): object \"EXP\" differs only in case from object \"exp\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612905005694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAN man ula_fl.v(28) " "Verilog HDL Declaration information at ula_fl.v(28): object \"MAN\" differs only in case from object \"man\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612905005694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LES les ula_fl.v(210) " "Verilog HDL Declaration information at ula_fl.v(210): object \"LES\" differs only in case from object \"les\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 210 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612905005694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EQU equ ula_fl.v(211) " "Verilog HDL Declaration information at ula_fl.v(211): object \"EQU\" differs only in case from object \"equ\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 211 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612905005694 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GRE gre ula_fl.v(214) " "Verilog HDL Declaration information at ula_fl.v(214): object \"GRE\" differs only in case from object \"gre\" in the same scope" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 214 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1612905005694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/ula_fl.v 8 8 " "Found 8 design units, including 8 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/ula_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mymux " "Found entity 1: mymux" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005694 ""} { "Info" "ISGN_ENTITY_NAME" "2 norm " "Found entity 2: norm" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005694 ""} { "Info" "ISGN_ENTITY_NAME" "3 denorm " "Found entity 3: denorm" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005694 ""} { "Info" "ISGN_ENTITY_NAME" "4 outmux " "Found entity 4: outmux" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005694 ""} { "Info" "ISGN_ENTITY_NAME" "5 mysoma " "Found entity 5: mysoma" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005694 ""} { "Info" "ISGN_ENTITY_NAME" "6 mymult " "Found entity 6: mymult" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005694 ""} { "Info" "ISGN_ENTITY_NAME" "7 mydiv " "Found entity 7: mydiv" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005694 ""} { "Info" "ISGN_ENTITY_NAME" "8 ula_fl " "Found entity 8: ula_fl" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/stack_pointer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/stack_pointer.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack_pointer " "Found entity 1: stack_pointer" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/stack_pointer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../Proc_IP/stack.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Proc_IP/reg_file.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/proc_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/proc_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc_fl " "Found entity 1: proc_fl" {  } { { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/prefetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/prefetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 prefetch " "Found entity 1: prefetch" {  } { { "../Proc_IP/prefetch.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/prefetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../Proc_IP/pc.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/positivo_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/positivo_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 positivo_fl " "Found entity 1: positivo_fl" {  } { { "../Proc_IP/positivo_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/positivo_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/mem_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/mem_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_instr " "Found entity 1: mem_instr" {  } { { "../Proc_IP/mem_instr.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/mem_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/mem_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/mem_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_data " "Found entity 1: mem_data" {  } { { "../Proc_IP/mem_data.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/mem_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/int2float.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/int2float.v" { { "Info" "ISGN_ENTITY_NAME" "1 int2float " "Found entity 1: int2float" {  } { { "../Proc_IP/int2float.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/int2float.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005715 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr_dec_fl.v(228) " "Verilog HDL warning at instr_dec_fl.v(228): extended using \"x\" or \"z\"" {  } { { "../Proc_IP/instr_dec_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/instr_dec_fl.v" 228 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1612905005715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/instr_dec_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/instr_dec_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_dec_fl " "Found entity 1: instr_dec_fl" {  } { { "../Proc_IP/instr_dec_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/instr_dec_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/float2int.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/float2int.v" { { "Info" "ISGN_ENTITY_NAME" "1 float2int " "Found entity 1: float2int" {  } { { "../Proc_IP/float2int.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/float2int.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/float2index.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/float2index.v" { { "Info" "ISGN_ENTITY_NAME" "1 float2index " "Found entity 1: float2index" {  } { { "../Proc_IP/float2index.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/float2index.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/core_fl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/core_fl.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_fl " "Found entity 1: core_fl" {  } { { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/addr_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/proc_ip/addr_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_dec " "Found entity 1: addr_dec" {  } { { "../Proc_IP/addr_dec.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/addr_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/rede_taylor_h/multicore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/rede_taylor_h/multicore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore_tb " "Found entity 1: multicore_tb" {  } { { "../rede_taylor_H/multicore_tb.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multicore.v(73) " "Verilog HDL information at multicore.v(73): always construct contains both blocking and non-blocking assignments" {  } { { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 73 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1612905005739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/rede_taylor_h/multicore.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/melis/desktop/gitdesk/rede_taylor/rede_taylor/hardware/rede_taylor_h/multicore.v" { { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905005739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905005739 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612905006754 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_io_out multicore.v(10) " "Verilog HDL or VHDL warning at multicore.v(10): object \"my_io_out\" assigned a value but never read" {  } { { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612905006759 "|multicore"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_out_en multicore.v(11) " "Verilog HDL or VHDL warning at multicore.v(11): object \"my_out_en\" assigned a value but never read" {  } { { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1612905006759 "|multicore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rede_taylor rede_taylor:rede_taylor0 " "Elaborating entity \"rede_taylor\" for hierarchy \"rede_taylor:rede_taylor0\"" {  } { { "../rede_taylor_H/multicore.v" "rede_taylor0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int2float rede_taylor:rede_taylor0\|int2float:i2f " "Elaborating entity \"int2float\" for hierarchy \"rede_taylor:rede_taylor0\|int2float:i2f\"" {  } { { "../rede_taylor_H/rede_taylor.v" "i2f" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc_fl rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor " "Elaborating entity \"proc_fl\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\"" {  } { { "../rede_taylor_H/rede_taylor.v" "p_rede_taylor" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_fl rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core " "Elaborating entity \"core_fl\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\"" {  } { { "../Proc_IP/proc_fl.v" "core" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|pc:pc " "Elaborating entity \"pc\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|pc:pc\"" {  } { { "../Proc_IP/core_fl.v" "pc" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prefetch rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|prefetch:pf " "Elaborating entity \"prefetch\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|prefetch:pf\"" {  } { { "../Proc_IP/core_fl.v" "pf" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_dec_fl rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|instr_dec_fl:id " "Elaborating entity \"instr_dec_fl\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|instr_dec_fl:id\"" {  } { { "../Proc_IP/core_fl.v" "id" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack_pointer rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|stack_pointer:sp " "Elaborating entity \"stack_pointer\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|stack_pointer:sp\"" {  } { { "../Proc_IP/core_fl.v" "sp" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula_fl rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula " "Elaborating entity \"ula_fl\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\"" {  } { { "../Proc_IP/core_fl.v" "ula" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "denorm rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|denorm:denorm " "Elaborating entity \"denorm\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|denorm:denorm\"" {  } { { "../Proc_IP/ula_fl.v" "denorm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysoma rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mysoma:mysoma " "Elaborating entity \"mysoma\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mysoma:mysoma\"" {  } { { "../Proc_IP/ula_fl.v" "mysoma" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymult rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult " "Elaborating entity \"mymult\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\"" {  } { { "../Proc_IP/ula_fl.v" "mymult" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|outmux:omux_s " "Elaborating entity \"outmux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|outmux:omux_s\"" {  } { { "../Proc_IP/ula_fl.v" "omux_s" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|outmux:omux_e " "Elaborating entity \"outmux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|outmux:omux_e\"" {  } { { "../Proc_IP/ula_fl.v" "omux_e" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|outmux:omux_m " "Elaborating entity \"outmux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|outmux:omux_m\"" {  } { { "../Proc_IP/ula_fl.v" "omux_m" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "norm rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm " "Elaborating entity \"norm\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\"" {  } { { "../Proc_IP/ula_fl.v" "norm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:mm1 " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:mm1\"" {  } { { "../Proc_IP/ula_fl.v" "mm1" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[1\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[1\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[1\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[2\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[2\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[2\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[3\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[3\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[3\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[4\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[4\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[4\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[5\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[5\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[5\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[6\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[6\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[6\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[7\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[7\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[7\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[8\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[8\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[8\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[9\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[9\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[9\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[10\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[10\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[10\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[11\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[11\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[11\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[12\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[12\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[12\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[13\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[13\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[13\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[14\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[14\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[14\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[15\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[15\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[15\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[16\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[16\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[16\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mymux rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[17\].mm " "Elaborating entity \"mymux\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|norm:norm\|mymux:norm\[17\].mm\"" {  } { { "../Proc_IP/ula_fl.v" "norm\[17\].mm" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float2index rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|float2index:f2i " "Elaborating entity \"float2index\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|float2index:f2i\"" {  } { { "../Proc_IP/core_fl.v" "f2i" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|reg_file:regf " "Elaborating entity \"reg_file\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|reg_file:regf\"" {  } { { "../Proc_IP/core_fl.v" "regf" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_instr rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_instr:minstr " "Elaborating entity \"mem_instr\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_instr:minstr\"" {  } { { "../Proc_IP/proc_fl.v" "minstr" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905006994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_data rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_data:mdata " "Elaborating entity \"mem_data\" for hierarchy \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_data:mdata\"" {  } { { "../Proc_IP/proc_fl.v" "mdata" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905007029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "float2int rede_taylor:rede_taylor0\|float2int:f2i " "Elaborating entity \"float2int\" for hierarchy \"rede_taylor:rede_taylor0\|float2int:f2i\"" {  } { { "../rede_taylor_H/rede_taylor.v" "f2i" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905007054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec rede_taylor:rede_taylor0\|addr_dec:dec_in " "Elaborating entity \"addr_dec\" for hierarchy \"rede_taylor:rede_taylor0\|addr_dec:dec_in\"" {  } { { "../rede_taylor_H/rede_taylor.v" "dec_in" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905007054 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1456 " "Ignored 1456 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1456 " "Ignored 1456 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1612905011824 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1612905011824 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "104 " "Inferred 104 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|mem_data:mdata\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 28 " "Parameter WIDTH_A set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 155 " "Parameter NUMWORDS_A set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 28 " "Parameter WIDTH_B set to 28" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 155 " "Parameter NUMWORDS_B set to 155" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|mem_instr:minstr\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 345 " "Parameter NUMWORDS_A set to 345" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter INIT_FILE set to db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1612905052018 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1612905052018 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "52 " "Inferred 52 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "Mult0" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905052057 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1612905052057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_data:mdata\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_data:mdata\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905052124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_data:mdata\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_data:mdata\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 28 " "Parameter \"WIDTH_A\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 155 " "Parameter \"NUMWORDS_A\" = \"155\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 28 " "Parameter \"WIDTH_B\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 155 " "Parameter \"NUMWORDS_B\" = \"155\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede_taylor.ram0_mem_data_7dae2dd9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052124 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612905052124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u6m1 " "Found entity 1: altsyncram_u6m1" {  } { { "db/altsyncram_u6m1.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/altsyncram_u6m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905052174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905052174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_instr:minstr\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_instr:minstr\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905052551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_instr:minstr\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|mem_instr:minstr\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 345 " "Parameter \"NUMWORDS_A\" = \"345\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif " "Parameter \"INIT_FILE\" = \"db/rede_taylor.ram0_mem_instr_e3e477ea.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052551 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612905052551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rl71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rl71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rl71 " "Found entity 1: altsyncram_rl71" {  } { { "db/altsyncram_rl71.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/altsyncram_rl71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905052595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905052595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\"" {  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905052976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0 " "Instantiated megafunction \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905052976 ""}  } { { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612905052976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_bdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_bdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_bdt " "Found entity 1: mult_bdt" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905053017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905053017 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "82 " "Converted 82 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 182 " "Used 182 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (9-bit) 52 26 " "Used 52 DSP block slices in \"Simple Multiplier (9-bit)\" mode implemented in approximately 26 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 156 156 " "Used 156 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 156 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1612905058554 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "82 " "Converted the following 82 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 187 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 187 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 187 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 187 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 187 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 187 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 188 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 188 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 188 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 188 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor1\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 188 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 188 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 189 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 189 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 189 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 189 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor2\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 189 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 189 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 190 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 190 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 190 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 190 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor3\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 190 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 190 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 191 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 191 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 191 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 191 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor4\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 191 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 191 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 192 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 192 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 192 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 192 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor5\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 192 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 192 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 193 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 193 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 193 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 193 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor6\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 193 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 193 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 194 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor7\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 194 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 194 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 195 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 195 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 195 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 195 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor8\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 195 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 195 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 196 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 196 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 196 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 196 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor9\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 196 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 196 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 197 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 197 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 197 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 197 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor10\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 197 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 197 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 198 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 198 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 198 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 198 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor11\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 198 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 198 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 199 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 199 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 199 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 199 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor12\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 199 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 199 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 200 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 200 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 200 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 200 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor13\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 200 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 200 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 201 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 201 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 201 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 201 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor14\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 201 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 201 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor15\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 203 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 203 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 203 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 203 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor16\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 203 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 203 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 204 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 204 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 204 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 204 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor17\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 204 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 204 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 205 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 205 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 205 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 205 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor18\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 205 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 205 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 206 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 206 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 206 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 206 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor19\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 206 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 206 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 207 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 207 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 207 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 207 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor20\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 207 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 207 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 208 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 208 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 208 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 208 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor21\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 208 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 208 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 209 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 209 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 209 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 209 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor22\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 209 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 209 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 210 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 210 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 210 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 210 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor23\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 210 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 210 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 211 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 211 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 211 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 211 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor24\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 211 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 211 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 212 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 212 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 212 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 212 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor25\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 212 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 212 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 213 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 213 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 213 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 213 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor26\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 213 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 213 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 214 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 214 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 214 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 214 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor27\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 214 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 214 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 215 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 215 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 215 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 215 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor28\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 215 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 215 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 216 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 216 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 216 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4 " "DSP block output node \"rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 216 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3 " "DSP block multiplier node \"rede_taylor:rede_taylor29\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 216 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 216 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 217 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor30\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 217 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 217 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 218 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor31\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 218 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 218 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 219 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor32\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 219 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 219 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 220 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor33\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 220 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 220 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 221 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor34\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 221 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 221 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 222 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor35\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 222 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 222 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 223 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor36\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 223 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 223 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 224 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor37\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 224 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 224 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 225 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor38\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 225 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 225 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 226 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor39\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 226 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 226 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 227 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor40\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 227 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 227 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 228 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor41\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 228 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 228 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 229 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor42\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 229 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 229 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 230 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor43\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 230 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 230 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 231 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor44\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 231 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 231 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 232 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor45\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 232 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 232 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 233 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor46\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 233 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 233 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 234 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor47\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 234 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 234 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 235 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor48\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 235 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 235 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 236 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor49\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 236 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 236 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 237 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor50\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 237 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 237 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (9-bit) rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (9-bit)\" mode with output node \"rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8 " "DSP block output node \"rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 238 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7 " "DSP block multiplier node \"rede_taylor:rede_taylor51\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 238 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 163 -1 0 } } { "../Proc_IP/ula_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/ula_fl.v" 293 0 0 } } { "../Proc_IP/core_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/core_fl.v" 122 0 0 } } { "../Proc_IP/proc_fl.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/proc_fl.v" 128 0 0 } } { "../rede_taylor_H/rede_taylor.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/rede_taylor.v" 36 0 0 } } { "../rede_taylor_H/multicore.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/rede_taylor_H/multicore.v" 238 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058559 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1612905058554 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 126 " "Used 126 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 126 126 " "Used 126 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 126 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1612905058559 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1612905058559 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1612905058554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905058916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 1 " "Parameter \"dataa_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 1 " "Parameter \"datab_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 2 " "Parameter \"output_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905058916 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612905058916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\", which is child of megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905058959 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905058994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|altshift:external_latency_ffs rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 67 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905059004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905059035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 2 " "Parameter \"dataa_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 2 " "Parameter \"output_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059035 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612905059035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_do82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_do82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_do82 " "Found entity 1: mac_out_do82" {  } { { "db/mac_out_do82.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mac_out_do82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905059074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905059074 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905059084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 1 " "Parameter \"datab_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059084 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612905059084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\", which is child of megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "alt_mac_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905059126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905059126 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|altshift:external_latency_ffs rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 49 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905059126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905059134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"rede_taylor:rede_taylor0\|proc_fl:p_rede_taylor\|core_fl:core\|ula_fl:ula\|mymult:mymult\|lpm_mult:Mult0\|mult_bdt:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 19 " "Parameter \"dataa_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612905059134 ""}  } { { "db/mult_bdt.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mult_bdt.tdf" 81 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612905059134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_tr82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_tr82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_tr82 " "Found entity 1: mac_out_tr82" {  } { { "db/mac_out_tr82.tdf" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/db/mac_out_tr82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612905059179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905059179 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6002 " "Ignored 6002 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6002 " "Ignored 6002 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1612905065832 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1612905065832 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Proc_IP/stack_pointer.v" "" { Text "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Proc_IP/stack_pointer.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1612905066383 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1612905066383 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612905113414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/output_files/rede_taylor.map.smsg " "Generated suppressed messages file C:/Users/melis/Desktop/GitDesk/rede_taylor/rede_taylor/Hardware/Quartus_Files/output_files/rede_taylor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905191195 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612905194390 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612905194390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68015 " "Implemented 68015 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612905197840 ""} { "Info" "ICUT_CUT_TM_OPINS" "1872 " "Implemented 1872 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612905197840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63635 " "Implemented 63635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612905197840 ""} { "Info" "ICUT_CUT_TM_RAMS" "2236 " "Implemented 2236 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1612905197840 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "252 " "Implemented 252 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1612905197840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612905197840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5306 " "Peak virtual memory: 5306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612905198270 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 18:13:18 2021 " "Processing ended: Tue Feb 09 18:13:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612905198270 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:22 " "Elapsed time: 00:03:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612905198270 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:40 " "Total CPU time (on all processors): 00:03:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612905198270 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612905198270 ""}
