Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN_MAIN_sch_tb_isim_beh.exe -prj C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN_MAIN_sch_tb_beh.prj work.MAIN_MAIN_sch_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/Main.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" into library work
Parsing VHDL file "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/Commutation.vhf" into library work
Parsing VHDL file "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" into library work
Starting static elaboration
Completed static elaboration
Compiling module MAIN_MAIN_sch_tb
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity Commutation_MUSER_MAIN [commutation_muser_main_default]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture fdce_v of entity FDCE [\FDCE('0')\]
Compiling architecture behavioral of entity FTCE_MXILINX_MAIN [\FTCE_MXILINX_MAIN('0')\]
Compiling architecture and4_v of entity AND4 [and4_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture behavioral of entity CB4CE_MXILINX_MAIN [cb4ce_mxilinx_main_default]
Compiling architecture xnor2_v of entity XNOR2 [xnor2_default]
Compiling architecture ldc_v of entity LDC [\LDC('0')\]
Compiling architecture nor4_v of entity NOR4 [nor4_default]
Compiling architecture behavioral of entity PWM_MUSER_MAIN [pwm_muser_main_default]
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture behavioral of entity M2_1_MXILINX_MAIN [m2_1_mxilinx_main_default]
Compiling architecture or4_v of entity OR4 [or4_default]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture fmap_v of entity FMAP [fmap_default]
Compiling architecture behavioral of entity OR6_MXILINX_MAIN [or6_mxilinx_main_default]
Compiling architecture behavioral of entity DEADTIME_MUSER_MAIN [deadtime_muser_main_default]
Compiling architecture behavioral of entity MAIN [main_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 50 VHDL Units
Compiled 2 Verilog Units
Built simulation executable C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN_MAIN_sch_tb_isim_beh.exe
Fuse Memory Usage: 48512 KB
Fuse CPU Usage: 952 ms
