// Code generated by cpugen/gen_nes6502.go. DO NOT EDIT.
package hw

import (
	"fmt"
)

// ORA - indexed addressing (abs, X).
func opcode01(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
}

// STP - implied addressing.
func opcode02(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// SLO - indexed addressing (abs, X).
func opcode03(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	// SLO start
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
	// SLO end
	cpu.Write8(oper, val)
}

// NOP - zero page addressing.
func opcode04(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(oper)
}

// ORA - zero page addressing.
func opcode05(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
}

// ASL - zero page addressing.
func opcode06(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.Write8(oper, val)
}

// SLO - zero page addressing.
func opcode07(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// SLO start
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
	// SLO end
	cpu.Write8(oper, val)
}

// PHP - implied addressing.
func opcode08(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	p := cpu.P
	p.setBrk(true)
	p.setUnused(true)
	cpu.push8(uint8(p))
}

// ORA - immediate addressing.
func opcode09(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
}

// ASL - adressing accumulator.
func opcode0A(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	val = cpu.A
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A = val
}

// ANC - immediate addressing.
func opcode0B(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
	cpu.P.setCarry(cpu.P.negative())
}

// NOP - absolute addressing.
func opcode0C(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	// dummy read.
	_ = cpu.Read8(oper)
}

// ORA - absolute addressing.
func opcode0D(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
}

// ASL - absolute addressing.
func opcode0E(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.Write8(oper, val)
}

// SLO - absolute addressing.
func opcode0F(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// SLO start
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
	// SLO end
	cpu.Write8(oper, val)
}

// BPL - relative addressing.
func opcode10(cpu *CPU) {
	var oper uint16
	_ = oper
	off := int8(cpu.fetch())
	oper = uint16(int16(cpu.PC) + int16(off))
	if !cpu.P.negative() { // do branch
		// A taken non-page-crossing branch ignores IRQ/NMI during its last
		// clock, so that next instruction executes before the IRQ.
		// Fixes 'branch_delays_irq' test.
		if cpu.runIRQ && !cpu.prevRunIRQ {
			cpu.runIRQ = false
		}
		// dummy read.
		_ = cpu.Read8(cpu.PC)
		if 0xFF00&(cpu.PC) != 0xFF00&(oper) {
			// dummy read.
			_ = cpu.Read8((oper)&0x00FF | (cpu.PC)&0xFF00)
		}
		cpu.PC = oper
		return
	}
}

// ORA - indexed addressing (abs),Y.
func opcode11(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// extra cycle for page cross
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
}

// STP - implied addressing.
func opcode12(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// SLO - indexed addressing (abs),Y.
func opcode13(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle always
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	// page crossed?
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	} else {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y))
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	// SLO start
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
	// SLO end
	cpu.Write8(oper, val)
}

// NOP - indexed addressing: zeropage,X.
func opcode14(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	// dummy read.
	_ = cpu.Read8(oper)
}

// ORA - indexed addressing: zeropage,X.
func opcode15(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
}

// ASL - indexed addressing: zeropage,X.
func opcode16(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.Write8(oper, val)
}

// SLO - indexed addressing: zeropage,X.
func opcode17(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// SLO start
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
	// SLO end
	cpu.Write8(oper, val)
}

// CLC - implied addressing.
func opcode18(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.P.setCarry(false)
}

// ORA - absolute indexed Y.
func opcode19(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle for page cross
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.Y)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
}

// NOP - implied addressing.
func opcode1A(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
}

// SLO - absolute indexed Y.
func opcode1B(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.Y)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// SLO start
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
	// SLO end
	cpu.Write8(oper, val)
}

// NOP - absolute indexed X.
func opcode1C(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	// dummy read.
	_ = cpu.Read8(oper)
}

// ORA - absolute indexed X.
func opcode1D(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
}

// ASL - absolute indexed X.
func opcode1E(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.Write8(oper, val)
}

// SLO - absolute indexed X.
func opcode1F(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// SLO start
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val = (val << 1) & 0xfe
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A |= val
	cpu.P.checkNZ(cpu.A)
	// SLO end
	cpu.Write8(oper, val)
}

// AND - indexed addressing (abs, X).
func opcode21(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
}

// STP - implied addressing.
func opcode22(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// RLA - indexed addressing (abs, X).
func opcode23(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// BIT - zero page addressing.
func opcode24(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.P &= 0b00111111
	cpu.P |= P(val & 0b11000000)
	cpu.P.checkZ(cpu.A & val)
}

// AND - zero page addressing.
func opcode25(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
}

// ROL - zero page addressing.
func opcode26(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.Write8(oper, val)
}

// RLA - zero page addressing.
func opcode27(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// PLP - implied addressing.
func opcode28(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	var p uint8
	// dummy read.
	_ = cpu.Read8(uint16(cpu.SP) + 0x0100)
	p = cpu.pull8()
	const mask uint8 = 0b11001111 // ignore B and U bits
	cpu.P = P(((uint8(cpu.P)) & (^mask)) | ((p) & (mask)))
}

// AND - immediate addressing.
func opcode29(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
}

// ROL - adressing accumulator.
func opcode2A(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	val = cpu.A
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A = val
}

// ANC - immediate addressing.
func opcode2B(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
	cpu.P.setCarry(cpu.P.negative())
}

// BIT - absolute addressing.
func opcode2C(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.P &= 0b00111111
	cpu.P |= P(val & 0b11000000)
	cpu.P.checkZ(cpu.A & val)
}

// AND - absolute addressing.
func opcode2D(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
}

// ROL - absolute addressing.
func opcode2E(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.Write8(oper, val)
}

// RLA - absolute addressing.
func opcode2F(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// BMI - relative addressing.
func opcode30(cpu *CPU) {
	var oper uint16
	_ = oper
	off := int8(cpu.fetch())
	oper = uint16(int16(cpu.PC) + int16(off))
	if cpu.P.negative() { // do branch
		// A taken non-page-crossing branch ignores IRQ/NMI during its last
		// clock, so that next instruction executes before the IRQ.
		// Fixes 'branch_delays_irq' test.
		if cpu.runIRQ && !cpu.prevRunIRQ {
			cpu.runIRQ = false
		}
		// dummy read.
		_ = cpu.Read8(cpu.PC)
		if 0xFF00&(cpu.PC) != 0xFF00&(oper) {
			// dummy read.
			_ = cpu.Read8((oper)&0x00FF | (cpu.PC)&0xFF00)
		}
		cpu.PC = oper
		return
	}
}

// AND - indexed addressing (abs),Y.
func opcode31(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// extra cycle for page cross
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
}

// STP - implied addressing.
func opcode32(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// RLA - indexed addressing (abs),Y.
func opcode33(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle always
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	// page crossed?
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	} else {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y))
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// NOP - indexed addressing: zeropage,X.
func opcode34(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	// dummy read.
	_ = cpu.Read8(oper)
}

// AND - indexed addressing: zeropage,X.
func opcode35(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
}

// ROL - indexed addressing: zeropage,X.
func opcode36(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.Write8(oper, val)
}

// RLA - indexed addressing: zeropage,X.
func opcode37(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// SEC - implied addressing.
func opcode38(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.P.setCarry(true)
}

// AND - absolute indexed Y.
func opcode39(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle for page cross
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.Y)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
}

// NOP - implied addressing.
func opcode3A(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
}

// RLA - absolute indexed Y.
func opcode3B(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.Y)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// NOP - absolute indexed X.
func opcode3C(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	// dummy read.
	_ = cpu.Read8(oper)
}

// AND - absolute indexed X.
func opcode3D(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
}

// ROL - absolute indexed X.
func opcode3E(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.Write8(oper, val)
}

// RLA - absolute indexed X.
func opcode3F(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	carry := val & 0x80
	val <<= 1
	if cpu.P.carry() {
		val |= 1 << 0
	}
	cpu.P.checkNZ(val)
	cpu.P.setCarry(carry != 0)
	cpu.A &= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// RTI - implied addressing.
func opcode40(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	var p uint8
	// dummy read.
	_ = cpu.Read8(uint16(cpu.SP) + 0x0100)
	p = cpu.pull8()
	const mask uint8 = 0b11001111 // ignore B and U bits
	cpu.P = P(((uint8(cpu.P)) & (^mask)) | ((p) & (mask)))
	cpu.PC = cpu.pull16()
}

// EOR - indexed addressing (abs, X).
func opcode41(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
}

// STP - implied addressing.
func opcode42(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// SRE - indexed addressing (abs, X).
func opcode43(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// NOP - zero page addressing.
func opcode44(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(oper)
}

// EOR - zero page addressing.
func opcode45(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
}

// LSR - zero page addressing.
func opcode46(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.Write8(oper, val)
}

// SRE - zero page addressing.
func opcode47(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// PHA - implied addressing.
func opcode48(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.push8(cpu.A)
}

// EOR - immediate addressing.
func opcode49(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
}

// LSR - adressing accumulator.
func opcode4A(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	val = cpu.A
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.A = val
}

// ALR - immediate addressing.
func opcode4B(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	// like and + lsr but saves one tick
	cpu.A &= val
	carry := cpu.A & 0x01 // carry is bit 0
	cpu.A = (cpu.A >> 1) & 0x7f
	cpu.P.checkNZ(cpu.A)
	cpu.P.setCarry(carry != 0)
}

// JMP - absolute addressing.
func opcode4C(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	cpu.PC = oper
}

// EOR - absolute addressing.
func opcode4D(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
}

// LSR - absolute addressing.
func opcode4E(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.Write8(oper, val)
}

// SRE - absolute addressing.
func opcode4F(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// BVC - relative addressing.
func opcode50(cpu *CPU) {
	var oper uint16
	_ = oper
	off := int8(cpu.fetch())
	oper = uint16(int16(cpu.PC) + int16(off))
	if !cpu.P.overflow() { // do branch
		// A taken non-page-crossing branch ignores IRQ/NMI during its last
		// clock, so that next instruction executes before the IRQ.
		// Fixes 'branch_delays_irq' test.
		if cpu.runIRQ && !cpu.prevRunIRQ {
			cpu.runIRQ = false
		}
		// dummy read.
		_ = cpu.Read8(cpu.PC)
		if 0xFF00&(cpu.PC) != 0xFF00&(oper) {
			// dummy read.
			_ = cpu.Read8((oper)&0x00FF | (cpu.PC)&0xFF00)
		}
		cpu.PC = oper
		return
	}
}

// EOR - indexed addressing (abs),Y.
func opcode51(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// extra cycle for page cross
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
}

// STP - implied addressing.
func opcode52(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// SRE - indexed addressing (abs),Y.
func opcode53(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle always
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	// page crossed?
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	} else {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y))
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// NOP - indexed addressing: zeropage,X.
func opcode54(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	// dummy read.
	_ = cpu.Read8(oper)
}

// EOR - indexed addressing: zeropage,X.
func opcode55(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
}

// LSR - indexed addressing: zeropage,X.
func opcode56(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.Write8(oper, val)
}

// SRE - indexed addressing: zeropage,X.
func opcode57(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// CLI - implied addressing.
func opcode58(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.P.setIntDisable(false)
}

// EOR - absolute indexed Y.
func opcode59(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle for page cross
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.Y)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
}

// NOP - implied addressing.
func opcode5A(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
}

// SRE - absolute indexed Y.
func opcode5B(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.Y)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// NOP - absolute indexed X.
func opcode5C(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	// dummy read.
	_ = cpu.Read8(oper)
}

// EOR - absolute indexed X.
func opcode5D(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
}

// LSR - absolute indexed X.
func opcode5E(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.Write8(oper, val)
}

// SRE - absolute indexed X.
func opcode5F(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01 // carry is bit 0
		val = (val >> 1) & 0x7f
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.A ^= val
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// RTS - implied addressing.
func opcode60(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	// dummy read.
	_ = cpu.Read8(uint16(cpu.SP) + 0x0100)
	cpu.PC = cpu.pull16()
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.PC++
}

// ADC - indexed addressing (abs, X).
func opcode61(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// STP - implied addressing.
func opcode62(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// RRA - indexed addressing (abs, X).
func opcode63(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// NOP - zero page addressing.
func opcode64(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(oper)
}

// ADC - zero page addressing.
func opcode65(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// ROR - zero page addressing.
func opcode66(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.Write8(oper, val)
}

// RRA - zero page addressing.
func opcode67(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// PLA - implied addressing.
func opcode68(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	// dummy read.
	_ = cpu.Read8(uint16(cpu.SP) + 0x0100)
	cpu.A = cpu.pull8()
	cpu.P.checkNZ(cpu.A)
}

// ADC - immediate addressing.
func opcode69(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// ROR - adressing accumulator.
func opcode6A(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	val = cpu.A
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.A = val
}

// ARR - immediate addressing.
func opcode6B(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.A &= val
	cpu.A >>= 1
	cpu.P.setOverflow((cpu.A>>6)^(cpu.A>>5)&0x01 != 0)
	if cpu.P.carry() {
		cpu.A |= 1 << 7
	}
	cpu.P.checkNZ(cpu.A)
	cpu.P.setCarry(cpu.A&(1<<6) != 0)
}

// JMP - indirect addressing.
func opcode6C(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = cpu.Read16(cpu.PC)
	lo := cpu.Read8(oper)
	// 2 bytes address wrap around
	hi := cpu.Read8((0xff00 & oper) | (0x00ff & (oper + 1)))
	oper = uint16(hi)<<8 | uint16(lo)
	cpu.PC = oper
}

// ADC - absolute addressing.
func opcode6D(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// ROR - absolute addressing.
func opcode6E(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.Write8(oper, val)
}

// RRA - absolute addressing.
func opcode6F(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// BVS - relative addressing.
func opcode70(cpu *CPU) {
	var oper uint16
	_ = oper
	off := int8(cpu.fetch())
	oper = uint16(int16(cpu.PC) + int16(off))
	if cpu.P.overflow() { // do branch
		// A taken non-page-crossing branch ignores IRQ/NMI during its last
		// clock, so that next instruction executes before the IRQ.
		// Fixes 'branch_delays_irq' test.
		if cpu.runIRQ && !cpu.prevRunIRQ {
			cpu.runIRQ = false
		}
		// dummy read.
		_ = cpu.Read8(cpu.PC)
		if 0xFF00&(cpu.PC) != 0xFF00&(oper) {
			// dummy read.
			_ = cpu.Read8((oper)&0x00FF | (cpu.PC)&0xFF00)
		}
		cpu.PC = oper
		return
	}
}

// ADC - indexed addressing (abs),Y.
func opcode71(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// extra cycle for page cross
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// STP - implied addressing.
func opcode72(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// RRA - indexed addressing (abs),Y.
func opcode73(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle always
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	// page crossed?
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	} else {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y))
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// NOP - indexed addressing: zeropage,X.
func opcode74(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	// dummy read.
	_ = cpu.Read8(oper)
}

// ADC - indexed addressing: zeropage,X.
func opcode75(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// ROR - indexed addressing: zeropage,X.
func opcode76(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.Write8(oper, val)
}

// RRA - indexed addressing: zeropage,X.
func opcode77(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// SEI - implied addressing.
func opcode78(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.P.setIntDisable(true)
}

// ADC - absolute indexed Y.
func opcode79(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle for page cross
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.Y)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// NOP - implied addressing.
func opcode7A(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
}

// RRA - absolute indexed Y.
func opcode7B(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.Y)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// NOP - absolute indexed X.
func opcode7C(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	// dummy read.
	_ = cpu.Read8(oper)
}

// ADC - absolute indexed X.
func opcode7D(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// ROR - absolute indexed X.
func opcode7E(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	cpu.Write8(oper, val)
}

// RRA - absolute indexed X.
func opcode7F(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	{
		carry := val & 0x01
		val >>= 1
		if cpu.P.carry() {
			val |= 1 << 7
		}
		cpu.P.checkNZ(val)
		cpu.P.setCarry(carry != 0)
	}
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	cpu.Write8(oper, val)
}

// NOP - immediate addressing.
func opcode80(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
}

// STA - indexed addressing (abs, X).
func opcode81(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	cpu.Write8(oper, cpu.A)
}

// NOP - immediate addressing.
func opcode82(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
}

// SAX - indexed addressing (abs, X).
func opcode83(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	cpu.Write8(oper, cpu.A&cpu.X)
}

// STY - zero page addressing.
func opcode84(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	cpu.Write8(oper, cpu.Y)
}

// STA - zero page addressing.
func opcode85(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	cpu.Write8(oper, cpu.A)
}

// STX - zero page addressing.
func opcode86(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	cpu.Write8(oper, cpu.X)
}

// SAX - zero page addressing.
func opcode87(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	cpu.Write8(oper, cpu.A&cpu.X)
}

// DEY - implied addressing.
func opcode88(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.Y--
	cpu.P.checkNZ(cpu.Y)
}

// NOP - immediate addressing.
func opcode89(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
}

// TXA - implied addressing.
func opcode8A(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.A = cpu.X
	cpu.P.checkNZ(cpu.X)
}

// ANE - immediate addressing.
func opcode8B(cpu *CPU) {
	var oper uint16
	_ = oper
	msg := fmt.Sprintf("unsupported unstable opcode 0x8B (ANE)\nPC:0x%04X", cpu.PC)
	panic(msg)
}

// STY - absolute addressing.
func opcode8C(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	cpu.Write8(oper, cpu.Y)
}

// STA - absolute addressing.
func opcode8D(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	cpu.Write8(oper, cpu.A)
}

// STX - absolute addressing.
func opcode8E(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	cpu.Write8(oper, cpu.X)
}

// SAX - absolute addressing.
func opcode8F(cpu *CPU) {
	var oper uint16
	_ = oper
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	cpu.Write8(oper, cpu.A&cpu.X)
}

// BCC - relative addressing.
func opcode90(cpu *CPU) {
	var oper uint16
	_ = oper
	off := int8(cpu.fetch())
	oper = uint16(int16(cpu.PC) + int16(off))
	if !cpu.P.carry() { // do branch
		// A taken non-page-crossing branch ignores IRQ/NMI during its last
		// clock, so that next instruction executes before the IRQ.
		// Fixes 'branch_delays_irq' test.
		if cpu.runIRQ && !cpu.prevRunIRQ {
			cpu.runIRQ = false
		}
		// dummy read.
		_ = cpu.Read8(cpu.PC)
		if 0xFF00&(cpu.PC) != 0xFF00&(oper) {
			// dummy read.
			_ = cpu.Read8((oper)&0x00FF | (cpu.PC)&0xFF00)
		}
		cpu.PC = oper
		return
	}
}

// STA - indexed addressing (abs),Y.
func opcode91(cpu *CPU) {
	var oper uint16
	_ = oper
	// extra cycle always
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	// page crossed?
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	} else {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y))
	}
	oper += uint16(cpu.Y)
	cpu.Write8(oper, cpu.A)
}

// STP - implied addressing.
func opcode92(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// SHA - indexed addressing (abs),Y.
func opcode93(cpu *CPU) {
	var oper uint16
	_ = oper
	// default
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	oper += uint16(cpu.Y)
	msg := fmt.Sprintf("unsupported unstable opcode 0x93 (SHA)\nPC:0x%04X", cpu.PC)
	panic(msg)
}

// STY - indexed addressing: zeropage,X.
func opcode94(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	cpu.Write8(oper, cpu.Y)
}

// STA - indexed addressing: zeropage,X.
func opcode95(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	cpu.Write8(oper, cpu.A)
}

// STX - indexed addressing: zeropage,Y.
func opcode96(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read8(cpu.PC)
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	cpu.PC++
	oper = uint16(addr) + uint16(cpu.Y)
	oper &= 0xff
	cpu.Write8(oper, cpu.X)
}

// SAX - indexed addressing: zeropage,Y.
func opcode97(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read8(cpu.PC)
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	cpu.PC++
	oper = uint16(addr) + uint16(cpu.Y)
	oper &= 0xff
	cpu.Write8(oper, cpu.A&cpu.X)
}

// TYA - implied addressing.
func opcode98(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.A = cpu.Y
	cpu.P.checkNZ(cpu.Y)
}

// STA - absolute indexed Y.
func opcode99(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.Y)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	cpu.Write8(oper, cpu.A)
}

// TXS - implied addressing.
func opcode9A(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.SP = cpu.X
}

// TAS - absolute indexed Y.
func opcode9B(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.Y)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	msg := fmt.Sprintf("unsupported unstable opcode 0x9B (TAS)\nPC:0x%04X", cpu.PC)
	panic(msg)
}

// SHY - absolute indexed X.
func opcode9C(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	msg := fmt.Sprintf("unsupported unstable opcode 0x9C (SHY)\nPC:0x%04X", cpu.PC)
	panic(msg)
}

// STA - absolute indexed X.
func opcode9D(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	cpu.Write8(oper, cpu.A)
}

// SHX - absolute indexed Y.
func opcode9E(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.Y)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	msg := fmt.Sprintf("unsupported unstable opcode 0x9E (SHX)\nPC:0x%04X", cpu.PC)
	panic(msg)
}

// SHA - absolute indexed Y.
func opcode9F(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.Y)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	msg := fmt.Sprintf("unsupported unstable opcode 0x9F (SHA)\nPC:0x%04X", cpu.PC)
	panic(msg)
}

// LDY - immediate addressing.
func opcodeA0(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.Y = val
	cpu.P.checkNZ(val)
}

// LDA - indexed addressing (abs, X).
func opcodeA1(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.P.checkNZ(val)
}

// LDX - immediate addressing.
func opcodeA2(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.X = val
	cpu.P.checkNZ(val)
}

// LAX - indexed addressing (abs, X).
func opcodeA3(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.X = val
	cpu.P.checkNZ(val)
}

// LDY - zero page addressing.
func opcodeA4(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.Y = val
	cpu.P.checkNZ(val)
}

// LDA - zero page addressing.
func opcodeA5(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.P.checkNZ(val)
}

// LDX - zero page addressing.
func opcodeA6(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.X = val
	cpu.P.checkNZ(val)
}

// LAX - zero page addressing.
func opcodeA7(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.X = val
	cpu.P.checkNZ(val)
}

// TAY - implied addressing.
func opcodeA8(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.Y = cpu.A
	cpu.P.checkNZ(cpu.A)
}

// LDA - immediate addressing.
func opcodeA9(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.A = val
	cpu.P.checkNZ(val)
}

// TAX - implied addressing.
func opcodeAA(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.X = cpu.A
	cpu.P.checkNZ(cpu.A)
}

// LXA - immediate addressing.
func opcodeAB(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	val = (cpu.A | 0xff) & val
	cpu.A = val
	cpu.X = val
	cpu.P.checkNZ(val)
}

// LDY - absolute addressing.
func opcodeAC(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.Y = val
	cpu.P.checkNZ(val)
}

// LDA - absolute addressing.
func opcodeAD(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.P.checkNZ(val)
}

// LDX - absolute addressing.
func opcodeAE(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.X = val
	cpu.P.checkNZ(val)
}

// LAX - absolute addressing.
func opcodeAF(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.X = val
	cpu.P.checkNZ(val)
}

// BCS - relative addressing.
func opcodeB0(cpu *CPU) {
	var oper uint16
	_ = oper
	off := int8(cpu.fetch())
	oper = uint16(int16(cpu.PC) + int16(off))
	if cpu.P.carry() { // do branch
		// A taken non-page-crossing branch ignores IRQ/NMI during its last
		// clock, so that next instruction executes before the IRQ.
		// Fixes 'branch_delays_irq' test.
		if cpu.runIRQ && !cpu.prevRunIRQ {
			cpu.runIRQ = false
		}
		// dummy read.
		_ = cpu.Read8(cpu.PC)
		if 0xFF00&(cpu.PC) != 0xFF00&(oper) {
			// dummy read.
			_ = cpu.Read8((oper)&0x00FF | (cpu.PC)&0xFF00)
		}
		cpu.PC = oper
		return
	}
}

// LDA - indexed addressing (abs),Y.
func opcodeB1(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// extra cycle for page cross
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.P.checkNZ(val)
}

// STP - implied addressing.
func opcodeB2(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// LAX - indexed addressing (abs),Y.
func opcodeB3(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// extra cycle for page cross
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.X = val
	cpu.P.checkNZ(val)
}

// LDY - indexed addressing: zeropage,X.
func opcodeB4(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	cpu.Y = val
	cpu.P.checkNZ(val)
}

// LDA - indexed addressing: zeropage,X.
func opcodeB5(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.P.checkNZ(val)
}

// LDX - indexed addressing: zeropage,Y.
func opcodeB6(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	cpu.PC++
	oper = uint16(addr) + uint16(cpu.Y)
	oper &= 0xff
	val = cpu.Read8(oper)
	cpu.X = val
	cpu.P.checkNZ(val)
}

// LAX - indexed addressing: zeropage,Y.
func opcodeB7(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	cpu.PC++
	oper = uint16(addr) + uint16(cpu.Y)
	oper &= 0xff
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.X = val
	cpu.P.checkNZ(val)
}

// CLV - implied addressing.
func opcodeB8(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.P.setOverflow(false)
}

// LDA - absolute indexed Y.
func opcodeB9(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle for page cross
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.Y)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.P.checkNZ(val)
}

// TSX - implied addressing.
func opcodeBA(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.X = cpu.SP
	cpu.P.checkNZ(cpu.SP)
}

// LAS - absolute indexed Y.
func opcodeBB(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle for page cross
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.Y)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.A = cpu.SP & val
	cpu.P.checkNZ(cpu.A)
	cpu.X = cpu.A
	cpu.SP = cpu.A
}

// LDY - absolute indexed X.
func opcodeBC(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.Y = val
	cpu.P.checkNZ(val)
}

// LDA - absolute indexed X.
func opcodeBD(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.P.checkNZ(val)
}

// LDX - absolute indexed Y.
func opcodeBE(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle for page cross
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.Y)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.X = val
	cpu.P.checkNZ(val)
}

// LAX - absolute indexed Y.
func opcodeBF(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle for page cross
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.Y)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.A = val
	cpu.X = val
	cpu.P.checkNZ(val)
}

// CPY - immediate addressing.
func opcodeC0(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.P.checkNZ(cpu.Y - val)
	cpu.P.setCarry(val <= cpu.Y)
}

// CMP - indexed addressing (abs, X).
func opcodeC1(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
}

// NOP - immediate addressing.
func opcodeC2(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
}

// DCP - indexed addressing (abs, X).
func opcodeC3(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
	cpu.Write8(oper, val)
}

// CPY - zero page addressing.
func opcodeC4(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.Y - val)
	cpu.P.setCarry(val <= cpu.Y)
}

// CMP - zero page addressing.
func opcodeC5(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
}

// DEC - zero page addressing.
func opcodeC6(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.Write8(oper, val)
}

// DCP - zero page addressing.
func opcodeC7(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
	cpu.Write8(oper, val)
}

// INY - implied addressing.
func opcodeC8(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.Y++
	cpu.P.checkNZ(cpu.Y)
}

// CMP - immediate addressing.
func opcodeC9(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
}

// DEX - implied addressing.
func opcodeCA(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.X--
	cpu.P.checkNZ(cpu.X)
}

// SBX - immediate addressing.
func opcodeCB(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	ival := (int16(cpu.A) & int16(cpu.X)) - int16(val)
	cpu.X = uint8(ival)
	cpu.P.checkNZ(uint8(ival))
	cpu.P.setCarry(ival >= 0)
}

// CPY - absolute addressing.
func opcodeCC(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.Y - val)
	cpu.P.setCarry(val <= cpu.Y)
}

// CMP - absolute addressing.
func opcodeCD(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
}

// DEC - absolute addressing.
func opcodeCE(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.Write8(oper, val)
}

// DCP - absolute addressing.
func opcodeCF(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
	cpu.Write8(oper, val)
}

// BNE - relative addressing.
func opcodeD0(cpu *CPU) {
	var oper uint16
	_ = oper
	off := int8(cpu.fetch())
	oper = uint16(int16(cpu.PC) + int16(off))
	if !cpu.P.zero() { // do branch
		// A taken non-page-crossing branch ignores IRQ/NMI during its last
		// clock, so that next instruction executes before the IRQ.
		// Fixes 'branch_delays_irq' test.
		if cpu.runIRQ && !cpu.prevRunIRQ {
			cpu.runIRQ = false
		}
		// dummy read.
		_ = cpu.Read8(cpu.PC)
		if 0xFF00&(cpu.PC) != 0xFF00&(oper) {
			// dummy read.
			_ = cpu.Read8((oper)&0x00FF | (cpu.PC)&0xFF00)
		}
		cpu.PC = oper
		return
	}
}

// CMP - indexed addressing (abs),Y.
func opcodeD1(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// extra cycle for page cross
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
}

// STP - implied addressing.
func opcodeD2(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// DCP - indexed addressing (abs),Y.
func opcodeD3(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle always
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	// page crossed?
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	} else {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y))
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
	cpu.Write8(oper, val)
}

// NOP - indexed addressing: zeropage,X.
func opcodeD4(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	// dummy read.
	_ = cpu.Read8(oper)
}

// CMP - indexed addressing: zeropage,X.
func opcodeD5(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
}

// DEC - indexed addressing: zeropage,X.
func opcodeD6(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.Write8(oper, val)
}

// DCP - indexed addressing: zeropage,X.
func opcodeD7(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
	cpu.Write8(oper, val)
}

// CLD - implied addressing.
func opcodeD8(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.P.setDecimal(false)
}

// CMP - absolute indexed Y.
func opcodeD9(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle for page cross
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.Y)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
}

// NOP - implied addressing.
func opcodeDA(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
}

// DCP - absolute indexed Y.
func opcodeDB(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.Y)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
	cpu.Write8(oper, val)
}

// NOP - absolute indexed X.
func opcodeDC(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	// dummy read.
	_ = cpu.Read8(oper)
}

// CMP - absolute indexed X.
func opcodeDD(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
}

// DEC - absolute indexed X.
func opcodeDE(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.Write8(oper, val)
}

// DCP - absolute indexed X.
func opcodeDF(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val--
	cpu.P.checkNZ(val)
	cpu.P.checkNZ(cpu.A - val)
	cpu.P.setCarry(val <= cpu.A)
	cpu.Write8(oper, val)
}

// CPX - immediate addressing.
func opcodeE0(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	cpu.P.checkNZ(cpu.X - val)
	cpu.P.setCarry(val <= cpu.X)
}

// SBC - indexed addressing (abs, X).
func opcodeE1(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// NOP - immediate addressing.
func opcodeE2(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
}

// ISC - indexed addressing (abs, X).
func opcodeE3(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(oper))
	oper = uint16(uint8(oper) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	final := val
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	val = final
	cpu.Write8(oper, val)
}

// CPX - zero page addressing.
func opcodeE4(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.X - val)
	cpu.P.setCarry(val <= cpu.X)
}

// SBC - zero page addressing.
func opcodeE5(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// INC - zero page addressing.
func opcodeE6(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	cpu.Write8(oper, val)
}

// ISC - zero page addressing.
func opcodeE7(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	final := val
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	val = final
	cpu.Write8(oper, val)
}

// INX - implied addressing.
func opcodeE8(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.X++
	cpu.P.checkNZ(cpu.X)
}

// SBC - immediate addressing.
func opcodeE9(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// NOP - implied addressing.
func opcodeEA(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
}

// SBC - immediate addressing.
func opcodeEB(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	val = cpu.fetch()
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// CPX - absolute addressing.
func opcodeEC(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	cpu.P.checkNZ(cpu.X - val)
	cpu.P.setCarry(val <= cpu.X)
}

// SBC - absolute addressing.
func opcodeED(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// INC - absolute addressing.
func opcodeEE(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	cpu.Write8(oper, val)
}

// ISC - absolute addressing.
func opcodeEF(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = cpu.Read16(cpu.PC)
	cpu.PC += 2
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	final := val
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	val = final
	cpu.Write8(oper, val)
}

// BEQ - relative addressing.
func opcodeF0(cpu *CPU) {
	var oper uint16
	_ = oper
	off := int8(cpu.fetch())
	oper = uint16(int16(cpu.PC) + int16(off))
	if cpu.P.zero() { // do branch
		// A taken non-page-crossing branch ignores IRQ/NMI during its last
		// clock, so that next instruction executes before the IRQ.
		// Fixes 'branch_delays_irq' test.
		if cpu.runIRQ && !cpu.prevRunIRQ {
			cpu.runIRQ = false
		}
		// dummy read.
		_ = cpu.Read8(cpu.PC)
		if 0xFF00&(cpu.PC) != 0xFF00&(oper) {
			// dummy read.
			_ = cpu.Read8((oper)&0x00FF | (cpu.PC)&0xFF00)
		}
		cpu.PC = oper
		return
	}
}

// SBC - indexed addressing (abs),Y.
func opcodeF1(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// extra cycle for page cross
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// STP - implied addressing.
func opcodeF2(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.halt()
}

// ISC - indexed addressing (abs),Y.
func opcodeF3(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle always
	oper = uint16(cpu.Read8(cpu.PC))
	cpu.PC++
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Read8(oper)
	hi := cpu.Read8(uint16(uint8(oper) + 1))
	oper = uint16(hi)<<8 | uint16(lo)
	// page crossed?
	if 0xFF00&(oper) != 0xFF00&(oper+uint16(cpu.Y)) {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y) - 0x100)
	} else {
		// dummy read.
		_ = cpu.Read8(oper + uint16(cpu.Y))
	}
	oper += uint16(cpu.Y)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	final := val
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	val = final
	cpu.Write8(oper, val)
}

// NOP - indexed addressing: zeropage,X.
func opcodeF4(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	// dummy read.
	_ = cpu.Read8(oper)
}

// SBC - indexed addressing: zeropage,X.
func opcodeF5(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// INC - indexed addressing: zeropage,X.
func opcodeF6(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	cpu.Write8(oper, val)
}

// ISC - indexed addressing: zeropage,X.
func opcodeF7(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read8(cpu.PC)
	cpu.PC++
	// dummy read.
	_ = cpu.Read8(uint16(addr))
	oper = uint16(addr) + uint16(cpu.X)
	oper &= 0xff
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	final := val
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	val = final
	cpu.Write8(oper, val)
}

// SED - implied addressing.
func opcodeF8(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
	cpu.P.setDecimal(true)
}

// SBC - absolute indexed Y.
func opcodeF9(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	// extra cycle for page cross
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.Y)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// NOP - implied addressing.
func opcodeFA(cpu *CPU) {
	var oper uint16
	_ = oper
	// dummy read.
	_ = cpu.Read8(cpu.PC)
}

// ISC - absolute indexed Y.
func opcodeFB(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.Y)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	final := val
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	val = final
	cpu.Write8(oper, val)
}

// NOP - absolute indexed X.
func opcodeFC(cpu *CPU) {
	var oper uint16
	_ = oper
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	// dummy read.
	_ = cpu.Read8(oper)
}

// SBC - absolute indexed X.
func opcodeFD(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	cpu.PC += 2
	oper = addr + uint16(cpu.X)
	if 0xFF00&(addr) != 0xFF00&(oper) {
		// dummy read.
		_ = cpu.Read8((oper)&0x00FF | (addr)&0xFF00)
	}
	val = cpu.Read8(oper)
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
}

// INC - absolute indexed X.
func opcodeFE(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	cpu.Write8(oper, val)
}

// ISC - absolute indexed X.
func opcodeFF(cpu *CPU) {
	var oper uint16
	_ = oper
	var val uint8
	_ = val
	addr := cpu.Read16(cpu.PC)
	oper = addr
	cpu.PC += 2
	oper += uint16(cpu.X)
	// dummy read.
	_ = cpu.Read8(oper&0x00FF | addr&0xFF00)
	val = cpu.Read8(oper)
	// dummy write.
	cpu.Write8(oper, val)
	val++
	cpu.P.checkNZ(val)
	final := val
	val ^= 0xff
	var carry uint16
	if cpu.P.carry() {
		carry = 1
	}
	sum := uint16(cpu.A) + uint16(val) + uint16(carry)
	cpu.P.checkCV(cpu.A, val, sum)
	cpu.A = uint8(sum)
	cpu.P.checkNZ(cpu.A)
	val = final
	cpu.Write8(oper, val)
}

// list of unstable opcodes (unsupported)
var unstableOps = [256]uint8{
	0x02: 1, // STP
	0x12: 1, // STP
	0x22: 1, // STP
	0x32: 1, // STP
	0x42: 1, // STP
	0x52: 1, // STP
	0x62: 1, // STP
	0x72: 1, // STP
	0x8B: 1, // ANE
	0x92: 1, // STP
	0x93: 1, // SHA
	0x9B: 1, // TAS
	0x9C: 1, // SHY
	0x9E: 1, // SHX
	0x9F: 1, // SHA
	0xAB: 1, // LXA
	0xB2: 1, // STP
	0xD2: 1, // STP
	0xF2: 1, // STP
}

// nes 6502 opcodes table
var ops = [256]func(*CPU){
	BRK, opcode01, opcode02, opcode03, opcode04, opcode05, opcode06, opcode07, opcode08, opcode09, opcode0A, opcode0B, opcode0C, opcode0D, opcode0E, opcode0F,
	opcode10, opcode11, opcode12, opcode13, opcode14, opcode15, opcode16, opcode17, opcode18, opcode19, opcode1A, opcode1B, opcode1C, opcode1D, opcode1E, opcode1F,
	JSR, opcode21, opcode22, opcode23, opcode24, opcode25, opcode26, opcode27, opcode28, opcode29, opcode2A, opcode2B, opcode2C, opcode2D, opcode2E, opcode2F,
	opcode30, opcode31, opcode32, opcode33, opcode34, opcode35, opcode36, opcode37, opcode38, opcode39, opcode3A, opcode3B, opcode3C, opcode3D, opcode3E, opcode3F,
	opcode40, opcode41, opcode42, opcode43, opcode44, opcode45, opcode46, opcode47, opcode48, opcode49, opcode4A, opcode4B, opcode4C, opcode4D, opcode4E, opcode4F,
	opcode50, opcode51, opcode52, opcode53, opcode54, opcode55, opcode56, opcode57, opcode58, opcode59, opcode5A, opcode5B, opcode5C, opcode5D, opcode5E, opcode5F,
	opcode60, opcode61, opcode62, opcode63, opcode64, opcode65, opcode66, opcode67, opcode68, opcode69, opcode6A, opcode6B, opcode6C, opcode6D, opcode6E, opcode6F,
	opcode70, opcode71, opcode72, opcode73, opcode74, opcode75, opcode76, opcode77, opcode78, opcode79, opcode7A, opcode7B, opcode7C, opcode7D, opcode7E, opcode7F,
	opcode80, opcode81, opcode82, opcode83, opcode84, opcode85, opcode86, opcode87, opcode88, opcode89, opcode8A, opcode8B, opcode8C, opcode8D, opcode8E, opcode8F,
	opcode90, opcode91, opcode92, opcode93, opcode94, opcode95, opcode96, opcode97, opcode98, opcode99, opcode9A, opcode9B, opcode9C, opcode9D, opcode9E, opcode9F,
	opcodeA0, opcodeA1, opcodeA2, opcodeA3, opcodeA4, opcodeA5, opcodeA6, opcodeA7, opcodeA8, opcodeA9, opcodeAA, opcodeAB, opcodeAC, opcodeAD, opcodeAE, opcodeAF,
	opcodeB0, opcodeB1, opcodeB2, opcodeB3, opcodeB4, opcodeB5, opcodeB6, opcodeB7, opcodeB8, opcodeB9, opcodeBA, opcodeBB, opcodeBC, opcodeBD, opcodeBE, opcodeBF,
	opcodeC0, opcodeC1, opcodeC2, opcodeC3, opcodeC4, opcodeC5, opcodeC6, opcodeC7, opcodeC8, opcodeC9, opcodeCA, opcodeCB, opcodeCC, opcodeCD, opcodeCE, opcodeCF,
	opcodeD0, opcodeD1, opcodeD2, opcodeD3, opcodeD4, opcodeD5, opcodeD6, opcodeD7, opcodeD8, opcodeD9, opcodeDA, opcodeDB, opcodeDC, opcodeDD, opcodeDE, opcodeDF,
	opcodeE0, opcodeE1, opcodeE2, opcodeE3, opcodeE4, opcodeE5, opcodeE6, opcodeE7, opcodeE8, opcodeE9, opcodeEA, opcodeEB, opcodeEC, opcodeED, opcodeEE, opcodeEF,
	opcodeF0, opcodeF1, opcodeF2, opcodeF3, opcodeF4, opcodeF5, opcodeF6, opcodeF7, opcodeF8, opcodeF9, opcodeFA, opcodeFB, opcodeFC, opcodeFD, opcodeFE, opcodeFF,
}

func disasmAbs(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper2 := cpu.Bus.Peek8(pc + 2)
	operaddr := uint16(oper1) | uint16(oper2)<<8
	oper := ""

	if oper0 == 0x20 || oper0 == 0x4C {
		// JSR / JMP
		oper = fmt.Sprintf("$%04X", operaddr)
	} else {
		pointee := cpu.Bus.Peek8(operaddr)
		oper = fmt.Sprintf("%s = $%02X", formatAddr(operaddr), pointee)
	}

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1, oper2},
		Oper:   oper,
	}
}

func disasmAbx(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper2 := cpu.Bus.Peek8(pc + 2)
	operaddr := uint16(oper1) | uint16(oper2)<<8
	oper := ""

	addr := operaddr + uint16(cpu.X)
	pointee := cpu.Bus.Peek8(addr)
	oper = fmt.Sprintf("%s,X [%s] = $%02X", formatAddr(operaddr), formatAddr(addr), pointee)

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1, oper2},
		Oper:   oper,
	}
}

func disasmAby(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper2 := cpu.Bus.Peek8(pc + 2)
	operaddr := uint16(oper1) | uint16(oper2)<<8
	oper := ""

	addr := operaddr + uint16(cpu.Y)
	pointee := cpu.Bus.Peek8(addr)
	oper = fmt.Sprintf("%s,Y [%s] = $%02X", formatAddr(operaddr), formatAddr(addr), pointee)

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1, oper2},
		Oper:   oper,
	}
}

func disasmAcc(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper := ""

	oper = "A"

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0},
		Oper:   oper,
	}
}

func disasmImm(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper := ""

	oper = fmt.Sprintf("#$%02X", oper1)

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1},
		Oper:   oper,
	}
}

func disasmImp(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper := ""

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0},
		Oper:   oper,
	}
}

func disasmInd(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper2 := cpu.Bus.Peek8(pc + 2)
	operaddr := uint16(oper1) | uint16(oper2)<<8
	oper := ""

	lo := cpu.Bus.Peek8(operaddr)
	// 2 bytes address wrap around
	hi := cpu.Bus.Peek8((0xff00 & operaddr) | (0x00ff & (operaddr + 1)))
	dest := uint16(hi)<<8 | uint16(lo)
	pointee := cpu.Bus.Peek8(dest)
	oper = fmt.Sprintf("(%s) [%s] = $%02X", formatAddr(operaddr), formatAddr(dest), pointee)

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1, oper2},
		Oper:   oper,
	}
}

func disasmIzx(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper := ""

	addr := uint16(uint8(oper1) + cpu.X)
	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Bus.Peek8(addr)
	hi := cpu.Bus.Peek8(uint16(uint8(addr) + 1))
	addr = uint16(hi)<<8 | uint16(lo)
	pointee := cpu.Bus.Peek8(addr)
	oper = fmt.Sprintf("($%02X,X) [%s] = $%02X", oper1, formatAddr(addr), pointee)

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1},
		Oper:   oper,
	}
}

func disasmIzy(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper := ""

	// read 16 bytes from the zero page, handling page wrap
	lo := cpu.Bus.Peek8(uint16(oper1))
	hi := cpu.Bus.Peek8(uint16(uint8(oper1) + 1))
	addr := uint16(hi)<<8 | uint16(lo)
	addr += uint16(cpu.Y)
	pointee := cpu.Bus.Peek8(addr)
	oper = fmt.Sprintf("($%02X),Y [%s] = $%02X", oper1, formatAddr(addr), pointee)

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1},
		Oper:   oper,
	}
}

func disasmRel(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper := ""

	oper = fmt.Sprintf("$%04X", uint16(int16(pc+2)+int16(int8(oper1))))

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1},
		Oper:   oper,
	}
}

func disasmZpg(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper := ""

	pointee := cpu.Bus.Peek8(uint16(oper1))
	oper = fmt.Sprintf("$%02X = $%02X", oper1, pointee)

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1},
		Oper:   oper,
	}
}

func disasmZpx(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper := ""

	addr := uint16(oper1) + uint16(cpu.X)
	addr &= 0xff
	pointee := cpu.Bus.Peek8(addr)
	oper = fmt.Sprintf("$%02X,X [%s] = $%02X", oper1, formatAddr(addr), pointee)

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1},
		Oper:   oper,
	}
}

func disasmZpy(cpu *CPU, pc uint16) DisasmOp {
	oper0 := cpu.Bus.Peek8(pc + 0)
	oper1 := cpu.Bus.Peek8(pc + 1)
	oper := ""

	addr := uint16(oper1) + uint16(cpu.Y)
	addr &= 0xff
	pointee := cpu.Bus.Peek8(addr)
	oper = fmt.Sprintf("$%02X,Y [%s] = $%02X", oper1, formatAddr(addr), pointee)

	return DisasmOp{
		PC:     pc,
		Opcode: opcodeNames[oper0],
		Buf:    []byte{oper0, oper1},
		Oper:   oper,
	}
}

// nes 6502 opcodes disassembly table
var disasmOps = [256]func(*CPU, uint16) DisasmOp{
	disasmImp, disasmIzx, disasmImp, disasmIzx, disasmZpg, disasmZpg, disasmZpg, disasmZpg, disasmImp, disasmImm, disasmAcc, disasmImm, disasmAbs, disasmAbs, disasmAbs, disasmAbs,
	disasmRel, disasmIzy, disasmImp, disasmIzy, disasmZpx, disasmZpx, disasmZpx, disasmZpx, disasmImp, disasmAby, disasmImp, disasmAby, disasmAbx, disasmAbx, disasmAbx, disasmAbx,
	disasmAbs, disasmIzx, disasmImp, disasmIzx, disasmZpg, disasmZpg, disasmZpg, disasmZpg, disasmImp, disasmImm, disasmAcc, disasmImm, disasmAbs, disasmAbs, disasmAbs, disasmAbs,
	disasmRel, disasmIzy, disasmImp, disasmIzy, disasmZpx, disasmZpx, disasmZpx, disasmZpx, disasmImp, disasmAby, disasmImp, disasmAby, disasmAbx, disasmAbx, disasmAbx, disasmAbx,
	disasmImp, disasmIzx, disasmImp, disasmIzx, disasmZpg, disasmZpg, disasmZpg, disasmZpg, disasmImp, disasmImm, disasmAcc, disasmImm, disasmAbs, disasmAbs, disasmAbs, disasmAbs,
	disasmRel, disasmIzy, disasmImp, disasmIzy, disasmZpx, disasmZpx, disasmZpx, disasmZpx, disasmImp, disasmAby, disasmImp, disasmAby, disasmAbx, disasmAbx, disasmAbx, disasmAbx,
	disasmImp, disasmIzx, disasmImp, disasmIzx, disasmZpg, disasmZpg, disasmZpg, disasmZpg, disasmImp, disasmImm, disasmAcc, disasmImm, disasmInd, disasmAbs, disasmAbs, disasmAbs,
	disasmRel, disasmIzy, disasmImp, disasmIzy, disasmZpx, disasmZpx, disasmZpx, disasmZpx, disasmImp, disasmAby, disasmImp, disasmAby, disasmAbx, disasmAbx, disasmAbx, disasmAbx,
	disasmImm, disasmIzx, disasmImm, disasmIzx, disasmZpg, disasmZpg, disasmZpg, disasmZpg, disasmImp, disasmImm, disasmImp, disasmImm, disasmAbs, disasmAbs, disasmAbs, disasmAbs,
	disasmRel, disasmIzy, disasmImp, disasmIzy, disasmZpx, disasmZpx, disasmZpy, disasmZpy, disasmImp, disasmAby, disasmImp, disasmAby, disasmAbx, disasmAbx, disasmAby, disasmAby,
	disasmImm, disasmIzx, disasmImm, disasmIzx, disasmZpg, disasmZpg, disasmZpg, disasmZpg, disasmImp, disasmImm, disasmImp, disasmImm, disasmAbs, disasmAbs, disasmAbs, disasmAbs,
	disasmRel, disasmIzy, disasmImp, disasmIzy, disasmZpx, disasmZpx, disasmZpy, disasmZpy, disasmImp, disasmAby, disasmImp, disasmAby, disasmAbx, disasmAbx, disasmAby, disasmAby,
	disasmImm, disasmIzx, disasmImm, disasmIzx, disasmZpg, disasmZpg, disasmZpg, disasmZpg, disasmImp, disasmImm, disasmImp, disasmImm, disasmAbs, disasmAbs, disasmAbs, disasmAbs,
	disasmRel, disasmIzy, disasmImp, disasmIzy, disasmZpx, disasmZpx, disasmZpx, disasmZpx, disasmImp, disasmAby, disasmImp, disasmAby, disasmAbx, disasmAbx, disasmAbx, disasmAbx,
	disasmImm, disasmIzx, disasmImm, disasmIzx, disasmZpg, disasmZpg, disasmZpg, disasmZpg, disasmImp, disasmImm, disasmImp, disasmImm, disasmAbs, disasmAbs, disasmAbs, disasmAbs,
	disasmRel, disasmIzy, disasmImp, disasmIzy, disasmZpx, disasmZpx, disasmZpx, disasmZpx, disasmImp, disasmAby, disasmImp, disasmAby, disasmAbx, disasmAbx, disasmAbx, disasmAbx,
}

var opcodeNames = [256]string{
	"BRK", "ORA", "STP", "SLO", "NOP", "ORA", "ASL", "SLO", "PHP", "ORA", "ASL", "ANC", "NOP", "ORA", "ASL", "SLO",
	"BPL", "ORA", "STP", "SLO", "NOP", "ORA", "ASL", "SLO", "CLC", "ORA", "NOP", "SLO", "NOP", "ORA", "ASL", "SLO",
	"JSR", "AND", "STP", "RLA", "BIT", "AND", "ROL", "RLA", "PLP", "AND", "ROL", "ANC", "BIT", "AND", "ROL", "RLA",
	"BMI", "AND", "STP", "RLA", "NOP", "AND", "ROL", "RLA", "SEC", "AND", "NOP", "RLA", "NOP", "AND", "ROL", "RLA",
	"RTI", "EOR", "STP", "SRE", "NOP", "EOR", "LSR", "SRE", "PHA", "EOR", "LSR", "ALR", "JMP", "EOR", "LSR", "SRE",
	"BVC", "EOR", "STP", "SRE", "NOP", "EOR", "LSR", "SRE", "CLI", "EOR", "NOP", "SRE", "NOP", "EOR", "LSR", "SRE",
	"RTS", "ADC", "STP", "RRA", "NOP", "ADC", "ROR", "RRA", "PLA", "ADC", "ROR", "ARR", "JMP", "ADC", "ROR", "RRA",
	"BVS", "ADC", "STP", "RRA", "NOP", "ADC", "ROR", "RRA", "SEI", "ADC", "NOP", "RRA", "NOP", "ADC", "ROR", "RRA",
	"NOP", "STA", "NOP", "SAX", "STY", "STA", "STX", "SAX", "DEY", "NOP", "TXA", "ANE", "STY", "STA", "STX", "SAX",
	"BCC", "STA", "STP", "SHA", "STY", "STA", "STX", "SAX", "TYA", "STA", "TXS", "TAS", "SHY", "STA", "SHX", "SHA",
	"LDY", "LDA", "LDX", "LAX", "LDY", "LDA", "LDX", "LAX", "TAY", "LDA", "TAX", "LXA", "LDY", "LDA", "LDX", "LAX",
	"BCS", "LDA", "STP", "LAX", "LDY", "LDA", "LDX", "LAX", "CLV", "LDA", "TSX", "LAS", "LDY", "LDA", "LDX", "LAX",
	"CPY", "CMP", "NOP", "DCP", "CPY", "CMP", "DEC", "DCP", "INY", "CMP", "DEX", "SBX", "CPY", "CMP", "DEC", "DCP",
	"BNE", "CMP", "STP", "DCP", "NOP", "CMP", "DEC", "DCP", "CLD", "CMP", "NOP", "DCP", "NOP", "CMP", "DEC", "DCP",
	"CPX", "SBC", "NOP", "ISC", "CPX", "SBC", "INC", "ISC", "INX", "SBC", "NOP", "SBC", "CPX", "SBC", "INC", "ISC",
	"BEQ", "SBC", "STP", "ISC", "NOP", "SBC", "INC", "ISC", "SED", "SBC", "NOP", "ISC", "NOP", "SBC", "INC", "ISC",
}
