\doxysection{stm32l4xx\+\_\+ll\+\_\+adc.\+h}
\hypertarget{stm32l4xx__ll__adc_8h_source}{}\label{stm32l4xx__ll__adc_8h_source}\index{src/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_adc.h@{src/Drivers/STM32L4xx\_HAL\_Driver/Inc/stm32l4xx\_ll\_adc.h}}
\mbox{\hyperlink{stm32l4xx__ll__adc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#ifndef\ STM32L4xx\_LL\_ADC\_H}}
\DoxyCodeLine{00021\ \textcolor{preprocessor}{\#define\ STM32L4xx\_LL\_ADC\_H}}
\DoxyCodeLine{00022\ }
\DoxyCodeLine{00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00026\ }
\DoxyCodeLine{00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32l4xx_8h}{stm32l4xx.h}}"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00034\ \textcolor{preprocessor}{\#if\ defined\ (ADC1)\ ||\ defined\ (ADC2)\ ||\ defined\ (ADC3)}}
\DoxyCodeLine{00035\ }
\DoxyCodeLine{00040\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ }
\DoxyCodeLine{00043\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00048\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00049\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00050\ \textcolor{comment}{/*\ -\/\ sequencer\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00051\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00052\ }
\DoxyCodeLine{00053\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ regular\ sequencer\ configuration\ */}}
\DoxyCodeLine{00054\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00055\ \textcolor{preprocessor}{\#define\ ADC\_SQR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00056\ \textcolor{preprocessor}{\#define\ ADC\_SQR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100UL)}}
\DoxyCodeLine{00057\ \textcolor{preprocessor}{\#define\ ADC\_SQR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200UL)}}
\DoxyCodeLine{00058\ \textcolor{preprocessor}{\#define\ ADC\_SQR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300UL)}}
\DoxyCodeLine{00059\ }
\DoxyCodeLine{00060\ \textcolor{preprocessor}{\#define\ ADC\_REG\_SQRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_SQR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{00061\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR3\_REGOFFSET\ |\ ADC\_SQR4\_REGOFFSET)}}
\DoxyCodeLine{00062\ \textcolor{preprocessor}{\#define\ ADC\_SQRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ (8UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SQRx\_REGOFFSET\ in\ ADC\_REG\_SQRX\_REGOFFSET\_MASK*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_ID\_SQRX\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{00064\ }
\DoxyCodeLine{00065\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ sequencer\ bits\ information\ to\ be\ inserted\ \ */}}
\DoxyCodeLine{00066\ \textcolor{comment}{/*\ into\ ADC\ group\ regular\ sequencer\ ranks\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS\ \ (\ 6UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR1\_SQ1"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS\ \ (12UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR1\_SQ2"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS\ \ (18UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR1\_SQ3"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS\ \ (24UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR1\_SQ4"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS\ \ (\ 0UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR2\_SQ5"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS\ \ (\ 6UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR2\_SQ6"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS\ \ (12UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR2\_SQ7"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS\ \ (18UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR2\_SQ8"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS\ \ (24UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR2\_SQ9"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS\ (\ 0UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR3\_SQ10"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS\ (\ 6UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR3\_SQ11"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS\ (12UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR3\_SQ12"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00079\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS\ (18UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR3\_SQ13"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS\ (24UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR3\_SQ14"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS\ (\ 0UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR4\_SQ15"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00082\ \textcolor{preprocessor}{\#define\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS\ (\ 6UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_SQR4\_SQ16"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00083\ }
\DoxyCodeLine{00084\ }
\DoxyCodeLine{00085\ }
\DoxyCodeLine{00086\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ sequencer:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00087\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_RANK\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00088\ \textcolor{comment}{/*\ -\/\ data\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00089\ \textcolor{comment}{/*\ -\/\ sequencer\ rank\ bits\ position\ into\ the\ selected\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00090\ }
\DoxyCodeLine{00091\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ group\ injected\ data\ register\ */}}
\DoxyCodeLine{00092\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00093\ \textcolor{preprocessor}{\#define\ ADC\_JDR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ ADC\_JDR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000100UL)}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\#define\ ADC\_JDR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000200UL)}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\#define\ ADC\_JDR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000300UL)}}
\DoxyCodeLine{00097\ }
\DoxyCodeLine{00098\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ |\ ADC\_JDR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_JDR3\_REGOFFSET\ |\ ADC\_JDR4\_REGOFFSET)}}
\DoxyCodeLine{00100\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0)}}
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ ADC\_JDRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ \ (8UL)\ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_JDRx\_REGOFFSET\ in\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{00102\ }
\DoxyCodeLine{00103\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ injected\ sequencer\ bits\ information\ to\ be\ inserted\ */}}
\DoxyCodeLine{00104\ \textcolor{comment}{/*\ into\ ADC\ group\ injected\ sequencer\ ranks\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_1\_JSQR\_BITOFFSET\_POS\ \ (\ 8UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_JSQR\_JSQ1"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_2\_JSQR\_BITOFFSET\_POS\ \ (14UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_JSQR\_JSQ2"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00107\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_3\_JSQR\_BITOFFSET\_POS\ \ (20UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_JSQR\_JSQ3"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_RANK\_4\_JSQR\_BITOFFSET\_POS\ \ (26UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_JSQR\_JSQ4"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00109\ }
\DoxyCodeLine{00110\ }
\DoxyCodeLine{00111\ }
\DoxyCodeLine{00112\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ regular\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00113\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_REG\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00114\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00115\ \textcolor{comment}{/*\ -\/\ regular\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00116\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ (ADC\_CFGR\_EXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for}}
\DoxyCodeLine{00117\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ compatibility\ with\ some\ ADC\ on\ other\ STM32\ series}}
\DoxyCodeLine{00118\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00119\ }
\DoxyCodeLine{00120\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00121\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00122\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CFGR\_EXTSEL)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00125\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_CFGR\_EXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00127\ }
\DoxyCodeLine{00128\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00129\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00130\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00131\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ ADC\_CFGR\_EXTEN)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00135\ }
\DoxyCodeLine{00136\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ regular\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00137\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (\ 6UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_CFGR\_EXTSEL"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (10UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_CFGR\_EXTEN"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00139\ }
\DoxyCodeLine{00140\ }
\DoxyCodeLine{00141\ }
\DoxyCodeLine{00142\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ group\ injected\ trigger:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00143\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_INJ\_TRIG\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00144\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ source\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00145\ \textcolor{comment}{/*\ -\/\ injected\ trigger\ edge\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00146\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT\ \ \ \ \ \ (ADC\_JSQR\_JEXTEN\_0)\ }\textcolor{comment}{/*\ Trigger\ edge\ set\ to\ rising\ edge\ (default\ setting\ for}}
\DoxyCodeLine{00147\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ compatibility\ with\ some\ ADC\ on\ other\ STM32\ series}}
\DoxyCodeLine{00148\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ having\ this\ setting\ set\ by\ HW\ default\ value)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00149\ }
\DoxyCodeLine{00150\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ source\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00151\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00152\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_SOURCE\_MASK\ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ ADC\_JSQR\_JEXTSEL)\ \ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_JSQR\_JEXTSEL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00157\ }
\DoxyCodeLine{00158\ \textcolor{comment}{/*\ Mask\ containing\ trigger\ edge\ masks\ for\ each\ of\ possible\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00159\ \textcolor{comment}{/*\ trigger\ edge\ selection\ duplicated\ with\ shifts\ [0;\ 4;\ 8;\ 12]\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00160\ \textcolor{comment}{/*\ corresponding\ to\ \{SW\ start;\ ext\ trigger;\ ext\ trigger;\ ext\ trigger\}.\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EDGE\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ (((LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ ADC\_JSQR\_JEXTEN)\ <<\ (4U\ *\ 0UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 1UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 2UL))\ |\ \(\backslash\)}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (4U\ *\ 3UL))\ \ )}}
\DoxyCodeLine{00165\ }
\DoxyCodeLine{00166\ \textcolor{comment}{/*\ Definition\ of\ ADC\ group\ injected\ trigger\ bits\ information.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTSEL\_BITOFFSET\_POS\ \ (\ 2UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_JSQR\_JEXTSEL"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\#define\ ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ \ \ (\ 6UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_JSQR\_JEXTEN"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00169\ }
\DoxyCodeLine{00170\ }
\DoxyCodeLine{00171\ }
\DoxyCodeLine{00172\ }
\DoxyCodeLine{00173\ }
\DoxyCodeLine{00174\ }
\DoxyCodeLine{00175\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ channel:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00176\ \textcolor{comment}{/*\ To\ select\ into\ literal\ LL\_ADC\_CHANNEL\_x\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00177\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ number\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00178\ \textcolor{comment}{/*\ -\/\ channel\ identifier\ defined\ by\ bitfield\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00179\ \textcolor{comment}{/*\ -\/\ channel\ differentiation\ between\ external\ channels\ (connected\ to\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00180\ \textcolor{comment}{/*\ \ \ GPIO\ pins)\ and\ internal\ channels\ (connected\ to\ internal\ paths)\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00181\ \textcolor{comment}{/*\ -\/\ channel\ sampling\ time\ defined\ by\ SMPRx\ register\ offset\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00182\ \textcolor{comment}{/*\ \ \ and\ SMPx\ bits\ positions\ into\ SMPRx\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH)}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH)}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ (26UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_CHANNEL\_ID\_NUMBER\_MASK"{}}}
\DoxyCodeLine{00186\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ position\ in\ register\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00187\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ |\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK\ \(\backslash\)}}
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{00189\ \textcolor{comment}{/*\ Equivalent\ mask\ of\ ADC\_CHANNEL\_NUMBER\_MASK\ aligned\ on\ register\ LSB\ (bit\ 0)\ */}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ (ADC\_SQR2\_SQ5)\ }\textcolor{comment}{/*\ Equivalent\ to\ shift:\ (ADC\_CHANNEL\_NUMBER\_MASK}}
\DoxyCodeLine{00191\ \textcolor{comment}{\ \ >>\ [Position\ of\ bitfield\ "{}ADC\_CHANNEL\_NUMBER\_MASK"{}\ in\ register])\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00192\ }
\DoxyCodeLine{00193\ \textcolor{comment}{/*\ Channel\ differentiation\ between\ external\ and\ internal\ channels\ */}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ \ \ \ \ \ \ \ \ (0x80000000UL)\ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2\ \ \ \ \ \ \ (0x00080000UL)\ }\textcolor{comment}{/*\ Marker\ of\ internal\ channel\ for\ other\ ADC\ instances,\ in\ case}}
\DoxyCodeLine{00196\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ of\ different\ ADC\ internal\ channels\ mapped\ on\ same\ channel}}
\DoxyCodeLine{00197\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ number\ on\ different\ ADC\ instances\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK\ \ \ \ (ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)}}
\DoxyCodeLine{00199\ }
\DoxyCodeLine{00200\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ channel\ sampling\ time\ configuration\ */}}
\DoxyCodeLine{00201\ \textcolor{comment}{/*\ (offset\ placed\ into\ a\ spare\ area\ of\ literal\ definition)\ */}}
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#define\ ADC\_SMPR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#define\ ADC\_SMPR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x02000000UL)}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK\ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ADC\_SMPR2\_REGOFFSET)}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\#define\ ADC\_SMPRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ \ \ (25UL)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SMPRx\_REGOFFSET}}
\DoxyCodeLine{00206\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ in\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00207\ }
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK\ \ \ \ (0x01F00000UL)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS\ \ \ \ \ (20UL)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK"{}}}
\DoxyCodeLine{00210\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00211\ }
\DoxyCodeLine{00212\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ number\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00213\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2)}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3)}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2)}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_3\ |\ ADC\_CFGR\_AWD1CH\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_AWD1CH\_1\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4)}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4\ |\ ADC\_CFGR\_AWD1CH\_0)}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_NUMBER\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\_4\ |\ ADC\_CFGR\_AWD1CH\_1)}}
\DoxyCodeLine{00234\ }
\DoxyCodeLine{00235\ \textcolor{comment}{/*\ Definition\ of\ channels\ ID\ bitfield\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00236\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_1)}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_2)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_3)}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_4)}}
\DoxyCodeLine{00242\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_5)}}
\DoxyCodeLine{00243\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_6)}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_7)}}
\DoxyCodeLine{00245\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_8)}}
\DoxyCodeLine{00246\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_9)}}
\DoxyCodeLine{00247\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_10)}}
\DoxyCodeLine{00248\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_11)}}
\DoxyCodeLine{00249\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_12)}}
\DoxyCodeLine{00250\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_13)}}
\DoxyCodeLine{00251\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_14)}}
\DoxyCodeLine{00252\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_15)}}
\DoxyCodeLine{00253\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_16)}}
\DoxyCodeLine{00254\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_17)}}
\DoxyCodeLine{00255\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_BITFIELD\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_18)}}
\DoxyCodeLine{00256\ }
\DoxyCodeLine{00257\ \textcolor{comment}{/*\ Definition\ of\ channels\ sampling\ time\ information\ to\ be\ inserted\ into\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00258\ \textcolor{comment}{/*\ channels\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00259\ \textcolor{comment}{/*\ Value\ shifted\ are\ equivalent\ to\ bitfield\ "{}ADC\_SMPRx\_SMPy"{}\ position\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00260\ \textcolor{comment}{/*\ in\ register.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00261\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_0\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00262\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_1\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_2\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00264\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_3\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00265\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_4\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00266\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_5\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00267\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_6\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00268\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_7\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00269\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_8\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00270\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_9\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ ((27UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00271\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_10\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 0UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00272\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_11\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 3UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_12\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 6UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00274\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_13\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((\ 9UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00275\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_14\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((12UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00276\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_15\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((15UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_16\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((18UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00278\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_17\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((21UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00279\ \textcolor{preprocessor}{\#define\ ADC\_CHANNEL\_18\_SMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ ((24UL)\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}}
\DoxyCodeLine{00280\ }
\DoxyCodeLine{00281\ }
\DoxyCodeLine{00282\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ mode\ single\ or\ differential\ ended:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00283\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_SINGLE\_ENDED\ or\ LL\_ADC\_SINGLE\_DIFFERENTIAL\ \ */}}
\DoxyCodeLine{00284\ \textcolor{comment}{/*\ the\ relevant\ bits\ for:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00285\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ registers)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00286\ \textcolor{comment}{/*\ -\/\ ADC\ calibration:\ calibration\ start,\ calibration\ factor\ get\ or\ set\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00287\ \textcolor{comment}{/*\ -\/\ ADC\ channels:\ set\ each\ ADC\ channel\ ending\ mode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00288\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_START\_MASK\ \ \ \ (ADC\_CR\_ADCALDIF)}}
\DoxyCodeLine{00289\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK\ \ \ (ADC\_CALFACT\_CALFACT\_D\ |\ ADC\_CALFACT\_CALFACT\_S)}}
\DoxyCodeLine{00290\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_BITFIELD\_MASK)\ }\textcolor{comment}{/*\ Equivalent\ to\ ADC\_DIFSEL\_DIFSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00291\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CHANNEL\_SHIFT\_MASK\ \ (ADC\_CALFACT\_CALFACT\_S\_4\ |\ ADC\_CALFACT\_CALFACT\_S\_3)\ }\textcolor{comment}{/*\ Bits\ chosen}}
\DoxyCodeLine{00292\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ to\ perform\ of\ shift\ when\ single\ mode\ is\ selected,\ shift\ value\ out\ of}}
\DoxyCodeLine{00293\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ channels\ bits\ range.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00294\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK\ \ \ (0x00010000UL)\ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ differential\ mode:}}
\DoxyCodeLine{00295\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ mask\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00296\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_POS\ \ \ \ (16UL)\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate\ differential\ mode:}}
\DoxyCodeLine{00297\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ position\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00298\ \textcolor{preprocessor}{\#define\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4\ (ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_POS\ -\/\ 4UL)\ }\textcolor{comment}{/*\ Shift\ of\ bit}}
\DoxyCodeLine{00299\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\ to\ perform\ a\ shift\ of\ 4\ ranks\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00300\ }
\DoxyCodeLine{00301\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ analog\ watchdog:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00302\ \textcolor{comment}{/*\ To\ select\ into\ literals\ LL\_ADC\_AWD\_CHANNELx\_xxx\ the\ relevant\ bits\ for:\ \ \ \ \ */}}
\DoxyCodeLine{00303\ \textcolor{comment}{/*\ (concatenation\ of\ multiple\ bits\ used\ in\ different\ analog\ watchdogs,\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00304\ \textcolor{comment}{/*\ (feature\ of\ several\ watchdogs\ not\ available\ on\ all\ STM32\ series)).\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00305\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 1:\ monitored\ channel\ defined\ by\ number,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00306\ \textcolor{comment}{/*\ \ \ selection\ of\ ADC\ group\ (ADC\ groups\ regular\ and-\/or\ injected).\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00307\ \textcolor{comment}{/*\ -\/\ analog\ watchdog\ 2\ and\ 3:\ monitored\ channel\ defined\ by\ bitfield,\ no\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00308\ \textcolor{comment}{/*\ \ \ selection\ on\ groups.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00309\ }
\DoxyCodeLine{00310\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ channel\ configuration\ */}}
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00312\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00100000UL)}}
\DoxyCodeLine{00313\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00200000UL)}}
\DoxyCodeLine{00314\ }
\DoxyCodeLine{00315\ \textcolor{comment}{/*\ Register\ offset\ gap\ between\ AWD1\ and\ AWD2-\/AWD3\ configuration\ registers\ */}}
\DoxyCodeLine{00316\ \textcolor{comment}{/*\ (Set\ separately\ as\ ADC\_AWD\_CRX\_REGOFFSET\ to\ spare\ 32\ bits\ space\ */}}
\DoxyCodeLine{00317\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK\ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0)}}
\DoxyCodeLine{00318\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL\ \ \ \ \ \ (0x00000024UL)}}
\DoxyCodeLine{00319\ }
\DoxyCodeLine{00320\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET\ |\ ADC\_AWD\_CR2\_REGOFFSET\ |\ ADC\_AWD\_CR3\_REGOFFSET)}}
\DoxyCodeLine{00321\ }
\DoxyCodeLine{00322\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR1\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AWD1CH\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)}}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR23\_CHANNEL\_MASK\ \ \ \ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH)}}
\DoxyCodeLine{00324\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK\ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ |\ ADC\_AWD\_CR23\_CHANNEL\_MASK)}}
\DoxyCodeLine{00325\ }
\DoxyCodeLine{00326\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_CRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (20UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_AWD\_CRx\_REGOFFSET}}
\DoxyCodeLine{00327\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ in\ ADC\_AWD\_CRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00328\ }
\DoxyCodeLine{00329\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ analog\ watchdog\ threshold\ configuration\ */}}
\DoxyCodeLine{00330\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_REGOFFSET)}}
\DoxyCodeLine{00331\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR2\_REGOFFSET)}}
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR3\_REGOFFSET)}}
\DoxyCodeLine{00333\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ (ADC\_AWD\_TR1\_REGOFFSET\ |\ ADC\_AWD\_TR2\_REGOFFSET\ |\ ADC\_AWD\_TR3\_REGOFFSET)}}
\DoxyCodeLine{00334\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_REGOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CRX\_REGOFFSET\_POS)\ \ \ \ \ \ }\textcolor{comment}{/*\ Position\ of\ bits\ ADC\_SQRx\_REGOFFSET}}
\DoxyCodeLine{00335\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ in\ ADC\_AWD\_TRX\_REGOFFSET\_MASK\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00336\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK\ \ \ \ \ \ \ \ \ \ (0x00010000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate}}
\DoxyCodeLine{00337\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ threshold\ high:\ mask\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00338\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_POS\ \ \ \ \ \ \ \ \ \ \ (16UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Selection\ of\ 1\ bit\ to\ discriminate}}
\DoxyCodeLine{00339\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ threshold\ high:\ position\ of\ bit\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00340\ \textcolor{preprocessor}{\#define\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4\ \ \ \ \ \ \ \ (ADC\_AWD\_TRX\_BIT\_HIGH\_POS\ -\/\ 4UL)\ }\textcolor{comment}{/*\ Shift\ of\ bit\ ADC\_AWD\_TRX\_BIT\_HIGH\ to}}
\DoxyCodeLine{00341\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ position\ to\ perform\ a\ shift\ of\ 4\ ranks\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00342\ }
\DoxyCodeLine{00343\ \textcolor{comment}{/*\ Internal\ mask\ for\ ADC\ offset:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00344\ \textcolor{comment}{/*\ Internal\ register\ offset\ for\ ADC\ offset\ instance\ configuration\ */}}
\DoxyCodeLine{00345\ \textcolor{preprocessor}{\#define\ ADC\_OFR1\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)}}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#define\ ADC\_OFR2\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001UL)}}
\DoxyCodeLine{00347\ \textcolor{preprocessor}{\#define\ ADC\_OFR3\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002UL)}}
\DoxyCodeLine{00348\ \textcolor{preprocessor}{\#define\ ADC\_OFR4\_REGOFFSET\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000003UL)}}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#define\ ADC\_OFRx\_REGOFFSET\_MASK\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_OFR1\_REGOFFSET\ |\ ADC\_OFR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{00350\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_OFR3\_REGOFFSET\ |\ ADC\_OFR4\_REGOFFSET)}}
\DoxyCodeLine{00351\ }
\DoxyCodeLine{00352\ }
\DoxyCodeLine{00353\ \textcolor{comment}{/*\ ADC\ registers\ bits\ positions\ */}}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_RES\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ (\ 3UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_CFGR\_RES"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00355\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1SGL\_BITOFFSET\_POS\ \ \ \ \ (22UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_CFGR\_AWD1SGL"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00356\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_AWD1EN\_BITOFFSET\_POS\ \ \ \ \ \ (23UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_CFGR\_AWD1EN"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00357\ \textcolor{preprocessor}{\#define\ ADC\_CFGR\_JAWD1EN\_BITOFFSET\_POS\ \ \ \ \ (24UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_CFGR\_JAWD1EN"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00358\ \textcolor{preprocessor}{\#define\ ADC\_TR1\_HT1\_BITOFFSET\_POS\ \ \ \ \ \ \ \ \ \ (16UL)\ }\textcolor{comment}{/*\ Equivalent\ to\ bitfield\ "{}ADC\_TR1\_HT1"{}\ position\ in\ register\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00359\ }
\DoxyCodeLine{00360\ }
\DoxyCodeLine{00361\ \textcolor{comment}{/*\ ADC\ registers\ bits\ groups\ */}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ ADC\_CR\_BITS\_PROPERTY\_RS\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CR\_ADCAL\ |\ ADC\_CR\_ADEN\ |\ ADC\_CR\_ADDIS\ \(\backslash\)}}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR\_JADSTART\ |\ ADC\_CR\_JADSTP\ \(\backslash\)}}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CR\_ADSTART\ |\ ADC\_CR\_ADSTP)\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ ADC\ register\ CR\ bits\ with}}
\DoxyCodeLine{00365\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ HW\ property\ "{}rs"{}:\ Software\ can\ read\ as\ well\ as\ set\ this\ bit.}}
\DoxyCodeLine{00366\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Writing\ '0'\ has\ no\ effect\ on\ the\ bit\ value.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00367\ }
\DoxyCodeLine{00368\ }
\DoxyCodeLine{00369\ \textcolor{comment}{/*\ ADC\ internal\ channels\ related\ definitions\ */}}
\DoxyCodeLine{00370\ \textcolor{comment}{/*\ Internal\ voltage\ reference\ VrefInt\ */}}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF75AAUL))\ }\textcolor{comment}{/*\ Internal\ voltage\ reference,\ address\ of}}
\DoxyCodeLine{00372\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ parameter\ VREFINT\_CAL:\ VrefInt\ ADC\ raw\ data\ acquired\ at\ temperature\ 30\ DegC}}
\DoxyCodeLine{00373\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.0\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00374\ \textcolor{preprocessor}{\#define\ VREFINT\_CAL\_VREF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ 3000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ value}}
\DoxyCodeLine{00375\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ with\ which\ VrefInt\ has\ been\ calibrated\ in\ production}}
\DoxyCodeLine{00376\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00377\ \textcolor{comment}{/*\ Temperature\ sensor\ */}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF75A8UL))\ }\textcolor{comment}{/*\ Address\ of\ parameter\ TS\_CAL1:\ On\ STM32L4,}}
\DoxyCodeLine{00379\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ \ 30\ DegC}}
\DoxyCodeLine{00380\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.0\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_ADDR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((uint16\_t*)\ (0x1FFF75CAUL))\ }\textcolor{comment}{/*\ Address\ of\ parameter\ TS\_CAL2:\ On\ STM32L4,}}
\DoxyCodeLine{00382\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ temperature\ sensor\ ADC\ raw\ data\ acquired\ at\ temperature\ defined\ by}}
\DoxyCodeLine{00383\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ TEMPSENSOR\_CAL2\_TEMP\ (tolerance:\ +-\/5\ DegC),\ Vref+\ =\ 3.0\ V\ (tolerance:\ +-\/10\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\ int32\_t)\ \ \ 30L)\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Temperature\ at\ which\ temperature\ sensor}}
\DoxyCodeLine{00385\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL1\_ADDR}}
\DoxyCodeLine{00386\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\#if\ defined\ (STM32L471xx)\ ||\ defined\ (STM32L475xx)\ ||\ defined\ (STM32L476xx)\ ||\ defined\ (STM32L485xx)\ ||\ defined\ (STM32L486xx)}}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (110L)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Temperature\ at\ which\ temperature\ sensor}}
\DoxyCodeLine{00389\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL2\_ADDR}}
\DoxyCodeLine{00390\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00391\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL2\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (130L)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Temperature\ at\ which\ temperature\ sensor}}
\DoxyCodeLine{00393\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ has\ been\ calibrated\ in\ production\ for\ data\ into\ TEMPSENSOR\_CAL2\_ADDR}}
\DoxyCodeLine{00394\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance:\ +-\/5\ DegC)\ (unit:\ DegC).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (STM32L471xx)\ ||\ defined\ (STM32L475xx)\ ||\ defined\ (STM32L476xx)\ ||\ defined\ (STM32L485xx)\ ||\ defined\ (STM32L486xx)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\#define\ TEMPSENSOR\_CAL\_VREFANALOG\ \ \ \ \ \ \ \ \ \ (3000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Analog\ voltage\ reference\ (Vref+)\ value}}
\DoxyCodeLine{00397\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ with\ which\ temperature\ sensor\ has\ been\ calibrated\ in\ production}}
\DoxyCodeLine{00398\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (tolerance\ +-\/10\ mV)\ (unit:\ mV).\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00399\ }
\DoxyCodeLine{00405\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\#define\ \_\_ADC\_PTR\_REG\_OFFSET(\_\_REG\_\_,\ \_\_REG\_OFFFSET\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\ \ ((\_\_IO\ uint32\_t\ *)((uint32\_t)\ ((uint32\_t)(\&(\_\_REG\_\_))\ +\ ((\_\_REG\_OFFFSET\_\_)\ <<\ 2UL))))}}
\DoxyCodeLine{00420\ }
\DoxyCodeLine{00426\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{00442\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00443\ \{}
\DoxyCodeLine{00444\ \ \ uint32\_t\ CommonClock;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00452\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00453\ \ \ uint32\_t\ Multimode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00459\ \ \ uint32\_t\ MultiDMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00464\ \ \ uint32\_t\ MultiTwoSamplingDelay;\ \ \ \ \ \ \ }
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00469\ }
\DoxyCodeLine{00470\ \}\ LL\_ADC\_CommonInitTypeDef;}
\DoxyCodeLine{00471\ }
\DoxyCodeLine{00492\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00493\ \{}
\DoxyCodeLine{00494\ \ \ uint32\_t\ Resolution;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00499\ \ \ uint32\_t\ DataAlignment;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00504\ \ \ uint32\_t\ LowPowerMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00509\ \}\ LL\_ADC\_InitTypeDef;}
\DoxyCodeLine{00510\ }
\DoxyCodeLine{00530\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00531\ \{}
\DoxyCodeLine{00532\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00544\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00549\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00557\ \ \ uint32\_t\ ContinuousMode;\ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00567\ \ \ uint32\_t\ DMATransfer;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00573\ \ \ uint32\_t\ Overrun;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00579\ \}\ LL\_ADC\_REG\_InitTypeDef;}
\DoxyCodeLine{00580\ }
\DoxyCodeLine{00600\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00601\ \{}
\DoxyCodeLine{00602\ \ \ uint32\_t\ TriggerSource;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00614\ \ \ uint32\_t\ SequencerLength;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00619\ \ \ uint32\_t\ SequencerDiscont;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00627\ \ \ uint32\_t\ TrigAuto;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00635\ \}\ LL\_ADC\_INJ\_InitTypeDef;}
\DoxyCodeLine{00636\ }
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00641\ }
\DoxyCodeLine{00642\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_ADRDY\ \ \ \ \ \ }}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOC\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOS\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_OVR\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_EOSMP\ \ \ \ \ \ }}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOC\ \ \ \ \ \ \ }}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JEOS\ \ \ \ \ \ \ }}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_JQOVF\ \ \ \ \ \ }}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD1\ \ \ \ \ \ \ }}
\DoxyCodeLine{00665\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD2\ \ \ \ \ \ \ }}
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_ISR\_AWD3\ \ \ \ \ \ \ }}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_MST\ \ }}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_ADRDY\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_ADRDY\_SLV\ \ }}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_MST\ \ \ \ }}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOC\_SLV\ \ \ \ }}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_MST\ \ \ \ }}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOS\_SLV\ \ \ \ }}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_MST\ \ \ \ }}
\DoxyCodeLine{00680\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_OVR\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_OVR\_SLV\ \ \ \ }}
\DoxyCodeLine{00682\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_MST\ \ }}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_EOSMP\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_EOSMP\_SLV\ \ }}
\DoxyCodeLine{00686\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_MST\ \ \ }}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOC\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOC\_SLV\ \ \ }}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_MST\ \ \ }}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JEOS\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JEOS\_SLV\ \ \ }}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_MST\ \ }}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_JQOVF\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_JQOVF\_SLV\ \ }}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_MST\ \ \ }}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD1\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD1\_SLV\ \ \ }}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_MST\ \ \ }}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD2\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD2\_SLV\ \ \ }}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\_MST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_MST\ \ \ }}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\#define\ LL\_ADC\_FLAG\_AWD3\_SLV\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CSR\_AWD3\_SLV\ \ \ }}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_ADRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_ADRDYIE\ \ \ \ }}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOCIE\ \ \ \ \ \ }}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSIE\ \ \ \ \ \ }}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_OVR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_OVRIE\ \ \ \ \ \ }}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_EOSMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_EOSMPIE\ \ \ \ }}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JEOC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOCIE\ \ \ \ \ }}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JEOS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JEOSIE\ \ \ \ \ }}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_JQOVF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_JQOVFIE\ \ \ \ }}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD1IE\ \ \ \ \ }}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD2IE\ \ \ \ \ }}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#define\ LL\_ADC\_IT\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_IER\_AWD3IE\ \ \ \ \ }}
\DoxyCodeLine{00743\ \textcolor{comment}{/*\ List\ of\ ADC\ registers\ intended\ to\ be\ used\ (most\ commonly)\ with\ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00744\ \textcolor{comment}{/*\ DMA\ transfer.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00745\ \textcolor{comment}{/*\ Refer\ to\ function\ @ref\ LL\_ADC\_DMA\_GetRegAddr().\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register}}
\DoxyCodeLine{00747\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (corresponding\ to\ register\ DR)\ to\ be\ used\ with\ ADC\ configured\ in\ independent}}
\DoxyCodeLine{00748\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ mode.\ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function}}
\DoxyCodeLine{00749\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_ReadConversionData32()\ and\ other}}
\DoxyCodeLine{00750\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ functions\ @ref\ LL\_ADC\_REG\_ReadConversionDatax()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI\ \ (0x00000001UL)\ \ \ \ \ \ }\textcolor{comment}{/*\ ADC\ group\ regular\ conversion\ data\ register}}
\DoxyCodeLine{00753\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (corresponding\ to\ register\ CDR)\ to\ be\ used\ with\ ADC\ configured\ in\ multimode}}
\DoxyCodeLine{00754\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (available\ on\ STM32\ devices\ with\ several\ ADC\ instances).}}
\DoxyCodeLine{00755\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Without\ DMA\ transfer,\ register\ accessed\ by\ LL\ function}}
\DoxyCodeLine{00756\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_ReadMultiConversionData32()\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00765\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV1\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV2\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_SYNC\_PCLK\_DIV4\ \ \ \ \ \ \ \ (ADC\_CCR\_CKMODE\_1\ |\ ADC\_CCR\_CKMODE\_0)\ }}
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00775\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00777\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_1\ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{00779\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00781\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV10\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV12\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ |\ ADC\_CCR\_PRESC\_1)\ }}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV16\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_2\ |\ ADC\_CCR\_PRESC\_1\ \(\backslash\)}}
\DoxyCodeLine{00786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00788\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV32\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00790\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV64\ \ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_0)\ }}
\DoxyCodeLine{00792\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV128\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_1)\ }}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CLOCK\_ASYNC\_DIV256\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_PRESC\_3\ |\ ADC\_CCR\_PRESC\_1\ \(\backslash\)}}
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_PRESC\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00804\ \textcolor{comment}{/*\ Note:\ Other\ measurement\ paths\ to\ internal\ channels\ may\ be\ available\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00805\ \textcolor{comment}{/*\ \ \ \ \ \ \ (connections\ to\ other\ peripherals).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00806\ \textcolor{comment}{/*\ \ \ \ \ \ \ If\ they\ are\ not\ listed\ below,\ they\ do\ not\ require\ any\ specific\ \ \ \ \ \ \ */}}
\DoxyCodeLine{00807\ \textcolor{comment}{/*\ \ \ \ \ \ \ path\ enable.\ In\ this\ case,\ Access\ to\ measurement\ path\ is\ done\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00808\ \textcolor{comment}{/*\ \ \ \ \ \ \ only\ by\ selecting\ the\ corresponding\ ADC\ internal\ channel.\ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_NONE\ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00810\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VREFINT\ \ \ \ \ \ \ (ADC\_CCR\_VREFEN)\ \ \ \ \ }}
\DoxyCodeLine{00811\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_TEMPSENSOR\ \ \ \ (ADC\_CCR\_TSEN)\ \ \ \ \ \ \ }}
\DoxyCodeLine{00813\ \textcolor{preprocessor}{\#define\ LL\_ADC\_PATH\_INTERNAL\_VBAT\ \ \ \ \ \ \ \ \ \ (ADC\_CCR\_VBATEN)\ \ \ \ \ }}
\DoxyCodeLine{00821\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_12B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00822\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_10B\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_RES\_0)\ \ \ }}
\DoxyCodeLine{00823\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_8B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ \ \ }}
\DoxyCodeLine{00824\ \textcolor{preprocessor}{\#define\ LL\_ADC\_RESOLUTION\_6B\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_RES\_1\ |\ ADC\_CFGR\_RES\_0)\ \ \ }}
\DoxyCodeLine{00832\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_RIGHT\ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DATA\_ALIGN\_LEFT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_ALIGN)\ \ \ }}
\DoxyCodeLine{00843\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_MODE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{00844\ \textcolor{preprocessor}{\#define\ LL\_ADC\_LP\_AUTOWAIT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_AUTDLY)\ \ }}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR1\_REGOFFSET\ }}
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR2\_REGOFFSET\ }}
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR3\_REGOFFSET\ }}
\DoxyCodeLine{00864\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_OFR4\_REGOFFSET\ }}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OFFSET\_ENABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_OFR1\_OFFSET1\_EN)\ \ }}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000001UL)\ \ \ \ \ }}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000002UL)\ \ \ \ \ }}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ LL\_ADC\_GROUP\_REGULAR\_INJECTED\ \ \ \ \ \ (0x00000003UL)\ \ \ \ \ }}
\DoxyCodeLine{00896\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_0\_NUMBER\ \ |\ ADC\_CHANNEL\_0\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00897\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_0\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00898\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_1\_NUMBER\ \ |\ ADC\_CHANNEL\_1\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00899\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_1\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00900\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_2\_NUMBER\ \ |\ ADC\_CHANNEL\_2\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00901\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_2\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00902\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_3\_NUMBER\ \ |\ ADC\_CHANNEL\_3\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00903\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_3\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00904\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_4\_NUMBER\ \ |\ ADC\_CHANNEL\_4\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_4\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_5\_NUMBER\ \ |\ ADC\_CHANNEL\_5\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_5\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_6\_NUMBER\ \ |\ ADC\_CHANNEL\_6\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_6\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_7\_NUMBER\ \ |\ ADC\_CHANNEL\_7\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_7\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_8\_NUMBER\ \ |\ ADC\_CHANNEL\_8\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_8\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_9\_NUMBER\ \ |\ ADC\_CHANNEL\_9\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_9\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_10\_NUMBER\ |\ ADC\_CHANNEL\_10\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_10\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_11\_NUMBER\ |\ ADC\_CHANNEL\_11\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_11\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00920\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_12\_NUMBER\ |\ ADC\_CHANNEL\_12\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_12\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_13\_NUMBER\ |\ ADC\_CHANNEL\_13\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_13\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_14\_NUMBER\ |\ ADC\_CHANNEL\_14\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_14\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_15\_NUMBER\ |\ ADC\_CHANNEL\_15\_SMP\ \(\backslash\)}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CHANNEL\_15\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00928\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_16\_NUMBER\ |\ ADC\_CHANNEL\_16\_SMP\ |\ \(\backslash\)}}
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_16\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_17\_NUMBER\ |\ ADC\_CHANNEL\_17\_SMP\ |\ \(\backslash\)}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_17\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_18\_NUMBER\ |\ ADC\_CHANNEL\_18\_SMP\ |\ \(\backslash\)}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_18\_BITFIELD)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_0\ \ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\#if\ defined(ADC1)\ \&\&\ !defined(ADC2)}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_DAC1CH1\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ \(\backslash\)}}
\DoxyCodeLine{00946\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_DAC1CH2\ \ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ \(\backslash\)}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#elif\ defined(ADC2)}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_17\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ \(\backslash\)}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_18\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\ |\ \(\backslash\)}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{00963\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_DAC1CH1\_ADC3\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_14\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00965\ \textcolor{preprocessor}{\#define\ LL\_ADC\_CHANNEL\_DAC1CH2\_ADC3\ \ \ \ \ \ \ \ (LL\_ADC\_CHANNEL\_15\ |\ ADC\_CHANNEL\_ID\_INTERNAL\_CH)\ }}
\DoxyCodeLine{00967\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00968\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC1\ \&\&\ !ADC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_TRGO2\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH1\ \ \ \ \ \ \ (ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH2\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH3\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01002\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH2\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01010\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH4\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH4\ \ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM6\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_0\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM8\_TRGO2\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01036\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM15\_TRGO\ \ \ \ \ (ADC\_CFGR\_EXTSEL\_3\ |\ ADC\_CFGR\_EXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CFGR\_EXTSEL\_1\ |\ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ }}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_EXTI\_LINE11\ \ \ \ (ADC\_CFGR\_EXTSEL\_2\ |\ ADC\_CFGR\_EXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_REG\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_EXTEN\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_CFGR\_EXTEN\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_CFGR\_EXTEN\_1\ |\ ADC\_CFGR\_EXTEN\_0)\ \ \ }}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_SINGLE\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_CONV\_CONTINUOUS\ \ \ \ \ \ \ \ \ (ADC\_CFGR\_CONT)\ \ \ \ }}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_NONE\ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01077\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_LIMITED\ \ \ \ (ADC\_CFGR\_DMAEN)\ \ \ }}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DMA\_TRANSFER\_UNLIMITED\ \ (ADC\_CFGR\_DMACFG\ |\ ADC\_CFGR\_DMAEN)\ \ \ \ }}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\#if\ defined(ADC\_CFGR\_DFSDMCFG)\ \&\&defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DFSDM\_TRANSFER\_NONE\ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ }}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_DFSDM\_TRANSFER\_ENABLE\ \ \ (ADC\_CFGR\_DFSDMCFG)\ }}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_CFGR\_DFSDMCFG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01102\ }
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\#if\ defined(ADC\_SMPR1\_SMPPLUS)}}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_COMMON\_DEFAULT\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ }}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_COMMON\_3C5\_REPL\_2C5\ (ADC\_SMPR1\_SMPPLUS)\ }}
\DoxyCodeLine{01115\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_SMPR1\_SMPPLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01116\ }
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_OVR\_DATA\_PRESERVED\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_OVR\_DATA\_OVERWRITTEN\ \ \ \ (ADC\_CFGR\_OVRMOD)\ \ }}
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01133\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (ADC\_SQR1\_L\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (ADC\_SQR1\_L\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ \ }}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_5RANKS\ \ (ADC\_SQR1\_L\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01141\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_6RANKS\ \ (ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_0)\ \ }}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_7RANKS\ \ (ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1)\ }}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_8RANKS\ \ (ADC\_SQR1\_L\_2\ |\ ADC\_SQR1\_L\_1\ \(\backslash\)}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_9RANKS\ \ (ADC\_SQR1\_L\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_10RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_0)\ \ }}
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_11RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_1)\ \ }}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_12RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_1\ \(\backslash\)}}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_13RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2)\ \ }}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_14RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \(\backslash\)}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_15RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \(\backslash\)}}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_SCAN\_ENABLE\_16RANKS\ (ADC\_SQR1\_L\_3\ |\ ADC\_SQR1\_L\_2\ \(\backslash\)}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SQR1\_L\_1\ |\ ADC\_SQR1\_L\_0)\ }}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (ADC\_CFGR\_DISCEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_2RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ \ }}
\DoxyCodeLine{01181\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_3RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_1\ |\ ADC\_CFGR\_DISCEN)\ \ }}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_4RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_1\ |\ ADC\_CFGR\_DISCNUM\_0\ \(\backslash\)}}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_5RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCEN)\ \ \ }}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_6RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCNUM\_0\ \(\backslash\)}}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01191\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_7RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCNUM\_1\ \(\backslash\)}}
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCEN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_SEQ\_DISCONT\_8RANKS\ \ \ \ \ \ (ADC\_CFGR\_DISCNUM\_2\ |\ ADC\_CFGR\_DISCNUM\_1\ \(\backslash\)}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_DISCNUM\_0\ |\ ADC\_CFGR\_DISCEN)\ \ }}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_1\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_2\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_3\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01210\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR1\_REGOFFSET\ |\ ADC\_REG\_RANK\_4\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_5\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_6\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_7\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01218\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_8\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR2\_REGOFFSET\ |\ ADC\_REG\_RANK\_9\_SQRX\_BITOFFSET\_POS)\ \ }}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_10\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_11\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_12\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_13\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR3\_REGOFFSET\ |\ ADC\_REG\_RANK\_14\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR4\_REGOFFSET\ |\ ADC\_REG\_RANK\_15\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_RANK\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_SQR4\_REGOFFSET\ |\ ADC\_REG\_RANK\_16\_SQRX\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO\ \ \ \ \ \ (ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01248\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_TRGO2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ }}
\DoxyCodeLine{01251\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ }}
\DoxyCodeLine{01255\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ }}
\DoxyCodeLine{01258\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_CH1\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01259\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01267\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH1\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH3\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ }}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM4\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM6\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH4\ \ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_0\ |\ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ }}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_TRGO\ \ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_TRGO2\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01299\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM15\_TRGO\ \ \ \ \ (ADC\_JSQR\_JEXTSEL\_3\ |\ ADC\_JSQR\_JEXTSEL\_2\ |\ \(\backslash\)}}
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTSEL\_1\ |\ ADC\_JSQR\_JEXTSEL\_0\ |\ \(\backslash\)}}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_EXTI\_LINE15\ \ \ \ (ADC\_JSQR\_JEXTSEL\_2\ |\ ADC\_JSQR\_JEXTSEL\_1\ |\ \(\backslash\)}}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_INJ\_TRIG\_EXT\_EDGE\_DEFAULT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISING\ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JEXTEN\_0)\ }}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_FALLING\ \ \ \ \ \ \ \ (ADC\_JSQR\_JEXTEN\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_RISINGFALLING\ \ (ADC\_JSQR\_JEXTEN\_1\ |\ ADC\_JSQR\_JEXTEN\_0)\ }}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_INDEPENDENT\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_FROM\_GRP\_REGULAR\ \ \ (ADC\_CFGR\_JAUTO)\ \ \ }}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_2CONTEXTS\_LAST\_ACTIVE\ (0x00000000UL)\ \ \ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ enabled}}
\DoxyCodeLine{01347\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ can\ contain\ up\ to\ 2\ contexts.\ When\ all\ contexts\ have\ been\ processed,}}
\DoxyCodeLine{01348\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ queue\ maintains\ the\ last\ context\ active\ perpetually.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_2CONTEXTS\_END\_EMPTY\ \ \ (ADC\_CFGR\_JQM)\ \ \ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ enabled}}
\DoxyCodeLine{01350\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ and\ can\ contain\ up\ to\ 2\ contexts.\ When\ all\ contexts\ have\ been\ processed,}}
\DoxyCodeLine{01351\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ the\ queue\ is\ empty\ and\ injected\ group\ triggers\ are\ disabled.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_QUEUE\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR\_JQDIS)\ }\textcolor{comment}{/*\ Group\ injected\ sequence\ context\ queue\ is\ disabled:}}
\DoxyCodeLine{01353\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ only\ 1\ sequence\ can\ be\ configured\ and\ is\ active\ perpetually.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_DISABLE\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_2RANKS\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_JSQR\_JL\_0)\ }}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_3RANKS\ \ (ADC\_JSQR\_JL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )\ }}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_SCAN\_ENABLE\_4RANKS\ \ (ADC\_JSQR\_JL\_1\ |\ ADC\_JSQR\_JL\_0)\ }}
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_DISABLE\ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_SEQ\_DISCONT\_1RANK\ \ \ \ \ \ \ (ADC\_CFGR\_JDISCEN)\ }}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR1\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_INJ\_RANK\_1\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR2\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_INJ\_RANK\_2\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR3\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_INJ\_RANK\_3\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_RANK\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_JDR4\_REGOFFSET\ \(\backslash\)}}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_INJ\_RANK\_4\_JSQR\_BITOFFSET\_POS)\ }}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_2CYCLES\_5\ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_6CYCLES\_5\ \ \ \ \ \ (ADC\_SMPR2\_SMP10\_0)\ \ }}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_12CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_1)\ \ }}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_24CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_1\ \(\backslash\)}}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_47CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_2)\ \ }}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_92CYCLES\_5\ \ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \(\backslash\)}}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_247CYCLES\_5\ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \(\backslash\)}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_1)\ }}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SAMPLINGTIME\_640CYCLES\_5\ \ \ \ (ADC\_SMPR2\_SMP10\_2\ \(\backslash\)}}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_1\ \(\backslash\)}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_SMPR2\_SMP10\_0)\ }}
\DoxyCodeLine{01422\ \textcolor{preprocessor}{\#define\ LL\_ADC\_SINGLE\_ENDED\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CALFACT\_CALFACT\_S)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01424\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DIFFERENTIAL\_ENDED\ \ \ \ \ \ \ \ \ \ (ADC\_CR\_ADCALDIF\ |\ ADC\_CALFACT\_CALFACT\_D)\ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01426\ \textcolor{preprocessor}{\#define\ LL\_ADC\_BOTH\_SINGLE\_DIFF\_ENDED\ \ \ \ \ \ (LL\_ADC\_SINGLE\_ENDED\ |\ LL\_ADC\_DIFFERENTIAL\_ENDED)\ }}
\DoxyCodeLine{01436\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR1\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01437\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_AWD\_CR1\_REGOFFSET)\ }}
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_AWD\_CR2\_REGOFFSET)\ }}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01441\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_AWD\_CR3\_REGOFFSET)\ }}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01451\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01454\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_INJ\ \ \ \ \ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01455\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01457\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_ALL\_CHANNELS\_REG\_INJ\ \ \ \ (ADC\_AWD\_CR23\_CHANNEL\_MASK\ \(\backslash\)}}
\DoxyCodeLine{01458\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN)\ \ \ \ }}
\DoxyCodeLine{01460\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01461\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01463\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01464\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_0\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_0\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01471\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01473\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01474\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01476\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_1\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_1\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01478\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01483\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01484\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01486\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_2\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01487\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01488\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01490\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01491\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01493\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01494\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01496\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_3\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01497\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01500\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01501\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01503\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_4\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_4\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01507\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01508\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01511\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01513\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01516\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_5\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_5\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01520\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01524\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01526\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_6\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_6\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01527\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01528\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_7\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_7\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01537\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01543\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01544\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_8\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_8\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_INJ\ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_9\_REG\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_9\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01563\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01566\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_10\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_10\ \&\ ADC\_CHANNEL\_ID\_MASK)\(\backslash\)}}
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01570\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01571\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_11\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_11\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_12\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_12\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01588\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01590\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01591\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_13\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_13\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01603\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01606\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_14\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_14\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01607\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01608\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01611\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01613\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01614\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01616\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_15\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_15\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01618\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01621\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01622\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01624\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01625\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01627\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_16\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_16\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01628\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01629\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01631\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01632\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01634\ \textcolor{preprocessor}{\ \#define\ LL\_ADC\_AWD\_CHANNEL\_17\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01635\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01637\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_17\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_17\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01638\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01639\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01644\ \textcolor{preprocessor}{\ \#define\ LL\_ADC\_AWD\_CHANNEL\_18\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CHANNEL\_18\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_18\ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01648\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01660\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VREFINT\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VREFINT\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01661\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01662\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01665\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01666\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01669\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_INJ\ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01670\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_TEMPSENSOR\_REG\_INJ\ \ \ ((LL\_ADC\_CHANNEL\_TEMPSENSOR\ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01683\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_INJ\ \ \ \ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01688\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_VBAT\_REG\_INJ\ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_VBAT\ \ \ \ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ }}
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\#if\ defined(ADC1)\ \&\&\ !defined(ADC2)}}
\DoxyCodeLine{01694\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH1\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01698\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH1\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01699\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01702\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH1\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01703\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01704\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_REG\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH2\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_INJ\ \ \ \ \ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH2\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_REG\_INJ\ \ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH2\ \ \ \ \ \ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01716\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01720\ \textcolor{preprocessor}{\#elif\ defined(ADC2)}}
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_ADC2\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01722\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01725\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_ADC2\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01726\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01729\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_ADC2\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01730\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01731\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_ADC2\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_ADC2\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_ADC2\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01747\ \textcolor{preprocessor}{\#if\ defined(ADC3)}}
\DoxyCodeLine{01748\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_ADC3\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH1\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01752\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_ADC3\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH1\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01753\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01756\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH1\_ADC3\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_DAC1CH1\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_ADC3\_REG\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH2\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01762\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ }}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_ADC3\_INJ\ \ \ \ \ ((LL\_ADC\_CHANNEL\_DAC1CH2\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ }}
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_CH\_DAC1CH2\_ADC3\_REG\_INJ\ ((LL\_ADC\_CHANNEL\_DAC1CH2\_ADC3\ \ \&\ ADC\_CHANNEL\_ID\_MASK)\ \(\backslash\)}}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ \(\backslash\)}}
\DoxyCodeLine{01771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01774\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC1\ \&\&\ !ADC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01783\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_HIGH\ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_HT1)\ \ \ \ \ \ }}
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLD\_LOW\ \ \ \ \ \ \ \ \ \ \ (ADC\_TR1\_LT1)\ \ \ \ \ \ }}
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\#define\ LL\_ADC\_AWD\_THRESHOLDS\_HIGH\_LOW\ \ \ \ \ (ADC\_TR1\_HT1\ \(\backslash\)}}
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_TR1\_LT1)\ \ \ \ \ }}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DISABLE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01796\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_REGULAR\_CONTINUED\ \ \ (ADC\_CFGR2\_ROVSE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_REGULAR\_RESUMED\ \ \ \ \ (ADC\_CFGR2\_ROVSM\ |\ ADC\_CFGR2\_ROVSE)\ }}
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_INJECTED\ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_JOVSE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_GRP\_INJ\_REG\_RESUMED\ \ \ \ \ (ADC\_CFGR2\_JOVSE\ |\ ADC\_CFGR2\_ROVSE)\ }}
\DoxyCodeLine{01817\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_REG\_CONT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ }}
\DoxyCodeLine{01819\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_REG\_DISCONT\ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_TROVS)\ \ }}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01834\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01837\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_1\ |\ ADC\_CFGR2\_OVSR\_0)\ }}
\DoxyCodeLine{01840\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01843\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2\ |\ ADC\_CFGR2\_OVSR\_0)\ }}
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2\ |\ ADC\_CFGR2\_OVSR\_1)\ }}
\DoxyCodeLine{01849\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_RATIO\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSR\_2\ |\ ADC\_CFGR2\_OVSR\_1\ \(\backslash\)}}
\DoxyCodeLine{01850\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR2\_OVSR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01860\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01863\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_1\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01866\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_2\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_3\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_1\ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{01872\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_4\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01875\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_5\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_2\ |\ ADC\_CFGR2\_OVSS\_0)\ }}
\DoxyCodeLine{01878\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_6\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_2\ |\ ADC\_CFGR2\_OVSS\_1)\ }}
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_7\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_2\ |\ ADC\_CFGR2\_OVSS\_1\ \(\backslash\)}}
\DoxyCodeLine{01882\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CFGR2\_OVSS\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_SHIFT\_RIGHT\_8\ \ \ \ \ \ \ \ \ \ \ (ADC\_CFGR2\_OVSS\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01892\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{01896\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_INDEPENDENT\ \ \ \ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01898\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIMULT\ \ \ \ \ \ \ (ADC\_CCR\_DUAL\_2\ |\ ADC\_CCR\_DUAL\_1)\ }}
\DoxyCodeLine{01900\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INTERL\ \ \ \ \ \ \ (ADC\_CCR\_DUAL\_2\ |\ ADC\_CCR\_DUAL\_1\ \(\backslash\)}}
\DoxyCodeLine{01901\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DUAL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01903\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_SIMULT\ \ \ \ \ \ \ (ADC\_CCR\_DUAL\_2\ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{01905\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_INJ\_ALTERN\ \ \ \ \ \ \ (ADC\_CCR\_DUAL\_3\ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_SIM\ \ (ADC\_CCR\_DUAL\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_SIM\_INJ\_ALT\ \ (ADC\_CCR\_DUAL\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_DUAL\_REG\_INT\_INJ\_SIM\ \ (ADC\_CCR\_DUAL\_1\ |\ ADC\_CCR\_DUAL\_0)\ }}
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_EACH\_ADC\ \ \ \ \ \ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01923\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_RES12\_10B\ (ADC\_CCR\_MDMA\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_LIMIT\_RES8\_6B\ \ \ (ADC\_CCR\_MDMA\_1\ |\ ADC\_CCR\_MDMA\_0)\ }}
\DoxyCodeLine{01935\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_RES12\_10B\ (ADC\_CCR\_DMACFG\ |\ ADC\_CCR\_MDMA\_1)\ }}
\DoxyCodeLine{01941\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_REG\_DMA\_UNLMT\_RES8\_6B\ \ \ (ADC\_CCR\_DMACFG\ |\ ADC\_CCR\_MDMA\_1\ \(\backslash\)}}
\DoxyCodeLine{01942\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_MDMA\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01955\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_1CYCLE\ \ \ (0x00000000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_2CYCLES\ \ (ADC\_CCR\_DELAY\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01959\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_3CYCLES\ \ (ADC\_CCR\_DELAY\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_4CYCLES\ \ (ADC\_CCR\_DELAY\_1\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01963\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_5CYCLES\ \ (ADC\_CCR\_DELAY\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01965\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_6CYCLES\ \ (ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01967\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_7CYCLES\ \ (ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1)\ }}
\DoxyCodeLine{01969\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_8CYCLES\ \ (ADC\_CCR\_DELAY\_2\ |\ ADC\_CCR\_DELAY\_1\ \(\backslash\)}}
\DoxyCodeLine{01970\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01972\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_9CYCLES\ \ (ADC\_CCR\_DELAY\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01974\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_10CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_0)\ }}
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_11CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_1)\ }}
\DoxyCodeLine{01978\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_TWOSMP\_DELAY\_12CYCLES\ (ADC\_CCR\_DELAY\_3\ |\ ADC\_CCR\_DELAY\_1\ \(\backslash\)}}
\DoxyCodeLine{01979\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CCR\_DELAY\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{01988\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_MST)\ }}
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_SLAVE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV)\ }}
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\#define\ LL\_ADC\_MULTI\_MASTER\_SLAVE\ \ \ \ \ \ \ \ \ \ (ADC\_CDR\_RDATA\_SLV\ \(\backslash\)}}
\DoxyCodeLine{01993\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ADC\_CDR\_RDATA\_MST)\ }}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02000\ }
\DoxyCodeLine{02004\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_SW\_START\ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_REG\_TRIG\_SOFTWARE)}}
\DoxyCodeLine{02005\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CC1\ \ \ \ \ \ \ (LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH1)}}
\DoxyCodeLine{02006\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CC2\ \ \ \ \ \ \ (LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH2)}}
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CC3\ \ \ \ \ \ \ (LL\_ADC\_REG\_TRIG\_EXT\_TIM1\_CH3)}}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CC2\ \ \ \ \ \ \ (LL\_ADC\_REG\_TRIG\_EXT\_TIM2\_CH2)}}
\DoxyCodeLine{02009\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CC4\ \ \ \ \ \ \ (LL\_ADC\_REG\_TRIG\_EXT\_TIM3\_CH4)}}
\DoxyCodeLine{02010\ \textcolor{preprocessor}{\#define\ LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CC4\ \ \ \ \ \ \ (LL\_ADC\_REG\_TRIG\_EXT\_TIM4\_CH4)}}
\DoxyCodeLine{02011\ }
\DoxyCodeLine{02012\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_SW\_START\ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_INJ\_TRIG\_SOFTWARE)}}
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CC4\ \ \ \ \ \ \ (LL\_ADC\_INJ\_TRIG\_EXT\_TIM1\_CH4)}}
\DoxyCodeLine{02014\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_CC1\ \ \ \ \ \ \ (LL\_ADC\_INJ\_TRIG\_EXT\_TIM2\_CH1)}}
\DoxyCodeLine{02015\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CC1\ \ \ \ \ \ \ (LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH1)}}
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CC3\ \ \ \ \ \ \ (LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH3)}}
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CC4\ \ \ \ \ \ \ (LL\_ADC\_INJ\_TRIG\_EXT\_TIM3\_CH4)}}
\DoxyCodeLine{02018\ \textcolor{preprocessor}{\#define\ LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CC4\ \ \ \ \ \ \ (LL\_ADC\_INJ\_TRIG\_EXT\_TIM8\_CH4)}}
\DoxyCodeLine{02019\ }
\DoxyCodeLine{02020\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DATA\_SHIFT\_NONE\ \ \ \ \ \ \ \ \ (LL\_ADC\_OVS\_SHIFT\_NONE)}}
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DATA\_SHIFT\_1\ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_OVS\_SHIFT\_RIGHT\_1)}}
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DATA\_SHIFT\_2\ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_OVS\_SHIFT\_RIGHT\_2)}}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DATA\_SHIFT\_3\ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_OVS\_SHIFT\_RIGHT\_3)}}
\DoxyCodeLine{02024\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DATA\_SHIFT\_4\ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_OVS\_SHIFT\_RIGHT\_4)}}
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DATA\_SHIFT\_5\ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_OVS\_SHIFT\_RIGHT\_5)}}
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DATA\_SHIFT\_6\ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_OVS\_SHIFT\_RIGHT\_6)}}
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DATA\_SHIFT\_7\ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_OVS\_SHIFT\_RIGHT\_7)}}
\DoxyCodeLine{02028\ \textcolor{preprocessor}{\#define\ LL\_ADC\_OVS\_DATA\_SHIFT\_8\ \ \ \ \ \ \ \ \ \ \ \ (LL\_ADC\_OVS\_SHIFT\_RIGHT\_8)}}
\DoxyCodeLine{02029\ }
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\#define\ LL\_ADC\_TEMPERATURE\_CALC\_ERROR\ \ \ \ \ \ ((int16\_t)0x7FFF)\ \ }\textcolor{comment}{/*\ Temperature\ calculation\ error\ using\ helper\ macro}}
\DoxyCodeLine{02038\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ @ref\ \_\_LL\_ADC\_CALC\_TEMPERATURE(),\ due\ to\ issue\ on}}
\DoxyCodeLine{02039\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ calibration\ parameters.\ This\ value\ is\ coded\ on\ 16\ bits}}
\DoxyCodeLine{02040\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (to\ fit\ on\ signed\ word\ or\ double\ word)\ and\ corresponds}}
\DoxyCodeLine{02041\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ to\ an\ inconsistent\ temperature\ value.\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02054\ \textcolor{comment}{/*\ Note:\ Only\ ADC\ peripheral\ HW\ delays\ are\ defined\ in\ ADC\ LL\ driver\ driver,\ \ \ */}}
\DoxyCodeLine{02055\ \textcolor{comment}{/*\ \ \ \ \ \ \ not\ timeout\ values.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02056\ \textcolor{comment}{/*\ \ \ \ \ \ \ Timeout\ values\ for\ ADC\ operations\ are\ dependent\ to\ device\ clock\ \ \ \ \ \ */}}
\DoxyCodeLine{02057\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ (system\ clock\ versus\ ADC\ clock),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02058\ \textcolor{comment}{/*\ \ \ \ \ \ \ and\ therefore\ must\ be\ defined\ in\ user\ application.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02059\ \textcolor{comment}{/*\ \ \ \ \ \ \ Indications\ for\ estimation\ of\ ADC\ timeout\ delays,\ for\ this\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02060\ \textcolor{comment}{/*\ \ \ \ \ \ \ STM32\ series:\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02061\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ calibration\ time:\ maximum\ delay\ is\ 112/fADC.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02062\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tCAL"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02063\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ enable\ time:\ maximum\ delay\ is\ 1\ conversion\ cycle.\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02064\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ datasheet,\ parameter\ "{}tSTAB"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02065\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ disable\ time:\ maximum\ delay\ should\ be\ a\ few\ ADC\ clock\ cycles\ \ \ */}}
\DoxyCodeLine{02066\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ stop\ conversion\ time:\ maximum\ delay\ should\ be\ a\ few\ ADC\ clock\ \ */}}
\DoxyCodeLine{02067\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ cycles\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02068\ \textcolor{comment}{/*\ \ \ \ \ \ \ -\/\ ADC\ conversion\ time:\ duration\ depending\ on\ ADC\ clock\ and\ ADC\ \ \ \ \ \ \ */}}
\DoxyCodeLine{02069\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ configuration.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02070\ \textcolor{comment}{/*\ \ \ \ \ \ \ \ \ (refer\ to\ device\ reference\ manual,\ section\ "{}Timing"{})\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02071\ }
\DoxyCodeLine{02072\ \textcolor{comment}{/*\ Delay\ for\ ADC\ stabilization\ time\ (ADC\ voltage\ regulator\ start-\/up\ time)\ \ \ \ \ */}}
\DoxyCodeLine{02073\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02074\ \textcolor{comment}{/*\ parameter\ "{}tADCVREG\_STUP"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02075\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02076\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_INTERNAL\_REGUL\_STAB\_US\ (\ 20UL)\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02079\ \textcolor{comment}{/*\ Delay\ for\ internal\ voltage\ reference\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02080\ \textcolor{comment}{/*\ Delay\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02081\ \textcolor{comment}{/*\ parameter\ "{}tstart\_vrefint"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02082\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_VREFINT\_STAB\_US\ \ \ \ \ \ \ \ \ \ \ (\ 12UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02086\ \textcolor{comment}{/*\ Delay\ for\ temperature\ sensor\ stabilization\ time.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02087\ \textcolor{comment}{/*\ Literal\ set\ to\ maximum\ value\ (refer\ to\ device\ datasheet,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02088\ \textcolor{comment}{/*\ parameter\ "{}tSTART"{}).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02089\ \textcolor{comment}{/*\ Unit:\ us\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02090\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_TEMPSENSOR\_STAB\_US\ \ \ \ \ \ \ \ (120UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02091\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_TEMPSENSOR\_BUFFER\_STAB\_US\ (\ 15UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02095\ \textcolor{comment}{/*\ Delay\ required\ between\ ADC\ end\ of\ calibration\ and\ ADC\ enable.\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02096\ \textcolor{comment}{/*\ Note:\ On\ this\ STM32\ series,\ a\ minimum\ number\ of\ ADC\ clock\ cycles\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02097\ \textcolor{comment}{/*\ \ \ \ \ \ \ are\ required\ between\ ADC\ end\ of\ calibration\ and\ ADC\ enable.\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02098\ \textcolor{comment}{/*\ \ \ \ \ \ \ Wait\ time\ can\ be\ computed\ in\ user\ application\ by\ waiting\ for\ the\ \ \ \ \ */}}
\DoxyCodeLine{02099\ \textcolor{comment}{/*\ \ \ \ \ \ \ equivalent\ number\ of\ CPU\ cycles,\ by\ taking\ into\ account\ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02100\ \textcolor{comment}{/*\ \ \ \ \ \ \ ratio\ of\ CPU\ clock\ versus\ ADC\ clock\ prescalers.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02101\ \textcolor{comment}{/*\ Unit:\ ADC\ clock\ cycles.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{02102\ \textcolor{preprocessor}{\#define\ LL\_ADC\_DELAY\_CALIB\_ENABLE\_ADC\_CYCLES\ \ \ (\ \ 4UL)\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{02114\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{02130\ \textcolor{preprocessor}{\#define\ LL\_ADC\_WriteReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_,\ \_\_VALUE\_\_)\ WRITE\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_,\ (\_\_VALUE\_\_))}}
\DoxyCodeLine{02131\ }
\DoxyCodeLine{02138\ \textcolor{preprocessor}{\#define\ LL\_ADC\_ReadReg(\_\_INSTANCE\_\_,\ \_\_REG\_\_)\ READ\_REG(\_\_INSTANCE\_\_-\/>\_\_REG\_\_)}}
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02197\ \textcolor{preprocessor}{\ \ ((((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_BITFIELD\_MASK)\ ==\ 0UL)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02198\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS\ \(\backslash\)}}
\DoxyCodeLine{02200\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02201\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02202\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (uint32\_t)POSITION\_VAL((\_\_CHANNEL\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02204\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02205\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02206\ }
\DoxyCodeLine{02257\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DECIMAL\_NB\_TO\_CHANNEL(\_\_DECIMAL\_NB\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02258\ \textcolor{preprocessor}{\ \ (((\_\_DECIMAL\_NB\_\_)\ <=\ 9UL)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02259\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02260\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0\ <<\ (\_\_DECIMAL\_NB\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR1\_REGOFFSET\ |\ (((3UL\ *\ (\_\_DECIMAL\_NB\_\_)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02263\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02264\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02265\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((\_\_DECIMAL\_NB\_\_)\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{02267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_AWD2CR\_AWD2CH\_0\ <<\ (\_\_DECIMAL\_NB\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{02268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ (ADC\_SMPR2\_REGOFFSET\ |\ (((3UL\ *\ ((\_\_DECIMAL\_NB\_\_)\ -\/\ 10UL)))\ <<\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))\ \ \(\backslash\)}}
\DoxyCodeLine{02269\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02270\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02271\ }
\DoxyCodeLine{02331\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)\ !=\ 0UL)}}
\DoxyCodeLine{02333\ }
\DoxyCodeLine{02406\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CHANNEL\_INTERNAL\_TO\_EXTERNAL(\_\_CHANNEL\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02407\ \textcolor{preprocessor}{\ \ ((\_\_CHANNEL\_\_)\ \&\ \string~ADC\_CHANNEL\_ID\_INTERNAL\_CH\_MASK)}}
\DoxyCodeLine{02408\ }
\DoxyCodeLine{02443\ \textcolor{preprocessor}{\#if\ defined\ (ADC1)\ \&\&\ defined\ (ADC2)\ \&\&\ defined\ (ADC3)}}
\DoxyCodeLine{02444\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02445\ \textcolor{preprocessor}{\ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC1)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02446\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02447\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02448\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02449\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02450\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02451\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02452\ \textcolor{preprocessor}{\ \ \ ((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02453\ \textcolor{preprocessor}{\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02454\ \textcolor{preprocessor}{\ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02455\ \textcolor{preprocessor}{\ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02456\ \textcolor{preprocessor}{\ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02457\ \textcolor{preprocessor}{\ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02458\ \textcolor{preprocessor}{\ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02459\ \textcolor{preprocessor}{\ \ \ \ ((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC3)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02460\ \textcolor{preprocessor}{\ \ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02461\ \textcolor{preprocessor}{\ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02462\ \textcolor{preprocessor}{\ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR)\ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02463\ \textcolor{preprocessor}{\ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02464\ \textcolor{preprocessor}{\ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH1\_ADC3)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02465\ \textcolor{preprocessor}{\ \ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH2\_ADC3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02466\ \textcolor{preprocessor}{\ \ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02467\ \textcolor{preprocessor}{\ \ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02468\ \textcolor{preprocessor}{\ \ \ \ \ (0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02469\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02470\ \textcolor{preprocessor}{\#elif\ defined\ (ADC1)\ \&\&\ defined\ (ADC2)}}
\DoxyCodeLine{02471\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02472\ \textcolor{preprocessor}{\ \ (((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC1)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02473\ \textcolor{preprocessor}{\ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02474\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02475\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02476\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02477\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02478\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02479\ \textcolor{preprocessor}{\ \ \ ((\_\_ADC\_INSTANCE\_\_)\ ==\ ADC2)\ ?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02480\ \textcolor{preprocessor}{\ \ \ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02481\ \textcolor{preprocessor}{\ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02482\ \textcolor{preprocessor}{\ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH1\_ADC2)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02483\ \textcolor{preprocessor}{\ \ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH2\_ADC2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02484\ \textcolor{preprocessor}{\ \ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02485\ \textcolor{preprocessor}{\ \ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02486\ \textcolor{preprocessor}{\ \ \ \ (0UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02488\ \textcolor{preprocessor}{\#elif\ defined\ (ADC1)}}
\DoxyCodeLine{02489\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_CHANNEL\_INTERNAL\_AVAILABLE(\_\_ADC\_INSTANCE\_\_,\ \_\_CHANNEL\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02490\ \textcolor{preprocessor}{\ \ (\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02491\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VREFINT)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02492\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_TEMPSENSOR)\ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02493\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_VBAT)\ \ \ \ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02494\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH1)\ \ \ \ ||\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02495\ \textcolor{preprocessor}{\ \ \ \ ((\_\_CHANNEL\_\_)\ ==\ LL\_ADC\_CHANNEL\_DAC1CH2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02496\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02497\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (ADC1)\ \&\&\ defined\ (ADC2)\ \&\&\ defined\ (ADC3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02498\ }
\DoxyCodeLine{02652\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_CHANNEL\_GROUP(\_\_CHANNEL\_\_,\ \_\_GROUP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02653\ \textcolor{preprocessor}{\ \ (((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_REGULAR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02654\ \textcolor{preprocessor}{\ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02655\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02656\ \textcolor{preprocessor}{\ \ \ ((\_\_GROUP\_\_)\ ==\ LL\_ADC\_GROUP\_INJECTED)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02657\ \textcolor{preprocessor}{\ \ \ ?\ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02658\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02659\ \textcolor{preprocessor}{\ \ \ (((\_\_CHANNEL\_\_)\ \&\ ADC\_CHANNEL\_ID\_MASK)\ |\ ADC\_CFGR\_JAWD1EN\ |\ ADC\_CFGR\_AWD1EN\ |\ ADC\_CFGR\_AWD1SGL)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02660\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02661\ }
\DoxyCodeLine{02682\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_SET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02683\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_\_)\ <<\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1U\ )))}}
\DoxyCodeLine{02684\ }
\DoxyCodeLine{02704\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_GET\_THRESHOLD\_RESOLUTION(\_\_ADC\_RESOLUTION\_\_,\ \_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02705\ \textcolor{preprocessor}{\ \ ((\_\_AWD\_THRESHOLD\_12\_BITS\_\_)\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1U\ )))}}
\DoxyCodeLine{02706\ }
\DoxyCodeLine{02719\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_ANALOGWD\_THRESHOLDS\_HIGH\_LOW(\_\_AWD\_THRESHOLD\_TYPE\_\_,\ \_\_AWD\_THRESHOLDS\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02720\ \textcolor{preprocessor}{\ \ (((\_\_AWD\_THRESHOLDS\_\_)\ >>\ (((\_\_AWD\_THRESHOLD\_TYPE\_\_)\ \&\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK)\ >>\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4))\ \(\backslash\)}}
\DoxyCodeLine{02721\ \textcolor{preprocessor}{\ \ \ \&\ LL\_ADC\_AWD\_THRESHOLD\_LOW)}}
\DoxyCodeLine{02722\ }
\DoxyCodeLine{02736\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALIB\_FACTOR\_SINGLE\_DIFF(\_\_CALIB\_FACTOR\_SINGLE\_ENDED\_\_,\ \_\_CALIB\_FACTOR\_DIFFERENTIAL\_\_)\ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02737\ \textcolor{preprocessor}{\ \ (((\_\_CALIB\_FACTOR\_DIFFERENTIAL\_\_)\ <<\ ADC\_CALFACT\_CALFACT\_D\_Pos)\ |\ (\_\_CALIB\_FACTOR\_SINGLE\_ENDED\_\_))}}
\DoxyCodeLine{02738\ }
\DoxyCodeLine{02739\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{02753\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_CONV\_DATA\_MASTER\_SLAVE(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_,\ \_\_ADC\_MULTI\_CONV\_DATA\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02754\ \textcolor{preprocessor}{\ \ (((\_\_ADC\_MULTI\_CONV\_DATA\_\_)\ >>\ ((ADC\_CDR\_RDATA\_SLV\_Pos)\ \&\ \string~(\_\_ADC\_MULTI\_MASTER\_SLAVE\_\_)))\ \&\ ADC\_CDR\_RDATA\_MST)}}
\DoxyCodeLine{02755\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02756\ }
\DoxyCodeLine{02757\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{02770\ \textcolor{preprocessor}{\#if\ defined(ADC2)}}
\DoxyCodeLine{02771\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_INSTANCE\_MASTER(\_\_ADCx\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02772\ \textcolor{preprocessor}{\ \ ((((\_\_ADCx\_\_)\ ==\ ADC2))?\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02773\ \textcolor{preprocessor}{\ \ \ (ADC1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02774\ \textcolor{preprocessor}{\ \ \ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02775\ \textcolor{preprocessor}{\ \ \ (\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02776\ \textcolor{preprocessor}{\ \ )}}
\DoxyCodeLine{02777\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02778\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_MULTI\_INSTANCE\_MASTER(\_\_ADCx\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02779\ \textcolor{preprocessor}{\ \ (\_\_ADCx\_\_)}}
\DoxyCodeLine{02780\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02781\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02782\ }
\DoxyCodeLine{02793\ \textcolor{preprocessor}{\#if\ defined(ADC1)\ \&\&\ defined(ADC2)\ \&\&\ defined(ADC3)}}
\DoxyCodeLine{02794\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02795\ \textcolor{preprocessor}{\ \ (ADC123\_COMMON)}}
\DoxyCodeLine{02796\ \textcolor{preprocessor}{\#elif\ defined(ADC1)\ \&\&\ defined(ADC2)}}
\DoxyCodeLine{02797\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02798\ \textcolor{preprocessor}{\ \ (ADC12\_COMMON)}}
\DoxyCodeLine{02799\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02800\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_COMMON\_INSTANCE(\_\_ADCx\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02801\ \textcolor{preprocessor}{\ \ (ADC1\_COMMON)}}
\DoxyCodeLine{02802\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(ADC1)\ \&\&\ defined(ADC2)\ \&\&\ defined(ADC3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02803\ }
\DoxyCodeLine{02821\ \textcolor{preprocessor}{\#if\ defined(ADC1)\ \&\&\ defined(ADC2)\ \&\&\ defined(ADC3)}}
\DoxyCodeLine{02822\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02823\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02824\ \textcolor{preprocessor}{\ \ \ LL\_ADC\_IsEnabled(ADC2)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02825\ \textcolor{preprocessor}{\ \ \ LL\_ADC\_IsEnabled(ADC3)\ \ )}}
\DoxyCodeLine{02826\ \textcolor{preprocessor}{\#elif\ defined(ADC1)\ \&\&\ defined(ADC2)}}
\DoxyCodeLine{02827\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02828\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02829\ \textcolor{preprocessor}{\ \ \ LL\_ADC\_IsEnabled(ADC2)\ \ )}}
\DoxyCodeLine{02830\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02831\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_IS\_ENABLED\_ALL\_COMMON\_INSTANCE(\_\_ADCXY\_COMMON\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02832\ \textcolor{preprocessor}{\ \ (LL\_ADC\_IsEnabled(ADC1))}}
\DoxyCodeLine{02833\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(ADC1)\ \&\&\ defined(ADC2)\ \&\&\ defined(ADC3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02834\ }
\DoxyCodeLine{02848\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02849\ \textcolor{preprocessor}{\ \ (0xFFFUL\ >>\ ((\_\_ADC\_RESOLUTION\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))}}
\DoxyCodeLine{02850\ }
\DoxyCodeLine{02869\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION(\_\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{02870\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_CURRENT\_\_,\(\backslash\)}}
\DoxyCodeLine{02871\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_TARGET\_\_)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02872\ \textcolor{preprocessor}{(((\_\_DATA\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02873\ \textcolor{preprocessor}{\ \ <<\ ((\_\_ADC\_RESOLUTION\_CURRENT\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL)))\ \ \ \(\backslash\)}}
\DoxyCodeLine{02874\ \textcolor{preprocessor}{\ >>\ ((\_\_ADC\_RESOLUTION\_TARGET\_\_)\ >>\ (ADC\_CFGR\_RES\_BITOFFSET\_POS\ -\/\ 1UL))\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02875\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{02876\ }
\DoxyCodeLine{02893\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_DATA\_TO\_VOLTAGE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{02894\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{02895\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02896\ \textcolor{preprocessor}{((\_\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02897\ \textcolor{preprocessor}{\ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02898\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{02899\ }
\DoxyCodeLine{02900\ \textcolor{comment}{/*\ Legacy\ define\ */}}
\DoxyCodeLine{02901\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_DATA\_VOLTAGE()\ \ \_\_LL\_ADC\_CALC\_DATA\_TO\_VOLTAGE()}}
\DoxyCodeLine{02902\ }
\DoxyCodeLine{02928\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_VREFANALOG\_VOLTAGE(\_\_VREFINT\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{02929\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02930\ \textcolor{preprocessor}{(((uint32\_t)(*VREFINT\_CAL\_ADDR)\ *\ VREFINT\_CAL\_VREF)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02931\ \textcolor{preprocessor}{\ /\ \_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_VREFINT\_ADC\_DATA\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02932\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02934\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{02935\ }
\DoxyCodeLine{02982\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE(\_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{02983\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{02984\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\(\backslash\)}}
\DoxyCodeLine{02985\ \textcolor{preprocessor}{((((int32\_t)*TEMPSENSOR\_CAL2\_ADDR\ -\/\ (int32\_t)*TEMPSENSOR\_CAL1\_ADDR)\ !=\ 0)\ ?\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02986\ \textcolor{preprocessor}{\ ((((\ ((int32\_t)((\_\_LL\_ADC\_CONVERT\_DATA\_RESOLUTION((\_\_TEMPSENSOR\_ADC\_DATA\_\_),\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_ADC\_RESOLUTION\_\_),\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02988\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LL\_ADC\_RESOLUTION\_12B)\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ TEMPSENSOR\_CAL\_VREFANALOG)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ -\/\ (int32\_t)\ *TEMPSENSOR\_CAL1\_ADDR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02992\ \textcolor{preprocessor}{\ \ \ \ )\ *\ (int32\_t)(TEMPSENSOR\_CAL2\_TEMP\ -\/\ TEMPSENSOR\_CAL1\_TEMP)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02993\ \textcolor{preprocessor}{\ \ \ )\ /\ (int32\_t)((int32\_t)*TEMPSENSOR\_CAL2\_ADDR\ -\/\ (int32\_t)*TEMPSENSOR\_CAL1\_ADDR)\ \(\backslash\)}}
\DoxyCodeLine{02994\ \textcolor{preprocessor}{\ \ )\ +\ TEMPSENSOR\_CAL1\_TEMP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02995\ \textcolor{preprocessor}{\ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02996\ \textcolor{preprocessor}{\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02997\ \textcolor{preprocessor}{\ ((int32\_t)LL\_ADC\_TEMPERATURE\_CALC\_ERROR)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02998\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{02999\ }
\DoxyCodeLine{03047\ \textcolor{preprocessor}{\#define\ \_\_LL\_ADC\_CALC\_TEMPERATURE\_TYP\_PARAMS(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_,\(\backslash\)}}
\DoxyCodeLine{03048\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_TYP\_CALX\_V\_\_,\(\backslash\)}}
\DoxyCodeLine{03049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_CALX\_TEMP\_\_,\(\backslash\)}}
\DoxyCodeLine{03050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_VREFANALOG\_VOLTAGE\_\_,\(\backslash\)}}
\DoxyCodeLine{03051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_TEMPSENSOR\_ADC\_DATA\_\_,\(\backslash\)}}
\DoxyCodeLine{03052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_ADC\_RESOLUTION\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03053\ \textcolor{preprocessor}{(((((int32\_t)((((\_\_TEMPSENSOR\_ADC\_DATA\_\_)\ *\ (\_\_VREFANALOG\_VOLTAGE\_\_))\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ /\ \_\_LL\_ADC\_DIGITAL\_SCALE(\_\_ADC\_RESOLUTION\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03056\ \textcolor{preprocessor}{\ \ \ \ -\/\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03057\ \textcolor{preprocessor}{\ \ \ \ (int32\_t)(((\_\_TEMPSENSOR\_TYP\_CALX\_V\_\_))\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ 1000UL)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03059\ \textcolor{preprocessor}{\ \ \ )\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03060\ \textcolor{preprocessor}{\ \ )\ /\ (int32\_t)(\_\_TEMPSENSOR\_TYP\_AVGSLOPE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03061\ \textcolor{preprocessor}{\ )\ +\ (int32\_t)(\_\_TEMPSENSOR\_CALX\_TEMP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03062\ \textcolor{preprocessor}{)}}
\DoxyCodeLine{03063\ }
\DoxyCodeLine{03073\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03081\ \textcolor{comment}{/*\ Note:\ LL\ ADC\ functions\ to\ set\ DMA\ transfer\ are\ located\ into\ sections\ of\ \ \ \ */}}
\DoxyCodeLine{03082\ \textcolor{comment}{/*\ \ \ \ \ \ \ configuration\ of\ ADC\ instance,\ groups\ and\ multimode\ (if\ available):\ \ */}}
\DoxyCodeLine{03083\ \textcolor{comment}{/*\ \ \ \ \ \ \ @ref\ LL\_ADC\_REG\_SetDMATransfer(),\ ...\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03084\ }
\DoxyCodeLine{03115\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{03116\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{03117\ \{}
\DoxyCodeLine{03118\ \ \ uint32\_t\ data\_reg\_addr;}
\DoxyCodeLine{03119\ }
\DoxyCodeLine{03120\ \ \ \textcolor{keywordflow}{if}\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA)}
\DoxyCodeLine{03121\ \ \ \{}
\DoxyCodeLine{03122\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{03123\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{03124\ \ \ \}}
\DoxyCodeLine{03125\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ (Register\ ==\ LL\_ADC\_DMA\_REG\_REGULAR\_DATA\_MULTI)\ */}}
\DoxyCodeLine{03126\ \ \ \{}
\DoxyCodeLine{03127\ \ \ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ CDR\ */}}
\DoxyCodeLine{03128\ \ \ \ \ data\_reg\_addr\ =\ (uint32\_t)\ \&((\_\_LL\_ADC\_COMMON\_INSTANCE(ADCx))-\/>CDR);}
\DoxyCodeLine{03129\ \ \ \}}
\DoxyCodeLine{03130\ }
\DoxyCodeLine{03131\ \ \ \textcolor{keywordflow}{return}\ data\_reg\_addr;}
\DoxyCodeLine{03132\ \}}
\DoxyCodeLine{03133\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03134\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_DMA\_GetRegAddr(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Register)}
\DoxyCodeLine{03135\ \{}
\DoxyCodeLine{03136\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{03137\ \ \ (void)(Register);}
\DoxyCodeLine{03138\ }
\DoxyCodeLine{03139\ \ \ \textcolor{comment}{/*\ Retrieve\ address\ of\ register\ DR\ */}}
\DoxyCodeLine{03140\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \&(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}});}
\DoxyCodeLine{03141\ \}}
\DoxyCodeLine{03142\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03143\ }
\DoxyCodeLine{03187\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonClock(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ CommonClock)}
\DoxyCodeLine{03188\ \{}
\DoxyCodeLine{03189\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\_CCR\_CKMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\_CCR\_PRESC}},\ CommonClock);}
\DoxyCodeLine{03190\ \}}
\DoxyCodeLine{03191\ }
\DoxyCodeLine{03215\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetCommonClock(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{03216\ \{}
\DoxyCodeLine{03217\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\_CCR\_CKMODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\_CCR\_PRESC}}));}
\DoxyCodeLine{03218\ \}}
\DoxyCodeLine{03219\ }
\DoxyCodeLine{03252\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalCh(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{03253\ \{}
\DoxyCodeLine{03254\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\_CCR\_TSEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\_CCR\_VBATEN}},\ PathInternal);}
\DoxyCodeLine{03255\ \}}
\DoxyCodeLine{03256\ }
\DoxyCodeLine{03288\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalChAdd(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{03289\ \{}
\DoxyCodeLine{03290\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ PathInternal);}
\DoxyCodeLine{03291\ \}}
\DoxyCodeLine{03292\ }
\DoxyCodeLine{03312\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCommonPathInternalChRem(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ PathInternal)}
\DoxyCodeLine{03313\ \{}
\DoxyCodeLine{03314\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ PathInternal);}
\DoxyCodeLine{03315\ \}}
\DoxyCodeLine{03316\ }
\DoxyCodeLine{03334\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetCommonPathInternalCh(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{03335\ \{}
\DoxyCodeLine{03336\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\_CCR\_VREFEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\_CCR\_TSEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\_CCR\_VBATEN}}));}
\DoxyCodeLine{03337\ \}}
\DoxyCodeLine{03338\ }
\DoxyCodeLine{03378\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetCalibrationFactor(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff,\ uint32\_t\ CalibrationFactor)}
\DoxyCodeLine{03379\ \{}
\DoxyCodeLine{03380\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421}{CALFACT}},}
\DoxyCodeLine{03381\ \ \ \ \ \ \ \ \ \ \ \ \ \ SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK,}
\DoxyCodeLine{03382\ \ \ \ \ \ \ \ \ \ \ \ \ \ CalibrationFactor\ <<\ (((SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK)}
\DoxyCodeLine{03383\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4)}
\DoxyCodeLine{03384\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ \string~(SingleDiff\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf2aa49ef5e2e03a137e7d42fd1eae1}{ADC\_CALFACT\_CALFACT\_S}})));}
\DoxyCodeLine{03385\ \}}
\DoxyCodeLine{03386\ }
\DoxyCodeLine{03403\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetCalibrationFactor(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{03404\ \{}
\DoxyCodeLine{03405\ \ \ \textcolor{comment}{/*\ Retrieve\ bits\ with\ position\ in\ register\ depending\ on\ parameter\ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03406\ \ \ \textcolor{comment}{/*\ "{}SingleDiff"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03407\ \ \ \textcolor{comment}{/*\ Parameter\ used\ with\ mask\ "{}ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK"{}\ because\ \ \ \ \ \ */}}
\DoxyCodeLine{03408\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03409\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab52af14ef01c38de4adde4332a217421}{CALFACT}},}
\DoxyCodeLine{03410\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_FACTOR\_MASK))}
\DoxyCodeLine{03411\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ((SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_MASK)\ >>}
\DoxyCodeLine{03412\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_SINGLEDIFF\_CALIB\_F\_BIT\_D\_SHIFT4));}
\DoxyCodeLine{03413\ \}}
\DoxyCodeLine{03414\ }
\DoxyCodeLine{03432\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetResolution(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Resolution)}
\DoxyCodeLine{03433\ \{}
\DoxyCodeLine{03434\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}},\ Resolution);}
\DoxyCodeLine{03435\ \}}
\DoxyCodeLine{03436\ }
\DoxyCodeLine{03449\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetResolution(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03450\ \{}
\DoxyCodeLine{03451\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\_CFGR\_RES}}));}
\DoxyCodeLine{03452\ \}}
\DoxyCodeLine{03453\ }
\DoxyCodeLine{03469\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetDataAlignment(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DataAlignment)}
\DoxyCodeLine{03470\ \{}
\DoxyCodeLine{03471\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\_CFGR\_ALIGN}},\ DataAlignment);}
\DoxyCodeLine{03472\ \}}
\DoxyCodeLine{03473\ }
\DoxyCodeLine{03484\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetDataAlignment(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03485\ \{}
\DoxyCodeLine{03486\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\_CFGR\_ALIGN}}));}
\DoxyCodeLine{03487\ \}}
\DoxyCodeLine{03488\ }
\DoxyCodeLine{03534\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetLowPowerMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ LowPowerMode)}
\DoxyCodeLine{03535\ \{}
\DoxyCodeLine{03536\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\_CFGR\_AUTDLY}},\ LowPowerMode);}
\DoxyCodeLine{03537\ \}}
\DoxyCodeLine{03538\ }
\DoxyCodeLine{03579\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetLowPowerMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03580\ \{}
\DoxyCodeLine{03581\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\_CFGR\_AUTDLY}}));}
\DoxyCodeLine{03582\ \}}
\DoxyCodeLine{03583\ }
\DoxyCodeLine{03664\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffset(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ Channel,\ uint32\_t\ OffsetLevel)}
\DoxyCodeLine{03665\ \{}
\DoxyCodeLine{03666\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{03667\ }
\DoxyCodeLine{03668\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{03669\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}},}
\DoxyCodeLine{03670\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}}\ |\ (Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ |\ OffsetLevel);}
\DoxyCodeLine{03671\ \}}
\DoxyCodeLine{03672\ }
\DoxyCodeLine{03744\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOffsetChannel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{03745\ \{}
\DoxyCodeLine{03746\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{03747\ }
\DoxyCodeLine{03748\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\_OFR1\_OFFSET1\_CH}});}
\DoxyCodeLine{03749\ \}}
\DoxyCodeLine{03750\ }
\DoxyCodeLine{03770\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOffsetLevel(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{03771\ \{}
\DoxyCodeLine{03772\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{03773\ }
\DoxyCodeLine{03774\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\_OFR1\_OFFSET1}});}
\DoxyCodeLine{03775\ \}}
\DoxyCodeLine{03776\ }
\DoxyCodeLine{03803\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOffsetState(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety,\ uint32\_t\ OffsetState)}
\DoxyCodeLine{03804\ \{}
\DoxyCodeLine{03805\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{03806\ }
\DoxyCodeLine{03807\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{03808\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}},}
\DoxyCodeLine{03809\ \ \ \ \ \ \ \ \ \ \ \ \ \ OffsetState);}
\DoxyCodeLine{03810\ \}}
\DoxyCodeLine{03811\ }
\DoxyCodeLine{03829\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOffsetState(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Offsety)}
\DoxyCodeLine{03830\ \{}
\DoxyCodeLine{03831\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a4686388b1cd45bca2ef737f1d614a8e7}{OFR1}},\ Offsety);}
\DoxyCodeLine{03832\ }
\DoxyCodeLine{03833\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\_OFR1\_OFFSET1\_EN}});}
\DoxyCodeLine{03834\ \}}
\DoxyCodeLine{03835\ }
\DoxyCodeLine{03836\ \textcolor{preprocessor}{\#if\ defined(ADC\_SMPR1\_SMPPLUS)}}
\DoxyCodeLine{03851\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetSamplingTimeCommonConfig(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SamplingTimeCommonConfig)}
\DoxyCodeLine{03852\ \{}
\DoxyCodeLine{03853\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},\ ADC\_SMPR1\_SMPPLUS,\ SamplingTimeCommonConfig);}
\DoxyCodeLine{03854\ \}}
\DoxyCodeLine{03855\ }
\DoxyCodeLine{03865\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetSamplingTimeCommonConfig(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03866\ \{}
\DoxyCodeLine{03867\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},\ ADC\_SMPR1\_SMPPLUS));}
\DoxyCodeLine{03868\ \}}
\DoxyCodeLine{03869\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_SMPR1\_SMPPLUS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03870\ }
\DoxyCodeLine{03918\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{03919\ \{}
\DoxyCodeLine{03920\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}},\ TriggerSource);}
\DoxyCodeLine{03921\ \}}
\DoxyCodeLine{03922\ }
\DoxyCodeLine{03957\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetTriggerSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03958\ \{}
\DoxyCodeLine{03959\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ trigger\_source\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}});}
\DoxyCodeLine{03960\ }
\DoxyCodeLine{03961\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03962\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_CFGR\_EXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03963\ \ \ uint32\_t\ shift\_exten\ =\ ((trigger\_source\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})\ >>\ (ADC\_REG\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{03964\ }
\DoxyCodeLine{03965\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_CFGR\_EXTEN\ and\ ADC\_CFGR\_EXTSEL\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03966\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{03967\ \ \ \textcolor{keywordflow}{return}\ ((trigger\_source}
\DoxyCodeLine{03968\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_REG\_TRIG\_SOURCE\_MASK\ >>\ shift\_exten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\_CFGR\_EXTSEL}})}
\DoxyCodeLine{03969\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_REG\_TRIG\_EDGE\_MASK\ >>\ shift\_exten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})}
\DoxyCodeLine{03970\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{03971\ \}}
\DoxyCodeLine{03972\ }
\DoxyCodeLine{03984\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_IsTriggerSourceSWStart(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{03985\ \{}
\DoxyCodeLine{03986\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}})\ ==\ (LL\_ADC\_REG\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{03987\ \}}
\DoxyCodeLine{03988\ }
\DoxyCodeLine{04004\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{04005\ \{}
\DoxyCodeLine{04006\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}},\ ExternalTriggerEdge);}
\DoxyCodeLine{04007\ \}}
\DoxyCodeLine{04008\ }
\DoxyCodeLine{04019\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetTriggerEdge(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04020\ \{}
\DoxyCodeLine{04021\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\_CFGR\_EXTEN}}));}
\DoxyCodeLine{04022\ \}}
\DoxyCodeLine{04023\ }
\DoxyCodeLine{04078\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{04079\ \{}
\DoxyCodeLine{04080\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}},\ SequencerNbRanks);}
\DoxyCodeLine{04081\ \}}
\DoxyCodeLine{04082\ }
\DoxyCodeLine{04132\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerLength(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04133\ \{}
\DoxyCodeLine{04134\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\_SQR1\_L}}));}
\DoxyCodeLine{04135\ \}}
\DoxyCodeLine{04136\ }
\DoxyCodeLine{04164\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{04165\ \{}
\DoxyCodeLine{04166\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\_CFGR\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\_CFGR\_DISCNUM}},\ SeqDiscont);}
\DoxyCodeLine{04167\ \}}
\DoxyCodeLine{04168\ }
\DoxyCodeLine{04187\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerDiscont(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04188\ \{}
\DoxyCodeLine{04189\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\_CFGR\_DISCEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\_CFGR\_DISCNUM}}));}
\DoxyCodeLine{04190\ \}}
\DoxyCodeLine{04191\ }
\DoxyCodeLine{04286\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{04287\ \{}
\DoxyCodeLine{04288\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04289\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04290\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{04291\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04292\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},}
\DoxyCodeLine{04293\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_REG\_SQRX\_REGOFFSET\_MASK)\ >>\ ADC\_SQRX\_REGOFFSET\_POS));}
\DoxyCodeLine{04294\ }
\DoxyCodeLine{04295\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{04296\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK),}
\DoxyCodeLine{04297\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{04298\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK));}
\DoxyCodeLine{04299\ \}}
\DoxyCodeLine{04300\ }
\DoxyCodeLine{04398\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetSequencerRanks(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{04399\ \{}
\DoxyCodeLine{04400\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}},}
\DoxyCodeLine{04401\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_REG\_SQRX\_REGOFFSET\_MASK)\ >>\ ADC\_SQRX\_REGOFFSET\_POS));}
\DoxyCodeLine{04402\ }
\DoxyCodeLine{04403\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{04404\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CHANNEL\_ID\_NUMBER\_MASK\_POSBIT0\ <<\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK))}
\DoxyCodeLine{04405\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (Rank\ \&\ ADC\_REG\_RANK\_ID\_SQRX\_MASK))\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS}
\DoxyCodeLine{04406\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04407\ \}}
\DoxyCodeLine{04408\ }
\DoxyCodeLine{04428\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetContinuousMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Continuous)}
\DoxyCodeLine{04429\ \{}
\DoxyCodeLine{04430\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\_CFGR\_CONT}},\ Continuous);}
\DoxyCodeLine{04431\ \}}
\DoxyCodeLine{04432\ }
\DoxyCodeLine{04445\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetContinuousMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04446\ \{}
\DoxyCodeLine{04447\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\_CFGR\_CONT}}));}
\DoxyCodeLine{04448\ \}}
\DoxyCodeLine{04449\ }
\DoxyCodeLine{04485\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetDMATransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DMATransfer)}
\DoxyCodeLine{04486\ \{}
\DoxyCodeLine{04487\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\_CFGR\_DMAEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\_CFGR\_DMACFG}},\ DMATransfer);}
\DoxyCodeLine{04488\ \}}
\DoxyCodeLine{04489\ }
\DoxyCodeLine{04520\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetDMATransfer(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04521\ \{}
\DoxyCodeLine{04522\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\_CFGR\_DMAEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\_CFGR\_DMACFG}}));}
\DoxyCodeLine{04523\ \}}
\DoxyCodeLine{04524\ }
\DoxyCodeLine{04525\ \textcolor{preprocessor}{\#if\ defined(ADC\_CFGR\_DFSDMCFG)\ \&\&defined(DFSDM1\_Channel0)}}
\DoxyCodeLine{04543\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetDFSDMTransfer(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ DFSDMTransfer)}
\DoxyCodeLine{04544\ \{}
\DoxyCodeLine{04545\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ADC\_CFGR\_DFSDMCFG,\ DFSDMTransfer);}
\DoxyCodeLine{04546\ \}}
\DoxyCodeLine{04547\ }
\DoxyCodeLine{04556\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetDFSDMTransfer(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04557\ \{}
\DoxyCodeLine{04558\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ ADC\_CFGR\_DFSDMCFG));}
\DoxyCodeLine{04559\ \}}
\DoxyCodeLine{04560\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_CFGR\_DFSDMCFG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{04561\ }
\DoxyCodeLine{04582\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetOverrun(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Overrun)}
\DoxyCodeLine{04583\ \{}
\DoxyCodeLine{04584\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\_CFGR\_OVRMOD}},\ Overrun);}
\DoxyCodeLine{04585\ \}}
\DoxyCodeLine{04586\ }
\DoxyCodeLine{04596\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_GetOverrun(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04597\ \{}
\DoxyCodeLine{04598\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\_CFGR\_OVRMOD}}));}
\DoxyCodeLine{04599\ \}}
\DoxyCodeLine{04600\ }
\DoxyCodeLine{04648\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTriggerSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{04649\ \{}
\DoxyCodeLine{04650\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}},\ TriggerSource);}
\DoxyCodeLine{04651\ \}}
\DoxyCodeLine{04652\ }
\DoxyCodeLine{04687\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerSource(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04688\ \{}
\DoxyCodeLine{04689\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ trigger\_source\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}});}
\DoxyCodeLine{04690\ }
\DoxyCodeLine{04691\ \ \ \textcolor{comment}{/*\ Value\ for\ shift\ of\ \{0;\ 4;\ 8;\ 12\}\ depending\ on\ value\ of\ bitfield\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04692\ \ \ \textcolor{comment}{/*\ corresponding\ to\ ADC\_JSQR\_JEXTEN\ \{0;\ 1;\ 2;\ 3\}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04693\ \ \ uint32\_t\ shift\_jexten\ =\ ((trigger\_source\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})\ >>\ (ADC\_INJ\_TRIG\_EXTEN\_BITOFFSET\_POS\ -\/\ 2UL));}
\DoxyCodeLine{04694\ }
\DoxyCodeLine{04695\ \ \ \textcolor{comment}{/*\ Set\ bitfield\ corresponding\ to\ ADC\_JSQR\_JEXTEN\ and\ ADC\_JSQR\_JEXTSEL\ \ \ \ \ \ \ */}}
\DoxyCodeLine{04696\ \ \ \textcolor{comment}{/*\ to\ match\ with\ triggers\ literals\ definition.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04697\ \ \ \textcolor{keywordflow}{return}\ ((trigger\_source}
\DoxyCodeLine{04698\ \ \ \ \ \ \ \ \ \ \ \ \&\ (ADC\_INJ\_TRIG\_SOURCE\_MASK\ >>\ shift\_jexten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}})}
\DoxyCodeLine{04699\ \ \ \ \ \ \ \ \ \ \ |\ ((ADC\_INJ\_TRIG\_EDGE\_MASK\ >>\ shift\_jexten)\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})}
\DoxyCodeLine{04700\ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04701\ \}}
\DoxyCodeLine{04702\ }
\DoxyCodeLine{04714\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_IsTriggerSourceSWStart(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04715\ \{}
\DoxyCodeLine{04716\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}})\ ==\ (LL\_ADC\_INJ\_TRIG\_SOFTWARE\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{04717\ \}}
\DoxyCodeLine{04718\ }
\DoxyCodeLine{04734\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTriggerEdge(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ ExternalTriggerEdge)}
\DoxyCodeLine{04735\ \{}
\DoxyCodeLine{04736\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}},\ ExternalTriggerEdge);}
\DoxyCodeLine{04737\ \}}
\DoxyCodeLine{04738\ }
\DoxyCodeLine{04749\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetTriggerEdge(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04750\ \{}
\DoxyCodeLine{04751\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}));}
\DoxyCodeLine{04752\ \}}
\DoxyCodeLine{04753\ }
\DoxyCodeLine{04775\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerLength(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SequencerNbRanks)}
\DoxyCodeLine{04776\ \{}
\DoxyCodeLine{04777\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},\ SequencerNbRanks);}
\DoxyCodeLine{04778\ \}}
\DoxyCodeLine{04779\ }
\DoxyCodeLine{04796\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerLength(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04797\ \{}
\DoxyCodeLine{04798\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}}));}
\DoxyCodeLine{04799\ \}}
\DoxyCodeLine{04800\ }
\DoxyCodeLine{04814\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SeqDiscont)}
\DoxyCodeLine{04815\ \{}
\DoxyCodeLine{04816\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\_CFGR\_JDISCEN}},\ SeqDiscont);}
\DoxyCodeLine{04817\ \}}
\DoxyCodeLine{04818\ }
\DoxyCodeLine{04829\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerDiscont(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{04830\ \{}
\DoxyCodeLine{04831\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\_CFGR\_JDISCEN}}));}
\DoxyCodeLine{04832\ \}}
\DoxyCodeLine{04833\ }
\DoxyCodeLine{04899\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetSequencerRanks(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank,\ uint32\_t\ Channel)}
\DoxyCodeLine{04900\ \{}
\DoxyCodeLine{04901\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Channel"{}\ with\ bits\ position\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04902\ \ \ \textcolor{comment}{/*\ in\ register\ depending\ on\ parameter\ "{}Rank"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04903\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rank"{}\ and\ "{}Channel"{}\ are\ used\ with\ masks\ because\ containing\ \ \ */}}
\DoxyCodeLine{04904\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{04905\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{04906\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{04907\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK),}
\DoxyCodeLine{04908\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{04909\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK));}
\DoxyCodeLine{04910\ \}}
\DoxyCodeLine{04911\ }
\DoxyCodeLine{04981\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetSequencerRanks(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{04982\ \{}
\DoxyCodeLine{04983\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{04984\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (ADC\_CHANNEL\_ID\_NUMBER\_MASK\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{04985\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))}
\DoxyCodeLine{04986\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (Rank\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ <<\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS}
\DoxyCodeLine{04987\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{04988\ \}}
\DoxyCodeLine{04989\ }
\DoxyCodeLine{05020\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTrigAuto(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TrigAuto)}
\DoxyCodeLine{05021\ \{}
\DoxyCodeLine{05022\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\_CFGR\_JAUTO}},\ TrigAuto);}
\DoxyCodeLine{05023\ \}}
\DoxyCodeLine{05024\ }
\DoxyCodeLine{05034\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetTrigAuto(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05035\ \{}
\DoxyCodeLine{05036\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\_CFGR\_JAUTO}}));}
\DoxyCodeLine{05037\ \}}
\DoxyCodeLine{05038\ }
\DoxyCodeLine{05080\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetQueueMode(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ QueueMode)}
\DoxyCodeLine{05081\ \{}
\DoxyCodeLine{05082\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\_CFGR\_JQM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\_CFGR\_JQDIS}},\ QueueMode);}
\DoxyCodeLine{05083\ \}}
\DoxyCodeLine{05084\ }
\DoxyCodeLine{05095\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_GetQueueMode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{05096\ \{}
\DoxyCodeLine{05097\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\_CFGR\_JQM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\_CFGR\_JQDIS}}));}
\DoxyCodeLine{05098\ \}}
\DoxyCodeLine{05099\ }
\DoxyCodeLine{05319\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_ConfigQueueContext(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,}
\DoxyCodeLine{05320\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ TriggerSource,}
\DoxyCodeLine{05321\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ExternalTriggerEdge,}
\DoxyCodeLine{05322\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ SequencerNbRanks,}
\DoxyCodeLine{05323\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank1\_Channel,}
\DoxyCodeLine{05324\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank2\_Channel,}
\DoxyCodeLine{05325\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank3\_Channel,}
\DoxyCodeLine{05326\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Rank4\_Channel)}
\DoxyCodeLine{05327\ \{}
\DoxyCodeLine{05328\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}Rankx\_Channel"{}\ with\ bits\ position\ \ \ \ */}}
\DoxyCodeLine{05329\ \ \ \textcolor{comment}{/*\ in\ register\ depending\ on\ literal\ "{}LL\_ADC\_INJ\_RANK\_x"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05330\ \ \ \textcolor{comment}{/*\ Parameters\ "{}Rankx\_Channel"{}\ and\ "{}LL\_ADC\_INJ\_RANK\_x"{}\ are\ used\ with\ masks\ \ \ */}}
\DoxyCodeLine{05331\ \ \ \textcolor{comment}{/*\ because\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05332\ \ \ \textcolor{comment}{/*\ If\ parameter\ "{}TriggerSource"{}\ is\ set\ to\ SW\ start,\ then\ parameter\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05333\ \ \ \textcolor{comment}{/*\ "{}ExternalTriggerEdge"{}\ is\ discarded.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05334\ \ \ uint32\_t\ is\_trigger\_not\_sw\ =\ (uint32\_t)((TriggerSource\ !=\ LL\_ADC\_INJ\_TRIG\_SOFTWARE)\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{05335\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}},}
\DoxyCodeLine{05336\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}}\ |}
\DoxyCodeLine{05337\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\_JSQR\_JEXTEN}}\ \ |}
\DoxyCodeLine{05338\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\_JSQR\_JSQ4}}\ \ \ \ |}
\DoxyCodeLine{05339\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\_JSQR\_JSQ3}}\ \ \ \ |}
\DoxyCodeLine{05340\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\_JSQR\_JSQ2}}\ \ \ \ |}
\DoxyCodeLine{05341\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\_JSQR\_JSQ1}}\ \ \ \ |}
\DoxyCodeLine{05342\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\_JSQR\_JL}},}
\DoxyCodeLine{05343\ \ \ \ \ \ \ \ \ \ \ \ \ \ (TriggerSource\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\_JSQR\_JEXTSEL}})\ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{05344\ \ \ \ \ \ \ \ \ \ \ \ \ \ (ExternalTriggerEdge\ *\ (is\_trigger\_not\_sw))\ |}
\DoxyCodeLine{05345\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank4\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{05346\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (LL\_ADC\_INJ\_RANK\_4\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{05347\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank3\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{05348\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (LL\_ADC\_INJ\_RANK\_3\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{05349\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank2\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{05350\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (LL\_ADC\_INJ\_RANK\_2\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{05351\ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Rank1\_Channel\ \&\ ADC\_CHANNEL\_ID\_NUMBER\_MASK)\ >>\ ADC\_CHANNEL\_ID\_NUMBER\_BITOFFSET\_POS)}
\DoxyCodeLine{05352\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ (LL\_ADC\_INJ\_RANK\_1\ \&\ ADC\_INJ\_RANK\_ID\_JSQR\_MASK))\ |}
\DoxyCodeLine{05353\ \ \ \ \ \ \ \ \ \ \ \ \ \ SequencerNbRanks}
\DoxyCodeLine{05354\ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05355\ \}}
\DoxyCodeLine{05356\ }
\DoxyCodeLine{05464\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelSamplingTime(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel,\ uint32\_t\ SamplingTime)}
\DoxyCodeLine{05465\ \{}
\DoxyCodeLine{05466\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}SamplingTime"{}\ with\ bits\ position\ \ \ \ \ */}}
\DoxyCodeLine{05467\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}Channel"{}.\ \ \ \ \ \ */}}
\DoxyCodeLine{05468\ \ \ \textcolor{comment}{/*\ Parameter\ "{}Channel"{}\ is\ used\ with\ masks\ because\ containing\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05469\ \ \ \textcolor{comment}{/*\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05470\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},}
\DoxyCodeLine{05471\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Channel\ \&\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK)\ >>\ ADC\_SMPRX\_REGOFFSET\_POS));}
\DoxyCodeLine{05472\ }
\DoxyCodeLine{05473\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{05474\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\_SMPR1\_SMP0}}\ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS),}
\DoxyCodeLine{05475\ \ \ \ \ \ \ \ \ \ \ \ \ \ SamplingTime\ \ \ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS));}
\DoxyCodeLine{05476\ \}}
\DoxyCodeLine{05477\ }
\DoxyCodeLine{05561\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetChannelSamplingTime(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{05562\ \{}
\DoxyCodeLine{05563\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}},\ ((Channel\ \&\ ADC\_CHANNEL\_SMPRX\_REGOFFSET\_MASK)}
\DoxyCodeLine{05564\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ADC\_SMPRX\_REGOFFSET\_POS));}
\DoxyCodeLine{05565\ }
\DoxyCodeLine{05566\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{05567\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\_SMPR1\_SMP0}}}
\DoxyCodeLine{05568\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS))}
\DoxyCodeLine{05569\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ ((Channel\ \&\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_MASK)\ >>\ ADC\_CHANNEL\_SMPx\_BITOFFSET\_POS)}
\DoxyCodeLine{05570\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05571\ \}}
\DoxyCodeLine{05572\ }
\DoxyCodeLine{05621\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetChannelSingleDiff(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{05622\ \{}
\DoxyCodeLine{05623\ \ \ \textcolor{comment}{/*\ Bits\ of\ channels\ in\ single\ or\ differential\ mode\ are\ set\ only\ for\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05624\ \ \ \textcolor{comment}{/*\ differential\ mode\ (for\ single\ mode,\ mask\ of\ bits\ allowed\ to\ be\ set\ is\ \ \ \ */}}
\DoxyCodeLine{05625\ \ \ \textcolor{comment}{/*\ shifted\ out\ of\ range\ of\ bits\ of\ channels\ in\ single\ or\ differential\ mode.\ */}}
\DoxyCodeLine{05626\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ae818864200b315ff24e20004da2e649b}{DIFSEL}},}
\DoxyCodeLine{05627\ \ \ \ \ \ \ \ \ \ \ \ \ \ Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK,}
\DoxyCodeLine{05628\ \ \ \ \ \ \ \ \ \ \ \ \ \ (Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK)}
\DoxyCodeLine{05629\ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f425cee1f82c1082295777f1867c16f}{ADC\_DIFSEL\_DIFSEL}}\ >>\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_SHIFT\_MASK)));}
\DoxyCodeLine{05630\ \}}
\DoxyCodeLine{05631\ }
\DoxyCodeLine{05672\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetChannelSingleDiff(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Channel)}
\DoxyCodeLine{05673\ \{}
\DoxyCodeLine{05674\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ae818864200b315ff24e20004da2e649b}{DIFSEL}},\ (Channel\ \&\ ADC\_SINGLEDIFF\_CHANNEL\_MASK)));}
\DoxyCodeLine{05675\ \}}
\DoxyCodeLine{05676\ }
\DoxyCodeLine{05829\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDMonitChannels(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDChannelGroup)}
\DoxyCodeLine{05830\ \{}
\DoxyCodeLine{05831\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDChannelGroup"{}\ with\ bits\ position\ \ */}}
\DoxyCodeLine{05832\ \ \ \textcolor{comment}{/*\ in\ register\ and\ register\ position\ depending\ on\ parameter\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05833\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDChannelGroup"{}\ and\ "{}AWDy"{}\ are\ used\ with\ masks\ because\ \ \ \ \ \ */}}
\DoxyCodeLine{05834\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05835\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},}
\DoxyCodeLine{05836\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_CRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_CRX\_REGOFFSET\_POS)}
\DoxyCodeLine{05837\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK)}
\DoxyCodeLine{05838\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL));}
\DoxyCodeLine{05839\ }
\DoxyCodeLine{05840\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{05841\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDy\ \&\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK),}
\DoxyCodeLine{05842\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDChannelGroup\ \&\ AWDy);}
\DoxyCodeLine{05843\ \}}
\DoxyCodeLine{05844\ }
\DoxyCodeLine{05967\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetAnalogWDMonitChannels(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy)}
\DoxyCodeLine{05968\ \{}
\DoxyCodeLine{05969\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{CFGR}},}
\DoxyCodeLine{05970\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_CRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_CRX\_REGOFFSET\_POS)}
\DoxyCodeLine{05971\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ +\ ((AWDy\ \&\ ADC\_AWD\_CR12\_REGOFFSETGAP\_MASK)}
\DoxyCodeLine{05972\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *\ ADC\_AWD\_CR12\_REGOFFSETGAP\_VAL));}
\DoxyCodeLine{05973\ }
\DoxyCodeLine{05974\ \ \ uint32\_t\ analog\_wd\_monit\_channels\ =\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,\ AWDy)\ \&\ AWDy\ \&\ ADC\_AWD\_CR\_ALL\_CHANNEL\_MASK);}
\DoxyCodeLine{05975\ }
\DoxyCodeLine{05976\ \ \ \textcolor{comment}{/*\ If\ "{}analog\_wd\_monit\_channels"{}\ ==\ 0,\ then\ the\ selected\ AWD\ is\ disabled\ \ \ \ \ \ \ */}}
\DoxyCodeLine{05977\ \ \ \textcolor{comment}{/*\ (parameter\ value\ LL\_ADC\_AWD\_DISABLE).\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05978\ \ \ \textcolor{comment}{/*\ Else,\ the\ selected\ AWD\ is\ enabled\ and\ is\ monitoring\ a\ group\ of\ channels\ \ */}}
\DoxyCodeLine{05979\ \ \ \textcolor{comment}{/*\ or\ a\ single\ channel.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{05980\ \ \ \textcolor{keywordflow}{if}\ (analog\_wd\_monit\_channels\ !=\ 0UL)}
\DoxyCodeLine{05981\ \ \ \{}
\DoxyCodeLine{05982\ \ \ \ \ \textcolor{keywordflow}{if}\ (AWDy\ ==\ LL\_ADC\_AWD1)}
\DoxyCodeLine{05983\ \ \ \ \ \{}
\DoxyCodeLine{05984\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((analog\_wd\_monit\_channels\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\_CFGR\_AWD1SGL}})\ ==\ 0UL)}
\DoxyCodeLine{05985\ \ \ \ \ \ \ \{}
\DoxyCodeLine{05986\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{05987\ \ \ \ \ \ \ \ \ analog\_wd\_monit\_channels\ =\ ((analog\_wd\_monit\_channels}
\DoxyCodeLine{05988\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (ADC\_AWD\_CR23\_CHANNEL\_MASK)}
\DoxyCodeLine{05989\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ )}
\DoxyCodeLine{05990\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95732299dd4eedd4c34b00eafe06ec02}{ADC\_CFGR\_AWD1CH}}))}
\DoxyCodeLine{05991\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05992\ \ \ \ \ \ \ \}}
\DoxyCodeLine{05993\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{05994\ \ \ \ \ \ \ \{}
\DoxyCodeLine{05995\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ single\ channel\ */}}
\DoxyCodeLine{05996\ \ \ \ \ \ \ \ \ analog\_wd\_monit\_channels\ =\ (analog\_wd\_monit\_channels}
\DoxyCodeLine{05997\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\_AWD2CR\_AWD2CH\_0}}\ <<\ (analog\_wd\_monit\_channels\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6199fc9eee7c2bade8a144575f3388df}{ADC\_CFGR\_AWD1CH\_Pos}}))}
\DoxyCodeLine{05998\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{05999\ \ \ \ \ \ \ \}}
\DoxyCodeLine{06000\ \ \ \ \ \}}
\DoxyCodeLine{06001\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{06002\ \ \ \ \ \{}
\DoxyCodeLine{06003\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((analog\_wd\_monit\_channels\ \&\ ADC\_AWD\_CR23\_CHANNEL\_MASK)\ ==\ ADC\_AWD\_CR23\_CHANNEL\_MASK)}
\DoxyCodeLine{06004\ \ \ \ \ \ \ \{}
\DoxyCodeLine{06005\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{06006\ \ \ \ \ \ \ \ \ analog\_wd\_monit\_channels\ =\ (ADC\_AWD\_CR23\_CHANNEL\_MASK}
\DoxyCodeLine{06007\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ ((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\_CFGR\_JAWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\_CFGR\_AWD1EN}}))}
\DoxyCodeLine{06008\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{06009\ \ \ \ \ \ \ \}}
\DoxyCodeLine{06010\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{06011\ \ \ \ \ \ \ \{}
\DoxyCodeLine{06012\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ single\ channel\ */}}
\DoxyCodeLine{06013\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ AWD\ monitoring\ a\ group\ of\ channels\ */}}
\DoxyCodeLine{06014\ \ \ \ \ \ \ \ \ analog\_wd\_monit\_channels\ =\ (analog\_wd\_monit\_channels}
\DoxyCodeLine{06015\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\_CFGR\_JAWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\_CFGR\_AWD1EN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\_CFGR\_AWD1SGL}})}
\DoxyCodeLine{06016\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ (\_\_LL\_ADC\_CHANNEL\_TO\_DECIMAL\_NB(analog\_wd\_monit\_channels)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6199fc9eee7c2bade8a144575f3388df}{ADC\_CFGR\_AWD1CH\_Pos}})}
\DoxyCodeLine{06017\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{06018\ \ \ \ \ \ \ \}}
\DoxyCodeLine{06019\ \ \ \ \ \}}
\DoxyCodeLine{06020\ \ \ \}}
\DoxyCodeLine{06021\ }
\DoxyCodeLine{06022\ \ \ \textcolor{keywordflow}{return}\ analog\_wd\_monit\_channels;}
\DoxyCodeLine{06023\ \}}
\DoxyCodeLine{06024\ }
\DoxyCodeLine{06087\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ConfigAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdHighValue,}
\DoxyCodeLine{06088\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AWDThresholdLowValue)}
\DoxyCodeLine{06089\ \{}
\DoxyCodeLine{06090\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDThresholdxxxValue"{}\ with\ bits\ \ \ \ \ \ */}}
\DoxyCodeLine{06091\ \ \ \textcolor{comment}{/*\ position\ in\ register\ and\ register\ position\ depending\ on\ parameter\ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06092\ \ \ \textcolor{comment}{/*\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06093\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDy"{}\ and\ "{}AWDThresholdxxxValue"{}\ are\ used\ with\ masks\ because\ */}}
\DoxyCodeLine{06094\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06095\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a8634248df172cd37d156a9d4df976a74}{TR1}},}
\DoxyCodeLine{06096\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{06097\ }
\DoxyCodeLine{06098\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{06099\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ad1cfd78eff67df0be5c4925676819}{ADC\_TR1\_HT1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}},}
\DoxyCodeLine{06100\ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDThresholdHighValue\ <<\ ADC\_TR1\_HT1\_BITOFFSET\_POS)\ |\ AWDThresholdLowValue);}
\DoxyCodeLine{06101\ \}}
\DoxyCodeLine{06102\ }
\DoxyCodeLine{06167\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetAnalogWDThresholds(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdsHighLow,}
\DoxyCodeLine{06168\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AWDThresholdValue)}
\DoxyCodeLine{06169\ \{}
\DoxyCodeLine{06170\ \ \ \textcolor{comment}{/*\ Set\ bits\ with\ content\ of\ parameter\ "{}AWDThresholdValue"{}\ with\ bits\ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06171\ \ \ \textcolor{comment}{/*\ position\ in\ register\ and\ register\ position\ depending\ on\ parameters\ \ \ \ \ \ \ */}}
\DoxyCodeLine{06172\ \ \ \textcolor{comment}{/*\ "{}AWDThresholdsHighLow"{}\ and\ "{}AWDy"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06173\ \ \ \textcolor{comment}{/*\ Parameters\ "{}AWDy"{}\ and\ "{}AWDThresholdValue"{}\ are\ used\ with\ masks\ because\ \ \ \ */}}
\DoxyCodeLine{06174\ \ \ \textcolor{comment}{/*\ containing\ other\ bits\ reserved\ for\ other\ purpose.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06175\ \ \ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a8634248df172cd37d156a9d4df976a74}{TR1}},}
\DoxyCodeLine{06176\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{06177\ }
\DoxyCodeLine{06178\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(*preg,}
\DoxyCodeLine{06179\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdsHighLow,}
\DoxyCodeLine{06180\ \ \ \ \ \ \ \ \ \ \ \ \ \ AWDThresholdValue\ <<\ ((AWDThresholdsHighLow\ \&\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK)\ >>\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4));}
\DoxyCodeLine{06181\ \}}
\DoxyCodeLine{06182\ }
\DoxyCodeLine{06211\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetAnalogWDThresholds(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,}
\DoxyCodeLine{06212\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AWDy,\ uint32\_t\ AWDThresholdsHighLow)}
\DoxyCodeLine{06213\ \{}
\DoxyCodeLine{06214\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a8634248df172cd37d156a9d4df976a74}{TR1}},}
\DoxyCodeLine{06215\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((AWDy\ \&\ ADC\_AWD\_TRX\_REGOFFSET\_MASK)\ >>\ ADC\_AWD\_TRX\_REGOFFSET\_POS));}
\DoxyCodeLine{06216\ }
\DoxyCodeLine{06217\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{06218\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (AWDThresholdsHighLow\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}}))}
\DoxyCodeLine{06219\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (((AWDThresholdsHighLow\ \&\ ADC\_AWD\_TRX\_BIT\_HIGH\_MASK)\ >>\ ADC\_AWD\_TRX\_BIT\_HIGH\_SHIFT4)}
\DoxyCodeLine{06220\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ \string~(AWDThresholdsHighLow\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\_TR1\_LT1}})));}
\DoxyCodeLine{06221\ \}}
\DoxyCodeLine{06222\ }
\DoxyCodeLine{06256\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOverSamplingScope(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ OvsScope)}
\DoxyCodeLine{06257\ \{}
\DoxyCodeLine{06258\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\_CFGR2\_ROVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\_CFGR2\_JOVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\_CFGR2\_ROVSM}},\ OvsScope);}
\DoxyCodeLine{06259\ \}}
\DoxyCodeLine{06260\ }
\DoxyCodeLine{06281\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOverSamplingScope(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06282\ \{}
\DoxyCodeLine{06283\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\_CFGR2\_ROVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\_CFGR2\_JOVSE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\_CFGR2\_ROVSM}}));}
\DoxyCodeLine{06284\ \}}
\DoxyCodeLine{06285\ }
\DoxyCodeLine{06308\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetOverSamplingDiscont(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ OverSamplingDiscont)}
\DoxyCodeLine{06309\ \{}
\DoxyCodeLine{06310\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\_CFGR2\_TROVS}},\ OverSamplingDiscont);}
\DoxyCodeLine{06311\ \}}
\DoxyCodeLine{06312\ }
\DoxyCodeLine{06327\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOverSamplingDiscont(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06328\ \{}
\DoxyCodeLine{06329\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\_CFGR2\_TROVS}}));}
\DoxyCodeLine{06330\ \}}
\DoxyCodeLine{06331\ }
\DoxyCodeLine{06366\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ConfigOverSamplingRatioShift(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Ratio,\ uint32\_t\ Shift)}
\DoxyCodeLine{06367\ \{}
\DoxyCodeLine{06368\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\_CFGR2\_OVSS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\_CFGR2\_OVSR}}),\ (Shift\ |\ Ratio));}
\DoxyCodeLine{06369\ \}}
\DoxyCodeLine{06370\ }
\DoxyCodeLine{06386\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOverSamplingRatio(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06387\ \{}
\DoxyCodeLine{06388\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\_CFGR2\_OVSR}}));}
\DoxyCodeLine{06389\ \}}
\DoxyCodeLine{06390\ }
\DoxyCodeLine{06407\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetOverSamplingShift(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06408\ \{}
\DoxyCodeLine{06409\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{CFGR2}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\_CFGR2\_OVSS}}));}
\DoxyCodeLine{06410\ \}}
\DoxyCodeLine{06411\ }
\DoxyCodeLine{06420\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{06447\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultimode(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ Multimode)}
\DoxyCodeLine{06448\ \{}
\DoxyCodeLine{06449\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\_CCR\_DUAL}},\ Multimode);}
\DoxyCodeLine{06450\ \}}
\DoxyCodeLine{06451\ }
\DoxyCodeLine{06471\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetMultimode(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{06472\ \{}
\DoxyCodeLine{06473\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\_CCR\_DUAL}}));}
\DoxyCodeLine{06474\ \}}
\DoxyCodeLine{06475\ }
\DoxyCodeLine{06522\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiDMATransfer(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiDMATransfer)}
\DoxyCodeLine{06523\ \{}
\DoxyCodeLine{06524\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5865ff9d8e590fe16c4603a193488eff}{ADC\_CCR\_MDMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd124d19cd84bfe2381ac05cacf7e46}{ADC\_CCR\_DMACFG}},\ MultiDMATransfer);}
\DoxyCodeLine{06525\ \}}
\DoxyCodeLine{06526\ }
\DoxyCodeLine{06568\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetMultiDMATransfer(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{06569\ \{}
\DoxyCodeLine{06570\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5865ff9d8e590fe16c4603a193488eff}{ADC\_CCR\_MDMA}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd124d19cd84bfe2381ac05cacf7e46}{ADC\_CCR\_DMACFG}}));}
\DoxyCodeLine{06571\ \}}
\DoxyCodeLine{06572\ }
\DoxyCodeLine{06608\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_SetMultiTwoSamplingDelay(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ uint32\_t\ MultiTwoSamplingDelay)}
\DoxyCodeLine{06609\ \{}
\DoxyCodeLine{06610\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}},\ MultiTwoSamplingDelay);}
\DoxyCodeLine{06611\ \}}
\DoxyCodeLine{06612\ }
\DoxyCodeLine{06636\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_GetMultiTwoSamplingDelay(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{06637\ \{}
\DoxyCodeLine{06638\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\_CCR\_DELAY}}));}
\DoxyCodeLine{06639\ \}}
\DoxyCodeLine{06640\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{06641\ }
\DoxyCodeLine{06648\ \textcolor{comment}{/*\ Old\ functions\ name\ kept\ for\ legacy\ purpose,\ to\ be\ replaced\ by\ the\ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06649\ \textcolor{comment}{/*\ current\ functions\ name.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06650\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_SetTrigSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{06651\ \{}
\DoxyCodeLine{06652\ \ \ LL\_ADC\_REG\_SetTriggerSource(ADCx,\ TriggerSource);}
\DoxyCodeLine{06653\ \}}
\DoxyCodeLine{06654\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_SetTrigSource(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ TriggerSource)}
\DoxyCodeLine{06655\ \{}
\DoxyCodeLine{06656\ \ \ LL\_ADC\_INJ\_SetTriggerSource(ADCx,\ TriggerSource);}
\DoxyCodeLine{06657\ \}}
\DoxyCodeLine{06658\ }
\DoxyCodeLine{06680\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableDeepPowerDown(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06681\ \{}
\DoxyCodeLine{06682\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06683\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06684\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06685\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{06686\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06687\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}});}
\DoxyCodeLine{06688\ \}}
\DoxyCodeLine{06689\ }
\DoxyCodeLine{06703\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableDeepPowerDown(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06704\ \{}
\DoxyCodeLine{06705\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06706\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06707\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06708\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS));}
\DoxyCodeLine{06709\ \}}
\DoxyCodeLine{06710\ }
\DoxyCodeLine{06717\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsDeepPowerDownEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06718\ \{}
\DoxyCodeLine{06719\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\_CR\_DEEPPWD}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06720\ \}}
\DoxyCodeLine{06721\ }
\DoxyCodeLine{06736\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableInternalRegulator(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06737\ \{}
\DoxyCodeLine{06738\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06739\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06740\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06741\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{06742\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06743\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}});}
\DoxyCodeLine{06744\ \}}
\DoxyCodeLine{06745\ }
\DoxyCodeLine{06755\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableInternalRegulator(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06756\ \{}
\DoxyCodeLine{06757\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS));}
\DoxyCodeLine{06758\ \}}
\DoxyCodeLine{06759\ }
\DoxyCodeLine{06766\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsInternalRegulatorEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06767\ \{}
\DoxyCodeLine{06768\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\_CR\_ADVREGEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06769\ \}}
\DoxyCodeLine{06770\ }
\DoxyCodeLine{06787\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_Enable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06788\ \{}
\DoxyCodeLine{06789\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06790\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06791\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06792\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{06793\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06794\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}});}
\DoxyCodeLine{06795\ \}}
\DoxyCodeLine{06796\ }
\DoxyCodeLine{06807\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_Disable(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06808\ \{}
\DoxyCodeLine{06809\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06810\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06811\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06812\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{06813\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06814\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}});}
\DoxyCodeLine{06815\ \}}
\DoxyCodeLine{06816\ }
\DoxyCodeLine{06826\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabled(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06827\ \{}
\DoxyCodeLine{06828\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\_CR\_ADEN}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06829\ \}}
\DoxyCodeLine{06830\ }
\DoxyCodeLine{06837\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsDisableOngoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06838\ \{}
\DoxyCodeLine{06839\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\_CR\_ADDIS}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06840\ \}}
\DoxyCodeLine{06841\ }
\DoxyCodeLine{06865\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_StartCalibration(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ SingleDiff)}
\DoxyCodeLine{06866\ \{}
\DoxyCodeLine{06867\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06868\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06869\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06870\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{06871\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602da64684da4f219320006e99afa3a6}{ADC\_CR\_ADCALDIF}}\ |\ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06872\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}}\ |\ (SingleDiff\ \&\ ADC\_SINGLEDIFF\_CALIB\_START\_MASK));}
\DoxyCodeLine{06873\ \}}
\DoxyCodeLine{06874\ }
\DoxyCodeLine{06881\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsCalibrationOnGoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06882\ \{}
\DoxyCodeLine{06883\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\_CR\_ADCAL}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06884\ \}}
\DoxyCodeLine{06885\ }
\DoxyCodeLine{06912\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06913\ \{}
\DoxyCodeLine{06914\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06915\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06916\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06917\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{06918\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06919\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}});}
\DoxyCodeLine{06920\ \}}
\DoxyCodeLine{06921\ }
\DoxyCodeLine{06932\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_REG\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06933\ \{}
\DoxyCodeLine{06934\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{06935\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{06936\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{06937\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{06938\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{06939\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}});}
\DoxyCodeLine{06940\ \}}
\DoxyCodeLine{06941\ }
\DoxyCodeLine{06948\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_IsConversionOngoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06949\ \{}
\DoxyCodeLine{06950\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\_CR\_ADSTART}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06951\ \}}
\DoxyCodeLine{06952\ }
\DoxyCodeLine{06959\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_IsStopConversionOngoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06960\ \{}
\DoxyCodeLine{06961\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\_CR\_ADSTP}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{06962\ \}}
\DoxyCodeLine{06963\ }
\DoxyCodeLine{06973\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_ReadConversionData32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06974\ \{}
\DoxyCodeLine{06975\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{06976\ \}}
\DoxyCodeLine{06977\ }
\DoxyCodeLine{06988\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData12(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{06989\ \{}
\DoxyCodeLine{06990\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{06991\ \}}
\DoxyCodeLine{06992\ }
\DoxyCodeLine{07003\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_REG\_ReadConversionData10(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07004\ \{}
\DoxyCodeLine{07005\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{07006\ \}}
\DoxyCodeLine{07007\ }
\DoxyCodeLine{07018\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData8(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07019\ \{}
\DoxyCodeLine{07020\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{07021\ \}}
\DoxyCodeLine{07022\ }
\DoxyCodeLine{07033\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_REG\_ReadConversionData6(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07034\ \{}
\DoxyCodeLine{07035\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\_DR\_RDATA}}));}
\DoxyCodeLine{07036\ \}}
\DoxyCodeLine{07037\ }
\DoxyCodeLine{07038\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{07060\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_REG\_ReadMultiConversionData32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,}
\DoxyCodeLine{07061\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ConversionData)}
\DoxyCodeLine{07062\ \{}
\DoxyCodeLine{07063\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a760f86a1a18dffffda54fc15a977979f}{CDR}},}
\DoxyCodeLine{07064\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ConversionData)}
\DoxyCodeLine{07065\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ >>\ (\mbox{\hyperlink{group___exported__macros_ga47a8870d71d55cefb3df47cd8c815ec8}{POSITION\_VAL}}(ConversionData)\ \&\ 0x1FUL)}
\DoxyCodeLine{07066\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07067\ \}}
\DoxyCodeLine{07068\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07069\ }
\DoxyCodeLine{07096\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StartConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07097\ \{}
\DoxyCodeLine{07098\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07099\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07100\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07101\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{07102\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07103\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}});}
\DoxyCodeLine{07104\ \}}
\DoxyCodeLine{07105\ }
\DoxyCodeLine{07116\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_INJ\_StopConversion(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07117\ \{}
\DoxyCodeLine{07118\ \ \ \textcolor{comment}{/*\ Note:\ Write\ register\ with\ some\ additional\ bits\ forced\ to\ state\ reset\ \ \ \ \ */}}
\DoxyCodeLine{07119\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ instead\ of\ modifying\ only\ the\ selected\ bit\ for\ this\ function,\ \ \ \ \ \ */}}
\DoxyCodeLine{07120\ \ \ \textcolor{comment}{/*\ \ \ \ \ \ \ to\ not\ interfere\ with\ bits\ with\ HW\ property\ "{}rs"{}.\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ */}}
\DoxyCodeLine{07121\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},}
\DoxyCodeLine{07122\ \ \ \ \ \ \ \ \ \ \ \ \ \ ADC\_CR\_BITS\_PROPERTY\_RS,}
\DoxyCodeLine{07123\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}});}
\DoxyCodeLine{07124\ \}}
\DoxyCodeLine{07125\ }
\DoxyCodeLine{07132\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_IsConversionOngoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07133\ \{}
\DoxyCodeLine{07134\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\_CR\_JADSTART}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07135\ \}}
\DoxyCodeLine{07136\ }
\DoxyCodeLine{07143\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_IsStopConversionOngoing(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07144\ \{}
\DoxyCodeLine{07145\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\_CR\_JADSTP}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07146\ \}}
\DoxyCodeLine{07147\ }
\DoxyCodeLine{07165\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_INJ\_ReadConversionData32(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{07166\ \{}
\DoxyCodeLine{07167\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},}
\DoxyCodeLine{07168\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07169\ }
\DoxyCodeLine{07170\ \ \ \textcolor{keywordflow}{return}\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{07171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{07172\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07173\ \}}
\DoxyCodeLine{07174\ }
\DoxyCodeLine{07193\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData12(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{07194\ \{}
\DoxyCodeLine{07195\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},}
\DoxyCodeLine{07196\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07197\ }
\DoxyCodeLine{07198\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{07199\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{07200\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07201\ \}}
\DoxyCodeLine{07202\ }
\DoxyCodeLine{07221\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint16\_t\ LL\_ADC\_INJ\_ReadConversionData10(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{07222\ \{}
\DoxyCodeLine{07223\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},}
\DoxyCodeLine{07224\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07225\ }
\DoxyCodeLine{07226\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{07227\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{07228\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07229\ \}}
\DoxyCodeLine{07230\ }
\DoxyCodeLine{07249\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData8(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{07250\ \{}
\DoxyCodeLine{07251\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},}
\DoxyCodeLine{07252\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07253\ }
\DoxyCodeLine{07254\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{07255\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{07256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07257\ \}}
\DoxyCodeLine{07258\ }
\DoxyCodeLine{07277\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint8\_t\ LL\_ADC\_INJ\_ReadConversionData6(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ uint32\_t\ Rank)}
\DoxyCodeLine{07278\ \{}
\DoxyCodeLine{07279\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *preg\ =\ \_\_ADC\_PTR\_REG\_OFFSET(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}},}
\DoxyCodeLine{07280\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Rank\ \&\ ADC\_INJ\_JDRX\_REGOFFSET\_MASK)\ >>\ ADC\_JDRX\_REGOFFSET\_POS));}
\DoxyCodeLine{07281\ }
\DoxyCodeLine{07282\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(*preg,}
\DoxyCodeLine{07283\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\_JDR1\_JDATA}})}
\DoxyCodeLine{07284\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{07285\ \}}
\DoxyCodeLine{07286\ }
\DoxyCodeLine{07304\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_ADRDY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07305\ \{}
\DoxyCodeLine{07306\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_ADRDY)\ ==\ (LL\_ADC\_FLAG\_ADRDY))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07307\ \}}
\DoxyCodeLine{07308\ }
\DoxyCodeLine{07315\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07316\ \{}
\DoxyCodeLine{07317\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}})\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\_ISR\_EOC}}))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07318\ \}}
\DoxyCodeLine{07319\ }
\DoxyCodeLine{07326\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07327\ \{}
\DoxyCodeLine{07328\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOS)\ ==\ (LL\_ADC\_FLAG\_EOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07329\ \}}
\DoxyCodeLine{07330\ }
\DoxyCodeLine{07337\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07338\ \{}
\DoxyCodeLine{07339\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_OVR)\ ==\ (LL\_ADC\_FLAG\_OVR))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07340\ \}}
\DoxyCodeLine{07341\ }
\DoxyCodeLine{07348\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_EOSMP(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07349\ \{}
\DoxyCodeLine{07350\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOSMP)\ ==\ (LL\_ADC\_FLAG\_EOSMP))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07351\ \}}
\DoxyCodeLine{07352\ }
\DoxyCodeLine{07359\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JEOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07360\ \{}
\DoxyCodeLine{07361\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JEOC)\ ==\ (LL\_ADC\_FLAG\_JEOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07362\ \}}
\DoxyCodeLine{07363\ }
\DoxyCodeLine{07370\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07371\ \{}
\DoxyCodeLine{07372\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JEOS)\ ==\ (LL\_ADC\_FLAG\_JEOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07373\ \}}
\DoxyCodeLine{07374\ }
\DoxyCodeLine{07381\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_JQOVF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07382\ \{}
\DoxyCodeLine{07383\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JQOVF)\ ==\ (LL\_ADC\_FLAG\_JQOVF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07384\ \}}
\DoxyCodeLine{07385\ }
\DoxyCodeLine{07392\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07393\ \{}
\DoxyCodeLine{07394\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD1)\ ==\ (LL\_ADC\_FLAG\_AWD1))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07395\ \}}
\DoxyCodeLine{07396\ }
\DoxyCodeLine{07403\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07404\ \{}
\DoxyCodeLine{07405\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD2)\ ==\ (LL\_ADC\_FLAG\_AWD2))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07406\ \}}
\DoxyCodeLine{07407\ }
\DoxyCodeLine{07414\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_AWD3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07415\ \{}
\DoxyCodeLine{07416\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD3)\ ==\ (LL\_ADC\_FLAG\_AWD3))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07417\ \}}
\DoxyCodeLine{07418\ }
\DoxyCodeLine{07428\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07429\ \{}
\DoxyCodeLine{07430\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_ADRDY);}
\DoxyCodeLine{07431\ \}}
\DoxyCodeLine{07432\ }
\DoxyCodeLine{07439\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07440\ \{}
\DoxyCodeLine{07441\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOC);}
\DoxyCodeLine{07442\ \}}
\DoxyCodeLine{07443\ }
\DoxyCodeLine{07450\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07451\ \{}
\DoxyCodeLine{07452\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOS);}
\DoxyCodeLine{07453\ \}}
\DoxyCodeLine{07454\ }
\DoxyCodeLine{07461\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07462\ \{}
\DoxyCodeLine{07463\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_OVR);}
\DoxyCodeLine{07464\ \}}
\DoxyCodeLine{07465\ }
\DoxyCodeLine{07472\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07473\ \{}
\DoxyCodeLine{07474\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_EOSMP);}
\DoxyCodeLine{07475\ \}}
\DoxyCodeLine{07476\ }
\DoxyCodeLine{07483\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07484\ \{}
\DoxyCodeLine{07485\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JEOC);}
\DoxyCodeLine{07486\ \}}
\DoxyCodeLine{07487\ }
\DoxyCodeLine{07494\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07495\ \{}
\DoxyCodeLine{07496\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JEOS);}
\DoxyCodeLine{07497\ \}}
\DoxyCodeLine{07498\ }
\DoxyCodeLine{07505\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07506\ \{}
\DoxyCodeLine{07507\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_JQOVF);}
\DoxyCodeLine{07508\ \}}
\DoxyCodeLine{07509\ }
\DoxyCodeLine{07516\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07517\ \{}
\DoxyCodeLine{07518\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD1);}
\DoxyCodeLine{07519\ \}}
\DoxyCodeLine{07520\ }
\DoxyCodeLine{07527\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07528\ \{}
\DoxyCodeLine{07529\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD2);}
\DoxyCodeLine{07530\ \}}
\DoxyCodeLine{07531\ }
\DoxyCodeLine{07538\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_ClearFlag\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07539\ \{}
\DoxyCodeLine{07540\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}},\ LL\_ADC\_FLAG\_AWD3);}
\DoxyCodeLine{07541\ \}}
\DoxyCodeLine{07542\ }
\DoxyCodeLine{07543\ \textcolor{preprocessor}{\#if\ defined(ADC\_MULTIMODE\_SUPPORT)}}
\DoxyCodeLine{07551\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_ADRDY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07552\ \{}
\DoxyCodeLine{07553\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_ADRDY\_MST)\ ==\ (LL\_ADC\_FLAG\_ADRDY\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07554\ \}}
\DoxyCodeLine{07555\ }
\DoxyCodeLine{07563\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_ADRDY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07564\ \{}
\DoxyCodeLine{07565\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_ADRDY\_SLV)\ ==\ (LL\_ADC\_FLAG\_ADRDY\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07566\ \}}
\DoxyCodeLine{07567\ }
\DoxyCodeLine{07575\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07576\ \{}
\DoxyCodeLine{07577\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07578\ \}}
\DoxyCodeLine{07579\ }
\DoxyCodeLine{07587\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07588\ \{}
\DoxyCodeLine{07589\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07590\ \}}
\DoxyCodeLine{07591\ }
\DoxyCodeLine{07599\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07600\ \{}
\DoxyCodeLine{07601\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOS\_MST)\ ==\ (LL\_ADC\_FLAG\_EOS\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07602\ \}}
\DoxyCodeLine{07603\ }
\DoxyCodeLine{07611\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07612\ \{}
\DoxyCodeLine{07613\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOS\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOS\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07614\ \}}
\DoxyCodeLine{07615\ }
\DoxyCodeLine{07623\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07624\ \{}
\DoxyCodeLine{07625\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_OVR\_MST)\ ==\ (LL\_ADC\_FLAG\_OVR\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07626\ \}}
\DoxyCodeLine{07627\ }
\DoxyCodeLine{07635\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07636\ \{}
\DoxyCodeLine{07637\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_OVR\_SLV)\ ==\ (LL\_ADC\_FLAG\_OVR\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07638\ \}}
\DoxyCodeLine{07639\ }
\DoxyCodeLine{07647\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_EOSMP(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07648\ \{}
\DoxyCodeLine{07649\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOSMP\_MST)\ ==\ (LL\_ADC\_FLAG\_EOSMP\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07650\ \}}
\DoxyCodeLine{07651\ }
\DoxyCodeLine{07659\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_EOSMP(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07660\ \{}
\DoxyCodeLine{07661\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_EOSMP\_SLV)\ ==\ (LL\_ADC\_FLAG\_EOSMP\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07662\ \}}
\DoxyCodeLine{07663\ }
\DoxyCodeLine{07671\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JEOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07672\ \{}
\DoxyCodeLine{07673\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JEOC\_MST)\ ==\ (LL\_ADC\_FLAG\_JEOC\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07674\ \}}
\DoxyCodeLine{07675\ }
\DoxyCodeLine{07683\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JEOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07684\ \{}
\DoxyCodeLine{07685\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JEOC\_SLV)\ ==\ (LL\_ADC\_FLAG\_JEOC\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07686\ \}}
\DoxyCodeLine{07687\ }
\DoxyCodeLine{07695\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07696\ \{}
\DoxyCodeLine{07697\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JEOS\_MST)\ ==\ (LL\_ADC\_FLAG\_JEOS\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07698\ \}}
\DoxyCodeLine{07699\ }
\DoxyCodeLine{07707\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07708\ \{}
\DoxyCodeLine{07709\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JEOS\_SLV)\ ==\ (LL\_ADC\_FLAG\_JEOS\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07710\ \}}
\DoxyCodeLine{07711\ }
\DoxyCodeLine{07719\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_JQOVF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07720\ \{}
\DoxyCodeLine{07721\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JQOVF\_MST)\ ==\ (LL\_ADC\_FLAG\_JQOVF\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07722\ \}}
\DoxyCodeLine{07723\ }
\DoxyCodeLine{07731\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_JQOVF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07732\ \{}
\DoxyCodeLine{07733\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_JQOVF\_SLV)\ ==\ (LL\_ADC\_FLAG\_JQOVF\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07734\ \}}
\DoxyCodeLine{07735\ }
\DoxyCodeLine{07743\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07744\ \{}
\DoxyCodeLine{07745\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD1\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07746\ \}}
\DoxyCodeLine{07747\ }
\DoxyCodeLine{07755\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07756\ \{}
\DoxyCodeLine{07757\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD1\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD1\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07758\ \}}
\DoxyCodeLine{07759\ }
\DoxyCodeLine{07767\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07768\ \{}
\DoxyCodeLine{07769\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD2\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD2\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07770\ \}}
\DoxyCodeLine{07771\ }
\DoxyCodeLine{07779\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07780\ \{}
\DoxyCodeLine{07781\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD2\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD2\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07782\ \}}
\DoxyCodeLine{07783\ }
\DoxyCodeLine{07791\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_MST\_AWD3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07792\ \{}
\DoxyCodeLine{07793\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD3\_MST)\ ==\ (LL\_ADC\_FLAG\_AWD3\_MST))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07794\ \}}
\DoxyCodeLine{07795\ }
\DoxyCodeLine{07803\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsActiveFlag\_SLV\_AWD3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON)}
\DoxyCodeLine{07804\ \{}
\DoxyCodeLine{07805\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCxy\_COMMON-\/>\mbox{\hyperlink{struct_a_d_c___common___type_def_a876dd0a8546697065f406b7543e27af2}{CSR}},\ LL\_ADC\_FLAG\_AWD3\_SLV)\ ==\ (LL\_ADC\_FLAG\_AWD3\_SLV))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{07806\ \}}
\DoxyCodeLine{07807\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC\_MULTIMODE\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{07808\ }
\DoxyCodeLine{07823\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07824\ \{}
\DoxyCodeLine{07825\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{07826\ \}}
\DoxyCodeLine{07827\ }
\DoxyCodeLine{07834\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07835\ \{}
\DoxyCodeLine{07836\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{07837\ \}}
\DoxyCodeLine{07838\ }
\DoxyCodeLine{07845\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07846\ \{}
\DoxyCodeLine{07847\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{07848\ \}}
\DoxyCodeLine{07849\ }
\DoxyCodeLine{07856\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07857\ \{}
\DoxyCodeLine{07858\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{07859\ \}}
\DoxyCodeLine{07860\ }
\DoxyCodeLine{07867\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07868\ \{}
\DoxyCodeLine{07869\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{07870\ \}}
\DoxyCodeLine{07871\ }
\DoxyCodeLine{07878\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07879\ \{}
\DoxyCodeLine{07880\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOC);}
\DoxyCodeLine{07881\ \}}
\DoxyCodeLine{07882\ }
\DoxyCodeLine{07889\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07890\ \{}
\DoxyCodeLine{07891\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{07892\ \}}
\DoxyCodeLine{07893\ }
\DoxyCodeLine{07900\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07901\ \{}
\DoxyCodeLine{07902\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JQOVF);}
\DoxyCodeLine{07903\ \}}
\DoxyCodeLine{07904\ }
\DoxyCodeLine{07911\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07912\ \{}
\DoxyCodeLine{07913\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{07914\ \}}
\DoxyCodeLine{07915\ }
\DoxyCodeLine{07922\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07923\ \{}
\DoxyCodeLine{07924\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD2);}
\DoxyCodeLine{07925\ \}}
\DoxyCodeLine{07926\ }
\DoxyCodeLine{07933\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_EnableIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07934\ \{}
\DoxyCodeLine{07935\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD3);}
\DoxyCodeLine{07936\ \}}
\DoxyCodeLine{07937\ }
\DoxyCodeLine{07944\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_ADRDY(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07945\ \{}
\DoxyCodeLine{07946\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_ADRDY);}
\DoxyCodeLine{07947\ \}}
\DoxyCodeLine{07948\ }
\DoxyCodeLine{07955\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07956\ \{}
\DoxyCodeLine{07957\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOC);}
\DoxyCodeLine{07958\ \}}
\DoxyCodeLine{07959\ }
\DoxyCodeLine{07966\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07967\ \{}
\DoxyCodeLine{07968\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOS);}
\DoxyCodeLine{07969\ \}}
\DoxyCodeLine{07970\ }
\DoxyCodeLine{07977\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_OVR(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07978\ \{}
\DoxyCodeLine{07979\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_OVR);}
\DoxyCodeLine{07980\ \}}
\DoxyCodeLine{07981\ }
\DoxyCodeLine{07988\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_EOSMP(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{07989\ \{}
\DoxyCodeLine{07990\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOSMP);}
\DoxyCodeLine{07991\ \}}
\DoxyCodeLine{07992\ }
\DoxyCodeLine{07999\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JEOC(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08000\ \{}
\DoxyCodeLine{08001\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOC);}
\DoxyCodeLine{08002\ \}}
\DoxyCodeLine{08003\ }
\DoxyCodeLine{08010\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JEOS(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08011\ \{}
\DoxyCodeLine{08012\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOS);}
\DoxyCodeLine{08013\ \}}
\DoxyCodeLine{08014\ }
\DoxyCodeLine{08021\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_JQOVF(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08022\ \{}
\DoxyCodeLine{08023\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JQOVF);}
\DoxyCodeLine{08024\ \}}
\DoxyCodeLine{08025\ }
\DoxyCodeLine{08032\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD1(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08033\ \{}
\DoxyCodeLine{08034\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD1);}
\DoxyCodeLine{08035\ \}}
\DoxyCodeLine{08036\ }
\DoxyCodeLine{08043\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD2(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08044\ \{}
\DoxyCodeLine{08045\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD2);}
\DoxyCodeLine{08046\ \}}
\DoxyCodeLine{08047\ }
\DoxyCodeLine{08054\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ \textcolor{keywordtype}{void}\ LL\_ADC\_DisableIT\_AWD3(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08055\ \{}
\DoxyCodeLine{08056\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD3);}
\DoxyCodeLine{08057\ \}}
\DoxyCodeLine{08058\ }
\DoxyCodeLine{08066\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_ADRDY(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08067\ \{}
\DoxyCodeLine{08068\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_ADRDY)\ ==\ (LL\_ADC\_IT\_ADRDY))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08069\ \}}
\DoxyCodeLine{08070\ }
\DoxyCodeLine{08078\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08079\ \{}
\DoxyCodeLine{08080\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOC)\ ==\ (LL\_ADC\_IT\_EOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08081\ \}}
\DoxyCodeLine{08082\ }
\DoxyCodeLine{08090\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08091\ \{}
\DoxyCodeLine{08092\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOS)\ ==\ (LL\_ADC\_IT\_EOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08093\ \}}
\DoxyCodeLine{08094\ }
\DoxyCodeLine{08102\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_OVR(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08103\ \{}
\DoxyCodeLine{08104\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_OVR)\ ==\ (LL\_ADC\_IT\_OVR))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08105\ \}}
\DoxyCodeLine{08106\ }
\DoxyCodeLine{08114\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_EOSMP(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08115\ \{}
\DoxyCodeLine{08116\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_EOSMP)\ ==\ (LL\_ADC\_IT\_EOSMP))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08117\ \}}
\DoxyCodeLine{08118\ }
\DoxyCodeLine{08126\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JEOC(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08127\ \{}
\DoxyCodeLine{08128\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOC)\ ==\ (LL\_ADC\_IT\_JEOC))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08129\ \}}
\DoxyCodeLine{08130\ }
\DoxyCodeLine{08138\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JEOS(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08139\ \{}
\DoxyCodeLine{08140\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JEOS)\ ==\ (LL\_ADC\_IT\_JEOS))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08141\ \}}
\DoxyCodeLine{08142\ }
\DoxyCodeLine{08150\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_JQOVF(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08151\ \{}
\DoxyCodeLine{08152\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_JQOVF)\ ==\ (LL\_ADC\_IT\_JQOVF))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08153\ \}}
\DoxyCodeLine{08154\ }
\DoxyCodeLine{08162\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD1(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08163\ \{}
\DoxyCodeLine{08164\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD1)\ ==\ (LL\_ADC\_IT\_AWD1))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08165\ \}}
\DoxyCodeLine{08166\ }
\DoxyCodeLine{08174\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD2(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08175\ \{}
\DoxyCodeLine{08176\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD2)\ ==\ (LL\_ADC\_IT\_AWD2))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08177\ \}}
\DoxyCodeLine{08178\ }
\DoxyCodeLine{08186\ \mbox{\hyperlink{cmsis__armcc_8h_aba87361bfad2ae52cfe2f40c1a1dbf9c}{\_\_STATIC\_INLINE}}\ uint32\_t\ LL\_ADC\_IsEnabledIT\_AWD3(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx)}
\DoxyCodeLine{08187\ \{}
\DoxyCodeLine{08188\ \ \ \textcolor{keywordflow}{return}\ ((\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(ADCx-\/>\mbox{\hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}},\ LL\_ADC\_IT\_AWD3)\ ==\ (LL\_ADC\_IT\_AWD3))\ ?\ 1UL\ :\ 0UL);}
\DoxyCodeLine{08189\ \}}
\DoxyCodeLine{08190\ }
\DoxyCodeLine{08195\ \textcolor{preprocessor}{\#if\ defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{08200\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ common\ parameters\ and\ multimode\ */}}
\DoxyCodeLine{08201\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_CommonDeInit(\textcolor{keyword}{const}\ \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON);}
\DoxyCodeLine{08202\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_CommonInit(\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\_Common\_TypeDef}}\ *ADCxy\_COMMON,\ \textcolor{keyword}{const}\ LL\_ADC\_CommonInitTypeDef\ *pADC\_CommonInitStruct);}
\DoxyCodeLine{08203\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_CommonStructInit(LL\_ADC\_CommonInitTypeDef\ *pADC\_CommonInitStruct);}
\DoxyCodeLine{08204\ }
\DoxyCodeLine{08205\ \textcolor{comment}{/*\ De-\/initialization\ of\ ADC\ instance,\ ADC\ group\ regular\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{08206\ \textcolor{comment}{/*\ (availability\ of\ ADC\ group\ injected\ depends\ on\ STM32\ series)\ */}}
\DoxyCodeLine{08207\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_DeInit(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx);}
\DoxyCodeLine{08208\ }
\DoxyCodeLine{08209\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ */}}
\DoxyCodeLine{08210\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ \textcolor{keyword}{const}\ LL\_ADC\_InitTypeDef\ *pADC\_InitStruct);}
\DoxyCodeLine{08211\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_StructInit(LL\_ADC\_InitTypeDef\ *pADC\_InitStruct);}
\DoxyCodeLine{08212\ }
\DoxyCodeLine{08213\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ regular\ */}}
\DoxyCodeLine{08214\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_REG\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ \textcolor{keyword}{const}\ LL\_ADC\_REG\_InitTypeDef\ *pADC\_RegInitStruct);}
\DoxyCodeLine{08215\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_REG\_StructInit(LL\_ADC\_REG\_InitTypeDef\ *pADC\_RegInitStruct);}
\DoxyCodeLine{08216\ }
\DoxyCodeLine{08217\ \textcolor{comment}{/*\ Initialization\ of\ some\ features\ of\ ADC\ instance\ and\ ADC\ group\ injected\ */}}
\DoxyCodeLine{08218\ \mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{ErrorStatus}}\ LL\_ADC\_INJ\_Init(\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\_TypeDef}}\ *ADCx,\ \textcolor{keyword}{const}\ LL\_ADC\_INJ\_InitTypeDef\ *pADC\_InjInitStruct);}
\DoxyCodeLine{08219\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ LL\_ADC\_INJ\_StructInit(LL\_ADC\_INJ\_InitTypeDef\ *pADC\_InjInitStruct);}
\DoxyCodeLine{08220\ }
\DoxyCodeLine{08224\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_FULL\_LL\_DRIVER\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{08225\ }
\DoxyCodeLine{08234\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ ADC1\ ||\ ADC2\ ||\ ADC3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{08235\ }
\DoxyCodeLine{08240\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{08241\ \}}
\DoxyCodeLine{08242\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{08243\ }
\DoxyCodeLine{08244\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32L4xx\_LL\_ADC\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
