// Seed: 989431100
module module_0;
  id_1 :
  assert property (@(negedge id_1) (1))
  else;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1
    , id_27,
    input tri0 id_2
    , id_28,
    output wand id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    output supply1 id_7,
    input wire id_8,
    input wire id_9,
    input wire id_10,
    input wire id_11,
    output tri0 id_12,
    output wor id_13,
    output tri0 id_14,
    input supply1 id_15,
    input wor id_16,
    input supply1 id_17,
    input wire id_18,
    output wor id_19,
    input supply0 id_20,
    output supply0 id_21,
    input supply1 id_22,
    input supply1 id_23,
    input wire id_24,
    input uwire id_25
);
  wire id_29;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_30;
  wire id_31;
  wire id_32;
  wire id_33;
endmodule
