time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
7,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
7,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
9,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
9,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
11,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
11,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
13,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
13,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
15,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
15,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
17,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
17,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
18,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
18,1 finished CPU → wait queue,cpu_to_io,1,CPU0,['2'],['1'],"[None, None]","[None, None]"
18,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['1'],"['2', None]","[None, None]"
18,1 dispatched to IO0,dispatch_io,1,IO0,[],[],"['2', None]","['1', None]"
20,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
20,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
22,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
22,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
24,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
24,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
26,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', None]"
26,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', None]"
28,3 added to ready queue,enqueue,3,,['3'],[],"['2', None]","['1', None]"
28,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '2']",[],"[None, None]","['1', None]"
28,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', None]","['1', None]"
28,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']","['1', None]"
30,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']","['1', None]"
30,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '2']",[],"[None, None]","['1', None]"
30,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['2'],[],"['3', None]","['1', None]"
30,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']","['1', None]"
31,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,['2'],[],"['3', None]","['1', None]"
31,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['3', '2']","['1', None]"
32,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],[],"[None, '2']","['1', None]"
32,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],[],"['3', '2']","['1', None]"
33,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],['3'],"[None, '2']","['1', None]"
33,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],['3'],"[None, None]","['1', None]"
33,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],['3'],"['2', None]","['1', None]"
33,3 dispatched to IO1,dispatch_io,3,IO1,[],[],"['2', None]","['1', '3']"
35,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, None]","['1', '3']"
35,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', None]","['1', '3']"
36,3 finished I/O → ready queue,io_to_ready,3,IO1,['3'],[],"['2', None]","['1', None]"
36,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
37,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '3']","['1', None]"
37,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],[],"['2', '3']","['1', None]"
38,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['2', None]","['1', None]"
38,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['2', '3']","['1', None]"
39,4 added to ready queue,enqueue,4,,['4'],[],"['2', '3']","['1', None]"
39,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '2']",[],"[None, '3']","['1', None]"
39,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],[],"['4', '3']","['1', None]"
40,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '3']",[],"['4', None]","['1', None]"
40,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['3'],[],"['4', '2']","['1', None]"
41,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['3', '4']",[],"[None, '2']","['1', None]"
41,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['4'],[],"['3', '2']","['1', None]"
42,3 finished CPU → wait queue,cpu_to_io,3,CPU0,['4'],['3'],"[None, '2']","['1', None]"
42,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '2']",['3'],"[None, None]","['1', None]"
42,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['2'],['3'],"['4', None]","['1', None]"
42,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['3'],"['4', '2']","['1', None]"
42,3 dispatched to IO1,dispatch_io,3,IO1,[],[],"['4', '2']","['1', '3']"
43,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],[],"['4', '2']","[None, '3']"
44,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '4']",[],"[None, '2']","[None, '3']"
44,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '4', '2']",[],"[None, None]","[None, '3']"
44,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '2']",[],"['1', None]","[None, '3']"
44,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['2'],[],"['1', '4']","[None, '3']"
45,5 added to ready queue,enqueue,5,,"['2', '5']",[],"['1', '4']","[None, '3']"
46,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '5', '1']",[],"[None, '4']","[None, '3']"
46,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '5', '1', '4']",[],"[None, None]","[None, '3']"
46,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '1', '4']",[],"['2', None]","[None, '3']"
46,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '4']",[],"['2', '5']","[None, '3']"
47,3 finished I/O → ready queue,io_to_ready,3,IO1,"['1', '4', '3']",[],"['2', '5']","[None, None]"
48,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['1', '4', '3']",['2'],"[None, '5']","[None, None]"
48,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '4', '3', '5']",['2'],"[None, None]","[None, None]"
48,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '3', '5']",['2'],"['1', None]","[None, None]"
48,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '5']",['2'],"['1', '4']","[None, None]"
48,2 dispatched to IO0,dispatch_io,2,IO0,"['3', '5']",[],"['1', '4']","['2', None]"
50,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '5', '1']",[],"[None, '4']","['2', None]"
50,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['3', '5', '1', '4']",[],"[None, None]","['2', None]"
50,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '1', '4']",[],"['3', None]","['2', None]"
50,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '4']",[],"['3', '5']","['2', None]"
52,6 added to ready queue,enqueue,6,,"['1', '4', '6']",[],"['3', '5']","['2', None]"
52,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '4', '6', '3']",[],"[None, '5']","['2', None]"
52,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '4', '6', '3', '5']",[],"[None, None]","['2', None]"
52,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '6', '3', '5']",[],"['1', None]","['2', None]"
52,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '3', '5']",[],"['1', '4']","['2', None]"
54,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['6', '3', '5', '1']",[],"[None, '4']","['2', None]"
54,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '3', '5', '1', '4']",[],"[None, None]","['2', None]"
54,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '5', '1', '4']",[],"['6', None]","['2', None]"
54,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['5', '1', '4']",[],"['6', '3']","['2', None]"
55,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['5', '1', '4']",['3'],"['6', None]","['2', None]"
55,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '4']",['3'],"['6', '5']","['2', None]"
55,3 dispatched to IO1,dispatch_io,3,IO1,"['1', '4']",[],"['6', '5']","['2', '3']"
56,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '4', '6']",[],"[None, '5']","['2', '3']"
56,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '6']",[],"['1', '5']","['2', '3']"
57,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '6', '5']",[],"['1', None]","['2', '3']"
57,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '5']",[],"['1', '4']","['2', '3']"
58,7 added to ready queue,enqueue,7,,"['6', '5', '7']",[],"['1', '4']","['2', '3']"
58,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['6', '5', '7', '1']",[],"[None, '4']","['2', '3']"
58,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['6', '5', '7', '1']",['4'],"[None, None]","['2', '3']"
58,3 finished I/O → ready queue,io_to_ready,3,IO1,"['6', '5', '7', '1', '3']",['4'],"[None, None]","['2', None]"
58,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '7', '1', '3']",['4'],"['6', None]","['2', None]"
58,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['7', '1', '3']",['4'],"['6', '5']","['2', None]"
58,4 dispatched to IO1,dispatch_io,4,IO1,"['7', '1', '3']",[],"['6', '5']","['2', '4']"
60,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['7', '1', '3', '6']",[],"[None, '5']","['2', '4']"
60,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['7', '1', '3', '6', '5']",[],"[None, None]","['2', '4']"
60,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['1', '3', '6', '5']",[],"['7', None]","['2', '4']"
60,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['3', '6', '5']",[],"['7', '1']","['2', '4']"
62,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['3', '6', '5', '7']",[],"[None, '1']","['2', '4']"
62,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['3', '6', '5', '7', '1']",[],"[None, None]","['2', '4']"
62,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '5', '7', '1']",[],"['3', None]","['2', '4']"
62,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '7', '1']",[],"['3', '6']","['2', '4']"
64,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['5', '7', '1', '3']",[],"[None, '6']","['2', '4']"
64,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '7', '1', '3', '6']",[],"[None, None]","['2', '4']"
64,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['7', '1', '3', '6']",[],"['5', None]","['2', '4']"
64,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '3', '6']",[],"['5', '7']","['2', '4']"
66,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '3', '6', '5']",[],"[None, '7']","['2', '4']"
66,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['1', '3', '6', '5']",['7'],"[None, None]","['2', '4']"
66,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['3', '6', '5']",['7'],"['1', None]","['2', '4']"
66,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['6', '5']",['7'],"['1', '3']","['2', '4']"
67,8 added to ready queue,enqueue,8,,"['6', '5', '8']",['7'],"['1', '3']","['2', '4']"
67,2 finished I/O → ready queue,io_to_ready,2,IO0,"['6', '5', '8', '2']",['7'],"['1', '3']","[None, '4']"
67,7 dispatched to IO0,dispatch_io,7,IO0,"['6', '5', '8', '2']",[],"['1', '3']","['7', '4']"
68,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['6', '5', '8', '2']",['1'],"[None, '3']","['7', '4']"
68,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['6', '5', '8', '2', '3']",['1'],"[None, None]","['7', '4']"
68,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '8', '2', '3']",['1'],"['6', None]","['7', '4']"
68,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '2', '3']",['1'],"['6', '5']","['7', '4']"
70,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '2', '3', '6']",['1'],"[None, '5']","['7', '4']"
70,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '2', '3', '6', '5']",['1'],"[None, None]","['7', '4']"
70,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['2', '3', '6', '5']",['1'],"['8', None]","['7', '4']"
70,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['3', '6', '5']",['1'],"['8', '2']","['7', '4']"
72,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['3', '6', '5', '8']",['1'],"[None, '2']","['7', '4']"
72,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['3', '6', '5', '8', '2']",['1'],"[None, None]","['7', '4']"
72,7 finished I/O → ready queue,io_to_ready,7,IO0,"['3', '6', '5', '8', '2', '7']",['1'],"[None, None]","[None, '4']"
72,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '5', '8', '2', '7']",['1'],"['3', None]","[None, '4']"
72,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['5', '8', '2', '7']",['1'],"['3', '6']","[None, '4']"
72,1 dispatched to IO0,dispatch_io,1,IO0,"['5', '8', '2', '7']",[],"['3', '6']","['1', '4']"
74,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['5', '8', '2', '7', '3']",[],"[None, '6']","['1', '4']"
74,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['5', '8', '2', '7', '3']",['6'],"[None, None]","['1', '4']"
74,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '2', '7', '3']",['6'],"['5', None]","['1', '4']"
74,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['2', '7', '3']",['6'],"['5', '8']","['1', '4']"
76,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['2', '7', '3', '5']",['6'],"[None, '8']","['1', '4']"
76,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['2', '7', '3', '5', '8']",['6'],"[None, None]","['1', '4']"
76,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['7', '3', '5', '8']",['6'],"['2', None]","['1', '4']"
76,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['3', '5', '8']",['6'],"['2', '7']","['1', '4']"
78,9 added to ready queue,enqueue,9,,"['3', '5', '8', '9']",['6'],"['2', '7']","['1', '4']"
78,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['3', '5', '8', '9', '2']",['6'],"[None, '7']","['1', '4']"
78,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '5', '8', '9', '2', '7']",['6'],"[None, None]","['1', '4']"
78,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '8', '9', '2', '7']",['6'],"['3', None]","['1', '4']"
78,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '9', '2', '7']",['6'],"['3', '5']","['1', '4']"
79,3 finished all bursts,finished,3,CPU0,"['8', '9', '2', '7']",['6'],"[None, '5']","['1', '4']"
79,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '2', '7']",['6'],"['8', '5']","['1', '4']"
80,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['9', '2', '7', '5']",['6'],"['8', None]","['1', '4']"
80,4 finished I/O → ready queue,io_to_ready,4,IO1,"['9', '2', '7', '5', '4']",['6'],"['8', None]","['1', None]"
80,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '7', '5', '4']",['6'],"['8', '9']","['1', None]"
80,6 dispatched to IO1,dispatch_io,6,IO1,"['2', '7', '5', '4']",[],"['8', '9']","['1', '6']"
81,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '7', '5', '4', '8']",[],"[None, '9']","['1', '6']"
81,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['7', '5', '4', '8']",[],"['2', '9']","['1', '6']"
82,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '5', '4', '8', '9']",[],"['2', None]","['1', '6']"
82,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['5', '4', '8', '9']",[],"['2', '7']","['1', '6']"
83,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '4', '8', '9', '2']",[],"[None, '7']","['1', '6']"
83,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '8', '9', '2']",[],"['5', '7']","['1', '6']"
84,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['4', '8', '9', '2']",['7'],"['5', None]","['1', '6']"
84,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '9', '2']",['7'],"['5', '4']","['1', '6']"
85,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '9', '2', '5']",['7'],"[None, '4']","['1', '6']"
85,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '2', '5']",['7'],"['8', '4']","['1', '6']"
86,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '2', '5', '4']",['7'],"['8', None]","['1', '6']"
86,1 finished I/O → ready queue,io_to_ready,1,IO0,"['9', '2', '5', '4', '1']",['7'],"['8', None]","[None, '6']"
86,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['2', '5', '4', '1']",['7'],"['8', '9']","[None, '6']"
86,7 dispatched to IO0,dispatch_io,7,IO0,"['2', '5', '4', '1']",[],"['8', '9']","['7', '6']"
87,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '5', '4', '1', '8']",[],"[None, '9']","['7', '6']"
87,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '4', '1', '8']",[],"['2', '9']","['7', '6']"
88,10 added to ready queue,enqueue,10,,"['5', '4', '1', '8', '10']",[],"['2', '9']","['7', '6']"
88,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '4', '1', '8', '10', '9']",[],"['2', None]","['7', '6']"
88,7 finished I/O → ready queue,io_to_ready,7,IO0,"['5', '4', '1', '8', '10', '9', '7']",[],"['2', None]","[None, '6']"
88,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '1', '8', '10', '9', '7']",[],"['2', '5']","[None, '6']"
89,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '1', '8', '10', '9', '7', '2']",[],"[None, '5']","[None, '6']"
89,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '8', '10', '9', '7', '2']",[],"['4', '5']","[None, '6']"
90,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '8', '10', '9', '7', '2', '5']",[],"['4', None]","[None, '6']"
90,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '10', '9', '7', '2', '5']",[],"['4', '1']","[None, '6']"
91,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '10', '9', '7', '2', '5', '4']",[],"[None, '1']","[None, '6']"
91,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '9', '7', '2', '5', '4']",[],"['8', '1']","[None, '6']"
92,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '9', '7', '2', '5', '4', '1']",[],"['8', None]","[None, '6']"
92,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['9', '7', '2', '5', '4', '1']",[],"['8', '10']","[None, '6']"
93,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '7', '2', '5', '4', '1', '8']",[],"[None, '10']","[None, '6']"
93,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['7', '2', '5', '4', '1', '8']",[],"['9', '10']","[None, '6']"
94,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['7', '2', '5', '4', '1', '8', '10']",[],"['9', None]","[None, '6']"
94,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['2', '5', '4', '1', '8', '10']",[],"['9', '7']","[None, '6']"
95,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '5', '4', '1', '8', '10', '9']",[],"[None, '7']","[None, '6']"
95,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '4', '1', '8', '10', '9']",[],"['2', '7']","[None, '6']"
96,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['5', '4', '1', '8', '10', '9', '7']",[],"['2', None]","[None, '6']"
96,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '1', '8', '10', '9', '7']",[],"['2', '5']","[None, '6']"
97,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '1', '8', '10', '9', '7', '2']",[],"[None, '5']","[None, '6']"
97,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '8', '10', '9', '7', '2']",[],"['4', '5']","[None, '6']"
98,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['1', '8', '10', '9', '7', '2', '5']",[],"['4', None]","[None, '6']"
98,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '10', '9', '7', '2', '5']",[],"['4', '1']","[None, '6']"
99,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '10', '9', '7', '2', '5', '4']",[],"[None, '1']","[None, '6']"
99,6 finished I/O → ready queue,io_to_ready,6,IO1,"['8', '10', '9', '7', '2', '5', '4', '6']",[],"[None, '1']","[None, None]"
99,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['10', '9', '7', '2', '5', '4', '6']",[],"['8', '1']","[None, None]"
100,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '9', '7', '2', '5', '4', '6', '1']",[],"['8', None]","[None, None]"
100,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['9', '7', '2', '5', '4', '6', '1']",[],"['8', '10']","[None, None]"
101,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '7', '2', '5', '4', '6', '1', '8']",[],"[None, '10']","[None, None]"
101,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['7', '2', '5', '4', '6', '1', '8']",[],"['9', '10']","[None, None]"
102,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,"['7', '2', '5', '4', '6', '1', '8', '9']",[],"[None, '10']","[None, None]"
102,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['7', '2', '5', '4', '6', '1', '8', '9', '10']",[],"[None, None]","[None, None]"
102,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['2', '5', '4', '6', '1', '8', '9', '10']",[],"['7', None]","[None, None]"
102,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '4', '6', '1', '8', '9', '10']",[],"['7', '2']","[None, None]"
103,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['5', '4', '6', '1', '8', '9', '10']",['7'],"[None, '2']","[None, None]"
103,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '6', '1', '8', '9', '10']",['7'],"['5', '2']","[None, None]"
103,7 dispatched to IO0,dispatch_io,7,IO0,"['4', '6', '1', '8', '9', '10']",[],"['5', '2']","['7', None]"
104,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['4', '6', '1', '8', '9', '10', '5']",[],"[None, '2']","['7', None]"
104,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['4', '6', '1', '8', '9', '10', '5', '2']",[],"[None, None]","['7', None]"
104,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '1', '8', '9', '10', '5', '2']",[],"['4', None]","['7', None]"
104,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '8', '9', '10', '5', '2']",[],"['4', '6']","['7', None]"
105,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['1', '8', '9', '10', '5', '2', '4']",[],"[None, '6']","['7', None]"
105,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '9', '10', '5', '2', '4']",[],"['1', '6']","['7', None]"
106,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '9', '10', '5', '2', '4', '6']",[],"['1', None]","['7', None]"
106,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '10', '5', '2', '4', '6']",[],"['1', '8']","['7', None]"
107,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['9', '10', '5', '2', '4', '6', '1']",[],"[None, '8']","['7', None]"
107,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['9', '10', '5', '2', '4', '6', '1', '8']",[],"[None, None]","['7', None]"
107,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '5', '2', '4', '6', '1', '8']",[],"['9', None]","['7', None]"
107,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '2', '4', '6', '1', '8']",[],"['9', '10']","['7', None]"
109,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['5', '2', '4', '6', '1', '8', '9']",[],"[None, '10']","['7', None]"
109,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '2', '4', '6', '1', '8', '9', '10']",[],"[None, None]","['7', None]"
109,7 finished I/O → ready queue,io_to_ready,7,IO0,"['5', '2', '4', '6', '1', '8', '9', '10', '7']",[],"[None, None]","[None, None]"
109,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '4', '6', '1', '8', '9', '10', '7']",[],"['5', None]","[None, None]"
109,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['4', '6', '1', '8', '9', '10', '7']",[],"['5', '2']","[None, None]"
110,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['4', '6', '1', '8', '9', '10', '7', '2']",[],"['5', None]","[None, None]"
110,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '1', '8', '9', '10', '7', '2']",[],"['5', '4']","[None, None]"
111,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['6', '1', '8', '9', '10', '7', '2', '5']",[],"[None, '4']","[None, None]"
111,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '8', '9', '10', '7', '2', '5']",[],"['6', '4']","[None, None]"
112,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '8', '9', '10', '7', '2', '5', '4']",[],"['6', None]","[None, None]"
112,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '9', '10', '7', '2', '5', '4']",[],"['6', '1']","[None, None]"
113,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '9', '10', '7', '2', '5', '4', '6']",[],"[None, '1']","[None, None]"
113,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '10', '7', '2', '5', '4', '6']",[],"['8', '1']","[None, None]"
114,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '10', '7', '2', '5', '4', '6', '1']",[],"['8', None]","[None, None]"
114,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['10', '7', '2', '5', '4', '6', '1']",[],"['8', '9']","[None, None]"
115,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '7', '2', '5', '4', '6', '1', '8']",[],"[None, '9']","[None, None]"
115,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '2', '5', '4', '6', '1', '8']",[],"['10', '9']","[None, None]"
116,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['7', '2', '5', '4', '6', '1', '8']",['9'],"['10', None]","[None, None]"
116,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['2', '5', '4', '6', '1', '8']",['9'],"['10', '7']","[None, None]"
116,9 dispatched to IO0,dispatch_io,9,IO0,"['2', '5', '4', '6', '1', '8']",[],"['10', '7']","['9', None]"
117,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '5', '4', '6', '1', '8', '10']",[],"[None, '7']","['9', None]"
117,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '4', '6', '1', '8', '10']",[],"['2', '7']","['9', None]"
118,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['5', '4', '6', '1', '8', '10', '7']",[],"['2', None]","['9', None]"
118,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '6', '1', '8', '10', '7']",[],"['2', '5']","['9', None]"
119,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '6', '1', '8', '10', '7', '2']",[],"[None, '5']","['9', None]"
119,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '1', '8', '10', '7', '2']",[],"['4', '5']","['9', None]"
120,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '1', '8', '10', '7', '2', '5']",[],"['4', None]","['9', None]"
120,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '8', '10', '7', '2', '5']",[],"['4', '6']","['9', None]"
121,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '8', '10', '7', '2', '5', '4']",[],"[None, '6']","['9', None]"
121,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '10', '7', '2', '5', '4']",[],"['1', '6']","['9', None]"
122,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '10', '7', '2', '5', '4', '6']",[],"['1', None]","['9', None]"
122,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '7', '2', '5', '4', '6']",[],"['1', '8']","['9', None]"
123,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '7', '2', '5', '4', '6', '1']",[],"[None, '8']","['9', None]"
123,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['7', '2', '5', '4', '6', '1']",[],"['10', '8']","['9', None]"
124,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['7', '2', '5', '4', '6', '1', '8']",[],"['10', None]","['9', None]"
124,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['2', '5', '4', '6', '1', '8']",[],"['10', '7']","['9', None]"
125,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '5', '4', '6', '1', '8', '10']",[],"[None, '7']","['9', None]"
125,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['2', '5', '4', '6', '1', '8', '10']",['7'],"[None, None]","['9', None]"
125,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '4', '6', '1', '8', '10']",['7'],"['2', None]","['9', None]"
125,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '6', '1', '8', '10']",['7'],"['2', '5']","['9', None]"
125,7 dispatched to IO1,dispatch_io,7,IO1,"['4', '6', '1', '8', '10']",[],"['2', '5']","['9', '7']"
127,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '6', '1', '8', '10', '2']",[],"[None, '5']","['9', '7']"
127,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '6', '1', '8', '10', '2', '5']",[],"[None, None]","['9', '7']"
127,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '1', '8', '10', '2', '5']",[],"['4', None]","['9', '7']"
127,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '8', '10', '2', '5']",[],"['4', '6']","['9', '7']"
129,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '8', '10', '2', '5', '4']",[],"[None, '6']","['9', '7']"
129,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '8', '10', '2', '5', '4', '6']",[],"[None, None]","['9', '7']"
129,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '10', '2', '5', '4', '6']",[],"['1', None]","['9', '7']"
129,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '2', '5', '4', '6']",[],"['1', '8']","['9', '7']"
130,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['10', '2', '5', '4', '6', '8']",[],"['1', None]","['9', '7']"
130,7 finished I/O → ready queue,io_to_ready,7,IO1,"['10', '2', '5', '4', '6', '8', '7']",[],"['1', None]","['9', None]"
130,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '5', '4', '6', '8', '7']",[],"['1', '10']","['9', None]"
131,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '5', '4', '6', '8', '7', '1']",[],"[None, '10']","['9', None]"
131,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '4', '6', '8', '7', '1']",[],"['2', '10']","['9', None]"
132,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['5', '4', '6', '8', '7', '1', '10']",[],"['2', None]","['9', None]"
132,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '6', '8', '7', '1', '10']",[],"['2', '5']","['9', None]"
133,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '6', '8', '7', '1', '10', '2']",[],"[None, '5']","['9', None]"
133,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['4', '6', '8', '7', '1', '10', '2']",['5'],"[None, None]","['9', None]"
133,9 finished I/O → ready queue,io_to_ready,9,IO0,"['4', '6', '8', '7', '1', '10', '2', '9']",['5'],"[None, None]","[None, None]"
133,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '8', '7', '1', '10', '2', '9']",['5'],"['4', None]","[None, None]"
133,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '7', '1', '10', '2', '9']",['5'],"['4', '6']","[None, None]"
133,5 dispatched to IO0,dispatch_io,5,IO0,"['8', '7', '1', '10', '2', '9']",[],"['4', '6']","['5', None]"
135,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '7', '1', '10', '2', '9', '4']",[],"[None, '6']","['5', None]"
135,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '7', '1', '10', '2', '9', '4', '6']",[],"[None, None]","['5', None]"
135,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '1', '10', '2', '9', '4', '6']",[],"['8', None]","['5', None]"
135,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '10', '2', '9', '4', '6']",[],"['8', '7']","['5', None]"
137,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '10', '2', '9', '4', '6', '8']",[],"[None, '7']","['5', None]"
137,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['1', '10', '2', '9', '4', '6', '8', '7']",[],"[None, None]","['5', None]"
137,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '2', '9', '4', '6', '8', '7']",[],"['1', None]","['5', None]"
137,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '9', '4', '6', '8', '7']",[],"['1', '10']","['5', None]"
139,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '9', '4', '6', '8', '7', '1']",[],"[None, '10']","['5', None]"
139,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '9', '4', '6', '8', '7', '1', '10']",[],"[None, None]","['5', None]"
139,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['9', '4', '6', '8', '7', '1', '10']",[],"['2', None]","['5', None]"
139,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '6', '8', '7', '1', '10']",[],"['2', '9']","['5', None]"
140,5 finished I/O → ready queue,io_to_ready,5,IO0,"['4', '6', '8', '7', '1', '10', '5']",[],"['2', '9']","[None, None]"
141,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '6', '8', '7', '1', '10', '5', '2']",[],"[None, '9']","[None, None]"
141,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '6', '8', '7', '1', '10', '5', '2', '9']",[],"[None, None]","[None, None]"
141,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '8', '7', '1', '10', '5', '2', '9']",[],"['4', None]","[None, None]"
141,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '7', '1', '10', '5', '2', '9']",[],"['4', '6']","[None, None]"
143,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '7', '1', '10', '5', '2', '9', '4']",[],"[None, '6']","[None, None]"
143,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '7', '1', '10', '5', '2', '9', '4', '6']",[],"[None, None]","[None, None]"
143,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['7', '1', '10', '5', '2', '9', '4', '6']",[],"['8', None]","[None, None]"
143,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['1', '10', '5', '2', '9', '4', '6']",[],"['8', '7']","[None, None]"
144,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['1', '10', '5', '2', '9', '4', '6']",['7'],"['8', None]","[None, None]"
144,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '5', '2', '9', '4', '6']",['7'],"['8', '1']","[None, None]"
144,7 dispatched to IO0,dispatch_io,7,IO0,"['10', '5', '2', '9', '4', '6']",[],"['8', '1']","['7', None]"
145,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '5', '2', '9', '4', '6', '8']",[],"[None, '1']","['7', None]"
145,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '2', '9', '4', '6', '8']",[],"['10', '1']","['7', None]"
146,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['5', '2', '9', '4', '6', '8', '1']",[],"['10', None]","['7', None]"
146,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '9', '4', '6', '8', '1']",[],"['10', '5']","['7', None]"
147,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '9', '4', '6', '8', '1', '10']",[],"[None, '5']","['7', None]"
147,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['2', '9', '4', '6', '8', '1', '10', '5']",[],"[None, None]","['7', None]"
147,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['9', '4', '6', '8', '1', '10', '5']",[],"['2', None]","['7', None]"
147,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '6', '8', '1', '10', '5']",[],"['2', '9']","['7', None]"
149,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '6', '8', '1', '10', '5', '2']",[],"[None, '9']","['7', None]"
149,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '6', '8', '1', '10', '5', '2', '9']",[],"[None, None]","['7', None]"
149,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '8', '1', '10', '5', '2', '9']",[],"['4', None]","['7', None]"
149,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '1', '10', '5', '2', '9']",[],"['4', '6']","['7', None]"
150,7 finished I/O → ready queue,io_to_ready,7,IO0,"['8', '1', '10', '5', '2', '9', '7']",[],"['4', '6']","[None, None]"
151,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '1', '10', '5', '2', '9', '7', '4']",[],"[None, '6']","[None, None]"
151,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['8', '1', '10', '5', '2', '9', '7', '4', '6']",[],"[None, None]","[None, None]"
151,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '10', '5', '2', '9', '7', '4', '6']",[],"['8', None]","[None, None]"
151,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '5', '2', '9', '7', '4', '6']",[],"['8', '1']","[None, None]"
153,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '5', '2', '9', '7', '4', '6', '8']",[],"[None, '1']","[None, None]"
153,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '5', '2', '9', '7', '4', '6', '8', '1']",[],"[None, None]","[None, None]"
153,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '2', '9', '7', '4', '6', '8', '1']",[],"['10', None]","[None, None]"
153,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['2', '9', '7', '4', '6', '8', '1']",[],"['10', '5']","[None, None]"
155,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['2', '9', '7', '4', '6', '8', '1', '10']",[],"[None, '5']","[None, None]"
155,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '9', '7', '4', '6', '8', '1', '10', '5']",[],"[None, None]","[None, None]"
155,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['9', '7', '4', '6', '8', '1', '10', '5']",[],"['2', None]","[None, None]"
155,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['7', '4', '6', '8', '1', '10', '5']",[],"['2', '9']","[None, None]"
157,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['7', '4', '6', '8', '1', '10', '5', '2']",[],"[None, '9']","[None, None]"
157,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['7', '4', '6', '8', '1', '10', '5', '2', '9']",[],"[None, None]","[None, None]"
157,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '6', '8', '1', '10', '5', '2', '9']",[],"['7', None]","[None, None]"
157,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '8', '1', '10', '5', '2', '9']",[],"['7', '4']","[None, None]"
159,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['6', '8', '1', '10', '5', '2', '9', '7']",[],"[None, '4']","[None, None]"
159,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '8', '1', '10', '5', '2', '9', '7', '4']",[],"[None, None]","[None, None]"
159,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '1', '10', '5', '2', '9', '7', '4']",[],"['6', None]","[None, None]"
159,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '10', '5', '2', '9', '7', '4']",[],"['6', '8']","[None, None]"
161,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '10', '5', '2', '9', '7', '4', '6']",[],"[None, '8']","[None, None]"
161,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['1', '10', '5', '2', '9', '7', '4', '6']",['8'],"[None, None]","[None, None]"
161,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '5', '2', '9', '7', '4', '6']",['8'],"['1', None]","[None, None]"
161,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '2', '9', '7', '4', '6']",['8'],"['1', '10']","[None, None]"
161,8 dispatched to IO0,dispatch_io,8,IO0,"['5', '2', '9', '7', '4', '6']",[],"['1', '10']","['8', None]"
163,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['5', '2', '9', '7', '4', '6', '1']",[],"[None, '10']","['8', None]"
163,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '2', '9', '7', '4', '6', '1', '10']",[],"[None, None]","['8', None]"
163,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '9', '7', '4', '6', '1', '10']",[],"['5', None]","['8', None]"
163,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['9', '7', '4', '6', '1', '10']",[],"['5', '2']","['8', None]"
164,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['9', '7', '4', '6', '1', '10', '2']",[],"['5', None]","['8', None]"
164,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['7', '4', '6', '1', '10', '2']",[],"['5', '9']","['8', None]"
165,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '4', '6', '1', '10', '2', '5']",[],"[None, '9']","['8', None]"
165,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['4', '6', '1', '10', '2', '5']",[],"['7', '9']","['8', None]"
166,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '6', '1', '10', '2', '5', '9']",[],"['7', None]","['8', None]"
166,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '1', '10', '2', '5', '9']",[],"['7', '4']","['8', None]"
167,7 finished all bursts,finished,7,CPU0,"['6', '1', '10', '2', '5', '9']",[],"[None, '4']","['8', None]"
167,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '10', '2', '5', '9']",[],"['6', '4']","['8', None]"
168,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '10', '2', '5', '9', '4']",[],"['6', None]","['8', None]"
168,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '2', '5', '9', '4']",[],"['6', '1']","['8', None]"
169,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '2', '5', '9', '4', '6']",[],"[None, '1']","['8', None]"
169,8 finished I/O → ready queue,io_to_ready,8,IO0,"['10', '2', '5', '9', '4', '6', '8']",[],"[None, '1']","[None, None]"
169,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['2', '5', '9', '4', '6', '8']",[],"['10', '1']","[None, None]"
170,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '5', '9', '4', '6', '8', '1']",[],"['10', None]","[None, None]"
170,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '9', '4', '6', '8', '1']",[],"['10', '2']","[None, None]"
171,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '9', '4', '6', '8', '1', '10']",[],"[None, '2']","[None, None]"
171,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '4', '6', '8', '1', '10']",[],"['5', '2']","[None, None]"
172,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['9', '4', '6', '8', '1', '10', '2']",[],"['5', None]","[None, None]"
172,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '6', '8', '1', '10', '2']",[],"['5', '9']","[None, None]"
173,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '6', '8', '1', '10', '2', '5']",[],"[None, '9']","[None, None]"
173,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '8', '1', '10', '2', '5']",[],"['4', '9']","[None, None]"
174,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['6', '8', '1', '10', '2', '5', '4']",[],"[None, '9']","[None, None]"
174,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '8', '1', '10', '2', '5', '4', '9']",[],"[None, None]","[None, None]"
174,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '1', '10', '2', '5', '4', '9']",[],"['6', None]","[None, None]"
174,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '10', '2', '5', '4', '9']",[],"['6', '8']","[None, None]"
176,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['1', '10', '2', '5', '4', '9', '6']",[],"[None, '8']","[None, None]"
176,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '10', '2', '5', '4', '9', '6', '8']",[],"[None, None]","[None, None]"
176,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '2', '5', '4', '9', '6', '8']",[],"['1', None]","[None, None]"
176,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '5', '4', '9', '6', '8']",[],"['1', '10']","[None, None]"
178,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['2', '5', '4', '9', '6', '8', '1']",[],"[None, '10']","[None, None]"
178,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['2', '5', '4', '9', '6', '8', '1', '10']",[],"[None, None]","[None, None]"
178,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '4', '9', '6', '8', '1', '10']",[],"['2', None]","[None, None]"
178,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '9', '6', '8', '1', '10']",[],"['2', '5']","[None, None]"
180,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['4', '9', '6', '8', '1', '10', '2']",[],"[None, '5']","[None, None]"
180,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '9', '6', '8', '1', '10', '2', '5']",[],"[None, None]","[None, None]"
180,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['9', '6', '8', '1', '10', '2', '5']",[],"['4', None]","[None, None]"
180,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['6', '8', '1', '10', '2', '5']",[],"['4', '9']","[None, None]"
182,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '8', '1', '10', '2', '5', '4']",[],"[None, '9']","[None, None]"
182,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '8', '1', '10', '2', '5', '4', '9']",[],"[None, None]","[None, None]"
182,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '1', '10', '2', '5', '4', '9']",[],"['6', None]","[None, None]"
182,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '10', '2', '5', '4', '9']",[],"['6', '8']","[None, None]"
183,6 finished CPU → wait queue,cpu_to_io,6,CPU0,"['1', '10', '2', '5', '4', '9']",['6'],"[None, '8']","[None, None]"
183,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['10', '2', '5', '4', '9']",['6'],"['1', '8']","[None, None]"
183,6 dispatched to IO0,dispatch_io,6,IO0,"['10', '2', '5', '4', '9']",[],"['1', '8']","['6', None]"
184,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['10', '2', '5', '4', '9', '8']",[],"['1', None]","['6', None]"
184,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['2', '5', '4', '9', '8']",[],"['1', '10']","['6', None]"
185,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '5', '4', '9', '8', '1']",[],"[None, '10']","['6', None]"
185,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['2', '5', '4', '9', '8', '1', '10']",[],"[None, None]","['6', None]"
185,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['5', '4', '9', '8', '1', '10']",[],"['2', None]","['6', None]"
185,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['4', '9', '8', '1', '10']",[],"['2', '5']","['6', None]"
186,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['4', '9', '8', '1', '10']",['5'],"['2', None]","['6', None]"
186,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['9', '8', '1', '10']",['5'],"['2', '4']","['6', None]"
186,5 dispatched to IO1,dispatch_io,5,IO1,"['9', '8', '1', '10']",[],"['2', '4']","['6', '5']"
187,2 finished CPU → wait queue,cpu_to_io,2,CPU0,"['9', '8', '1', '10']",['2'],"[None, '4']","['6', '5']"
187,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '1', '10']",['2'],"['9', '4']","['6', '5']"
188,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['8', '1', '10']","['2', '9']","[None, '4']","['6', '5']"
188,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['8', '1', '10', '4']","['2', '9']","[None, None]","['6', '5']"
188,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '10', '4']","['2', '9']","['8', None]","['6', '5']"
188,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '4']","['2', '9']","['8', '1']","['6', '5']"
190,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['10', '4', '8']","['2', '9']","[None, '1']","['6', '5']"
190,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['10', '4', '8', '1']","['2', '9']","[None, None]","['6', '5']"
190,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '8', '1']","['2', '9']","['10', None]","['6', '5']"
190,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '1']","['2', '9']","['10', '4']","['6', '5']"
192,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '1', '10']","['2', '9']","[None, '4']","['6', '5']"
192,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['8', '1', '10', '4']","['2', '9']","[None, None]","['6', '5']"
192,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '10', '4']","['2', '9']","['8', None]","['6', '5']"
192,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['10', '4']","['2', '9']","['8', '1']","['6', '5']"
194,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['10', '4', '8']","['2', '9']","[None, '1']","['6', '5']"
194,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '4', '8', '1']","['2', '9']","[None, None]","['6', '5']"
194,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '8', '1']","['2', '9']","['10', None]","['6', '5']"
194,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '1']","['2', '9']","['10', '4']","['6', '5']"
195,6 finished I/O → ready queue,io_to_ready,6,IO0,"['8', '1', '6']","['2', '9']","['10', '4']","[None, '5']"
195,2 dispatched to IO0,dispatch_io,2,IO0,"['8', '1', '6']",['9'],"['10', '4']","['2', '5']"
196,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '1', '6', '10']",['9'],"[None, '4']","['2', '5']"
196,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['8', '1', '6', '10', '4']",['9'],"[None, None]","['2', '5']"
196,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '6', '10', '4']",['9'],"['8', None]","['2', '5']"
196,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '10', '4']",['9'],"['8', '1']","['2', '5']"
198,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '10', '4', '8']",['9'],"[None, '1']","['2', '5']"
198,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['6', '10', '4', '8', '1']",['9'],"[None, None]","['2', '5']"
198,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '4', '8', '1']",['9'],"['6', None]","['2', '5']"
198,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['4', '8', '1']",['9'],"['6', '10']","['2', '5']"
200,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['4', '8', '1', '6']",['9'],"[None, '10']","['2', '5']"
200,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '8', '1', '6', '10']",['9'],"[None, None]","['2', '5']"
200,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '1', '6', '10']",['9'],"['4', None]","['2', '5']"
200,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['1', '6', '10']",['9'],"['4', '8']","['2', '5']"
202,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['1', '6', '10', '4']",['9'],"[None, '8']","['2', '5']"
202,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '6', '10', '4', '8']",['9'],"[None, None]","['2', '5']"
202,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '10', '4', '8']",['9'],"['1', None]","['2', '5']"
202,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '4', '8']",['9'],"['1', '6']","['2', '5']"
203,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['10', '4', '8', '1']",['9'],"[None, '6']","['2', '5']"
203,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['4', '8', '1']",['9'],"['10', '6']","['2', '5']"
204,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['4', '8', '1', '6']",['9'],"['10', None]","['2', '5']"
204,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '1', '6']",['9'],"['10', '4']","['2', '5']"
205,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['8', '1', '6', '10']",['9'],"[None, '4']","['2', '5']"
205,5 finished I/O → ready queue,io_to_ready,5,IO1,"['8', '1', '6', '10', '5']",['9'],"[None, '4']","['2', None]"
205,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '6', '10', '5']",['9'],"['8', '4']","['2', None]"
205,9 dispatched to IO1,dispatch_io,9,IO1,"['1', '6', '10', '5']",[],"['8', '4']","['2', '9']"
206,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '6', '10', '5', '4']",[],"['8', None]","['2', '9']"
206,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '10', '5', '4']",[],"['8', '1']","['2', '9']"
207,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['6', '10', '5', '4', '8']",[],"[None, '1']","['2', '9']"
207,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '5', '4', '8']",[],"['6', '1']","['2', '9']"
208,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '5', '4', '8', '1']",[],"['6', None]","['2', '9']"
208,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '4', '8', '1']",[],"['6', '10']","['2', '9']"
209,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '4', '8', '1', '6']",[],"[None, '10']","['2', '9']"
209,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '8', '1', '6']",[],"['5', '10']","['2', '9']"
210,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '8', '1', '6', '10']",[],"['5', None]","['2', '9']"
210,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '1', '6', '10']",[],"['5', '4']","['2', '9']"
211,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '1', '6', '10', '5']",[],"[None, '4']","['2', '9']"
211,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '6', '10', '5']",[],"['8', '4']","['2', '9']"
212,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '6', '10', '5', '4']",[],"['8', None]","['2', '9']"
212,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '10', '5', '4']",[],"['8', '1']","['2', '9']"
213,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '10', '5', '4', '8']",[],"[None, '1']","['2', '9']"
213,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '5', '4', '8']",[],"['6', '1']","['2', '9']"
214,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '5', '4', '8', '1']",[],"['6', None]","['2', '9']"
214,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '4', '8', '1']",[],"['6', '10']","['2', '9']"
215,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '4', '8', '1', '6']",[],"[None, '10']","['2', '9']"
215,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['4', '8', '1', '6']",[],"['5', '10']","['2', '9']"
216,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '8', '1', '6', '10']",[],"['5', None]","['2', '9']"
216,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['8', '1', '6', '10']",[],"['5', '4']","['2', '9']"
217,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '1', '6', '10', '5']",[],"[None, '4']","['2', '9']"
217,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '6', '10', '5']",[],"['8', '4']","['2', '9']"
218,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['1', '6', '10', '5', '8']",[],"[None, '4']","['2', '9']"
218,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '6', '10', '5', '8', '4']",[],"[None, None]","['2', '9']"
218,2 finished I/O → ready queue,io_to_ready,2,IO0,"['1', '6', '10', '5', '8', '4', '2']",[],"[None, None]","[None, '9']"
218,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '10', '5', '8', '4', '2']",[],"['1', None]","[None, '9']"
218,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '5', '8', '4', '2']",[],"['1', '6']","[None, '9']"
220,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '5', '8', '4', '2', '1']",[],"[None, '6']","[None, '9']"
220,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '5', '8', '4', '2', '1', '6']",[],"[None, None]","[None, '9']"
220,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '8', '4', '2', '1', '6']",[],"['10', None]","[None, '9']"
220,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '4', '2', '1', '6']",[],"['10', '5']","[None, '9']"
221,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['8', '4', '2', '1', '6']",['10'],"[None, '5']","[None, '9']"
221,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '2', '1', '6']",['10'],"['8', '5']","[None, '9']"
221,10 dispatched to IO0,dispatch_io,10,IO0,"['4', '2', '1', '6']",[],"['8', '5']","['10', '9']"
222,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '2', '1', '6', '5']",[],"['8', None]","['10', '9']"
222,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '1', '6', '5']",[],"['8', '4']","['10', '9']"
223,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '1', '6', '5', '8']",[],"[None, '4']","['10', '9']"
223,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '6', '5', '8']",[],"['2', '4']","['10', '9']"
224,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['1', '6', '5', '8', '4']",[],"['2', None]","['10', '9']"
224,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '5', '8', '4']",[],"['2', '1']","['10', '9']"
225,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '5', '8', '4', '2']",[],"[None, '1']","['10', '9']"
225,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '8', '4', '2']",[],"['6', '1']","['10', '9']"
226,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '8', '4', '2', '1']",[],"['6', None]","['10', '9']"
226,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '4', '2', '1']",[],"['6', '5']","['10', '9']"
227,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '4', '2', '1', '6']",[],"[None, '5']","['10', '9']"
227,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '2', '1', '6']",[],"['8', '5']","['10', '9']"
228,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '2', '1', '6', '5']",[],"['8', None]","['10', '9']"
228,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '1', '6', '5']",[],"['8', '4']","['10', '9']"
229,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['2', '1', '6', '5', '8']",[],"[None, '4']","['10', '9']"
229,9 finished I/O → ready queue,io_to_ready,9,IO1,"['2', '1', '6', '5', '8', '9']",[],"[None, '4']","['10', None]"
229,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['1', '6', '5', '8', '9']",[],"['2', '4']","['10', None]"
230,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['1', '6', '5', '8', '9', '4']",[],"['2', None]","['10', None]"
230,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '5', '8', '9', '4']",[],"['2', '1']","['10', None]"
231,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['6', '5', '8', '9', '4', '2']",[],"[None, '1']","['10', None]"
231,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['5', '8', '9', '4', '2']",[],"['6', '1']","['10', None]"
232,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['5', '8', '9', '4', '2', '6']",[],"[None, '1']","['10', None]"
232,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['5', '8', '9', '4', '2', '6', '1']",[],"[None, None]","['10', None]"
232,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '9', '4', '2', '6', '1']",[],"['5', None]","['10', None]"
232,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '4', '2', '6', '1']",[],"['5', '8']","['10', None]"
234,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['9', '4', '2', '6', '1', '5']",[],"[None, '8']","['10', None]"
234,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '4', '2', '6', '1', '5', '8']",[],"[None, None]","['10', None]"
234,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '2', '6', '1', '5', '8']",[],"['9', None]","['10', None]"
234,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '6', '1', '5', '8']",[],"['9', '4']","['10', None]"
236,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '6', '1', '5', '8', '9']",[],"[None, '4']","['10', None]"
236,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['2', '6', '1', '5', '8', '9', '4']",[],"[None, None]","['10', None]"
236,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '1', '5', '8', '9', '4']",[],"['2', None]","['10', None]"
236,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '5', '8', '9', '4']",[],"['2', '6']","['10', None]"
238,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['1', '5', '8', '9', '4', '2']",[],"[None, '6']","['10', None]"
238,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['1', '5', '8', '9', '4', '2', '6']",[],"[None, None]","['10', None]"
238,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['5', '8', '9', '4', '2', '6']",[],"['1', None]","['10', None]"
238,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['8', '9', '4', '2', '6']",[],"['1', '5']","['10', None]"
239,10 finished I/O → ready queue,io_to_ready,10,IO0,"['8', '9', '4', '2', '6', '10']",[],"['1', '5']","[None, None]"
240,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['8', '9', '4', '2', '6', '10']",['1'],"[None, '5']","[None, None]"
240,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['8', '9', '4', '2', '6', '10', '5']",['1'],"[None, None]","[None, None]"
240,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '4', '2', '6', '10', '5']",['1'],"['8', None]","[None, None]"
240,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '2', '6', '10', '5']",['1'],"['8', '9']","[None, None]"
240,1 dispatched to IO0,dispatch_io,1,IO0,"['4', '2', '6', '10', '5']",[],"['8', '9']","['1', None]"
242,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '2', '6', '10', '5', '8']",[],"[None, '9']","['1', None]"
242,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '2', '6', '10', '5', '8', '9']",[],"[None, None]","['1', None]"
242,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['2', '6', '10', '5', '8', '9']",[],"['4', None]","['1', None]"
242,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['6', '10', '5', '8', '9']",[],"['4', '2']","['1', None]"
244,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['6', '10', '5', '8', '9', '4']",[],"[None, '2']","['1', None]"
244,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['6', '10', '5', '8', '9', '4', '2']",[],"[None, None]","['1', None]"
244,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '5', '8', '9', '4', '2']",[],"['6', None]","['1', None]"
244,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '8', '9', '4', '2']",[],"['6', '10']","['1', None]"
246,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['5', '8', '9', '4', '2', '6']",[],"[None, '10']","['1', None]"
246,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '8', '9', '4', '2', '6', '10']",[],"[None, None]","['1', None]"
246,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '9', '4', '2', '6', '10']",[],"['5', None]","['1', None]"
246,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '4', '2', '6', '10']",[],"['5', '8']","['1', None]"
247,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['9', '4', '2', '6', '10', '5']",[],"[None, '8']","['1', None]"
247,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '2', '6', '10', '5']",[],"['9', '8']","['1', None]"
248,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '2', '6', '10', '5', '8']",[],"['9', None]","['1', None]"
248,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['2', '6', '10', '5', '8']",[],"['9', '4']","['1', None]"
249,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['2', '6', '10', '5', '8', '9']",[],"[None, '4']","['1', None]"
249,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['6', '10', '5', '8', '9']",[],"['2', '4']","['1', None]"
250,2 finished all bursts,finished,2,CPU0,"['6', '10', '5', '8', '9']",[],"[None, '4']","['1', None]"
250,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '10', '5', '8', '9', '4']",[],"[None, None]","['1', None]"
250,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '5', '8', '9', '4']",[],"['6', None]","['1', None]"
250,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '8', '9', '4']",[],"['6', '10']","['1', None]"
252,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '8', '9', '4', '6']",[],"[None, '10']","['1', None]"
252,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '8', '9', '4', '6', '10']",[],"[None, None]","['1', None]"
252,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '9', '4', '6', '10']",[],"['5', None]","['1', None]"
252,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '4', '6', '10']",[],"['5', '8']","['1', None]"
254,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['9', '4', '6', '10', '5']",[],"[None, '8']","['1', None]"
254,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '4', '6', '10', '5', '8']",[],"[None, None]","['1', None]"
254,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '6', '10', '5', '8']",[],"['9', None]","['1', None]"
254,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '10', '5', '8']",[],"['9', '4']","['1', None]"
256,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['6', '10', '5', '8', '9']",[],"[None, '4']","['1', None]"
256,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '10', '5', '8', '9', '4']",[],"[None, None]","['1', None]"
256,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '5', '8', '9', '4']",[],"['6', None]","['1', None]"
256,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['5', '8', '9', '4']",[],"['6', '10']","['1', None]"
257,1 finished I/O → ready queue,io_to_ready,1,IO0,"['5', '8', '9', '4', '1']",[],"['6', '10']","[None, None]"
258,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '8', '9', '4', '1', '6']",[],"[None, '10']","[None, None]"
258,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '8', '9', '4', '1', '6', '10']",[],"[None, None]","[None, None]"
258,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['8', '9', '4', '1', '6', '10']",[],"['5', None]","[None, None]"
258,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '4', '1', '6', '10']",[],"['5', '8']","[None, None]"
259,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['9', '4', '1', '6', '10', '8']",[],"['5', None]","[None, None]"
259,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '1', '6', '10', '8']",[],"['5', '9']","[None, None]"
260,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '1', '6', '10', '8', '5']",[],"[None, '9']","[None, None]"
260,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '6', '10', '8', '5']",[],"['4', '9']","[None, None]"
261,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['1', '6', '10', '8', '5', '9']",[],"['4', None]","[None, None]"
261,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['6', '10', '8', '5', '9']",[],"['4', '1']","[None, None]"
262,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '10', '8', '5', '9', '4']",[],"[None, '1']","[None, None]"
262,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '8', '5', '9', '4']",[],"['6', '1']","[None, None]"
263,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['10', '8', '5', '9', '4', '1']",[],"['6', None]","[None, None]"
263,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '5', '9', '4', '1']",[],"['6', '10']","[None, None]"
264,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '5', '9', '4', '1', '6']",[],"[None, '10']","[None, None]"
264,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '9', '4', '1', '6']",[],"['8', '10']","[None, None]"
265,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['5', '9', '4', '1', '6', '10']",[],"['8', None]","[None, None]"
265,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['9', '4', '1', '6', '10']",[],"['8', '5']","[None, None]"
266,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['9', '4', '1', '6', '10', '8']",[],"[None, '5']","[None, None]"
266,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '1', '6', '10', '8']",[],"['9', '5']","[None, None]"
267,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['4', '1', '6', '10', '8', '5']",[],"['9', None]","[None, None]"
267,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '6', '10', '8', '5']",[],"['9', '4']","[None, None]"
268,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['1', '6', '10', '8', '5', '9']",[],"[None, '4']","[None, None]"
268,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '10', '8', '5', '9']",[],"['1', '4']","[None, None]"
269,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '10', '8', '5', '9', '4']",[],"['1', None]","[None, None]"
269,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '8', '5', '9', '4']",[],"['1', '6']","[None, None]"
270,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['10', '8', '5', '9', '4', '1']",[],"[None, '6']","[None, None]"
270,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '5', '9', '4', '1']",[],"['10', '6']","[None, None]"
271,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['8', '5', '9', '4', '1', '6']",[],"['10', None]","[None, None]"
271,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['5', '9', '4', '1', '6']",[],"['10', '8']","[None, None]"
272,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['5', '9', '4', '1', '6', '10']",[],"[None, '8']","[None, None]"
272,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['5', '9', '4', '1', '6', '10', '8']",[],"[None, None]","[None, None]"
272,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '4', '1', '6', '10', '8']",[],"['5', None]","[None, None]"
272,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['4', '1', '6', '10', '8']",[],"['5', '9']","[None, None]"
273,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['4', '1', '6', '10', '8', '9']",[],"['5', None]","[None, None]"
273,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '6', '10', '8', '9']",[],"['5', '4']","[None, None]"
274,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['1', '6', '10', '8', '9', '5']",[],"[None, '4']","[None, None]"
274,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '10', '8', '9', '5']",[],"['1', '4']","[None, None]"
275,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['6', '10', '8', '9', '5', '1']",[],"[None, '4']","[None, None]"
275,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['6', '10', '8', '9', '5', '1', '4']",[],"[None, None]","[None, None]"
275,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['10', '8', '9', '5', '1', '4']",[],"['6', None]","[None, None]"
275,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['8', '9', '5', '1', '4']",[],"['6', '10']","[None, None]"
277,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '9', '5', '1', '4', '6']",[],"[None, '10']","[None, None]"
277,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['8', '9', '5', '1', '4', '6', '10']",[],"[None, None]","[None, None]"
277,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '5', '1', '4', '6', '10']",[],"['8', None]","[None, None]"
277,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['5', '1', '4', '6', '10']",[],"['8', '9']","[None, None]"
279,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '1', '4', '6', '10', '8']",[],"[None, '9']","[None, None]"
279,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['5', '1', '4', '6', '10', '8', '9']",[],"[None, None]","[None, None]"
279,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['1', '4', '6', '10', '8', '9']",[],"['5', None]","[None, None]"
279,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['4', '6', '10', '8', '9']",[],"['5', '1']","[None, None]"
281,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['4', '6', '10', '8', '9', '5']",[],"[None, '1']","[None, None]"
281,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['4', '6', '10', '8', '9', '5', '1']",[],"[None, None]","[None, None]"
281,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['6', '10', '8', '9', '5', '1']",[],"['4', None]","[None, None]"
281,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['10', '8', '9', '5', '1']",[],"['4', '6']","[None, None]"
283,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['10', '8', '9', '5', '1', '4']",[],"[None, '6']","[None, None]"
283,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '8', '9', '5', '1', '4', '6']",[],"[None, None]","[None, None]"
283,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['8', '9', '5', '1', '4', '6']",[],"['10', None]","[None, None]"
283,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '5', '1', '4', '6']",[],"['10', '8']","[None, None]"
285,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['9', '5', '1', '4', '6']",['10'],"[None, '8']","[None, None]"
285,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '5', '1', '4', '6', '8']",['10'],"[None, None]","[None, None]"
285,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['5', '1', '4', '6', '8']",['10'],"['9', None]","[None, None]"
285,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '4', '6', '8']",['10'],"['9', '5']","[None, None]"
285,10 dispatched to IO0,dispatch_io,10,IO0,"['1', '4', '6', '8']",[],"['9', '5']","['10', None]"
287,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['1', '4', '6', '8', '9']",[],"[None, '5']","['10', None]"
287,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['1', '4', '6', '8', '9']",['5'],"[None, None]","['10', None]"
287,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['4', '6', '8', '9']",['5'],"['1', None]","['10', None]"
287,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['6', '8', '9']",['5'],"['1', '4']","['10', None]"
287,5 dispatched to IO1,dispatch_io,5,IO1,"['6', '8', '9']",[],"['1', '4']","['10', '5']"
288,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['6', '8', '9']",['4'],"['1', None]","['10', '5']"
288,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '9']",['4'],"['1', '6']","['10', '5']"
289,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '9', '1']",['4'],"[None, '6']","['10', '5']"
289,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '1']",['4'],"['8', '6']","['10', '5']"
290,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '1', '6']",['4'],"['8', None]","['10', '5']"
290,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['1', '6']",['4'],"['8', '9']","['10', '5']"
291,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '6', '8']",['4'],"[None, '9']","['10', '5']"
291,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['6', '8']",['4'],"['1', '9']","['10', '5']"
292,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['6', '8', '9']",['4'],"['1', None]","['10', '5']"
292,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['8', '9']",['4'],"['1', '6']","['10', '5']"
293,1 finished all bursts,finished,1,CPU0,"['8', '9']",['4'],"[None, '6']","['10', '5']"
293,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['9'],['4'],"['8', '6']","['10', '5']"
294,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '6']",['4'],"['8', None]","['10', '5']"
294,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['6'],['4'],"['8', '9']","['10', '5']"
295,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['6', '8']",['4'],"[None, '9']","['10', '5']"
295,10 finished I/O → ready queue,io_to_ready,10,IO0,"['6', '8', '10']",['4'],"[None, '9']","[None, '5']"
295,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['8', '10']",['4'],"['6', '9']","[None, '5']"
295,4 dispatched to IO0,dispatch_io,4,IO0,"['8', '10']",[],"['6', '9']","['4', '5']"
296,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['8', '10', '9']",[],"['6', None]","['4', '5']"
296,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['10', '9']",[],"['6', '8']","['4', '5']"
297,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['10', '9', '6']",[],"[None, '8']","['4', '5']"
297,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '6']",[],"['10', '8']","['4', '5']"
298,8 finished all bursts,finished,8,CPU1,"['9', '6']",[],"['10', None]","['4', '5']"
298,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['6'],[],"['10', '9']","['4', '5']"
299,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['6', '10']",[],"[None, '9']","['4', '5']"
299,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['10'],[],"['6', '9']","['4', '5']"
300,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['10', '9']",[],"['6', None]","['4', '5']"
300,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['9'],[],"['6', '10']","['4', '5']"
301,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['9', '6']",[],"[None, '10']","['4', '5']"
301,9 dispatched to CPU0,dispatch_cpu,9,CPU0,['6'],[],"['9', '10']","['4', '5']"
302,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['6', '10']",[],"['9', None]","['4', '5']"
302,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['10'],[],"['9', '6']","['4', '5']"
303,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['10', '9']",[],"[None, '6']","['4', '5']"
303,6 finished CPU → ready queue,cpu_to_ready,6,CPU1,"['10', '9', '6']",[],"[None, None]","['4', '5']"
303,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['9', '6']",[],"['10', None]","['4', '5']"
303,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['6'],[],"['10', '9']","['4', '5']"
305,10 finished CPU → wait queue,cpu_to_io,10,CPU0,['6'],['10'],"[None, '9']","['4', '5']"
305,9 finished all bursts,finished,9,CPU1,['6'],['10'],"[None, None]","['4', '5']"
305,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],['10'],"['6', None]","['4', '5']"
307,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],['10'],"[None, None]","['4', '5']"
307,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],['10'],"['6', None]","['4', '5']"
309,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],['10'],"[None, None]","['4', '5']"
309,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],['10'],"['6', None]","['4', '5']"
311,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],['10'],"[None, None]","['4', '5']"
311,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],['10'],"['6', None]","['4', '5']"
312,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,['6'],['10'],"[None, None]","['4', '5']"
312,5 finished I/O → ready queue,io_to_ready,5,IO1,"['6', '5']",['10'],"[None, None]","['4', None]"
312,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],['10'],"['6', None]","['4', None]"
312,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],['10'],"['6', '5']","['4', None]"
312,10 dispatched to IO1,dispatch_io,10,IO1,[],[],"['6', '5']","['4', '10']"
314,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, '5']","['4', '10']"
314,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '5']",[],"[None, None]","['4', '10']"
314,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],[],"['6', None]","['4', '10']"
314,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],[],"['6', '5']","['4', '10']"
316,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, '5']","['4', '10']"
316,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '5']",[],"[None, None]","['4', '10']"
316,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['5'],[],"['6', None]","['4', '10']"
316,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],[],"['6', '5']","['4', '10']"
318,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, '5']","['4', '10']"
318,5 finished all bursts,finished,5,CPU1,['6'],[],"[None, None]","['4', '10']"
318,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', None]","['4', '10']"
320,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, None]","['4', '10']"
320,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', None]","['4', '10']"
321,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],[],"['6', None]","[None, '10']"
321,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['6', '4']","[None, '10']"
322,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, '4']","[None, '10']"
322,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', '4']","[None, '10']"
323,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['6', None]","[None, '10']"
323,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['6', '4']","[None, '10']"
324,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, '4']","[None, '10']"
324,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', '4']","[None, '10']"
325,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['6', None]","[None, '10']"
325,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['6', '4']","[None, '10']"
326,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],['6'],"[None, '4']","[None, '10']"
326,6 dispatched to IO0,dispatch_io,6,IO0,[],[],"[None, '4']","['6', '10']"
327,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"[None, None]","['6', '10']"
327,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],[],"['4', None]","['6', '10']"
329,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, None]","['6', '10']"
329,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],[],"['4', None]","['6', '10']"
331,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, None]","['6', '10']"
331,10 finished I/O → ready queue,io_to_ready,10,IO1,"['4', '10']",[],"[None, None]","['6', None]"
331,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],[],"['4', None]","['6', None]"
331,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],[],"['4', '10']","['6', None]"
333,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '10']","['6', None]"
333,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']",[],"[None, None]","['6', None]"
333,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],[],"['4', None]","['6', None]"
333,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],[],"['4', '10']","['6', None]"
335,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '10']","['6', None]"
335,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']",[],"[None, None]","['6', None]"
335,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],[],"['4', None]","['6', None]"
335,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],[],"['4', '10']","['6', None]"
337,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '10']","['6', None]"
337,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']",[],"[None, None]","['6', None]"
337,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],[],"['4', None]","['6', None]"
337,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],[],"['4', '10']","['6', None]"
339,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '10']","['6', None]"
339,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']",[],"[None, None]","['6', None]"
339,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],[],"['4', None]","['6', None]"
339,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],[],"['4', '10']","['6', None]"
341,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],[],"[None, '10']","['6', None]"
341,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']",[],"[None, None]","['6', None]"
341,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],[],"['4', None]","['6', None]"
341,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],[],"['4', '10']","['6', None]"
343,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '10']","['6', None]"
343,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['4', '10']",[],"[None, None]","['6', None]"
343,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['10'],[],"['4', None]","['6', None]"
343,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],[],"['4', '10']","['6', None]"
344,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,['10'],[],"['4', None]","['6', None]"
344,10 dispatched to CPU1,dispatch_cpu,10,CPU1,[],[],"['4', '10']","['6', None]"
345,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],[],"[None, '10']","['6', None]"
345,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],[],"['4', '10']","['6', None]"
346,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,['10'],[],"['4', None]","['6', None]"
346,6 finished I/O → ready queue,io_to_ready,6,IO0,"['10', '6']",[],"['4', None]","[None, None]"
346,10 dispatched to CPU1,dispatch_cpu,10,CPU1,['6'],[],"['4', '10']","[None, None]"
347,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '4']",[],"[None, '10']","[None, None]"
347,6 dispatched to CPU0,dispatch_cpu,6,CPU0,['4'],[],"['6', '10']","[None, None]"
348,10 finished all bursts,finished,10,CPU1,['4'],[],"['6', None]","[None, None]"
348,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['6', '4']","[None, None]"
349,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, '4']","[None, None]"
349,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', '4']","[None, None]"
350,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['6', None]","[None, None]"
350,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['6', '4']","[None, None]"
351,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, '4']","[None, None]"
351,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', '4']","[None, None]"
352,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],[],"['6', None]","[None, None]"
352,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],[],"['6', '4']","[None, None]"
353,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, '4']","[None, None]"
353,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', '4']","[None, None]"
354,6 finished all bursts,finished,6,CPU0,[],[],"[None, '4']","[None, None]"
354,4 finished all bursts,finished,4,CPU1,[],[],"[None, None]","[None, None]"
