INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/project/Verilog/1213_UVM_register/1213_UVM_register.srcs/sim_1/new/tb_uvm_register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uvm_register
