@W: FA406 |Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.
@W: FA108 :"/home/mwp8699/CE387-Assignments/final_project/sv/divide.sv":1:7:1:12|The top-level design name divide collides with an Intel FPGA primitive, LPM name or a Verilog reserved word. P&R will likely fail. 
@W: MT420 |Found inferred clock divide|clock with period 5.54ns. Please declare a user-defined clock on port clock.
