
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//watch_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	401cc0 <ferror@plt+0x60>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 416000 <ferror@plt+0x143a0>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <error@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <use_default_colors@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <strtod@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <has_colors@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <waddch@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <pipe@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <__cxa_atexit@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <cbreak@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <ctime@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <waddnstr@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <asprintf@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fork@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <__fpending@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <snprintf@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <init_pair@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <signal@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <fclose@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <time@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <wrefresh@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <initscr@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <start_color@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <bindtextdomain@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <__libc_start_main@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <fgetc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <fdopen@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <gettimeofday@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <sleep@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <realloc@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <winch@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <beep@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <getc@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <putenv@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <system@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <strdup@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <close@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <nonl@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <__gmon_start__@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <abort@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <textdomain@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <getopt_long@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <execvp@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <ungetc@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <fflush@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <endwin@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <wclear@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <sysconf@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <gethostname@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <noecho@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <usleep@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <dcgettext@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <dup2@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <wmove@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <printf@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <__errno_location@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <getenv@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <waitpid@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <fprintf@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <resizeterm@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <ioctl@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <setlocale@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <ferror@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x153a0>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

Disassembly of section .text:

0000000000401c70 <.text>:
  401c70:	mov	x29, #0x0                   	// #0
  401c74:	mov	x30, #0x0                   	// #0
  401c78:	mov	x5, x0
  401c7c:	ldr	x1, [sp]
  401c80:	add	x2, sp, #0x8
  401c84:	mov	x6, sp
  401c88:	movz	x0, #0x0, lsl #48
  401c8c:	movk	x0, #0x0, lsl #32
  401c90:	movk	x0, #0x40, lsl #16
  401c94:	movk	x0, #0x1d9c
  401c98:	movz	x3, #0x0, lsl #48
  401c9c:	movk	x3, #0x0, lsl #32
  401ca0:	movk	x3, #0x40, lsl #16
  401ca4:	movk	x3, #0x5b48
  401ca8:	movz	x4, #0x0, lsl #48
  401cac:	movk	x4, #0x0, lsl #32
  401cb0:	movk	x4, #0x40, lsl #16
  401cb4:	movk	x4, #0x5bc8
  401cb8:	bl	4019d0 <__libc_start_main@plt>
  401cbc:	bl	401ac0 <abort@plt>
  401cc0:	adrp	x0, 416000 <ferror@plt+0x143a0>
  401cc4:	ldr	x0, [x0, #4064]
  401cc8:	cbz	x0, 401cd0 <ferror@plt+0x70>
  401ccc:	b	401ab0 <__gmon_start__@plt>
  401cd0:	ret
  401cd4:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401cd8:	add	x1, x0, #0x3c8
  401cdc:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401ce0:	add	x0, x0, #0x3c8
  401ce4:	cmp	x1, x0
  401ce8:	b.eq	401d14 <ferror@plt+0xb4>  // b.none
  401cec:	sub	sp, sp, #0x10
  401cf0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401cf4:	ldr	x1, [x1, #3064]
  401cf8:	str	x1, [sp, #8]
  401cfc:	cbz	x1, 401d0c <ferror@plt+0xac>
  401d00:	mov	x16, x1
  401d04:	add	sp, sp, #0x10
  401d08:	br	x16
  401d0c:	add	sp, sp, #0x10
  401d10:	ret
  401d14:	ret
  401d18:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d1c:	add	x1, x0, #0x3c8
  401d20:	adrp	x0, 417000 <ferror@plt+0x153a0>
  401d24:	add	x0, x0, #0x3c8
  401d28:	sub	x1, x1, x0
  401d2c:	mov	x2, #0x2                   	// #2
  401d30:	asr	x1, x1, #3
  401d34:	sdiv	x1, x1, x2
  401d38:	cbz	x1, 401d64 <ferror@plt+0x104>
  401d3c:	sub	sp, sp, #0x10
  401d40:	adrp	x2, 405000 <ferror@plt+0x33a0>
  401d44:	ldr	x2, [x2, #3072]
  401d48:	str	x2, [sp, #8]
  401d4c:	cbz	x2, 401d5c <ferror@plt+0xfc>
  401d50:	mov	x16, x2
  401d54:	add	sp, sp, #0x10
  401d58:	br	x16
  401d5c:	add	sp, sp, #0x10
  401d60:	ret
  401d64:	ret
  401d68:	stp	x29, x30, [sp, #-32]!
  401d6c:	mov	x29, sp
  401d70:	str	x19, [sp, #16]
  401d74:	adrp	x19, 417000 <ferror@plt+0x153a0>
  401d78:	ldrb	w0, [x19, #1032]
  401d7c:	cbnz	w0, 401d8c <ferror@plt+0x12c>
  401d80:	bl	401cd4 <ferror@plt+0x74>
  401d84:	mov	w0, #0x1                   	// #1
  401d88:	strb	w0, [x19, #1032]
  401d8c:	ldr	x19, [sp, #16]
  401d90:	ldp	x29, x30, [sp], #32
  401d94:	ret
  401d98:	b	401d18 <ferror@plt+0xb8>
  401d9c:	sub	sp, sp, #0x120
  401da0:	stp	x26, x25, [sp, #224]
  401da4:	adrp	x25, 417000 <ferror@plt+0x153a0>
  401da8:	ldr	x8, [x25, #1024]
  401dac:	stp	x22, x21, [sp, #256]
  401db0:	mov	x21, x1
  401db4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401db8:	mov	w22, w0
  401dbc:	adrp	x9, 417000 <ferror@plt+0x153a0>
  401dc0:	add	x1, x1, #0xfab
  401dc4:	mov	w0, #0x6                   	// #6
  401dc8:	str	d10, [sp, #160]
  401dcc:	stp	d9, d8, [sp, #176]
  401dd0:	stp	x29, x30, [sp, #192]
  401dd4:	stp	x28, x27, [sp, #208]
  401dd8:	stp	x24, x23, [sp, #240]
  401ddc:	stp	x20, x19, [sp, #272]
  401de0:	add	x29, sp, #0xa0
  401de4:	str	x8, [x9, #968]
  401de8:	bl	401c50 <setlocale@plt>
  401dec:	adrp	x19, 405000 <ferror@plt+0x33a0>
  401df0:	add	x19, x19, #0xcd9
  401df4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401df8:	add	x1, x1, #0xce3
  401dfc:	mov	x0, x19
  401e00:	bl	4019c0 <bindtextdomain@plt>
  401e04:	mov	x0, x19
  401e08:	bl	401ad0 <textdomain@plt>
  401e0c:	adrp	x0, 403000 <ferror@plt+0x13a0>
  401e10:	add	x0, x0, #0x4c8
  401e14:	bl	405bd0 <ferror@plt+0x3f70>
  401e18:	adrp	x8, 405000 <ferror@plt+0x33a0>
  401e1c:	adrp	x9, 405000 <ferror@plt+0x33a0>
  401e20:	ldr	d9, [x8, #3080]
  401e24:	ldr	d10, [x9, #3088]
  401e28:	adrp	x19, 405000 <ferror@plt+0x33a0>
  401e2c:	adrp	x20, 417000 <ferror@plt+0x153a0>
  401e30:	adrp	x26, 405000 <ferror@plt+0x33a0>
  401e34:	fmov	d8, #2.000000000000000000e+00
  401e38:	add	x19, x19, #0xcf5
  401e3c:	add	x20, x20, #0x238
  401e40:	add	x26, x26, #0xc28
  401e44:	adrp	x28, 417000 <ferror@plt+0x153a0>
  401e48:	adrp	x27, 417000 <ferror@plt+0x153a0>
  401e4c:	mov	w23, #0x1                   	// #1
  401e50:	mov	w0, w22
  401e54:	mov	x1, x21
  401e58:	mov	x2, x19
  401e5c:	mov	x3, x20
  401e60:	mov	x4, xzr
  401e64:	bl	401ae0 <getopt_long@plt>
  401e68:	sub	w8, w0, #0x62
  401e6c:	cmp	w8, #0x16
  401e70:	b.hi	401f44 <ferror@plt+0x2e4>  // b.pmore
  401e74:	adr	x9, 401e84 <ferror@plt+0x224>
  401e78:	ldrh	w10, [x26, x8, lsl #1]
  401e7c:	add	x9, x9, x10, lsl #2
  401e80:	br	x9
  401e84:	ldr	w8, [x28, #1036]
  401e88:	orr	w8, w8, #0x10
  401e8c:	str	w8, [x28, #1036]
  401e90:	b	401e50 <ferror@plt+0x1f0>
  401e94:	ldr	w8, [x28, #1036]
  401e98:	orr	w8, w8, #0x8
  401e9c:	str	w8, [x28, #1036]
  401ea0:	b	401e50 <ferror@plt+0x1f0>
  401ea4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  401ea8:	strb	w23, [x8, #1040]
  401eac:	b	401e50 <ferror@plt+0x1f0>
  401eb0:	ldr	w8, [x28, #1036]
  401eb4:	ldr	x9, [x27, #984]
  401eb8:	orr	w10, w8, #0x2
  401ebc:	str	w10, [x28, #1036]
  401ec0:	cbz	x9, 401e50 <ferror@plt+0x1f0>
  401ec4:	orr	w8, w8, #0x6
  401ec8:	str	w8, [x28, #1036]
  401ecc:	b	401e50 <ferror@plt+0x1f0>
  401ed0:	ldr	x24, [x27, #984]
  401ed4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	mov	x0, xzr
  401ee0:	add	x1, x1, #0xd05
  401ee4:	bl	401bb0 <dcgettext@plt>
  401ee8:	mov	x1, x0
  401eec:	mov	x0, x24
  401ef0:	bl	403214 <ferror@plt+0x15b4>
  401ef4:	fmax	d8, d0, d9
  401ef8:	fcmp	d8, d10
  401efc:	b.le	401e50 <ferror@plt+0x1f0>
  401f00:	mov	v8.16b, v10.16b
  401f04:	b	401e50 <ferror@plt+0x1f0>
  401f08:	ldr	w8, [x28, #1036]
  401f0c:	orr	w8, w8, #0x20
  401f10:	str	w8, [x28, #1036]
  401f14:	b	401e50 <ferror@plt+0x1f0>
  401f18:	adrp	x8, 417000 <ferror@plt+0x153a0>
  401f1c:	strb	w23, [x8, #1044]
  401f20:	b	401e50 <ferror@plt+0x1f0>
  401f24:	ldr	w8, [x28, #1036]
  401f28:	orr	w8, w8, #0x40
  401f2c:	str	w8, [x28, #1036]
  401f30:	b	401e50 <ferror@plt+0x1f0>
  401f34:	ldr	w8, [x28, #1036]
  401f38:	orr	w8, w8, #0x80
  401f3c:	str	w8, [x28, #1036]
  401f40:	b	401e50 <ferror@plt+0x1f0>
  401f44:	cmn	w0, #0x1
  401f48:	b.ne	402828 <ferror@plt+0xbc8>  // b.any
  401f4c:	adrp	x19, 417000 <ferror@plt+0x153a0>
  401f50:	ldrsw	x8, [x19, #992]
  401f54:	cmp	w8, w22
  401f58:	b.ge	402828 <ferror@plt+0xbc8>  // b.tcont
  401f5c:	add	x9, x21, x8, lsl #3
  401f60:	add	w8, w8, #0x1
  401f64:	str	w8, [x19, #992]
  401f68:	ldr	x0, [x9]
  401f6c:	str	x9, [sp, #8]
  401f70:	cbz	x0, 401fc0 <ferror@plt+0x360>
  401f74:	bl	401a80 <strdup@plt>
  401f78:	mov	x20, x0
  401f7c:	cbnz	x0, 401fc4 <ferror@plt+0x364>
  401f80:	adrp	x2, 406000 <ferror@plt+0x43a0>
  401f84:	add	x2, x2, #0x31
  401f88:	mov	w0, #0x1                   	// #1
  401f8c:	mov	w1, wzr
  401f90:	bl	401870 <error@plt>
  401f94:	b	401fc4 <ferror@plt+0x364>
  401f98:	adrp	x1, 405000 <ferror@plt+0x33a0>
  401f9c:	add	x1, x1, #0xd1e
  401fa0:	mov	w2, #0x5                   	// #5
  401fa4:	mov	x0, xzr
  401fa8:	bl	401bb0 <dcgettext@plt>
  401fac:	ldr	x1, [x25, #1024]
  401fb0:	adrp	x2, 405000 <ferror@plt+0x33a0>
  401fb4:	add	x2, x2, #0xd2a
  401fb8:	bl	401be0 <printf@plt>
  401fbc:	b	4027fc <ferror@plt+0xb9c>
  401fc0:	mov	x20, xzr
  401fc4:	ldr	w25, [x19, #992]
  401fc8:	cmp	w25, w22
  401fcc:	b.ge	402058 <ferror@plt+0x3f8>  // b.tcont
  401fd0:	mov	x0, x20
  401fd4:	bl	401840 <strlen@plt>
  401fd8:	mov	x24, x0
  401fdc:	ldr	x0, [x21, w25, sxtw #3]
  401fe0:	bl	401840 <strlen@plt>
  401fe4:	mov	x25, x0
  401fe8:	add	w27, w24, w25
  401fec:	add	w23, w27, #0x2
  401ff0:	sxtw	x26, w23
  401ff4:	mov	x0, x20
  401ff8:	mov	x1, x26
  401ffc:	bl	401a20 <realloc@plt>
  402000:	mov	x20, x0
  402004:	cbnz	x0, 402024 <ferror@plt+0x3c4>
  402008:	cbz	w23, 402024 <ferror@plt+0x3c4>
  40200c:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402010:	mov	w0, #0x1                   	// #1
  402014:	mov	w1, wzr
  402018:	add	x2, x2, #0x49
  40201c:	mov	x3, x26
  402020:	bl	401870 <error@plt>
  402024:	ldrsw	x23, [x19, #992]
  402028:	add	x0, x20, w24, sxtw
  40202c:	mov	w8, #0x20                  	// #32
  402030:	strb	w8, [x0], #1
  402034:	ldr	x1, [x21, x23, lsl #3]
  402038:	sxtw	x2, w25
  40203c:	bl	401820 <memcpy@plt>
  402040:	add	w25, w23, #0x1
  402044:	add	w24, w27, #0x1
  402048:	cmp	w25, w22
  40204c:	strb	wzr, [x20, w24, sxtw]
  402050:	str	w25, [x19, #992]
  402054:	b.lt	401fdc <ferror@plt+0x37c>  // b.tstop
  402058:	str	x20, [sp, #24]
  40205c:	bl	402ac8 <ferror@plt+0xe68>
  402060:	adrp	x21, 402000 <ferror@plt+0x3a0>
  402064:	add	x21, x21, #0xc98
  402068:	mov	w0, #0x2                   	// #2
  40206c:	mov	x1, x21
  402070:	bl	401960 <signal@plt>
  402074:	mov	w0, #0xf                   	// #15
  402078:	mov	x1, x21
  40207c:	bl	401960 <signal@plt>
  402080:	mov	w0, #0x1                   	// #1
  402084:	mov	x1, x21
  402088:	mov	w19, #0x1                   	// #1
  40208c:	bl	401960 <signal@plt>
  402090:	adrp	x1, 402000 <ferror@plt+0x3a0>
  402094:	add	x1, x1, #0xca4
  402098:	mov	w0, #0x1c                  	// #28
  40209c:	bl	401960 <signal@plt>
  4020a0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4020a4:	strb	w19, [x8, #1048]
  4020a8:	bl	4019a0 <initscr@plt>
  4020ac:	ldrb	w8, [x28, #1036]
  4020b0:	adrp	x22, 417000 <ferror@plt+0x153a0>
  4020b4:	adrp	x23, 417000 <ferror@plt+0x153a0>
  4020b8:	tbz	w8, #5, 402170 <ferror@plt+0x510>
  4020bc:	bl	4018a0 <has_colors@plt>
  4020c0:	tbz	w0, #0, 402164 <ferror@plt+0x504>
  4020c4:	bl	4019b0 <start_color@plt>
  4020c8:	bl	401880 <use_default_colors@plt>
  4020cc:	adrp	x20, 405000 <ferror@plt+0x33a0>
  4020d0:	mov	w8, wzr
  4020d4:	adrp	x19, 417000 <ferror@plt+0x153a0>
  4020d8:	mov	w9, #0x1                   	// #1
  4020dc:	add	x20, x20, #0xc74
  4020e0:	mov	w21, #0x9                   	// #9
  4020e4:	str	wzr, [x23, #1120]
  4020e8:	strb	w9, [x19, #1116]
  4020ec:	str	wzr, [x22, #1124]
  4020f0:	tbz	w9, #0, 402138 <ferror@plt+0x4d8>
  4020f4:	mov	w11, wzr
  4020f8:	mov	w10, #0x9                   	// #9
  4020fc:	ldrh	w1, [x20, w11, sxtw #1]
  402100:	ldrh	w2, [x20, w8, sxtw #1]
  402104:	madd	w8, w10, w8, w11
  402108:	add	w0, w8, #0x1
  40210c:	bl	401950 <init_pair@plt>
  402110:	ldr	w8, [x22, #1124]
  402114:	ldrb	w9, [x19, #1116]
  402118:	add	w11, w8, #0x1
  40211c:	ldr	w8, [x23, #1120]
  402120:	cmp	w9, #0x0
  402124:	csel	w10, w21, wzr, ne  // ne = any
  402128:	cmp	w11, w10
  40212c:	str	w11, [x22, #1124]
  402130:	b.lt	4020fc <ferror@plt+0x49c>  // b.tstop
  402134:	b	402140 <ferror@plt+0x4e0>
  402138:	mov	w10, wzr
  40213c:	mov	w9, wzr
  402140:	add	w8, w8, #0x1
  402144:	cmp	w8, w10
  402148:	str	w8, [x23, #1120]
  40214c:	b.lt	4020ec <ferror@plt+0x48c>  // b.tstop
  402150:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402154:	str	wzr, [x8, #1128]
  402158:	str	wzr, [x22, #1124]
  40215c:	str	wzr, [x23, #1120]
  402160:	b	402170 <ferror@plt+0x510>
  402164:	ldr	w8, [x28, #1036]
  402168:	orr	w8, w8, #0x20
  40216c:	str	w8, [x28, #1036]
  402170:	bl	401aa0 <nonl@plt>
  402174:	bl	401b90 <noecho@plt>
  402178:	bl	4018e0 <cbreak@plt>
  40217c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402180:	ldrb	w8, [x8, #1044]
  402184:	cmp	w8, #0x1
  402188:	b.ne	4021ac <ferror@plt+0x54c>  // b.any
  40218c:	add	x0, sp, #0x30
  402190:	mov	x1, xzr
  402194:	bl	401a00 <gettimeofday@plt>
  402198:	ldp	x8, x9, [sp, #48]
  40219c:	mov	w10, #0x4240                	// #16960
  4021a0:	movk	w10, #0xf, lsl #16
  4021a4:	madd	x8, x8, x10, x9
  4021a8:	str	x8, [sp]
  4021ac:	fcvtzu	w8, d8
  4021b0:	str	w8, [sp, #20]
  4021b4:	adrp	x8, 405000 <ferror@plt+0x33a0>
  4021b8:	ldr	d0, [x8, #3096]
  4021bc:	adrp	x8, 405000 <ferror@plt+0x33a0>
  4021c0:	ldr	d9, [x8, #3104]
  4021c4:	adrp	x24, 417000 <ferror@plt+0x153a0>
  4021c8:	fmul	d10, d8, d0
  4021cc:	fcvtzu	w8, d10
  4021d0:	str	w8, [sp, #16]
  4021d4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4021d8:	ldrb	w8, [x8, #1052]
  4021dc:	cmp	w8, #0x1
  4021e0:	b.ne	402214 <ferror@plt+0x5b4>  // b.any
  4021e4:	bl	402ac8 <ferror@plt+0xe68>
  4021e8:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4021ec:	ldr	w0, [x8, #952]
  4021f0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4021f4:	ldr	w1, [x8, #960]
  4021f8:	bl	401c30 <resizeterm@plt>
  4021fc:	ldr	x0, [x24, #1016]
  402200:	bl	401b60 <wclear@plt>
  402204:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402208:	strb	wzr, [x8, #1052]
  40220c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402210:	strb	wzr, [x8, #1056]
  402214:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402218:	ldrb	w8, [x8, #1040]
  40221c:	tbnz	w8, #0, 40222c <ferror@plt+0x5cc>
  402220:	ldr	x0, [sp, #24]
  402224:	mov	v0.16b, v8.16b
  402228:	bl	402cb4 <ferror@plt+0x1054>
  40222c:	add	x0, sp, #0x28
  402230:	bl	4018c0 <pipe@plt>
  402234:	tbz	w0, #31, 402264 <ferror@plt+0x604>
  402238:	bl	401bf0 <__errno_location@plt>
  40223c:	ldr	w22, [x0]
  402240:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402244:	mov	w2, #0x5                   	// #5
  402248:	mov	x0, xzr
  40224c:	add	x1, x1, #0xa1
  402250:	bl	401bb0 <dcgettext@plt>
  402254:	mov	x2, x0
  402258:	mov	w0, #0x7                   	// #7
  40225c:	mov	w1, w22
  402260:	bl	401870 <error@plt>
  402264:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402268:	ldr	x0, [x8, #1000]
  40226c:	bl	401b40 <fflush@plt>
  402270:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402274:	ldr	x0, [x8, #976]
  402278:	bl	401b40 <fflush@plt>
  40227c:	bl	401920 <fork@plt>
  402280:	mov	w19, w0
  402284:	tbnz	w0, #31, 402340 <ferror@plt+0x6e0>
  402288:	cbnz	w19, 40236c <ferror@plt+0x70c>
  40228c:	ldr	w0, [sp, #40]
  402290:	bl	401a90 <close@plt>
  402294:	mov	w0, #0x1                   	// #1
  402298:	bl	401a90 <close@plt>
  40229c:	ldr	w0, [sp, #44]
  4022a0:	mov	w1, #0x1                   	// #1
  4022a4:	bl	401bc0 <dup2@plt>
  4022a8:	tbz	w0, #31, 4022d8 <ferror@plt+0x678>
  4022ac:	bl	401bf0 <__errno_location@plt>
  4022b0:	ldr	w22, [x0]
  4022b4:	adrp	x1, 406000 <ferror@plt+0x43a0>
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	mov	x0, xzr
  4022c0:	add	x1, x1, #0xd3
  4022c4:	bl	401bb0 <dcgettext@plt>
  4022c8:	mov	x2, x0
  4022cc:	mov	w0, #0x3                   	// #3
  4022d0:	mov	w1, w22
  4022d4:	bl	401870 <error@plt>
  4022d8:	ldr	w0, [sp, #44]
  4022dc:	bl	401a90 <close@plt>
  4022e0:	mov	w0, #0x1                   	// #1
  4022e4:	mov	w1, #0x2                   	// #2
  4022e8:	bl	401bc0 <dup2@plt>
  4022ec:	ldrb	w8, [x28, #1036]
  4022f0:	tbz	w8, #3, 4028a8 <ferror@plt+0xc48>
  4022f4:	ldr	x1, [sp, #8]
  4022f8:	ldr	x0, [x1]
  4022fc:	bl	401af0 <execvp@plt>
  402300:	cmn	w0, #0x1
  402304:	b.ne	40236c <ferror@plt+0x70c>  // b.any
  402308:	bl	401bf0 <__errno_location@plt>
  40230c:	ldr	w22, [x0]
  402310:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402314:	mov	w2, #0x5                   	// #5
  402318:	mov	x0, xzr
  40231c:	add	x1, x1, #0xdf
  402320:	bl	401bb0 <dcgettext@plt>
  402324:	ldr	x8, [sp, #8]
  402328:	mov	x2, x0
  40232c:	mov	w0, #0x4                   	// #4
  402330:	mov	w1, w22
  402334:	ldr	x3, [x8]
  402338:	bl	401870 <error@plt>
  40233c:	b	40236c <ferror@plt+0x70c>
  402340:	bl	401bf0 <__errno_location@plt>
  402344:	ldr	w22, [x0]
  402348:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40234c:	mov	w2, #0x5                   	// #5
  402350:	mov	x0, xzr
  402354:	add	x1, x1, #0xbc
  402358:	bl	401bb0 <dcgettext@plt>
  40235c:	mov	x2, x0
  402360:	mov	w0, #0x2                   	// #2
  402364:	mov	w1, w22
  402368:	bl	401870 <error@plt>
  40236c:	ldr	w0, [sp, #44]
  402370:	str	w19, [sp, #32]
  402374:	bl	401a90 <close@plt>
  402378:	ldr	w0, [sp, #40]
  40237c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402380:	add	x1, x1, #0xc8a
  402384:	bl	4019f0 <fdopen@plt>
  402388:	mov	x22, x0
  40238c:	cbnz	x0, 4023bc <ferror@plt+0x75c>
  402390:	bl	401bf0 <__errno_location@plt>
  402394:	ldr	w23, [x0]
  402398:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	mov	x0, xzr
  4023a4:	add	x1, x1, #0xf6
  4023a8:	bl	401bb0 <dcgettext@plt>
  4023ac:	mov	x2, x0
  4023b0:	mov	w0, #0x5                   	// #5
  4023b4:	mov	w1, w23
  4023b8:	bl	401870 <error@plt>
  4023bc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4023c0:	ldrb	w8, [x8, #1040]
  4023c4:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4023c8:	str	wzr, [x9, #1128]
  4023cc:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4023d0:	ldr	x9, [x9, #952]
  4023d4:	cmp	w8, #0x0
  4023d8:	mov	w8, #0x2                   	// #2
  4023dc:	csel	x23, xzr, x8, ne  // ne = any
  4023e0:	mov	w19, wzr
  4023e4:	adrp	x10, 417000 <ferror@plt+0x153a0>
  4023e8:	cmp	x9, x23
  4023ec:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4023f0:	str	wzr, [x10, #1124]
  4023f4:	str	wzr, [x8, #1120]
  4023f8:	b.le	402700 <ferror@plt+0xaa0>
  4023fc:	mov	w19, wzr
  402400:	mov	w20, #0x1                   	// #1
  402404:	ldrb	w8, [x28, #1036]
  402408:	tbz	w8, #5, 402414 <ferror@plt+0x7b4>
  40240c:	mov	w0, #0xffffffff            	// #-1
  402410:	bl	402f14 <ferror@plt+0x12b4>
  402414:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402418:	ldr	x8, [x8, #960]
  40241c:	cmp	x8, #0x1
  402420:	b.lt	4026e8 <ferror@plt+0xa88>  // b.tstop
  402424:	str	w20, [sp, #36]
  402428:	mov	w25, wzr
  40242c:	mov	w27, wzr
  402430:	mov	w21, wzr
  402434:	mov	w20, wzr
  402438:	cbz	w27, 40244c <ferror@plt+0x7ec>
  40243c:	ldrb	w8, [x28, #1036]
  402440:	tbz	w8, #5, 40244c <ferror@plt+0x7ec>
  402444:	mov	w0, #0xffffffff            	// #-1
  402448:	bl	402f14 <ferror@plt+0x12b4>
  40244c:	cbz	w20, 402458 <ferror@plt+0x7f8>
  402450:	mov	w27, wzr
  402454:	b	402470 <ferror@plt+0x810>
  402458:	cbz	w21, 4024a4 <ferror@plt+0x844>
  40245c:	mov	w20, wzr
  402460:	add	w8, w25, #0x1
  402464:	tst	w8, #0x7
  402468:	cset	w27, eq  // eq = none
  40246c:	csel	w21, wzr, w21, eq  // eq = none
  402470:	mov	w26, #0x20                  	// #32
  402474:	ldr	x0, [x24, #1016]
  402478:	mov	w1, w23
  40247c:	mov	w2, w25
  402480:	bl	401bd0 <wmove@plt>
  402484:	cbnz	w19, 40254c <ferror@plt+0x8ec>
  402488:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40248c:	ldrb	w8, [x8, #1056]
  402490:	cbz	w8, 40254c <ferror@plt+0x8ec>
  402494:	ldrb	w8, [x28, #1036]
  402498:	tbnz	w8, #7, 402538 <ferror@plt+0x8d8>
  40249c:	mov	w19, wzr
  4024a0:	b	40254c <ferror@plt+0x8ec>
  4024a4:	mov	x0, x22
  4024a8:	bl	401a50 <getc@plt>
  4024ac:	cmn	w0, #0x1
  4024b0:	b.eq	4025e4 <ferror@plt+0x984>  // b.none
  4024b4:	mov	w26, w0
  4024b8:	bl	401b00 <__ctype_b_loc@plt>
  4024bc:	sub	w8, w26, #0x9
  4024c0:	cmp	w8, #0x2
  4024c4:	b.cc	402610 <ferror@plt+0x9b0>  // b.lo, b.ul, b.last
  4024c8:	ldr	x8, [x0]
  4024cc:	ldrh	w8, [x8, w26, sxtw #1]
  4024d0:	tbnz	w8, #14, 402610 <ferror@plt+0x9b0>
  4024d4:	cmp	w26, #0x1b
  4024d8:	b.ne	4024a4 <ferror@plt+0x844>  // b.any
  4024dc:	ldr	w8, [x28, #1036]
  4024e0:	tbz	w8, #5, 4024a4 <ferror@plt+0x844>
  4024e4:	mov	x0, x22
  4024e8:	sub	w25, w25, #0x1
  4024ec:	bl	401a50 <getc@plt>
  4024f0:	cmp	w0, #0x5b
  4024f4:	b.ne	402650 <ferror@plt+0x9f0>  // b.any
  4024f8:	mov	x20, xzr
  4024fc:	mov	x0, x22
  402500:	bl	401a50 <getc@plt>
  402504:	cmp	w0, #0x6d
  402508:	b.eq	40267c <ferror@plt+0xa1c>  // b.none
  40250c:	cmp	w0, #0x3b
  402510:	b.eq	402520 <ferror@plt+0x8c0>  // b.none
  402514:	sub	w8, w0, #0x30
  402518:	cmp	w8, #0x9
  40251c:	b.hi	4026c8 <ferror@plt+0xa68>  // b.pmore
  402520:	add	x8, sp, #0x30
  402524:	strb	w0, [x8, x20]
  402528:	add	x20, x20, #0x1
  40252c:	cmp	x20, #0x64
  402530:	b.ne	4024fc <ferror@plt+0x89c>  // b.any
  402534:	b	402684 <ferror@plt+0xa24>
  402538:	ldr	x0, [x24, #1016]
  40253c:	bl	401a30 <winch@plt>
  402540:	eor	w8, w0, w26
  402544:	tst	w8, #0xff
  402548:	cset	w19, ne  // ne = any
  40254c:	ldrb	w8, [x28, #1036]
  402550:	ldr	x0, [x24, #1016]
  402554:	tbz	w8, #1, 402584 <ferror@plt+0x924>
  402558:	bl	401a30 <winch@plt>
  40255c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402560:	ldrb	w9, [x8, #1056]
  402564:	tbz	w9, #0, 402580 <ferror@plt+0x920>
  402568:	eor	w9, w0, w26
  40256c:	mov	w8, w0
  402570:	tst	w9, #0xff
  402574:	b.eq	4025a4 <ferror@plt+0x944>  // b.none
  402578:	ldr	x0, [x24, #1016]
  40257c:	b	4025b8 <ferror@plt+0x958>
  402580:	ldr	x0, [x24, #1016]
  402584:	mov	w1, w26
  402588:	bl	4018b0 <waddch@plt>
  40258c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402590:	ldr	x8, [x8, #960]
  402594:	add	w25, w25, #0x1
  402598:	cmp	x8, w25, sxtw
  40259c:	b.gt	402438 <ferror@plt+0x7d8>
  4025a0:	b	4026ec <ferror@plt+0xa8c>
  4025a4:	ldr	x0, [x24, #1016]
  4025a8:	cmp	w8, #0x100
  4025ac:	b.cc	402584 <ferror@plt+0x924>  // b.lo, b.ul, b.last
  4025b0:	ldr	w8, [x28, #1036]
  4025b4:	tbz	w8, #2, 402584 <ferror@plt+0x924>
  4025b8:	cbz	x0, 4025c8 <ferror@plt+0x968>
  4025bc:	mov	w8, #0x10000               	// #65536
  4025c0:	str	wzr, [x0, #116]
  4025c4:	str	w8, [x0, #16]
  4025c8:	mov	w1, w26
  4025cc:	bl	4018b0 <waddch@plt>
  4025d0:	ldr	x8, [x24, #1016]
  4025d4:	cbz	x8, 40258c <ferror@plt+0x92c>
  4025d8:	str	wzr, [x8, #116]
  4025dc:	str	wzr, [x8, #16]
  4025e0:	b	40258c <ferror@plt+0x92c>
  4025e4:	mov	w21, wzr
  4025e8:	mov	w20, wzr
  4025ec:	ldrb	w8, [x28, #1036]
  4025f0:	tbz	w8, #5, 402604 <ferror@plt+0x9a4>
  4025f4:	ldr	x8, [x24, #1016]
  4025f8:	cbz	x8, 402604 <ferror@plt+0x9a4>
  4025fc:	str	wzr, [x8, #116]
  402600:	str	wzr, [x8, #16]
  402604:	cbz	w21, 402450 <ferror@plt+0x7f0>
  402608:	mov	w21, #0x1                   	// #1
  40260c:	b	402460 <ferror@plt+0x800>
  402610:	cmp	w26, #0x9
  402614:	mov	w20, wzr
  402618:	b.eq	402674 <ferror@plt+0xa14>  // b.none
  40261c:	cmp	w26, #0xa
  402620:	b.eq	40265c <ferror@plt+0x9fc>  // b.none
  402624:	cmp	w26, #0x1b
  402628:	mov	w21, w20
  40262c:	mov	w27, w20
  402630:	b.ne	402474 <ferror@plt+0x814>  // b.any
  402634:	ldrb	w8, [x28, #1036]
  402638:	tbnz	w8, #5, 4024e4 <ferror@plt+0x884>
  40263c:	mov	w20, wzr
  402640:	mov	w21, wzr
  402644:	mov	w27, wzr
  402648:	mov	w26, #0x1b                  	// #27
  40264c:	b	402474 <ferror@plt+0x814>
  402650:	mov	x1, x22
  402654:	bl	401b30 <ungetc@plt>
  402658:	b	4026c8 <ferror@plt+0xa68>
  40265c:	ldr	w8, [sp, #36]
  402660:	mov	w21, wzr
  402664:	orr	w8, w25, w8
  402668:	cbz	w8, 4026d8 <ferror@plt+0xa78>
  40266c:	mov	w20, #0x1                   	// #1
  402670:	b	4025ec <ferror@plt+0x98c>
  402674:	mov	w21, #0x1                   	// #1
  402678:	b	4025ec <ferror@plt+0x98c>
  40267c:	add	x8, sp, #0x30
  402680:	strb	wzr, [x8, x20]
  402684:	ldrb	w8, [sp, #48]
  402688:	cbz	w8, 4026b8 <ferror@plt+0xa58>
  40268c:	add	x0, sp, #0x30
  402690:	str	x0, [x29, #8]
  402694:	add	x1, x29, #0x8
  402698:	mov	w2, #0xa                   	// #10
  40269c:	bl	401b10 <strtol@plt>
  4026a0:	bl	402f14 <ferror@plt+0x12b4>
  4026a4:	cbz	w0, 4026c8 <ferror@plt+0xa68>
  4026a8:	ldr	x0, [x29, #8]
  4026ac:	ldrb	w8, [x0], #1
  4026b0:	cbnz	w8, 402694 <ferror@plt+0xa34>
  4026b4:	b	4026c8 <ferror@plt+0xa68>
  4026b8:	mov	w0, wzr
  4026bc:	bl	402f14 <ferror@plt+0x12b4>
  4026c0:	add	x8, sp, #0x30
  4026c4:	str	x8, [x29, #8]
  4026c8:	mov	w20, wzr
  4026cc:	mov	w21, wzr
  4026d0:	mov	w27, wzr
  4026d4:	b	40258c <ferror@plt+0x92c>
  4026d8:	mov	w25, #0xffffffff            	// #-1
  4026dc:	mov	w20, w21
  4026e0:	mov	w27, w21
  4026e4:	b	40258c <ferror@plt+0x92c>
  4026e8:	mov	w20, wzr
  4026ec:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4026f0:	ldr	x8, [x8, #952]
  4026f4:	add	x23, x23, #0x1
  4026f8:	cmp	x8, x23
  4026fc:	b.gt	402404 <ferror@plt+0x7a4>
  402700:	mov	x0, x22
  402704:	bl	401970 <fclose@plt>
  402708:	ldr	w0, [sp, #32]
  40270c:	add	x1, sp, #0x30
  402710:	mov	w2, wzr
  402714:	bl	401c10 <waitpid@plt>
  402718:	tbz	w0, #31, 402748 <ferror@plt+0xae8>
  40271c:	bl	401bf0 <__errno_location@plt>
  402720:	ldr	w22, [x0]
  402724:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402728:	mov	w2, #0x5                   	// #5
  40272c:	mov	x0, xzr
  402730:	add	x1, x1, #0xfd
  402734:	bl	401bb0 <dcgettext@plt>
  402738:	mov	x2, x0
  40273c:	mov	w0, #0x8                   	// #8
  402740:	mov	w1, w22
  402744:	bl	401870 <error@plt>
  402748:	ldrh	w8, [sp, #48]
  40274c:	tst	w8, #0xffffff7f
  402750:	b.eq	402768 <ferror@plt+0xb08>  // b.none
  402754:	ldr	w8, [x28, #1036]
  402758:	tbz	w8, #4, 402764 <ferror@plt+0xb04>
  40275c:	bl	401a40 <beep@plt>
  402760:	ldr	w8, [x28, #1036]
  402764:	tbnz	w8, #6, 402834 <ferror@plt+0xbd4>
  402768:	ldr	x0, [x24, #1016]
  40276c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402770:	mov	w9, #0x1                   	// #1
  402774:	strb	w9, [x8, #1056]
  402778:	bl	401990 <wrefresh@plt>
  40277c:	cbnz	w19, 4027f8 <ferror@plt+0xb98>
  402780:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402784:	ldrb	w8, [x8, #1044]
  402788:	cmp	w8, #0x1
  40278c:	b.eq	4027b0 <ferror@plt+0xb50>  // b.none
  402790:	fcmp	d8, d9
  402794:	b.pl	4027a4 <ferror@plt+0xb44>  // b.nfrst
  402798:	ldr	w0, [sp, #16]
  40279c:	bl	401ba0 <usleep@plt>
  4027a0:	b	4021d4 <ferror@plt+0x574>
  4027a4:	ldr	w0, [sp, #20]
  4027a8:	bl	401a10 <sleep@plt>
  4027ac:	b	4021d4 <ferror@plt+0x574>
  4027b0:	add	x0, sp, #0x30
  4027b4:	mov	x1, xzr
  4027b8:	bl	401a00 <gettimeofday@plt>
  4027bc:	ldr	x10, [sp]
  4027c0:	ldp	x8, x9, [sp, #48]
  4027c4:	ucvtf	d0, x10
  4027c8:	mov	w10, #0x4240                	// #16960
  4027cc:	fadd	d0, d10, d0
  4027d0:	movk	w10, #0xf, lsl #16
  4027d4:	madd	x8, x8, x10, x9
  4027d8:	fcvtzu	x9, d0
  4027dc:	cmp	x8, x9
  4027e0:	str	x9, [sp]
  4027e4:	b.cs	4021d4 <ferror@plt+0x574>  // b.hs, b.nlast
  4027e8:	ldr	x9, [sp]
  4027ec:	sub	w0, w9, w8
  4027f0:	bl	401ba0 <usleep@plt>
  4027f4:	b	4021d4 <ferror@plt+0x574>
  4027f8:	bl	401b50 <endwin@plt>
  4027fc:	ldp	x20, x19, [sp, #272]
  402800:	ldp	x22, x21, [sp, #256]
  402804:	ldp	x24, x23, [sp, #240]
  402808:	ldp	x26, x25, [sp, #224]
  40280c:	ldp	x28, x27, [sp, #208]
  402810:	ldp	x29, x30, [sp, #192]
  402814:	ldp	d9, d8, [sp, #176]
  402818:	ldr	d10, [sp, #160]
  40281c:	mov	w0, wzr
  402820:	add	sp, sp, #0x120
  402824:	ret
  402828:	adrp	x8, 417000 <ferror@plt+0x153a0>
  40282c:	ldr	x0, [x8, #976]
  402830:	bl	4028cc <ferror@plt+0xc6c>
  402834:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402838:	ldr	w8, [x8, #952]
  40283c:	ldr	x0, [x24, #1016]
  402840:	mov	w2, wzr
  402844:	sub	w1, w8, #0x1
  402848:	bl	401bd0 <wmove@plt>
  40284c:	cmn	w0, #0x1
  402850:	b.eq	40287c <ferror@plt+0xc1c>  // b.none
  402854:	ldr	x19, [x24, #1016]
  402858:	adrp	x1, 406000 <ferror@plt+0x43a0>
  40285c:	add	x1, x1, #0x105
  402860:	mov	w2, #0x5                   	// #5
  402864:	mov	x0, xzr
  402868:	bl	401bb0 <dcgettext@plt>
  40286c:	mov	x1, x0
  402870:	mov	w2, #0xffffffff            	// #-1
  402874:	mov	x0, x19
  402878:	bl	401900 <waddnstr@plt>
  40287c:	ldr	x0, [x24, #1016]
  402880:	bl	401990 <wrefresh@plt>
  402884:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402888:	ldr	x0, [x8, #1008]
  40288c:	bl	4019e0 <fgetc@plt>
  402890:	bl	401b50 <endwin@plt>
  402894:	mov	w0, #0x8                   	// #8
  402898:	bl	401860 <exit@plt>
  40289c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4028a0:	ldr	x0, [x8, #1000]
  4028a4:	bl	4028cc <ferror@plt+0xc6c>
  4028a8:	ldr	x0, [sp, #24]
  4028ac:	bl	401a70 <system@plt>
  4028b0:	tst	w0, #0x7f
  4028b4:	str	w0, [sp, #48]
  4028b8:	b.ne	4028c4 <ferror@plt+0xc64>  // b.any
  4028bc:	ubfx	w0, w0, #8, #8
  4028c0:	bl	401860 <exit@plt>
  4028c4:	mov	w0, #0x1                   	// #1
  4028c8:	bl	401860 <exit@plt>
  4028cc:	stp	x29, x30, [sp, #-32]!
  4028d0:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4028d4:	str	x19, [sp, #16]
  4028d8:	mov	x19, x0
  4028dc:	add	x1, x1, #0xd3b
  4028e0:	mov	w2, #0x5                   	// #5
  4028e4:	mov	x0, xzr
  4028e8:	mov	x29, sp
  4028ec:	bl	401bb0 <dcgettext@plt>
  4028f0:	mov	x1, x19
  4028f4:	bl	401850 <fputs@plt>
  4028f8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4028fc:	add	x1, x1, #0xd44
  402900:	mov	w2, #0x5                   	// #5
  402904:	mov	x0, xzr
  402908:	bl	401bb0 <dcgettext@plt>
  40290c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402910:	ldr	x2, [x8, #1024]
  402914:	mov	x1, x0
  402918:	mov	x0, x19
  40291c:	bl	401c20 <fprintf@plt>
  402920:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402924:	add	x1, x1, #0xd5b
  402928:	mov	w2, #0x5                   	// #5
  40292c:	mov	x0, xzr
  402930:	bl	401bb0 <dcgettext@plt>
  402934:	mov	x1, x19
  402938:	bl	401850 <fputs@plt>
  40293c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402940:	add	x1, x1, #0xd66
  402944:	mov	w2, #0x5                   	// #5
  402948:	mov	x0, xzr
  40294c:	bl	401bb0 <dcgettext@plt>
  402950:	mov	x1, x19
  402954:	bl	401850 <fputs@plt>
  402958:	adrp	x1, 405000 <ferror@plt+0x33a0>
  40295c:	add	x1, x1, #0xda4
  402960:	mov	w2, #0x5                   	// #5
  402964:	mov	x0, xzr
  402968:	bl	401bb0 <dcgettext@plt>
  40296c:	mov	x1, x19
  402970:	bl	401850 <fputs@plt>
  402974:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402978:	add	x1, x1, #0xde7
  40297c:	mov	w2, #0x5                   	// #5
  402980:	mov	x0, xzr
  402984:	bl	401bb0 <dcgettext@plt>
  402988:	mov	x1, x19
  40298c:	bl	401850 <fputs@plt>
  402990:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402994:	add	x1, x1, #0xe45
  402998:	mov	w2, #0x5                   	// #5
  40299c:	mov	x0, xzr
  4029a0:	bl	401bb0 <dcgettext@plt>
  4029a4:	mov	x1, x19
  4029a8:	bl	401850 <fputs@plt>
  4029ac:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4029b0:	add	x1, x1, #0xe83
  4029b4:	mov	w2, #0x5                   	// #5
  4029b8:	mov	x0, xzr
  4029bc:	bl	401bb0 <dcgettext@plt>
  4029c0:	mov	x1, x19
  4029c4:	bl	401850 <fputs@plt>
  4029c8:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4029cc:	add	x1, x1, #0xec3
  4029d0:	mov	w2, #0x5                   	// #5
  4029d4:	mov	x0, xzr
  4029d8:	bl	401bb0 <dcgettext@plt>
  4029dc:	mov	x1, x19
  4029e0:	bl	401850 <fputs@plt>
  4029e4:	adrp	x1, 405000 <ferror@plt+0x33a0>
  4029e8:	add	x1, x1, #0xefd
  4029ec:	mov	w2, #0x5                   	// #5
  4029f0:	mov	x0, xzr
  4029f4:	bl	401bb0 <dcgettext@plt>
  4029f8:	mov	x1, x19
  4029fc:	bl	401850 <fputs@plt>
  402a00:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402a04:	add	x1, x1, #0xf40
  402a08:	mov	w2, #0x5                   	// #5
  402a0c:	mov	x0, xzr
  402a10:	bl	401bb0 <dcgettext@plt>
  402a14:	mov	x1, x19
  402a18:	bl	401850 <fputs@plt>
  402a1c:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402a20:	add	x1, x1, #0xf6a
  402a24:	mov	w2, #0x5                   	// #5
  402a28:	mov	x0, xzr
  402a2c:	bl	401bb0 <dcgettext@plt>
  402a30:	mov	x1, x19
  402a34:	bl	401850 <fputs@plt>
  402a38:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402a3c:	add	x1, x1, #0xfaa
  402a40:	mov	w2, #0x5                   	// #5
  402a44:	mov	x0, xzr
  402a48:	bl	401bb0 <dcgettext@plt>
  402a4c:	mov	x1, x19
  402a50:	bl	401850 <fputs@plt>
  402a54:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402a58:	add	x1, x1, #0xfac
  402a5c:	mov	w2, #0x5                   	// #5
  402a60:	mov	x0, xzr
  402a64:	bl	401bb0 <dcgettext@plt>
  402a68:	mov	x1, x19
  402a6c:	bl	401850 <fputs@plt>
  402a70:	adrp	x1, 405000 <ferror@plt+0x33a0>
  402a74:	add	x1, x1, #0xfd8
  402a78:	mov	w2, #0x5                   	// #5
  402a7c:	mov	x0, xzr
  402a80:	bl	401bb0 <dcgettext@plt>
  402a84:	mov	x1, x19
  402a88:	bl	401850 <fputs@plt>
  402a8c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402a90:	add	x1, x1, #0xd
  402a94:	mov	w2, #0x5                   	// #5
  402a98:	mov	x0, xzr
  402a9c:	bl	401bb0 <dcgettext@plt>
  402aa0:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402aa4:	mov	x1, x0
  402aa8:	add	x2, x2, #0x28
  402aac:	mov	x0, x19
  402ab0:	bl	401c20 <fprintf@plt>
  402ab4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402ab8:	ldr	x8, [x8, #976]
  402abc:	cmp	x8, x19
  402ac0:	cset	w0, eq  // eq = none
  402ac4:	bl	401860 <exit@plt>
  402ac8:	stp	x29, x30, [sp, #-48]!
  402acc:	stp	x20, x19, [sp, #32]
  402ad0:	adrp	x20, 417000 <ferror@plt+0x153a0>
  402ad4:	ldr	w8, [x20, #1060]
  402ad8:	str	x21, [sp, #16]
  402adc:	mov	x29, sp
  402ae0:	cbz	w8, 402b98 <ferror@plt+0xf38>
  402ae4:	adrp	x21, 417000 <ferror@plt+0x153a0>
  402ae8:	ldr	w8, [x21, #1088]
  402aec:	cbz	w8, 402be0 <ferror@plt+0xf80>
  402af0:	add	x2, x29, #0x18
  402af4:	mov	w0, #0x2                   	// #2
  402af8:	mov	w1, #0x5413                	// #21523
  402afc:	bl	401c40 <ioctl@plt>
  402b00:	cbnz	w0, 402b88 <ferror@plt+0xf28>
  402b04:	ldr	w8, [x20, #1060]
  402b08:	ldr	w9, [x21, #1088]
  402b0c:	orr	w10, w9, w8
  402b10:	tbz	w10, #31, 402b88 <ferror@plt+0xf28>
  402b14:	tbz	w9, #31, 402b50 <ferror@plt+0xef0>
  402b18:	ldrh	w3, [x29, #24]
  402b1c:	cbz	x3, 402b50 <ferror@plt+0xef0>
  402b20:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402b24:	add	x19, x19, #0x444
  402b28:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402b2c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402b30:	add	x2, x2, #0x7d
  402b34:	mov	w1, #0x18                  	// #24
  402b38:	mov	x0, x19
  402b3c:	str	x3, [x8, #952]
  402b40:	bl	401940 <snprintf@plt>
  402b44:	mov	x0, x19
  402b48:	bl	401a60 <putenv@plt>
  402b4c:	ldr	w8, [x20, #1060]
  402b50:	tbz	w8, #31, 402b88 <ferror@plt+0xf28>
  402b54:	ldrh	w3, [x29, #26]
  402b58:	cbz	x3, 402b88 <ferror@plt+0xf28>
  402b5c:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402b60:	add	x19, x19, #0x428
  402b64:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402b68:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402b6c:	add	x2, x2, #0x6b
  402b70:	mov	w1, #0x18                  	// #24
  402b74:	mov	x0, x19
  402b78:	str	x3, [x8, #960]
  402b7c:	bl	401940 <snprintf@plt>
  402b80:	mov	x0, x19
  402b84:	bl	401a60 <putenv@plt>
  402b88:	ldp	x20, x19, [sp, #32]
  402b8c:	ldr	x21, [sp, #16]
  402b90:	ldp	x29, x30, [sp], #48
  402b94:	ret
  402b98:	adrp	x0, 406000 <ferror@plt+0x43a0>
  402b9c:	add	x0, x0, #0x63
  402ba0:	bl	401c00 <getenv@plt>
  402ba4:	mov	w8, #0xffffffff            	// #-1
  402ba8:	str	w8, [x20, #1060]
  402bac:	cbz	x0, 402ae4 <ferror@plt+0xe84>
  402bb0:	ldrb	w8, [x0]
  402bb4:	cbz	w8, 402ae4 <ferror@plt+0xe84>
  402bb8:	add	x1, x29, #0x18
  402bbc:	mov	w2, wzr
  402bc0:	bl	401b10 <strtol@plt>
  402bc4:	cmp	x0, #0x1
  402bc8:	b.lt	402c28 <ferror@plt+0xfc8>  // b.tstop
  402bcc:	ldr	x8, [x29, #24]
  402bd0:	ldrb	w8, [x8]
  402bd4:	cbnz	w8, 402c28 <ferror@plt+0xfc8>
  402bd8:	str	w0, [x20, #1060]
  402bdc:	b	402c2c <ferror@plt+0xfcc>
  402be0:	adrp	x0, 406000 <ferror@plt+0x43a0>
  402be4:	add	x0, x0, #0x77
  402be8:	bl	401c00 <getenv@plt>
  402bec:	mov	w8, #0xffffffff            	// #-1
  402bf0:	str	w8, [x21, #1088]
  402bf4:	cbz	x0, 402af0 <ferror@plt+0xe90>
  402bf8:	ldrb	w8, [x0]
  402bfc:	cbz	w8, 402af0 <ferror@plt+0xe90>
  402c00:	add	x1, x29, #0x18
  402c04:	mov	w2, wzr
  402c08:	bl	401b10 <strtol@plt>
  402c0c:	cmp	x0, #0x1
  402c10:	b.lt	402c60 <ferror@plt+0x1000>  // b.tstop
  402c14:	ldr	x8, [x29, #24]
  402c18:	ldrb	w8, [x8]
  402c1c:	cbnz	w8, 402c60 <ferror@plt+0x1000>
  402c20:	str	w0, [x21, #1088]
  402c24:	b	402c64 <ferror@plt+0x1004>
  402c28:	ldr	w0, [x20, #1060]
  402c2c:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402c30:	add	x19, x19, #0x428
  402c34:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402c38:	sxtw	x3, w0
  402c3c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402c40:	add	x2, x2, #0x6b
  402c44:	mov	w1, #0x18                  	// #24
  402c48:	mov	x0, x19
  402c4c:	str	x3, [x8, #960]
  402c50:	bl	401940 <snprintf@plt>
  402c54:	mov	x0, x19
  402c58:	bl	401a60 <putenv@plt>
  402c5c:	b	402ae4 <ferror@plt+0xe84>
  402c60:	ldr	w0, [x21, #1088]
  402c64:	adrp	x19, 417000 <ferror@plt+0x153a0>
  402c68:	add	x19, x19, #0x444
  402c6c:	adrp	x2, 406000 <ferror@plt+0x43a0>
  402c70:	sxtw	x3, w0
  402c74:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402c78:	add	x2, x2, #0x7d
  402c7c:	mov	w1, #0x18                  	// #24
  402c80:	mov	x0, x19
  402c84:	str	x3, [x8, #952]
  402c88:	bl	401940 <snprintf@plt>
  402c8c:	mov	x0, x19
  402c90:	bl	401a60 <putenv@plt>
  402c94:	b	402af0 <ferror@plt+0xe90>
  402c98:	stp	x29, x30, [sp, #-16]!
  402c9c:	mov	x29, sp
  402ca0:	bl	402ef0 <ferror@plt+0x1290>
  402ca4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402ca8:	mov	w9, #0x1                   	// #1
  402cac:	strb	w9, [x8, #1052]
  402cb0:	ret
  402cb4:	str	d8, [sp, #-96]!
  402cb8:	stp	x29, x30, [sp, #8]
  402cbc:	str	x27, [sp, #24]
  402cc0:	stp	x26, x25, [sp, #32]
  402cc4:	stp	x24, x23, [sp, #48]
  402cc8:	stp	x22, x21, [sp, #64]
  402ccc:	stp	x20, x19, [sp, #80]
  402cd0:	mov	x29, sp
  402cd4:	sub	sp, sp, #0x20
  402cd8:	mov	x19, x0
  402cdc:	mov	x0, xzr
  402ce0:	mov	v8.16b, v0.16b
  402ce4:	bl	401980 <time@plt>
  402ce8:	stur	x0, [x29, #-8]
  402cec:	sub	x0, x29, #0x8
  402cf0:	bl	4018f0 <ctime@plt>
  402cf4:	mov	x20, x0
  402cf8:	mov	w0, #0xb4                  	// #180
  402cfc:	bl	401b70 <sysconf@plt>
  402d00:	add	w1, w0, #0x1
  402d04:	add	x9, x1, #0xf
  402d08:	mov	x8, sp
  402d0c:	and	x9, x9, #0x1fffffff0
  402d10:	mov	x23, sp
  402d14:	sub	x22, x8, x9
  402d18:	mov	sp, x22
  402d1c:	mov	x0, x22
  402d20:	bl	401b80 <gethostname@plt>
  402d24:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402d28:	add	x1, x1, #0x87
  402d2c:	mov	w2, #0x5                   	// #5
  402d30:	mov	x0, xzr
  402d34:	bl	401bb0 <dcgettext@plt>
  402d38:	mov	x1, x0
  402d3c:	sub	x0, x29, #0x10
  402d40:	mov	v0.16b, v8.16b
  402d44:	bl	401910 <asprintf@plt>
  402d48:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402d4c:	mov	w21, w0
  402d50:	add	x1, x1, #0x95
  402d54:	mov	w2, #0x5                   	// #5
  402d58:	mov	x0, xzr
  402d5c:	bl	401bb0 <dcgettext@plt>
  402d60:	mov	x1, x0
  402d64:	sub	x0, x29, #0x18
  402d68:	mov	x2, x22
  402d6c:	mov	x3, x20
  402d70:	bl	401910 <asprintf@plt>
  402d74:	adrp	x24, 417000 <ferror@plt+0x153a0>
  402d78:	ldr	x8, [x24, #960]
  402d7c:	cmp	x8, w0, sxtw
  402d80:	b.lt	402eb8 <ferror@plt+0x1258>  // b.tstop
  402d84:	add	w25, w0, w21
  402d88:	add	w9, w25, #0x1
  402d8c:	mov	w20, w0
  402d90:	cmp	x8, w9, sxtw
  402d94:	adrp	x22, 417000 <ferror@plt+0x153a0>
  402d98:	b.lt	402e88 <ferror@plt+0x1228>  // b.tstop
  402d9c:	ldr	x0, [x22, #1016]
  402da0:	mov	w1, wzr
  402da4:	mov	w2, wzr
  402da8:	bl	401bd0 <wmove@plt>
  402dac:	cmn	w0, #0x1
  402db0:	b.eq	402dc4 <ferror@plt+0x1164>  // b.none
  402db4:	ldr	x0, [x22, #1016]
  402db8:	ldur	x1, [x29, #-16]
  402dbc:	mov	w2, #0xffffffff            	// #-1
  402dc0:	bl	401900 <waddnstr@plt>
  402dc4:	ldr	x26, [x24, #960]
  402dc8:	add	w8, w25, #0x2
  402dcc:	cmp	x26, w8, sxtw
  402dd0:	b.lt	402e88 <ferror@plt+0x1228>  // b.tstop
  402dd4:	add	w8, w25, #0x4
  402dd8:	cmp	x26, w8, sxtw
  402ddc:	b.ge	402dec <ferror@plt+0x118c>  // b.tcont
  402de0:	ldr	x0, [x22, #1016]
  402de4:	sub	w8, w26, w20
  402de8:	b	402e44 <ferror@plt+0x11e4>
  402dec:	mov	x0, x19
  402df0:	bl	401840 <strlen@plt>
  402df4:	ldr	x8, [x22, #1016]
  402df8:	add	w27, w25, w0
  402dfc:	mov	w1, wzr
  402e00:	mov	w2, w21
  402e04:	mov	x0, x8
  402e08:	bl	401bd0 <wmove@plt>
  402e0c:	cmp	x26, w27, sxtw
  402e10:	b.ge	402e6c <ferror@plt+0x120c>  // b.tcont
  402e14:	cmn	w0, #0x1
  402e18:	b.eq	402e38 <ferror@plt+0x11d8>  // b.none
  402e1c:	ldr	w8, [x24, #960]
  402e20:	ldr	x0, [x22, #1016]
  402e24:	add	w9, w21, w20
  402e28:	mov	x1, x19
  402e2c:	sub	w8, w8, w9
  402e30:	sub	w2, w8, #0x4
  402e34:	bl	401900 <waddnstr@plt>
  402e38:	ldr	w8, [x24, #960]
  402e3c:	ldr	x0, [x22, #1016]
  402e40:	sub	w8, w8, w20
  402e44:	sub	w2, w8, #0x4
  402e48:	mov	w1, wzr
  402e4c:	bl	401bd0 <wmove@plt>
  402e50:	cmn	w0, #0x1
  402e54:	b.eq	402e88 <ferror@plt+0x1228>  // b.none
  402e58:	ldr	x0, [x22, #1016]
  402e5c:	adrp	x1, 406000 <ferror@plt+0x43a0>
  402e60:	add	x1, x1, #0x9c
  402e64:	mov	w2, #0xffffffff            	// #-1
  402e68:	b	402e84 <ferror@plt+0x1224>
  402e6c:	cmn	w0, #0x1
  402e70:	b.eq	402e88 <ferror@plt+0x1228>  // b.none
  402e74:	ldr	w8, [x24, #960]
  402e78:	ldr	x0, [x22, #1016]
  402e7c:	mov	x1, x19
  402e80:	sub	w2, w8, w25
  402e84:	bl	401900 <waddnstr@plt>
  402e88:	ldr	w8, [x24, #960]
  402e8c:	ldr	x0, [x22, #1016]
  402e90:	mov	w1, wzr
  402e94:	sub	w8, w8, w20
  402e98:	add	w2, w8, #0x1
  402e9c:	bl	401bd0 <wmove@plt>
  402ea0:	cmn	w0, #0x1
  402ea4:	b.eq	402eb8 <ferror@plt+0x1258>  // b.none
  402ea8:	ldr	x0, [x22, #1016]
  402eac:	ldur	x1, [x29, #-24]
  402eb0:	mov	w2, #0xffffffff            	// #-1
  402eb4:	bl	401900 <waddnstr@plt>
  402eb8:	ldur	x0, [x29, #-16]
  402ebc:	bl	401b20 <free@plt>
  402ec0:	ldur	x0, [x29, #-24]
  402ec4:	bl	401b20 <free@plt>
  402ec8:	mov	sp, x23
  402ecc:	mov	sp, x29
  402ed0:	ldp	x20, x19, [sp, #80]
  402ed4:	ldp	x22, x21, [sp, #64]
  402ed8:	ldp	x24, x23, [sp, #48]
  402edc:	ldp	x26, x25, [sp, #32]
  402ee0:	ldr	x27, [sp, #24]
  402ee4:	ldp	x29, x30, [sp, #8]
  402ee8:	ldr	d8, [sp], #96
  402eec:	ret
  402ef0:	stp	x29, x30, [sp, #-16]!
  402ef4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402ef8:	ldrb	w8, [x8, #1048]
  402efc:	mov	x29, sp
  402f00:	cmp	w8, #0x1
  402f04:	b.ne	402f0c <ferror@plt+0x12ac>  // b.any
  402f08:	bl	401b50 <endwin@plt>
  402f0c:	mov	w0, wzr
  402f10:	bl	401860 <exit@plt>
  402f14:	add	w8, w0, #0x1
  402f18:	cmp	w8, #0x1c
  402f1c:	b.hi	402f54 <ferror@plt+0x12f4>  // b.pmore
  402f20:	adrp	x9, 405000 <ferror@plt+0x33a0>
  402f24:	add	x9, x9, #0xc56
  402f28:	adr	x10, 402f38 <ferror@plt+0x12d8>
  402f2c:	ldrb	w11, [x9, x8]
  402f30:	add	x10, x10, x11, lsl #2
  402f34:	br	x10
  402f38:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402f3c:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402f40:	adrp	x10, 417000 <ferror@plt+0x153a0>
  402f44:	str	wzr, [x8, #1128]
  402f48:	str	wzr, [x9, #1124]
  402f4c:	str	wzr, [x10, #1120]
  402f50:	b	40304c <ferror@plt+0x13ec>
  402f54:	cmp	w0, #0x27
  402f58:	b.eq	4030b0 <ferror@plt+0x1450>  // b.none
  402f5c:	cmp	w0, #0x31
  402f60:	b.ne	402f70 <ferror@plt+0x1310>  // b.any
  402f64:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402f68:	str	wzr, [x8, #1120]
  402f6c:	b	40304c <ferror@plt+0x13ec>
  402f70:	sub	w8, w0, #0x1e
  402f74:	cmp	w8, #0x7
  402f78:	b.hi	4030bc <ferror@plt+0x145c>  // b.pmore
  402f7c:	sub	w8, w0, #0x1d
  402f80:	adrp	x9, 417000 <ferror@plt+0x153a0>
  402f84:	str	w8, [x9, #1124]
  402f88:	b	40304c <ferror@plt+0x13ec>
  402f8c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402f90:	ldr	w9, [x8, #1128]
  402f94:	orr	w9, w9, #0x200000
  402f98:	b	403048 <ferror@plt+0x13e8>
  402f9c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402fa0:	ldr	w9, [x8, #1128]
  402fa4:	orr	w9, w9, #0x100000
  402fa8:	b	403048 <ferror@plt+0x13e8>
  402fac:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402fb0:	ldr	w9, [x8, #1128]
  402fb4:	orr	w9, w9, #0x80000000
  402fb8:	b	403048 <ferror@plt+0x13e8>
  402fbc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402fc0:	ldr	w9, [x8, #1128]
  402fc4:	orr	w9, w9, #0x20000
  402fc8:	b	403048 <ferror@plt+0x13e8>
  402fcc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402fd0:	ldr	w9, [x8, #1128]
  402fd4:	orr	w9, w9, #0x80000
  402fd8:	b	403048 <ferror@plt+0x13e8>
  402fdc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402fe0:	ldr	w9, [x8, #1128]
  402fe4:	orr	w9, w9, #0x40000
  402fe8:	b	403048 <ferror@plt+0x13e8>
  402fec:	adrp	x8, 417000 <ferror@plt+0x153a0>
  402ff0:	ldr	w9, [x8, #1128]
  402ff4:	and	w9, w9, #0xffdfffff
  402ff8:	b	403048 <ferror@plt+0x13e8>
  402ffc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403000:	ldr	w9, [x8, #1128]
  403004:	and	w9, w9, #0xffcfffff
  403008:	b	403048 <ferror@plt+0x13e8>
  40300c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403010:	ldr	w9, [x8, #1128]
  403014:	and	w9, w9, #0x7fffffff
  403018:	b	403048 <ferror@plt+0x13e8>
  40301c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403020:	ldr	w9, [x8, #1128]
  403024:	and	w9, w9, #0xfffdffff
  403028:	b	403048 <ferror@plt+0x13e8>
  40302c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403030:	ldr	w9, [x8, #1128]
  403034:	and	w9, w9, #0xfff7ffff
  403038:	b	403048 <ferror@plt+0x13e8>
  40303c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403040:	ldr	w9, [x8, #1128]
  403044:	and	w9, w9, #0xfffbffff
  403048:	str	w9, [x8, #1128]
  40304c:	adrp	x8, 417000 <ferror@plt+0x153a0>
  403050:	ldr	x8, [x8, #1016]
  403054:	cbz	x8, 4030a8 <ferror@plt+0x1448>
  403058:	adrp	x11, 417000 <ferror@plt+0x153a0>
  40305c:	ldrb	w11, [x11, #1116]
  403060:	adrp	x10, 417000 <ferror@plt+0x153a0>
  403064:	adrp	x12, 417000 <ferror@plt+0x153a0>
  403068:	ldr	w10, [x10, #1120]
  40306c:	ldr	w12, [x12, #1124]
  403070:	adrp	x9, 417000 <ferror@plt+0x153a0>
  403074:	cmp	w11, #0x0
  403078:	mov	w11, #0x9                   	// #9
  40307c:	ldr	w9, [x9, #1128]
  403080:	csel	w11, w11, wzr, ne  // ne = any
  403084:	madd	w10, w11, w10, w12
  403088:	lsl	w10, w10, #8
  40308c:	add	w10, w10, #0x100
  403090:	orr	w11, w10, w9
  403094:	and	w10, w10, #0xff00
  403098:	ubfx	w11, w11, #8, #8
  40309c:	orr	w9, w10, w9
  4030a0:	str	w11, [x8, #116]
  4030a4:	str	w9, [x8, #16]
  4030a8:	mov	w0, #0x1                   	// #1
  4030ac:	ret
  4030b0:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4030b4:	str	wzr, [x8, #1124]
  4030b8:	b	40304c <ferror@plt+0x13ec>
  4030bc:	and	w8, w0, #0xfffffff8
  4030c0:	cmp	w8, #0x28
  4030c4:	b.ne	4030d8 <ferror@plt+0x1478>  // b.any
  4030c8:	sub	w8, w0, #0x27
  4030cc:	adrp	x9, 417000 <ferror@plt+0x153a0>
  4030d0:	str	w8, [x9, #1120]
  4030d4:	b	40304c <ferror@plt+0x13ec>
  4030d8:	mov	w0, wzr
  4030dc:	ret
  4030e0:	stp	x29, x30, [sp, #-48]!
  4030e4:	stp	x20, x19, [sp, #32]
  4030e8:	mov	x29, sp
  4030ec:	mov	x20, x1
  4030f0:	mov	x19, x0
  4030f4:	str	x21, [sp, #16]
  4030f8:	str	xzr, [x29, #24]
  4030fc:	cbz	x0, 40312c <ferror@plt+0x14cc>
  403100:	ldrb	w8, [x19]
  403104:	cbz	w8, 40312c <ferror@plt+0x14cc>
  403108:	bl	401bf0 <__errno_location@plt>
  40310c:	mov	x21, x0
  403110:	str	wzr, [x0]
  403114:	add	x1, x29, #0x18
  403118:	mov	w2, #0xa                   	// #10
  40311c:	mov	x0, x19
  403120:	bl	401b10 <strtol@plt>
  403124:	ldr	w8, [x21]
  403128:	cbz	w8, 403160 <ferror@plt+0x1500>
  40312c:	bl	401bf0 <__errno_location@plt>
  403130:	ldr	w1, [x0]
  403134:	adrp	x2, 406000 <ferror@plt+0x43a0>
  403138:	add	x2, x2, #0x180
  40313c:	mov	w0, #0x1                   	// #1
  403140:	mov	x3, x20
  403144:	mov	x4, x19
  403148:	bl	401870 <error@plt>
  40314c:	mov	x0, xzr
  403150:	ldp	x20, x19, [sp, #32]
  403154:	ldr	x21, [sp, #16]
  403158:	ldp	x29, x30, [sp], #48
  40315c:	ret
  403160:	ldr	x8, [x29, #24]
  403164:	cmp	x8, x19
  403168:	b.eq	40312c <ferror@plt+0x14cc>  // b.none
  40316c:	cbz	x8, 40312c <ferror@plt+0x14cc>
  403170:	ldrb	w8, [x8]
  403174:	cbnz	w8, 40312c <ferror@plt+0x14cc>
  403178:	b	403150 <ferror@plt+0x14f0>
  40317c:	stp	x29, x30, [sp, #-48]!
  403180:	stp	x20, x19, [sp, #32]
  403184:	mov	x29, sp
  403188:	mov	x20, x1
  40318c:	mov	x19, x0
  403190:	str	x21, [sp, #16]
  403194:	str	xzr, [x29, #24]
  403198:	cbz	x0, 4031c4 <ferror@plt+0x1564>
  40319c:	ldrb	w8, [x19]
  4031a0:	cbz	w8, 4031c4 <ferror@plt+0x1564>
  4031a4:	bl	401bf0 <__errno_location@plt>
  4031a8:	mov	x21, x0
  4031ac:	str	wzr, [x0]
  4031b0:	add	x1, x29, #0x18
  4031b4:	mov	x0, x19
  4031b8:	bl	401890 <strtod@plt>
  4031bc:	ldr	w8, [x21]
  4031c0:	cbz	w8, 4031f8 <ferror@plt+0x1598>
  4031c4:	bl	401bf0 <__errno_location@plt>
  4031c8:	ldr	w1, [x0]
  4031cc:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4031d0:	add	x2, x2, #0x180
  4031d4:	mov	w0, #0x1                   	// #1
  4031d8:	mov	x3, x20
  4031dc:	mov	x4, x19
  4031e0:	bl	401870 <error@plt>
  4031e4:	fmov	d0, xzr
  4031e8:	ldp	x20, x19, [sp, #32]
  4031ec:	ldr	x21, [sp, #16]
  4031f0:	ldp	x29, x30, [sp], #48
  4031f4:	ret
  4031f8:	ldr	x8, [x29, #24]
  4031fc:	cmp	x8, x19
  403200:	b.eq	4031c4 <ferror@plt+0x1564>  // b.none
  403204:	cbz	x8, 4031c4 <ferror@plt+0x1564>
  403208:	ldrb	w8, [x8]
  40320c:	cbnz	w8, 4031c4 <ferror@plt+0x1564>
  403210:	b	4031e8 <ferror@plt+0x1588>
  403214:	sub	sp, sp, #0x90
  403218:	stp	x20, x19, [sp, #128]
  40321c:	mov	x20, x1
  403220:	mov	x19, x0
  403224:	stp	x29, x30, [sp, #48]
  403228:	stp	x28, x27, [sp, #64]
  40322c:	stp	x26, x25, [sp, #80]
  403230:	stp	x24, x23, [sp, #96]
  403234:	stp	x22, x21, [sp, #112]
  403238:	add	x29, sp, #0x30
  40323c:	cbz	x0, 4033d8 <ferror@plt+0x1778>
  403240:	ldrb	w22, [x19]
  403244:	cbz	x22, 4033d8 <ferror@plt+0x1778>
  403248:	bl	401b00 <__ctype_b_loc@plt>
  40324c:	ldr	x23, [x0]
  403250:	mov	x21, x0
  403254:	mov	x24, x19
  403258:	ldrh	w8, [x23, x22, lsl #1]
  40325c:	tbz	w8, #13, 403270 <ferror@plt+0x1610>
  403260:	mov	x24, x19
  403264:	ldrb	w22, [x24, #1]!
  403268:	ldrh	w8, [x23, x22, lsl #1]
  40326c:	tbnz	w8, #13, 403264 <ferror@plt+0x1604>
  403270:	cmp	w22, #0x2b
  403274:	b.eq	40328c <ferror@plt+0x162c>  // b.none
  403278:	cmp	w22, #0x2d
  40327c:	b.ne	403298 <ferror@plt+0x1638>  // b.any
  403280:	add	x24, x24, #0x1
  403284:	mov	w22, #0x1                   	// #1
  403288:	b	40329c <ferror@plt+0x163c>
  40328c:	mov	w22, wzr
  403290:	add	x24, x24, #0x1
  403294:	b	40329c <ferror@plt+0x163c>
  403298:	mov	w22, wzr
  40329c:	ldrb	w25, [x24]
  4032a0:	adrp	x26, 406000 <ferror@plt+0x43a0>
  4032a4:	ldr	q0, [x26, #320]
  4032a8:	ldrh	w27, [x23, x25, lsl #1]
  4032ac:	stur	q0, [x29, #-16]
  4032b0:	tbz	w27, #11, 403330 <ferror@plt+0x16d0>
  4032b4:	adrp	x8, 406000 <ferror@plt+0x43a0>
  4032b8:	adrp	x9, 406000 <ferror@plt+0x43a0>
  4032bc:	ldr	q0, [x8, #336]
  4032c0:	ldr	q1, [x9, #352]
  4032c4:	mov	w28, #0x1                   	// #1
  4032c8:	str	q1, [sp, #16]
  4032cc:	ldr	q1, [sp, #16]
  4032d0:	bl	404718 <ferror@plt+0x2ab8>
  4032d4:	ldrb	w8, [x24, x28]
  4032d8:	add	x28, x28, #0x1
  4032dc:	ldrh	w8, [x23, x8, lsl #1]
  4032e0:	tbnz	w8, #11, 4032cc <ferror@plt+0x166c>
  4032e4:	tbz	w27, #11, 403330 <ferror@plt+0x16d0>
  4032e8:	ldr	q2, [x26, #320]
  4032ec:	stur	q2, [x29, #-16]
  4032f0:	and	w8, w25, #0xff
  4032f4:	sub	w0, w8, #0x30
  4032f8:	str	q0, [sp]
  4032fc:	bl	4057cc <ferror@plt+0x3b6c>
  403300:	mov	v1.16b, v0.16b
  403304:	ldr	q0, [sp]
  403308:	bl	404718 <ferror@plt+0x2ab8>
  40330c:	mov	v1.16b, v0.16b
  403310:	ldur	q0, [x29, #-16]
  403314:	bl	403548 <ferror@plt+0x18e8>
  403318:	stur	q0, [x29, #-16]
  40331c:	ldp	q0, q1, [sp]
  403320:	bl	403f68 <ferror@plt+0x2308>
  403324:	ldrb	w25, [x24, #1]!
  403328:	ldrh	w8, [x23, x25, lsl #1]
  40332c:	tbnz	w8, #11, 4032f0 <ferror@plt+0x1690>
  403330:	cmp	w25, #0x2e
  403334:	b.eq	403368 <ferror@plt+0x1708>  // b.none
  403338:	ldur	q1, [x29, #-16]
  40333c:	cmp	w25, #0x2c
  403340:	b.eq	403368 <ferror@plt+0x1708>  // b.none
  403344:	cbz	w25, 403400 <ferror@plt+0x17a0>
  403348:	adrp	x2, 406000 <ferror@plt+0x43a0>
  40334c:	add	x2, x2, #0x180
  403350:	mov	w0, #0x1                   	// #1
  403354:	mov	w1, #0x16                  	// #22
  403358:	mov	x3, x20
  40335c:	mov	x4, x19
  403360:	bl	401870 <error@plt>
  403364:	ldr	x23, [x21]
  403368:	ldrb	w8, [x24, #1]
  40336c:	ldrh	w9, [x23, x8, lsl #1]
  403370:	tbz	w9, #11, 4033d0 <ferror@plt+0x1770>
  403374:	adrp	x9, 406000 <ferror@plt+0x43a0>
  403378:	adrp	x10, 406000 <ferror@plt+0x43a0>
  40337c:	ldr	q1, [x9, #336]
  403380:	ldr	q0, [x10, #352]
  403384:	add	x21, x24, #0x2
  403388:	str	q0, [sp]
  40338c:	and	w8, w8, #0xff
  403390:	sub	w0, w8, #0x30
  403394:	str	q1, [sp, #16]
  403398:	bl	4057cc <ferror@plt+0x3b6c>
  40339c:	mov	v1.16b, v0.16b
  4033a0:	ldr	q0, [sp, #16]
  4033a4:	bl	404718 <ferror@plt+0x2ab8>
  4033a8:	mov	v1.16b, v0.16b
  4033ac:	ldur	q0, [x29, #-16]
  4033b0:	bl	403548 <ferror@plt+0x18e8>
  4033b4:	stur	q0, [x29, #-16]
  4033b8:	ldp	q1, q0, [sp]
  4033bc:	bl	403f68 <ferror@plt+0x2308>
  4033c0:	ldrb	w8, [x21], #1
  4033c4:	mov	v1.16b, v0.16b
  4033c8:	ldrh	w9, [x23, x8, lsl #1]
  4033cc:	tbnz	w9, #11, 40338c <ferror@plt+0x172c>
  4033d0:	ldur	q1, [x29, #-16]
  4033d4:	cbz	w8, 403400 <ferror@plt+0x17a0>
  4033d8:	bl	401bf0 <__errno_location@plt>
  4033dc:	ldr	w1, [x0]
  4033e0:	adrp	x2, 406000 <ferror@plt+0x43a0>
  4033e4:	add	x2, x2, #0x180
  4033e8:	mov	w0, #0x1                   	// #1
  4033ec:	mov	x3, x20
  4033f0:	mov	x4, x19
  4033f4:	bl	401870 <error@plt>
  4033f8:	fmov	d0, xzr
  4033fc:	b	403420 <ferror@plt+0x17c0>
  403400:	adrp	x8, 406000 <ferror@plt+0x43a0>
  403404:	ldr	q0, [x8, #368]
  403408:	stur	q1, [x29, #-16]
  40340c:	bl	404da4 <ferror@plt+0x3144>
  403410:	cmp	w22, #0x0
  403414:	b.ne	40341c <ferror@plt+0x17bc>  // b.any
  403418:	ldur	q0, [x29, #-16]
  40341c:	bl	405828 <ferror@plt+0x3bc8>
  403420:	ldp	x20, x19, [sp, #128]
  403424:	ldp	x22, x21, [sp, #112]
  403428:	ldp	x24, x23, [sp, #96]
  40342c:	ldp	x26, x25, [sp, #80]
  403430:	ldp	x28, x27, [sp, #64]
  403434:	ldp	x29, x30, [sp, #48]
  403438:	add	sp, sp, #0x90
  40343c:	ret
  403440:	stp	x29, x30, [sp, #-48]!
  403444:	str	x21, [sp, #16]
  403448:	stp	x20, x19, [sp, #32]
  40344c:	mov	x29, sp
  403450:	mov	x20, x0
  403454:	bl	401930 <__fpending@plt>
  403458:	mov	x19, x0
  40345c:	mov	x0, x20
  403460:	bl	401c60 <ferror@plt>
  403464:	mov	w21, w0
  403468:	mov	x0, x20
  40346c:	bl	401970 <fclose@plt>
  403470:	mov	w8, w0
  403474:	cbz	w21, 403498 <ferror@plt+0x1838>
  403478:	cbnz	w8, 403490 <ferror@plt+0x1830>
  40347c:	bl	401bf0 <__errno_location@plt>
  403480:	ldr	w8, [x0]
  403484:	cmp	w8, #0x20
  403488:	b.eq	403490 <ferror@plt+0x1830>  // b.none
  40348c:	str	wzr, [x0]
  403490:	mov	w0, #0xffffffff            	// #-1
  403494:	b	4034b8 <ferror@plt+0x1858>
  403498:	cmp	w8, #0x0
  40349c:	csetm	w0, ne  // ne = any
  4034a0:	cbnz	x19, 4034b8 <ferror@plt+0x1858>
  4034a4:	cbz	w8, 4034b8 <ferror@plt+0x1858>
  4034a8:	bl	401bf0 <__errno_location@plt>
  4034ac:	ldr	w8, [x0]
  4034b0:	cmp	w8, #0x9
  4034b4:	csetm	w0, ne  // ne = any
  4034b8:	ldp	x20, x19, [sp, #32]
  4034bc:	ldr	x21, [sp, #16]
  4034c0:	ldp	x29, x30, [sp], #48
  4034c4:	ret
  4034c8:	stp	x29, x30, [sp, #-32]!
  4034cc:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4034d0:	ldr	x0, [x8, #1000]
  4034d4:	str	x19, [sp, #16]
  4034d8:	mov	x29, sp
  4034dc:	bl	403440 <ferror@plt+0x17e0>
  4034e0:	cbz	w0, 4034f4 <ferror@plt+0x1894>
  4034e4:	bl	401bf0 <__errno_location@plt>
  4034e8:	ldr	w8, [x0]
  4034ec:	cmp	w8, #0x20
  4034f0:	b.ne	403510 <ferror@plt+0x18b0>  // b.any
  4034f4:	adrp	x8, 417000 <ferror@plt+0x153a0>
  4034f8:	ldr	x0, [x8, #976]
  4034fc:	bl	403440 <ferror@plt+0x17e0>
  403500:	cbnz	w0, 403540 <ferror@plt+0x18e0>
  403504:	ldr	x19, [sp, #16]
  403508:	ldp	x29, x30, [sp], #32
  40350c:	ret
  403510:	adrp	x1, 406000 <ferror@plt+0x43a0>
  403514:	add	x1, x1, #0x189
  403518:	mov	w2, #0x5                   	// #5
  40351c:	mov	x19, x0
  403520:	mov	x0, xzr
  403524:	bl	401bb0 <dcgettext@plt>
  403528:	ldr	w1, [x19]
  40352c:	adrp	x2, 406000 <ferror@plt+0x43a0>
  403530:	mov	x3, x0
  403534:	add	x2, x2, #0x99
  403538:	mov	w0, wzr
  40353c:	bl	401870 <error@plt>
  403540:	mov	w0, #0x1                   	// #1
  403544:	bl	401830 <_exit@plt>
  403548:	stp	x29, x30, [sp, #-32]!
  40354c:	mov	x29, sp
  403550:	str	q0, [sp, #16]
  403554:	ldp	x9, x5, [sp, #16]
  403558:	str	q1, [sp, #16]
  40355c:	ldp	x1, x2, [sp, #16]
  403560:	mrs	x10, fpcr
  403564:	ubfx	x0, x5, #48, #15
  403568:	ubfx	x12, x2, #48, #15
  40356c:	ubfiz	x3, x5, #3, #48
  403570:	lsr	x11, x2, #63
  403574:	mov	x4, x0
  403578:	ubfiz	x2, x2, #3, #48
  40357c:	sub	w0, w0, w12
  403580:	lsr	x8, x5, #63
  403584:	mov	x14, x1
  403588:	orr	x2, x2, x1, lsr #61
  40358c:	cmp	x11, x5, lsr #63
  403590:	orr	x3, x3, x9, lsr #61
  403594:	lsl	x7, x9, #3
  403598:	mov	x6, x12
  40359c:	lsl	x1, x1, #3
  4035a0:	mov	w5, w0
  4035a4:	b.ne	4039ac <ferror@plt+0x1d4c>  // b.any
  4035a8:	cmp	w0, #0x0
  4035ac:	b.le	4036ec <ferror@plt+0x1a8c>
  4035b0:	mov	x9, #0x7fff                	// #32767
  4035b4:	cbnz	x12, 403654 <ferror@plt+0x19f4>
  4035b8:	orr	x5, x2, x1
  4035bc:	cbnz	x5, 4035e8 <ferror@plt+0x1988>
  4035c0:	cmp	x4, x9
  4035c4:	b.ne	403d98 <ferror@plt+0x2138>  // b.any
  4035c8:	orr	x1, x3, x7
  4035cc:	cbz	x1, 403e1c <ferror@plt+0x21bc>
  4035d0:	lsr	x0, x3, #50
  4035d4:	mov	x2, x3
  4035d8:	eor	x0, x0, #0x1
  4035dc:	mov	x1, x7
  4035e0:	and	w0, w0, #0x1
  4035e4:	b	403830 <ferror@plt+0x1bd0>
  4035e8:	subs	w5, w0, #0x1
  4035ec:	b.ne	40362c <ferror@plt+0x19cc>  // b.any
  4035f0:	adds	x1, x7, x1
  4035f4:	mov	x7, x1
  4035f8:	adc	x3, x3, x2
  4035fc:	tbz	x3, #51, 403d98 <ferror@plt+0x2138>
  403600:	add	x4, x4, #0x1
  403604:	mov	x0, #0x7fff                	// #32767
  403608:	cmp	x4, x0
  40360c:	b.eq	403970 <ferror@plt+0x1d10>  // b.none
  403610:	and	x2, x3, #0xfff7ffffffffffff
  403614:	and	x1, x7, #0x1
  403618:	orr	x1, x1, x7, lsr #1
  40361c:	orr	x1, x1, x3, lsl #63
  403620:	lsr	x2, x2, #1
  403624:	mov	w0, #0x0                   	// #0
  403628:	b	403720 <ferror@plt+0x1ac0>
  40362c:	cmp	x4, x9
  403630:	b.ne	403660 <ferror@plt+0x1a00>  // b.any
  403634:	orr	x1, x3, x7
  403638:	cbz	x1, 403e1c <ferror@plt+0x21bc>
  40363c:	lsr	x0, x3, #50
  403640:	mov	x2, x3
  403644:	eor	x0, x0, #0x1
  403648:	mov	x1, x7
  40364c:	and	w0, w0, #0x1
  403650:	b	403720 <ferror@plt+0x1ac0>
  403654:	cmp	x4, x9
  403658:	b.eq	403634 <ferror@plt+0x19d4>  // b.none
  40365c:	orr	x2, x2, #0x8000000000000
  403660:	cmp	w5, #0x74
  403664:	b.gt	4036dc <ferror@plt+0x1a7c>
  403668:	cmp	w5, #0x3f
  40366c:	b.gt	4036a8 <ferror@plt+0x1a48>
  403670:	mov	w6, #0x40                  	// #64
  403674:	sub	w6, w6, w5
  403678:	lsr	x9, x1, x5
  40367c:	lsl	x1, x1, x6
  403680:	cmp	x1, #0x0
  403684:	lsl	x0, x2, x6
  403688:	cset	x1, ne  // ne = any
  40368c:	orr	x0, x0, x9
  403690:	lsr	x2, x2, x5
  403694:	orr	x0, x0, x1
  403698:	adds	x1, x0, x7
  40369c:	mov	x7, x1
  4036a0:	adc	x3, x2, x3
  4036a4:	b	4035fc <ferror@plt+0x199c>
  4036a8:	sub	w0, w5, #0x40
  4036ac:	mov	w6, #0x80                  	// #128
  4036b0:	sub	w6, w6, w5
  4036b4:	cmp	w5, #0x40
  4036b8:	lsr	x0, x2, x0
  4036bc:	lsl	x2, x2, x6
  4036c0:	csel	x2, x2, xzr, ne  // ne = any
  4036c4:	orr	x1, x2, x1
  4036c8:	cmp	x1, #0x0
  4036cc:	cset	x1, ne  // ne = any
  4036d0:	orr	x0, x0, x1
  4036d4:	mov	x2, #0x0                   	// #0
  4036d8:	b	403698 <ferror@plt+0x1a38>
  4036dc:	orr	x1, x2, x1
  4036e0:	cmp	x1, #0x0
  4036e4:	cset	x0, ne  // ne = any
  4036e8:	b	4036d4 <ferror@plt+0x1a74>
  4036ec:	b.eq	4037f0 <ferror@plt+0x1b90>  // b.none
  4036f0:	mov	x5, #0x7fff                	// #32767
  4036f4:	cbnz	x4, 403798 <ferror@plt+0x1b38>
  4036f8:	orr	x4, x3, x7
  4036fc:	cbnz	x4, 403728 <ferror@plt+0x1ac8>
  403700:	cmp	x12, x5
  403704:	b.ne	403da8 <ferror@plt+0x2148>  // b.any
  403708:	orr	x0, x2, x1
  40370c:	cbz	x0, 403df0 <ferror@plt+0x2190>
  403710:	lsr	x0, x2, #50
  403714:	mov	x4, x6
  403718:	eor	x0, x0, #0x1
  40371c:	and	w0, w0, #0x1
  403720:	mov	w5, #0x0                   	// #0
  403724:	b	403830 <ferror@plt+0x1bd0>
  403728:	cmn	w0, #0x1
  40372c:	b.ne	403744 <ferror@plt+0x1ae4>  // b.any
  403730:	adds	x1, x7, x1
  403734:	mov	x7, x1
  403738:	adc	x3, x3, x2
  40373c:	mov	x4, x6
  403740:	b	4035fc <ferror@plt+0x199c>
  403744:	cmp	x12, x5
  403748:	b.eq	403708 <ferror@plt+0x1aa8>  // b.none
  40374c:	mvn	w0, w0
  403750:	cmp	w0, #0x74
  403754:	b.gt	4037e0 <ferror@plt+0x1b80>
  403758:	cmp	w0, #0x3f
  40375c:	b.gt	4037ac <ferror@plt+0x1b4c>
  403760:	mov	w5, #0x40                  	// #64
  403764:	sub	w5, w5, w0
  403768:	lsr	x9, x7, x0
  40376c:	lsl	x7, x7, x5
  403770:	cmp	x7, #0x0
  403774:	cset	x7, ne  // ne = any
  403778:	lsl	x4, x3, x5
  40377c:	orr	x4, x4, x9
  403780:	lsr	x0, x3, x0
  403784:	orr	x7, x4, x7
  403788:	adds	x1, x7, x1
  40378c:	mov	x7, x1
  403790:	adc	x3, x0, x2
  403794:	b	40373c <ferror@plt+0x1adc>
  403798:	cmp	x12, x5
  40379c:	b.eq	403708 <ferror@plt+0x1aa8>  // b.none
  4037a0:	neg	w0, w0
  4037a4:	orr	x3, x3, #0x8000000000000
  4037a8:	b	403750 <ferror@plt+0x1af0>
  4037ac:	sub	w4, w0, #0x40
  4037b0:	mov	w5, #0x80                  	// #128
  4037b4:	sub	w5, w5, w0
  4037b8:	cmp	w0, #0x40
  4037bc:	lsr	x4, x3, x4
  4037c0:	lsl	x3, x3, x5
  4037c4:	csel	x3, x3, xzr, ne  // ne = any
  4037c8:	orr	x3, x3, x7
  4037cc:	cmp	x3, #0x0
  4037d0:	cset	x7, ne  // ne = any
  4037d4:	orr	x7, x4, x7
  4037d8:	mov	x0, #0x0                   	// #0
  4037dc:	b	403788 <ferror@plt+0x1b28>
  4037e0:	orr	x3, x3, x7
  4037e4:	cmp	x3, #0x0
  4037e8:	cset	x7, ne  // ne = any
  4037ec:	b	4037d8 <ferror@plt+0x1b78>
  4037f0:	add	x0, x4, #0x1
  4037f4:	mov	x13, #0x7fff                	// #32767
  4037f8:	tst	x0, #0x7ffe
  4037fc:	b.ne	40390c <ferror@plt+0x1cac>  // b.any
  403800:	orr	x12, x3, x7
  403804:	cbnz	x4, 403870 <ferror@plt+0x1c10>
  403808:	cbz	x12, 403dcc <ferror@plt+0x216c>
  40380c:	orr	x0, x2, x1
  403810:	cbz	x0, 403bb8 <ferror@plt+0x1f58>
  403814:	adds	x1, x7, x1
  403818:	mov	x7, x1
  40381c:	adc	x3, x3, x2
  403820:	tbz	x3, #51, 403bb8 <ferror@plt+0x1f58>
  403824:	and	x2, x3, #0xfff7ffffffffffff
  403828:	mov	w0, #0x0                   	// #0
  40382c:	mov	x4, #0x1                   	// #1
  403830:	tst	x1, #0x7
  403834:	b.eq	403e4c <ferror@plt+0x21ec>  // b.none
  403838:	and	x3, x10, #0xc00000
  40383c:	orr	w0, w0, #0x10
  403840:	cmp	x3, #0x400, lsl #12
  403844:	b.eq	403e38 <ferror@plt+0x21d8>  // b.none
  403848:	cmp	x3, #0x800, lsl #12
  40384c:	b.eq	403e44 <ferror@plt+0x21e4>  // b.none
  403850:	cbnz	x3, 403868 <ferror@plt+0x1c08>
  403854:	and	x3, x1, #0xf
  403858:	cmp	x3, #0x4
  40385c:	b.eq	403868 <ferror@plt+0x1c08>  // b.none
  403860:	adds	x1, x1, #0x4
  403864:	cinc	x2, x2, cs  // cs = hs, nlast
  403868:	cbz	w5, 403e5c <ferror@plt+0x21fc>
  40386c:	b	403e58 <ferror@plt+0x21f8>
  403870:	cmp	x4, x13
  403874:	b.ne	4038d8 <ferror@plt+0x1c78>  // b.any
  403878:	cbz	x12, 403f3c <ferror@plt+0x22dc>
  40387c:	lsr	x0, x3, #50
  403880:	cmp	x6, x4
  403884:	eor	x0, x0, #0x1
  403888:	and	w0, w0, #0x1
  40388c:	b.ne	4038f8 <ferror@plt+0x1c98>  // b.any
  403890:	orr	x4, x2, x1
  403894:	cbz	x4, 403f34 <ferror@plt+0x22d4>
  403898:	tst	x2, #0x4000000000000
  40389c:	csinc	w0, w0, wzr, ne  // ne = any
  4038a0:	cbz	x12, 4038f0 <ferror@plt+0x1c90>
  4038a4:	and	x9, x9, #0x1fffffffffffffff
  4038a8:	lsr	x1, x3, #3
  4038ac:	orr	x9, x9, x3, lsl #61
  4038b0:	tbz	x3, #50, 4038cc <ferror@plt+0x1c6c>
  4038b4:	lsr	x3, x2, #3
  4038b8:	tbnz	x2, #50, 4038cc <ferror@plt+0x1c6c>
  4038bc:	and	x1, x14, #0x1fffffffffffffff
  4038c0:	mov	x8, x11
  4038c4:	orr	x9, x1, x2, lsl #61
  4038c8:	mov	x1, x3
  4038cc:	extr	x2, x1, x9, #61
  4038d0:	lsl	x1, x9, #3
  4038d4:	b	4038f0 <ferror@plt+0x1c90>
  4038d8:	cmp	x6, x13
  4038dc:	b.ne	4038e8 <ferror@plt+0x1c88>  // b.any
  4038e0:	mov	w0, #0x0                   	// #0
  4038e4:	b	403890 <ferror@plt+0x1c30>
  4038e8:	mov	w0, #0x0                   	// #0
  4038ec:	cbnz	x12, 4038f8 <ferror@plt+0x1c98>
  4038f0:	mov	x4, #0x7fff                	// #32767
  4038f4:	b	403830 <ferror@plt+0x1bd0>
  4038f8:	orr	x1, x2, x1
  4038fc:	cbnz	x1, 4038a4 <ferror@plt+0x1c44>
  403900:	mov	x2, x3
  403904:	mov	x1, x7
  403908:	b	4038f0 <ferror@plt+0x1c90>
  40390c:	cmp	x0, x13
  403910:	b.eq	403930 <ferror@plt+0x1cd0>  // b.none
  403914:	adds	x1, x7, x1
  403918:	mov	x4, x0
  40391c:	adc	x2, x3, x2
  403920:	extr	x1, x2, x1, #1
  403924:	lsr	x2, x2, #1
  403928:	mov	w0, #0x0                   	// #0
  40392c:	b	403830 <ferror@plt+0x1bd0>
  403930:	ands	x1, x10, #0xc00000
  403934:	b.eq	403e00 <ferror@plt+0x21a0>  // b.none
  403938:	cmp	x1, #0x400, lsl #12
  40393c:	b.ne	403954 <ferror@plt+0x1cf4>  // b.any
  403940:	cbnz	x8, 403960 <ferror@plt+0x1d00>
  403944:	mov	x4, x0
  403948:	mov	x2, #0x0                   	// #0
  40394c:	mov	x1, #0x0                   	// #0
  403950:	b	403e08 <ferror@plt+0x21a8>
  403954:	cmp	x1, #0x800, lsl #12
  403958:	b.ne	403960 <ferror@plt+0x1d00>  // b.any
  40395c:	cbnz	x8, 403944 <ferror@plt+0x1ce4>
  403960:	mov	x2, #0xffffffffffffffff    	// #-1
  403964:	mov	x4, #0x7ffe                	// #32766
  403968:	mov	x1, x2
  40396c:	b	403e08 <ferror@plt+0x21a8>
  403970:	ands	x1, x10, #0xc00000
  403974:	b.eq	403e10 <ferror@plt+0x21b0>  // b.none
  403978:	cmp	x1, #0x400, lsl #12
  40397c:	b.ne	403990 <ferror@plt+0x1d30>  // b.any
  403980:	cbnz	x8, 40399c <ferror@plt+0x1d3c>
  403984:	mov	x2, #0x0                   	// #0
  403988:	mov	x1, #0x0                   	// #0
  40398c:	b	403e14 <ferror@plt+0x21b4>
  403990:	cmp	x1, #0x800, lsl #12
  403994:	b.ne	40399c <ferror@plt+0x1d3c>  // b.any
  403998:	cbnz	x8, 403984 <ferror@plt+0x1d24>
  40399c:	mov	x2, #0xffffffffffffffff    	// #-1
  4039a0:	mov	x4, #0x7ffe                	// #32766
  4039a4:	mov	x1, x2
  4039a8:	b	403e14 <ferror@plt+0x21b4>
  4039ac:	cmp	w0, #0x0
  4039b0:	b.le	403a84 <ferror@plt+0x1e24>
  4039b4:	mov	x9, #0x7fff                	// #32767
  4039b8:	cbnz	x12, 403a30 <ferror@plt+0x1dd0>
  4039bc:	orr	x5, x2, x1
  4039c0:	cbz	x5, 4035c0 <ferror@plt+0x1960>
  4039c4:	subs	w5, w0, #0x1
  4039c8:	b.ne	4039e4 <ferror@plt+0x1d84>  // b.any
  4039cc:	subs	x7, x7, x1
  4039d0:	sbc	x3, x3, x2
  4039d4:	tbz	x3, #51, 403d98 <ferror@plt+0x2138>
  4039d8:	and	x5, x3, #0x7ffffffffffff
  4039dc:	mov	x6, x7
  4039e0:	b	403cc8 <ferror@plt+0x2068>
  4039e4:	cmp	x4, x9
  4039e8:	b.eq	403634 <ferror@plt+0x19d4>  // b.none
  4039ec:	cmp	w5, #0x74
  4039f0:	b.gt	403a74 <ferror@plt+0x1e14>
  4039f4:	cmp	w5, #0x3f
  4039f8:	b.gt	403a40 <ferror@plt+0x1de0>
  4039fc:	mov	w6, #0x40                  	// #64
  403a00:	sub	w6, w6, w5
  403a04:	lsr	x9, x1, x5
  403a08:	lsl	x1, x1, x6
  403a0c:	cmp	x1, #0x0
  403a10:	lsl	x0, x2, x6
  403a14:	cset	x1, ne  // ne = any
  403a18:	orr	x0, x0, x9
  403a1c:	lsr	x2, x2, x5
  403a20:	orr	x0, x0, x1
  403a24:	subs	x7, x7, x0
  403a28:	sbc	x3, x3, x2
  403a2c:	b	4039d4 <ferror@plt+0x1d74>
  403a30:	cmp	x4, x9
  403a34:	b.eq	403634 <ferror@plt+0x19d4>  // b.none
  403a38:	orr	x2, x2, #0x8000000000000
  403a3c:	b	4039ec <ferror@plt+0x1d8c>
  403a40:	sub	w0, w5, #0x40
  403a44:	mov	w6, #0x80                  	// #128
  403a48:	sub	w6, w6, w5
  403a4c:	cmp	w5, #0x40
  403a50:	lsr	x0, x2, x0
  403a54:	lsl	x2, x2, x6
  403a58:	csel	x2, x2, xzr, ne  // ne = any
  403a5c:	orr	x1, x2, x1
  403a60:	cmp	x1, #0x0
  403a64:	cset	x1, ne  // ne = any
  403a68:	orr	x0, x0, x1
  403a6c:	mov	x2, #0x0                   	// #0
  403a70:	b	403a24 <ferror@plt+0x1dc4>
  403a74:	orr	x1, x2, x1
  403a78:	cmp	x1, #0x0
  403a7c:	cset	x0, ne  // ne = any
  403a80:	b	403a6c <ferror@plt+0x1e0c>
  403a84:	b.eq	403b84 <ferror@plt+0x1f24>  // b.none
  403a88:	mov	x5, #0x7fff                	// #32767
  403a8c:	cbnz	x4, 403b2c <ferror@plt+0x1ecc>
  403a90:	orr	x4, x3, x7
  403a94:	cbnz	x4, 403ac0 <ferror@plt+0x1e60>
  403a98:	cmp	x12, x5
  403a9c:	b.ne	403db8 <ferror@plt+0x2158>  // b.any
  403aa0:	orr	x0, x2, x1
  403aa4:	cbz	x0, 403e24 <ferror@plt+0x21c4>
  403aa8:	lsr	x0, x2, #50
  403aac:	mov	x4, x6
  403ab0:	eor	x0, x0, #0x1
  403ab4:	mov	x8, x11
  403ab8:	and	w0, w0, #0x1
  403abc:	b	403720 <ferror@plt+0x1ac0>
  403ac0:	cmn	w0, #0x1
  403ac4:	b.ne	403adc <ferror@plt+0x1e7c>  // b.any
  403ac8:	subs	x7, x1, x7
  403acc:	sbc	x3, x2, x3
  403ad0:	mov	x4, x6
  403ad4:	mov	x8, x11
  403ad8:	b	4039d4 <ferror@plt+0x1d74>
  403adc:	cmp	x12, x5
  403ae0:	b.eq	403aa0 <ferror@plt+0x1e40>  // b.none
  403ae4:	mvn	w0, w0
  403ae8:	cmp	w0, #0x74
  403aec:	b.gt	403b74 <ferror@plt+0x1f14>
  403af0:	cmp	w0, #0x3f
  403af4:	b.gt	403b40 <ferror@plt+0x1ee0>
  403af8:	mov	w5, #0x40                  	// #64
  403afc:	sub	w5, w5, w0
  403b00:	lsr	x8, x7, x0
  403b04:	lsl	x7, x7, x5
  403b08:	cmp	x7, #0x0
  403b0c:	lsl	x4, x3, x5
  403b10:	cset	x5, ne  // ne = any
  403b14:	orr	x4, x4, x8
  403b18:	lsr	x0, x3, x0
  403b1c:	orr	x4, x4, x5
  403b20:	subs	x7, x1, x4
  403b24:	sbc	x3, x2, x0
  403b28:	b	403ad0 <ferror@plt+0x1e70>
  403b2c:	cmp	x12, x5
  403b30:	b.eq	403aa0 <ferror@plt+0x1e40>  // b.none
  403b34:	neg	w0, w0
  403b38:	orr	x3, x3, #0x8000000000000
  403b3c:	b	403ae8 <ferror@plt+0x1e88>
  403b40:	sub	w4, w0, #0x40
  403b44:	mov	w5, #0x80                  	// #128
  403b48:	sub	w5, w5, w0
  403b4c:	cmp	w0, #0x40
  403b50:	lsr	x4, x3, x4
  403b54:	lsl	x3, x3, x5
  403b58:	csel	x3, x3, xzr, ne  // ne = any
  403b5c:	orr	x3, x3, x7
  403b60:	cmp	x3, #0x0
  403b64:	cset	x0, ne  // ne = any
  403b68:	orr	x4, x4, x0
  403b6c:	mov	x0, #0x0                   	// #0
  403b70:	b	403b20 <ferror@plt+0x1ec0>
  403b74:	orr	x3, x3, x7
  403b78:	cmp	x3, #0x0
  403b7c:	cset	x4, ne  // ne = any
  403b80:	b	403b6c <ferror@plt+0x1f0c>
  403b84:	add	x0, x4, #0x1
  403b88:	tst	x0, #0x7ffe
  403b8c:	b.ne	403ca8 <ferror@plt+0x2048>  // b.any
  403b90:	orr	x12, x3, x7
  403b94:	orr	x13, x2, x1
  403b98:	cbnz	x4, 403c14 <ferror@plt+0x1fb4>
  403b9c:	cbnz	x12, 403bd4 <ferror@plt+0x1f74>
  403ba0:	cbnz	x13, 403dd8 <ferror@plt+0x2178>
  403ba4:	and	x0, x10, #0xc00000
  403ba8:	mov	x3, #0x0                   	// #0
  403bac:	cmp	x0, #0x800, lsl #12
  403bb0:	mov	x7, #0x0                   	// #0
  403bb4:	cset	x8, eq  // eq = none
  403bb8:	orr	x0, x7, x3
  403bbc:	mov	x2, x3
  403bc0:	cmp	x0, #0x0
  403bc4:	mov	x1, x7
  403bc8:	cset	w5, ne  // ne = any
  403bcc:	mov	x4, #0x0                   	// #0
  403bd0:	b	403928 <ferror@plt+0x1cc8>
  403bd4:	cbz	x13, 403bb8 <ferror@plt+0x1f58>
  403bd8:	subs	x4, x7, x1
  403bdc:	cmp	x7, x1
  403be0:	sbc	x0, x3, x2
  403be4:	tbz	x0, #51, 403bf8 <ferror@plt+0x1f98>
  403be8:	subs	x7, x1, x7
  403bec:	sbc	x3, x2, x3
  403bf0:	mov	x8, x11
  403bf4:	b	403bb8 <ferror@plt+0x1f58>
  403bf8:	orr	x7, x4, x0
  403bfc:	cbnz	x7, 403de4 <ferror@plt+0x2184>
  403c00:	and	x0, x10, #0xc00000
  403c04:	cmp	x0, #0x800, lsl #12
  403c08:	cset	x8, eq  // eq = none
  403c0c:	mov	x3, #0x0                   	// #0
  403c10:	b	403bb8 <ferror@plt+0x1f58>
  403c14:	mov	x0, #0x7fff                	// #32767
  403c18:	cmp	x4, x0
  403c1c:	b.ne	403c7c <ferror@plt+0x201c>  // b.any
  403c20:	cbz	x12, 403f24 <ferror@plt+0x22c4>
  403c24:	lsr	x0, x3, #50
  403c28:	cmp	x6, x4
  403c2c:	eor	x0, x0, #0x1
  403c30:	and	w0, w0, #0x1
  403c34:	b.ne	403ca0 <ferror@plt+0x2040>  // b.any
  403c38:	cbz	x13, 403f4c <ferror@plt+0x22ec>
  403c3c:	tst	x2, #0x4000000000000
  403c40:	csinc	w0, w0, wzr, ne  // ne = any
  403c44:	cbz	x12, 403c94 <ferror@plt+0x2034>
  403c48:	and	x9, x9, #0x1fffffffffffffff
  403c4c:	lsr	x4, x3, #3
  403c50:	orr	x1, x9, x3, lsl #61
  403c54:	tbz	x3, #50, 403c70 <ferror@plt+0x2010>
  403c58:	lsr	x3, x2, #3
  403c5c:	tbnz	x2, #50, 403c70 <ferror@plt+0x2010>
  403c60:	and	x1, x14, #0x1fffffffffffffff
  403c64:	mov	x4, x3
  403c68:	orr	x1, x1, x2, lsl #61
  403c6c:	mov	x8, x11
  403c70:	extr	x2, x4, x1, #61
  403c74:	lsl	x1, x1, #3
  403c78:	b	4038f0 <ferror@plt+0x1c90>
  403c7c:	cmp	x6, x0
  403c80:	b.ne	403c8c <ferror@plt+0x202c>  // b.any
  403c84:	mov	w0, #0x0                   	// #0
  403c88:	b	403c38 <ferror@plt+0x1fd8>
  403c8c:	mov	w0, #0x0                   	// #0
  403c90:	cbnz	x12, 403ca0 <ferror@plt+0x2040>
  403c94:	cbz	x13, 403f50 <ferror@plt+0x22f0>
  403c98:	mov	x8, x11
  403c9c:	b	4038f0 <ferror@plt+0x1c90>
  403ca0:	cbnz	x13, 403c48 <ferror@plt+0x1fe8>
  403ca4:	b	403900 <ferror@plt+0x1ca0>
  403ca8:	subs	x0, x7, x1
  403cac:	cmp	x7, x1
  403cb0:	mov	x6, x0
  403cb4:	sbc	x5, x3, x2
  403cb8:	tbz	x5, #51, 403d44 <ferror@plt+0x20e4>
  403cbc:	subs	x6, x1, x7
  403cc0:	mov	x8, x11
  403cc4:	sbc	x5, x2, x3
  403cc8:	clz	x0, x6
  403ccc:	cmp	x5, #0x0
  403cd0:	add	w0, w0, #0x40
  403cd4:	clz	x3, x5
  403cd8:	csel	w3, w0, w3, eq  // eq = none
  403cdc:	sub	w0, w3, #0xc
  403ce0:	cmp	w0, #0x3f
  403ce4:	b.gt	403d50 <ferror@plt+0x20f0>
  403ce8:	neg	w3, w0
  403cec:	lsl	x5, x5, x0
  403cf0:	lsl	x7, x6, x0
  403cf4:	lsr	x3, x6, x3
  403cf8:	orr	x3, x3, x5
  403cfc:	sxtw	x1, w0
  403d00:	cmp	x4, w0, sxtw
  403d04:	b.gt	403d90 <ferror@plt+0x2130>
  403d08:	sub	w4, w0, w4
  403d0c:	add	w2, w4, #0x1
  403d10:	cmp	w2, #0x3f
  403d14:	b.gt	403d60 <ferror@plt+0x2100>
  403d18:	mov	w1, #0x40                  	// #64
  403d1c:	sub	w1, w1, w2
  403d20:	lsr	x4, x7, x2
  403d24:	lsl	x0, x3, x1
  403d28:	orr	x0, x0, x4
  403d2c:	lsl	x1, x7, x1
  403d30:	cmp	x1, #0x0
  403d34:	cset	x1, ne  // ne = any
  403d38:	lsr	x3, x3, x2
  403d3c:	orr	x7, x0, x1
  403d40:	b	403bb8 <ferror@plt+0x1f58>
  403d44:	orr	x7, x0, x5
  403d48:	cbnz	x7, 403cc8 <ferror@plt+0x2068>
  403d4c:	b	403c00 <ferror@plt+0x1fa0>
  403d50:	sub	w3, w3, #0x4c
  403d54:	mov	x7, #0x0                   	// #0
  403d58:	lsl	x3, x6, x3
  403d5c:	b	403cfc <ferror@plt+0x209c>
  403d60:	sub	w4, w4, #0x3f
  403d64:	mov	w0, #0x80                  	// #128
  403d68:	sub	w0, w0, w2
  403d6c:	cmp	w2, #0x40
  403d70:	lsr	x4, x3, x4
  403d74:	lsl	x3, x3, x0
  403d78:	csel	x3, x3, xzr, ne  // ne = any
  403d7c:	orr	x3, x7, x3
  403d80:	cmp	x3, #0x0
  403d84:	cset	x3, ne  // ne = any
  403d88:	orr	x7, x4, x3
  403d8c:	b	403c0c <ferror@plt+0x1fac>
  403d90:	sub	x4, x4, x1
  403d94:	and	x3, x3, #0xfff7ffffffffffff
  403d98:	cbz	x4, 403bb8 <ferror@plt+0x1f58>
  403d9c:	mov	x2, x3
  403da0:	mov	x1, x7
  403da4:	b	403624 <ferror@plt+0x19c4>
  403da8:	mov	x3, x2
  403dac:	mov	x7, x1
  403db0:	mov	x4, x12
  403db4:	b	403d98 <ferror@plt+0x2138>
  403db8:	mov	x3, x2
  403dbc:	mov	x7, x1
  403dc0:	mov	x4, x12
  403dc4:	mov	x8, x11
  403dc8:	b	403d98 <ferror@plt+0x2138>
  403dcc:	mov	x3, x2
  403dd0:	mov	x7, x1
  403dd4:	b	403bb8 <ferror@plt+0x1f58>
  403dd8:	mov	x3, x2
  403ddc:	mov	x7, x1
  403de0:	b	403bf0 <ferror@plt+0x1f90>
  403de4:	mov	x3, x0
  403de8:	mov	x7, x4
  403dec:	b	403bb8 <ferror@plt+0x1f58>
  403df0:	mov	x4, x6
  403df4:	mov	x2, #0x0                   	// #0
  403df8:	mov	x1, #0x0                   	// #0
  403dfc:	b	403624 <ferror@plt+0x19c4>
  403e00:	mov	x4, x0
  403e04:	mov	x2, #0x0                   	// #0
  403e08:	mov	w0, #0x14                  	// #20
  403e0c:	b	403830 <ferror@plt+0x1bd0>
  403e10:	mov	x2, #0x0                   	// #0
  403e14:	mov	w0, #0x14                  	// #20
  403e18:	b	403720 <ferror@plt+0x1ac0>
  403e1c:	mov	x2, #0x0                   	// #0
  403e20:	b	403624 <ferror@plt+0x19c4>
  403e24:	mov	x4, x6
  403e28:	mov	x8, x11
  403e2c:	mov	x2, #0x0                   	// #0
  403e30:	mov	x1, #0x0                   	// #0
  403e34:	b	403624 <ferror@plt+0x19c4>
  403e38:	cbnz	x8, 403868 <ferror@plt+0x1c08>
  403e3c:	adds	x1, x1, #0x8
  403e40:	b	403864 <ferror@plt+0x1c04>
  403e44:	cbz	x8, 403868 <ferror@plt+0x1c08>
  403e48:	b	403e3c <ferror@plt+0x21dc>
  403e4c:	cbz	w5, 403e5c <ferror@plt+0x21fc>
  403e50:	tbnz	w0, #4, 403e58 <ferror@plt+0x21f8>
  403e54:	tbz	w10, #11, 403e5c <ferror@plt+0x21fc>
  403e58:	orr	w0, w0, #0x8
  403e5c:	tbz	x2, #51, 403e74 <ferror@plt+0x2214>
  403e60:	add	x4, x4, #0x1
  403e64:	mov	x3, #0x7fff                	// #32767
  403e68:	cmp	x4, x3
  403e6c:	b.eq	403ecc <ferror@plt+0x226c>  // b.none
  403e70:	and	x2, x2, #0xfff7ffffffffffff
  403e74:	mov	x3, #0x7fff                	// #32767
  403e78:	extr	x1, x2, x1, #3
  403e7c:	cmp	x4, x3
  403e80:	lsr	x2, x2, #3
  403e84:	b.ne	403e98 <ferror@plt+0x2238>  // b.any
  403e88:	orr	x3, x1, x2
  403e8c:	orr	x2, x2, #0x800000000000
  403e90:	cmp	x3, #0x0
  403e94:	csel	x2, x2, xzr, ne  // ne = any
  403e98:	and	x4, x4, #0x7fff
  403e9c:	mov	x7, #0x0                   	// #0
  403ea0:	bfxil	x7, x2, #0, #48
  403ea4:	orr	w8, w4, w8, lsl #15
  403ea8:	fmov	d0, x1
  403eac:	bfi	x7, x8, #48, #16
  403eb0:	fmov	v0.d[1], x7
  403eb4:	cbz	w0, 403ec4 <ferror@plt+0x2264>
  403eb8:	str	q0, [sp, #16]
  403ebc:	bl	405ad4 <ferror@plt+0x3e74>
  403ec0:	ldr	q0, [sp, #16]
  403ec4:	ldp	x29, x30, [sp], #32
  403ec8:	ret
  403ecc:	ands	x1, x10, #0xc00000
  403ed0:	b.eq	403eec <ferror@plt+0x228c>  // b.none
  403ed4:	cmp	x1, #0x400, lsl #12
  403ed8:	b.ne	403efc <ferror@plt+0x229c>  // b.any
  403edc:	cmp	x8, #0x0
  403ee0:	mov	x2, #0x7ffe                	// #32766
  403ee4:	csetm	x1, ne  // ne = any
  403ee8:	csel	x4, x4, x2, eq  // eq = none
  403eec:	mov	w2, #0x14                  	// #20
  403ef0:	orr	w0, w0, w2
  403ef4:	mov	x2, x1
  403ef8:	b	403e74 <ferror@plt+0x2214>
  403efc:	cmp	x1, #0x800, lsl #12
  403f00:	b.ne	403f18 <ferror@plt+0x22b8>  // b.any
  403f04:	cmp	x8, #0x0
  403f08:	mov	x2, #0x7ffe                	// #32766
  403f0c:	csetm	x1, eq  // eq = none
  403f10:	csel	x4, x4, x2, ne  // ne = any
  403f14:	b	403eec <ferror@plt+0x228c>
  403f18:	mov	x1, #0xffffffffffffffff    	// #-1
  403f1c:	mov	x4, #0x7ffe                	// #32766
  403f20:	b	403eec <ferror@plt+0x228c>
  403f24:	cmp	x6, x4
  403f28:	b.eq	403c84 <ferror@plt+0x2024>  // b.none
  403f2c:	mov	w0, #0x0                   	// #0
  403f30:	b	403c94 <ferror@plt+0x2034>
  403f34:	cbz	x12, 4038f0 <ferror@plt+0x1c90>
  403f38:	b	403900 <ferror@plt+0x1ca0>
  403f3c:	cmp	x6, x4
  403f40:	b.eq	4038e0 <ferror@plt+0x1c80>  // b.none
  403f44:	mov	w0, #0x0                   	// #0
  403f48:	b	4038f0 <ferror@plt+0x1c90>
  403f4c:	cbnz	x12, 403900 <ferror@plt+0x1ca0>
  403f50:	mov	x8, #0x0                   	// #0
  403f54:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  403f58:	mov	x1, #0xfffffffffffffff8    	// #-8
  403f5c:	mov	x4, #0x7fff                	// #32767
  403f60:	mov	w0, #0x1                   	// #1
  403f64:	b	403830 <ferror@plt+0x1bd0>
  403f68:	stp	x29, x30, [sp, #-32]!
  403f6c:	mov	x29, sp
  403f70:	str	q0, [sp, #16]
  403f74:	ldp	x1, x10, [sp, #16]
  403f78:	str	q1, [sp, #16]
  403f7c:	ldp	x8, x9, [sp, #16]
  403f80:	mrs	x6, fpcr
  403f84:	ubfx	x4, x10, #0, #48
  403f88:	ubfx	x11, x10, #48, #15
  403f8c:	lsr	x10, x10, #63
  403f90:	and	w5, w10, #0xff
  403f94:	cbz	w11, 403fc8 <ferror@plt+0x2368>
  403f98:	mov	w2, #0x7fff                	// #32767
  403f9c:	cmp	w11, w2
  403fa0:	b.eq	404028 <ferror@plt+0x23c8>  // b.none
  403fa4:	and	x11, x11, #0xffff
  403fa8:	extr	x2, x4, x1, #61
  403fac:	mov	x12, #0xffffffffffffc001    	// #-16383
  403fb0:	orr	x2, x2, #0x8000000000000
  403fb4:	lsl	x1, x1, #3
  403fb8:	add	x11, x11, x12
  403fbc:	mov	x14, #0x0                   	// #0
  403fc0:	mov	w0, #0x0                   	// #0
  403fc4:	b	404044 <ferror@plt+0x23e4>
  403fc8:	orr	x2, x4, x1
  403fcc:	cbz	x2, 4040bc <ferror@plt+0x245c>
  403fd0:	clz	x2, x1
  403fd4:	cmp	x4, #0x0
  403fd8:	add	x2, x2, #0x40
  403fdc:	clz	x11, x4
  403fe0:	csel	x0, x2, x11, eq  // eq = none
  403fe4:	sub	x2, x0, #0xf
  403fe8:	cmp	x2, #0x3c
  403fec:	b.gt	404018 <ferror@plt+0x23b8>
  403ff0:	add	w7, w2, #0x3
  403ff4:	mov	w3, #0x3d                  	// #61
  403ff8:	sub	w2, w3, w2
  403ffc:	lsl	x4, x4, x7
  404000:	lsr	x2, x1, x2
  404004:	orr	x2, x2, x4
  404008:	lsl	x1, x1, x7
  40400c:	mov	x11, #0xffffffffffffc011    	// #-16367
  404010:	sub	x11, x11, x0
  404014:	b	403fbc <ferror@plt+0x235c>
  404018:	sub	w2, w2, #0x3d
  40401c:	lsl	x2, x1, x2
  404020:	mov	x1, #0x0                   	// #0
  404024:	b	40400c <ferror@plt+0x23ac>
  404028:	orr	x2, x4, x1
  40402c:	cbz	x2, 4040cc <ferror@plt+0x246c>
  404030:	lsr	x0, x4, #47
  404034:	mov	x2, x4
  404038:	eor	w0, w0, #0x1
  40403c:	mov	x11, #0x7fff                	// #32767
  404040:	mov	x14, #0x3                   	// #3
  404044:	lsr	x13, x9, #63
  404048:	ubfx	x7, x9, #0, #48
  40404c:	ubfx	x4, x9, #48, #15
  404050:	and	w3, w13, #0xff
  404054:	cbz	w4, 4040dc <ferror@plt+0x247c>
  404058:	mov	w9, #0x7fff                	// #32767
  40405c:	cmp	w4, w9
  404060:	b.eq	40413c <ferror@plt+0x24dc>  // b.none
  404064:	and	x4, x4, #0xffff
  404068:	extr	x7, x7, x8, #61
  40406c:	mov	x9, #0xffffffffffffc001    	// #-16383
  404070:	orr	x7, x7, #0x8000000000000
  404074:	lsl	x8, x8, #3
  404078:	add	x4, x4, x9
  40407c:	mov	x12, #0x0                   	// #0
  404080:	eor	w5, w5, w3
  404084:	orr	x3, x12, x14, lsl #2
  404088:	sub	x3, x3, #0x1
  40408c:	and	x5, x5, #0xff
  404090:	sub	x9, x11, x4
  404094:	cmp	x3, #0xe
  404098:	b.hi	404180 <ferror@plt+0x2520>  // b.pmore
  40409c:	cmp	w3, #0xe
  4040a0:	b.hi	404180 <ferror@plt+0x2520>  // b.pmore
  4040a4:	adrp	x4, 406000 <ferror@plt+0x43a0>
  4040a8:	add	x4, x4, #0x198
  4040ac:	ldrh	w3, [x4, w3, uxtw #1]
  4040b0:	adr	x4, 4040bc <ferror@plt+0x245c>
  4040b4:	add	x3, x4, w3, sxth #2
  4040b8:	br	x3
  4040bc:	mov	x1, #0x0                   	// #0
  4040c0:	mov	x11, #0x0                   	// #0
  4040c4:	mov	x14, #0x1                   	// #1
  4040c8:	b	403fc0 <ferror@plt+0x2360>
  4040cc:	mov	x1, #0x0                   	// #0
  4040d0:	mov	x11, #0x7fff                	// #32767
  4040d4:	mov	x14, #0x2                   	// #2
  4040d8:	b	403fc0 <ferror@plt+0x2360>
  4040dc:	orr	x4, x7, x8
  4040e0:	cbz	x4, 404158 <ferror@plt+0x24f8>
  4040e4:	clz	x12, x8
  4040e8:	cmp	x7, #0x0
  4040ec:	add	x12, x12, #0x40
  4040f0:	clz	x9, x7
  4040f4:	csel	x9, x12, x9, eq  // eq = none
  4040f8:	sub	x12, x9, #0xf
  4040fc:	cmp	x12, #0x3c
  404100:	b.gt	40412c <ferror@plt+0x24cc>
  404104:	add	w16, w12, #0x3
  404108:	mov	w15, #0x3d                  	// #61
  40410c:	sub	w12, w15, w12
  404110:	lsl	x7, x7, x16
  404114:	lsr	x12, x8, x12
  404118:	orr	x7, x12, x7
  40411c:	lsl	x8, x8, x16
  404120:	mov	x4, #0xffffffffffffc011    	// #-16367
  404124:	sub	x4, x4, x9
  404128:	b	40407c <ferror@plt+0x241c>
  40412c:	sub	w7, w12, #0x3d
  404130:	lsl	x7, x8, x7
  404134:	mov	x8, #0x0                   	// #0
  404138:	b	404120 <ferror@plt+0x24c0>
  40413c:	orr	x4, x7, x8
  404140:	cbz	x4, 40416c <ferror@plt+0x250c>
  404144:	tst	x7, #0x800000000000
  404148:	mov	x4, #0x7fff                	// #32767
  40414c:	csinc	w0, w0, wzr, ne  // ne = any
  404150:	mov	x12, #0x3                   	// #3
  404154:	b	404080 <ferror@plt+0x2420>
  404158:	mov	x7, #0x0                   	// #0
  40415c:	mov	x8, #0x0                   	// #0
  404160:	mov	x4, #0x0                   	// #0
  404164:	mov	x12, #0x1                   	// #1
  404168:	b	404080 <ferror@plt+0x2420>
  40416c:	mov	x7, #0x0                   	// #0
  404170:	mov	x8, #0x0                   	// #0
  404174:	mov	x4, #0x7fff                	// #32767
  404178:	mov	x12, #0x2                   	// #2
  40417c:	b	404080 <ferror@plt+0x2420>
  404180:	cmp	x7, x2
  404184:	b.cc	404190 <ferror@plt+0x2530>  // b.lo, b.ul, b.last
  404188:	ccmp	x8, x1, #0x2, eq  // eq = none
  40418c:	b.hi	404428 <ferror@plt+0x27c8>  // b.pmore
  404190:	lsl	x14, x1, #63
  404194:	extr	x1, x2, x1, #1
  404198:	lsr	x2, x2, #1
  40419c:	extr	x3, x7, x8, #52
  4041a0:	ubfx	x7, x7, #20, #32
  4041a4:	and	x13, x3, #0xffffffff
  4041a8:	lsl	x8, x8, #12
  4041ac:	udiv	x10, x2, x7
  4041b0:	msub	x2, x10, x7, x2
  4041b4:	mul	x11, x13, x10
  4041b8:	extr	x2, x2, x1, #32
  4041bc:	cmp	x11, x2
  4041c0:	b.ls	404434 <ferror@plt+0x27d4>  // b.plast
  4041c4:	sub	x4, x10, #0x1
  4041c8:	adds	x2, x3, x2
  4041cc:	b.cs	4041e0 <ferror@plt+0x2580>  // b.hs, b.nlast
  4041d0:	cmp	x11, x2
  4041d4:	b.ls	4041e0 <ferror@plt+0x2580>  // b.plast
  4041d8:	sub	x4, x10, #0x2
  4041dc:	add	x2, x2, x3
  4041e0:	sub	x2, x2, x11
  4041e4:	and	x1, x1, #0xffffffff
  4041e8:	udiv	x10, x2, x7
  4041ec:	msub	x2, x10, x7, x2
  4041f0:	mul	x11, x13, x10
  4041f4:	orr	x1, x1, x2, lsl #32
  4041f8:	cmp	x11, x1
  4041fc:	b.ls	40443c <ferror@plt+0x27dc>  // b.plast
  404200:	sub	x2, x10, #0x1
  404204:	adds	x1, x3, x1
  404208:	b.cs	40421c <ferror@plt+0x25bc>  // b.hs, b.nlast
  40420c:	cmp	x11, x1
  404210:	b.ls	40421c <ferror@plt+0x25bc>  // b.plast
  404214:	sub	x2, x10, #0x2
  404218:	add	x1, x1, x3
  40421c:	orr	x4, x2, x4, lsl #32
  404220:	and	x15, x8, #0xffffffff
  404224:	lsr	x10, x8, #32
  404228:	sub	x1, x1, x11
  40422c:	lsr	x12, x4, #32
  404230:	and	x11, x4, #0xffffffff
  404234:	mul	x16, x12, x15
  404238:	mul	x2, x11, x15
  40423c:	madd	x11, x10, x11, x16
  404240:	mul	x12, x12, x10
  404244:	add	x11, x11, x2, lsr #32
  404248:	cmp	x16, x11
  40424c:	b.ls	404258 <ferror@plt+0x25f8>  // b.plast
  404250:	mov	x16, #0x100000000           	// #4294967296
  404254:	add	x12, x12, x16
  404258:	add	x12, x12, x11, lsr #32
  40425c:	and	x2, x2, #0xffffffff
  404260:	add	x11, x2, x11, lsl #32
  404264:	cmp	x1, x12
  404268:	b.cc	404274 <ferror@plt+0x2614>  // b.lo, b.ul, b.last
  40426c:	ccmp	x14, x11, #0x2, eq  // eq = none
  404270:	b.cs	404444 <ferror@plt+0x27e4>  // b.hs, b.nlast
  404274:	adds	x16, x14, x8
  404278:	sub	x2, x4, #0x1
  40427c:	adc	x1, x1, x3
  404280:	cset	x17, cs  // cs = hs, nlast
  404284:	mov	x14, x16
  404288:	cmp	x3, x1
  40428c:	b.cc	40429c <ferror@plt+0x263c>  // b.lo, b.ul, b.last
  404290:	cmp	x17, #0x0
  404294:	ccmp	x3, x1, #0x0, eq  // eq = none
  404298:	b.ne	4042b8 <ferror@plt+0x2658>  // b.any
  40429c:	cmp	x12, x1
  4042a0:	b.hi	4042ac <ferror@plt+0x264c>  // b.pmore
  4042a4:	ccmp	x11, x16, #0x0, eq  // eq = none
  4042a8:	b.ls	4042b8 <ferror@plt+0x2658>  // b.plast
  4042ac:	adds	x14, x8, x16
  4042b0:	sub	x2, x4, #0x2
  4042b4:	adc	x1, x1, x3
  4042b8:	subs	x16, x14, x11
  4042bc:	cmp	x14, x11
  4042c0:	sbc	x1, x1, x12
  4042c4:	cmp	x3, x1
  4042c8:	b.eq	4044d8 <ferror@plt+0x2878>  // b.none
  4042cc:	udiv	x12, x1, x7
  4042d0:	msub	x1, x12, x7, x1
  4042d4:	mul	x4, x13, x12
  4042d8:	extr	x1, x1, x16, #32
  4042dc:	cmp	x4, x1
  4042e0:	b.ls	40444c <ferror@plt+0x27ec>  // b.plast
  4042e4:	sub	x11, x12, #0x1
  4042e8:	adds	x1, x3, x1
  4042ec:	b.cs	404300 <ferror@plt+0x26a0>  // b.hs, b.nlast
  4042f0:	cmp	x4, x1
  4042f4:	b.ls	404300 <ferror@plt+0x26a0>  // b.plast
  4042f8:	sub	x11, x12, #0x2
  4042fc:	add	x1, x1, x3
  404300:	sub	x1, x1, x4
  404304:	and	x16, x16, #0xffffffff
  404308:	udiv	x12, x1, x7
  40430c:	msub	x4, x12, x7, x1
  404310:	mul	x13, x13, x12
  404314:	orr	x4, x16, x4, lsl #32
  404318:	cmp	x13, x4
  40431c:	b.ls	404454 <ferror@plt+0x27f4>  // b.plast
  404320:	sub	x1, x12, #0x1
  404324:	adds	x4, x3, x4
  404328:	b.cs	40433c <ferror@plt+0x26dc>  // b.hs, b.nlast
  40432c:	cmp	x13, x4
  404330:	b.ls	40433c <ferror@plt+0x26dc>  // b.plast
  404334:	sub	x1, x12, #0x2
  404338:	add	x4, x4, x3
  40433c:	orr	x11, x1, x11, lsl #32
  404340:	sub	x4, x4, x13
  404344:	and	x12, x11, #0xffffffff
  404348:	lsr	x7, x11, #32
  40434c:	mul	x1, x15, x12
  404350:	mul	x15, x7, x15
  404354:	mul	x7, x10, x7
  404358:	madd	x10, x10, x12, x15
  40435c:	add	x10, x10, x1, lsr #32
  404360:	cmp	x15, x10
  404364:	b.ls	404370 <ferror@plt+0x2710>  // b.plast
  404368:	mov	x12, #0x100000000           	// #4294967296
  40436c:	add	x7, x7, x12
  404370:	add	x7, x7, x10, lsr #32
  404374:	and	x1, x1, #0xffffffff
  404378:	add	x10, x1, x10, lsl #32
  40437c:	cmp	x4, x7
  404380:	b.cc	404390 <ferror@plt+0x2730>  // b.lo, b.ul, b.last
  404384:	cmp	x10, #0x0
  404388:	ccmp	x4, x7, #0x0, ne  // ne = any
  40438c:	b.ne	40445c <ferror@plt+0x27fc>  // b.any
  404390:	adds	x12, x3, x4
  404394:	sub	x1, x11, #0x1
  404398:	mov	x4, x12
  40439c:	b.cs	4043c8 <ferror@plt+0x2768>  // b.hs, b.nlast
  4043a0:	cmp	x12, x7
  4043a4:	b.cc	4043b0 <ferror@plt+0x2750>  // b.lo, b.ul, b.last
  4043a8:	ccmp	x8, x10, #0x2, eq  // eq = none
  4043ac:	b.cs	4043c8 <ferror@plt+0x2768>  // b.hs, b.nlast
  4043b0:	sub	x1, x11, #0x2
  4043b4:	lsl	x11, x8, #1
  4043b8:	cmp	x8, x11
  4043bc:	mov	x8, x11
  4043c0:	cinc	x4, x3, hi  // hi = pmore
  4043c4:	add	x4, x12, x4
  4043c8:	cmp	x4, x7
  4043cc:	mov	x3, x1
  4043d0:	ccmp	x8, x10, #0x0, eq  // eq = none
  4043d4:	orr	x1, x1, #0x1
  4043d8:	csel	x1, x1, x3, ne  // ne = any
  4043dc:	mov	x3, #0x3fff                	// #16383
  4043e0:	add	x3, x9, x3
  4043e4:	cmp	x3, #0x0
  4043e8:	b.le	4045a4 <ferror@plt+0x2944>
  4043ec:	tst	x1, #0x7
  4043f0:	b.eq	4044f0 <ferror@plt+0x2890>  // b.none
  4043f4:	and	x4, x6, #0xc00000
  4043f8:	orr	w0, w0, #0x10
  4043fc:	cmp	x4, #0x400, lsl #12
  404400:	b.eq	4044e0 <ferror@plt+0x2880>  // b.none
  404404:	cmp	x4, #0x800, lsl #12
  404408:	b.eq	4044ec <ferror@plt+0x288c>  // b.none
  40440c:	cbnz	x4, 4044f0 <ferror@plt+0x2890>
  404410:	and	x4, x1, #0xf
  404414:	cmp	x4, #0x4
  404418:	b.eq	4044f0 <ferror@plt+0x2890>  // b.none
  40441c:	adds	x1, x1, #0x4
  404420:	cinc	x2, x2, cs  // cs = hs, nlast
  404424:	b	4044f0 <ferror@plt+0x2890>
  404428:	sub	x9, x9, #0x1
  40442c:	mov	x14, #0x0                   	// #0
  404430:	b	40419c <ferror@plt+0x253c>
  404434:	mov	x4, x10
  404438:	b	4041e0 <ferror@plt+0x2580>
  40443c:	mov	x2, x10
  404440:	b	40421c <ferror@plt+0x25bc>
  404444:	mov	x2, x4
  404448:	b	4042b8 <ferror@plt+0x2658>
  40444c:	mov	x11, x12
  404450:	b	404300 <ferror@plt+0x26a0>
  404454:	mov	x1, x12
  404458:	b	40433c <ferror@plt+0x26dc>
  40445c:	mov	x1, x11
  404460:	mov	x8, #0x0                   	// #0
  404464:	b	4043c8 <ferror@plt+0x2768>
  404468:	tbz	x2, #47, 40447c <ferror@plt+0x281c>
  40446c:	tbnz	x7, #47, 40447c <ferror@plt+0x281c>
  404470:	mov	x2, x7
  404474:	mov	x1, x8
  404478:	mov	x10, x13
  40447c:	orr	x2, x2, #0x800000000000
  404480:	mov	x5, x10
  404484:	mov	x3, #0x7fff                	// #32767
  404488:	b	404510 <ferror@plt+0x28b0>
  40448c:	orr	w0, w0, #0x2
  404490:	mov	x2, #0x0                   	// #0
  404494:	mov	x1, #0x0                   	// #0
  404498:	b	404484 <ferror@plt+0x2824>
  40449c:	mov	x5, x10
  4044a0:	mov	x12, x14
  4044a4:	cmp	x12, #0x1
  4044a8:	b.eq	40470c <ferror@plt+0x2aac>  // b.none
  4044ac:	cbz	x12, 4043dc <ferror@plt+0x277c>
  4044b0:	cmp	x12, #0x2
  4044b4:	b.eq	404490 <ferror@plt+0x2830>  // b.none
  4044b8:	cmp	x12, #0x3
  4044bc:	b.ne	4043dc <ferror@plt+0x277c>  // b.any
  4044c0:	mov	x10, x5
  4044c4:	b	40447c <ferror@plt+0x281c>
  4044c8:	mov	x2, x7
  4044cc:	mov	x1, x8
  4044d0:	mov	x5, x13
  4044d4:	b	4044a4 <ferror@plt+0x2844>
  4044d8:	mov	x1, #0xffffffffffffffff    	// #-1
  4044dc:	b	4043dc <ferror@plt+0x277c>
  4044e0:	cbnz	x5, 4044f0 <ferror@plt+0x2890>
  4044e4:	adds	x1, x1, #0x8
  4044e8:	b	404420 <ferror@plt+0x27c0>
  4044ec:	cbnz	x5, 4044e4 <ferror@plt+0x2884>
  4044f0:	tbz	x2, #52, 4044fc <ferror@plt+0x289c>
  4044f4:	and	x2, x2, #0xffefffffffffffff
  4044f8:	add	x3, x9, #0x4, lsl #12
  4044fc:	mov	x4, #0x7ffe                	// #32766
  404500:	cmp	x3, x4
  404504:	b.gt	404544 <ferror@plt+0x28e4>
  404508:	extr	x1, x2, x1, #3
  40450c:	lsr	x2, x2, #3
  404510:	and	x3, x3, #0x7fff
  404514:	mov	x7, #0x0                   	// #0
  404518:	bfxil	x7, x2, #0, #48
  40451c:	orr	w3, w3, w5, lsl #15
  404520:	fmov	d0, x1
  404524:	bfi	x7, x3, #48, #16
  404528:	fmov	v0.d[1], x7
  40452c:	cbz	w0, 40453c <ferror@plt+0x28dc>
  404530:	str	q0, [sp, #16]
  404534:	bl	405ad4 <ferror@plt+0x3e74>
  404538:	ldr	q0, [sp, #16]
  40453c:	ldp	x29, x30, [sp], #32
  404540:	ret
  404544:	and	x1, x6, #0xc00000
  404548:	cmp	x1, #0x400, lsl #12
  40454c:	b.eq	404570 <ferror@plt+0x2910>  // b.none
  404550:	cmp	x1, #0x800, lsl #12
  404554:	b.eq	404584 <ferror@plt+0x2924>  // b.none
  404558:	cbnz	x1, 404598 <ferror@plt+0x2938>
  40455c:	mov	x3, #0x7fff                	// #32767
  404560:	mov	w2, #0x14                  	// #20
  404564:	orr	w0, w0, w2
  404568:	mov	x2, x1
  40456c:	b	404510 <ferror@plt+0x28b0>
  404570:	cmp	x5, #0x0
  404574:	mov	x2, #0x7fff                	// #32767
  404578:	csetm	x1, ne  // ne = any
  40457c:	csel	x3, x2, x4, eq  // eq = none
  404580:	b	404560 <ferror@plt+0x2900>
  404584:	cmp	x5, #0x0
  404588:	mov	x2, #0x7fff                	// #32767
  40458c:	csetm	x1, eq  // eq = none
  404590:	csel	x3, x2, x4, ne  // ne = any
  404594:	b	404560 <ferror@plt+0x2900>
  404598:	mov	x3, x4
  40459c:	mov	x1, #0xffffffffffffffff    	// #-1
  4045a0:	b	404560 <ferror@plt+0x2900>
  4045a4:	mov	x4, #0x1                   	// #1
  4045a8:	sub	x3, x4, x3
  4045ac:	cmp	x3, #0x74
  4045b0:	b.gt	404698 <ferror@plt+0x2a38>
  4045b4:	cmp	x3, #0x3f
  4045b8:	b.gt	404620 <ferror@plt+0x29c0>
  4045bc:	mov	w7, #0x40                  	// #64
  4045c0:	sub	w7, w7, w3
  4045c4:	lsr	x8, x1, x3
  4045c8:	lsl	x1, x1, x7
  4045cc:	cmp	x1, #0x0
  4045d0:	lsl	x4, x2, x7
  4045d4:	cset	x1, ne  // ne = any
  4045d8:	orr	x4, x4, x8
  4045dc:	lsr	x2, x2, x3
  4045e0:	orr	x1, x4, x1
  4045e4:	tst	x1, #0x7
  4045e8:	b.eq	404664 <ferror@plt+0x2a04>  // b.none
  4045ec:	and	x3, x6, #0xc00000
  4045f0:	orr	w0, w0, #0x10
  4045f4:	cmp	x3, #0x400, lsl #12
  4045f8:	b.eq	404654 <ferror@plt+0x29f4>  // b.none
  4045fc:	cmp	x3, #0x800, lsl #12
  404600:	b.eq	404660 <ferror@plt+0x2a00>  // b.none
  404604:	cbnz	x3, 404664 <ferror@plt+0x2a04>
  404608:	and	x3, x1, #0xf
  40460c:	cmp	x3, #0x4
  404610:	b.eq	404664 <ferror@plt+0x2a04>  // b.none
  404614:	adds	x1, x1, #0x4
  404618:	cinc	x2, x2, cs  // cs = hs, nlast
  40461c:	b	404664 <ferror@plt+0x2a04>
  404620:	sub	w4, w3, #0x40
  404624:	mov	w7, #0x80                  	// #128
  404628:	sub	w7, w7, w3
  40462c:	cmp	x3, #0x40
  404630:	lsr	x4, x2, x4
  404634:	lsl	x2, x2, x7
  404638:	csel	x2, x2, xzr, ne  // ne = any
  40463c:	orr	x1, x2, x1
  404640:	mov	x2, #0x0                   	// #0
  404644:	cmp	x1, #0x0
  404648:	cset	x1, ne  // ne = any
  40464c:	orr	x1, x4, x1
  404650:	b	4045e4 <ferror@plt+0x2984>
  404654:	cbnz	x5, 404664 <ferror@plt+0x2a04>
  404658:	adds	x1, x1, #0x8
  40465c:	b	404618 <ferror@plt+0x29b8>
  404660:	cbnz	x5, 404658 <ferror@plt+0x29f8>
  404664:	tbz	x2, #51, 404680 <ferror@plt+0x2a20>
  404668:	orr	w0, w0, #0x10
  40466c:	mov	x2, #0x0                   	// #0
  404670:	mov	x1, #0x0                   	// #0
  404674:	mov	x3, #0x1                   	// #1
  404678:	orr	w0, w0, #0x8
  40467c:	b	404510 <ferror@plt+0x28b0>
  404680:	mov	x3, #0x0                   	// #0
  404684:	extr	x1, x2, x1, #3
  404688:	lsr	x2, x2, #3
  40468c:	tbnz	w0, #4, 404678 <ferror@plt+0x2a18>
  404690:	tbz	w6, #11, 404510 <ferror@plt+0x28b0>
  404694:	b	404678 <ferror@plt+0x2a18>
  404698:	orr	x1, x1, x2
  40469c:	cbz	x1, 4046c8 <ferror@plt+0x2a68>
  4046a0:	and	x6, x6, #0xc00000
  4046a4:	orr	w0, w0, #0x10
  4046a8:	cmp	x6, #0x400, lsl #12
  4046ac:	b.eq	4046d8 <ferror@plt+0x2a78>  // b.none
  4046b0:	cmp	x6, #0x800, lsl #12
  4046b4:	b.eq	4046e8 <ferror@plt+0x2a88>  // b.none
  4046b8:	cmp	x6, #0x0
  4046bc:	mov	x1, #0x5                   	// #5
  4046c0:	csel	x4, x4, x1, ne  // ne = any
  4046c4:	lsr	x1, x4, #3
  4046c8:	orr	w0, w0, #0x8
  4046cc:	mov	x2, #0x0                   	// #0
  4046d0:	mov	x3, #0x0                   	// #0
  4046d4:	b	404510 <ferror@plt+0x28b0>
  4046d8:	cmp	x5, #0x0
  4046dc:	mov	x1, #0x9                   	// #9
  4046e0:	csel	x4, x1, x4, eq  // eq = none
  4046e4:	b	4046c4 <ferror@plt+0x2a64>
  4046e8:	cmp	x5, #0x0
  4046ec:	mov	x1, #0x9                   	// #9
  4046f0:	csel	x4, x1, x4, ne  // ne = any
  4046f4:	b	4046c4 <ferror@plt+0x2a64>
  4046f8:	mov	x2, #0xffffffffffff        	// #281474976710655
  4046fc:	mov	x1, #0xffffffffffffffff    	// #-1
  404700:	mov	w0, #0x1                   	// #1
  404704:	mov	x10, #0x0                   	// #0
  404708:	b	40447c <ferror@plt+0x281c>
  40470c:	mov	x2, #0x0                   	// #0
  404710:	mov	x1, #0x0                   	// #0
  404714:	b	4046d0 <ferror@plt+0x2a70>
  404718:	stp	x29, x30, [sp, #-32]!
  40471c:	mov	x29, sp
  404720:	str	q0, [sp, #16]
  404724:	ldp	x8, x4, [sp, #16]
  404728:	str	q1, [sp, #16]
  40472c:	ldp	x1, x9, [sp, #16]
  404730:	mrs	x6, fpcr
  404734:	ubfx	x11, x4, #0, #48
  404738:	ubfx	x10, x4, #48, #15
  40473c:	lsr	x4, x4, #63
  404740:	and	w5, w4, #0xff
  404744:	cbz	w10, 404778 <ferror@plt+0x2b18>
  404748:	mov	w2, #0x7fff                	// #32767
  40474c:	cmp	w10, w2
  404750:	b.eq	4047d8 <ferror@plt+0x2b78>  // b.none
  404754:	and	x10, x10, #0xffff
  404758:	extr	x11, x11, x8, #61
  40475c:	mov	x12, #0xffffffffffffc001    	// #-16383
  404760:	orr	x11, x11, #0x8000000000000
  404764:	lsl	x2, x8, #3
  404768:	add	x10, x10, x12
  40476c:	mov	x15, #0x0                   	// #0
  404770:	mov	w0, #0x0                   	// #0
  404774:	b	4047f8 <ferror@plt+0x2b98>
  404778:	orr	x2, x11, x8
  40477c:	cbz	x2, 404878 <ferror@plt+0x2c18>
  404780:	clz	x2, x8
  404784:	cmp	x11, #0x0
  404788:	clz	x0, x11
  40478c:	add	x2, x2, #0x40
  404790:	csel	x0, x2, x0, eq  // eq = none
  404794:	sub	x7, x0, #0xf
  404798:	cmp	x7, #0x3c
  40479c:	b.gt	4047c8 <ferror@plt+0x2b68>
  4047a0:	add	w2, w7, #0x3
  4047a4:	mov	w10, #0x3d                  	// #61
  4047a8:	sub	w7, w10, w7
  4047ac:	lsl	x11, x11, x2
  4047b0:	lsr	x7, x8, x7
  4047b4:	orr	x11, x7, x11
  4047b8:	lsl	x2, x8, x2
  4047bc:	mov	x10, #0xffffffffffffc011    	// #-16367
  4047c0:	sub	x10, x10, x0
  4047c4:	b	40476c <ferror@plt+0x2b0c>
  4047c8:	sub	w11, w7, #0x3d
  4047cc:	mov	x2, #0x0                   	// #0
  4047d0:	lsl	x11, x8, x11
  4047d4:	b	4047bc <ferror@plt+0x2b5c>
  4047d8:	orr	x2, x11, x8
  4047dc:	cbz	x2, 404888 <ferror@plt+0x2c28>
  4047e0:	lsr	x0, x11, #47
  4047e4:	mov	x2, x8
  4047e8:	eor	x0, x0, #0x1
  4047ec:	mov	x10, #0x7fff                	// #32767
  4047f0:	and	w0, w0, #0x1
  4047f4:	mov	x15, #0x3                   	// #3
  4047f8:	lsr	x8, x9, #63
  4047fc:	ubfx	x12, x9, #0, #48
  404800:	ubfx	x7, x9, #48, #15
  404804:	and	w3, w8, #0xff
  404808:	mov	x16, x8
  40480c:	cbz	w7, 404898 <ferror@plt+0x2c38>
  404810:	mov	w8, #0x7fff                	// #32767
  404814:	cmp	w7, w8
  404818:	b.eq	4048f8 <ferror@plt+0x2c98>  // b.none
  40481c:	and	x7, x7, #0xffff
  404820:	extr	x12, x12, x1, #61
  404824:	mov	x8, #0xffffffffffffc001    	// #-16383
  404828:	orr	x12, x12, #0x8000000000000
  40482c:	lsl	x1, x1, #3
  404830:	add	x7, x7, x8
  404834:	mov	x8, #0x0                   	// #0
  404838:	eor	w5, w5, w3
  40483c:	orr	x3, x8, x15, lsl #2
  404840:	add	x10, x7, x10
  404844:	sub	x3, x3, #0x1
  404848:	and	x5, x5, #0xff
  40484c:	add	x9, x10, #0x1
  404850:	cmp	x3, #0xe
  404854:	b.hi	40496c <ferror@plt+0x2d0c>  // b.pmore
  404858:	cmp	w3, #0xe
  40485c:	b.hi	40496c <ferror@plt+0x2d0c>  // b.pmore
  404860:	adrp	x7, 406000 <ferror@plt+0x43a0>
  404864:	add	x7, x7, #0x1b8
  404868:	ldrh	w3, [x7, w3, uxtw #1]
  40486c:	adr	x7, 404878 <ferror@plt+0x2c18>
  404870:	add	x3, x7, w3, sxth #2
  404874:	br	x3
  404878:	mov	x11, #0x0                   	// #0
  40487c:	mov	x10, #0x0                   	// #0
  404880:	mov	x15, #0x1                   	// #1
  404884:	b	404770 <ferror@plt+0x2b10>
  404888:	mov	x11, #0x0                   	// #0
  40488c:	mov	x10, #0x7fff                	// #32767
  404890:	mov	x15, #0x2                   	// #2
  404894:	b	404770 <ferror@plt+0x2b10>
  404898:	orr	x7, x12, x1
  40489c:	cbz	x7, 404914 <ferror@plt+0x2cb4>
  4048a0:	clz	x13, x1
  4048a4:	cmp	x12, #0x0
  4048a8:	add	x13, x13, #0x40
  4048ac:	clz	x7, x12
  4048b0:	csel	x9, x13, x7, eq  // eq = none
  4048b4:	sub	x13, x9, #0xf
  4048b8:	cmp	x13, #0x3c
  4048bc:	b.gt	4048e8 <ferror@plt+0x2c88>
  4048c0:	add	w7, w13, #0x3
  4048c4:	mov	w14, #0x3d                  	// #61
  4048c8:	sub	w13, w14, w13
  4048cc:	lsl	x12, x12, x7
  4048d0:	lsr	x13, x1, x13
  4048d4:	orr	x12, x13, x12
  4048d8:	lsl	x1, x1, x7
  4048dc:	mov	x7, #0xffffffffffffc011    	// #-16367
  4048e0:	sub	x7, x7, x9
  4048e4:	b	404834 <ferror@plt+0x2bd4>
  4048e8:	sub	w12, w13, #0x3d
  4048ec:	lsl	x12, x1, x12
  4048f0:	mov	x1, #0x0                   	// #0
  4048f4:	b	4048dc <ferror@plt+0x2c7c>
  4048f8:	orr	x7, x12, x1
  4048fc:	cbz	x7, 404928 <ferror@plt+0x2cc8>
  404900:	tst	x12, #0x800000000000
  404904:	mov	x7, #0x7fff                	// #32767
  404908:	csinc	w0, w0, wzr, ne  // ne = any
  40490c:	mov	x8, #0x3                   	// #3
  404910:	b	404838 <ferror@plt+0x2bd8>
  404914:	mov	x12, #0x0                   	// #0
  404918:	mov	x1, #0x0                   	// #0
  40491c:	mov	x7, #0x0                   	// #0
  404920:	mov	x8, #0x1                   	// #1
  404924:	b	404838 <ferror@plt+0x2bd8>
  404928:	mov	x12, #0x0                   	// #0
  40492c:	mov	x1, #0x0                   	// #0
  404930:	mov	x7, #0x7fff                	// #32767
  404934:	mov	x8, #0x2                   	// #2
  404938:	b	404838 <ferror@plt+0x2bd8>
  40493c:	mov	x12, x11
  404940:	mov	x1, x2
  404944:	mov	x8, x15
  404948:	cmp	x8, #0x2
  40494c:	b.eq	404d98 <ferror@plt+0x3138>  // b.none
  404950:	cmp	x8, #0x3
  404954:	b.eq	404d88 <ferror@plt+0x3128>  // b.none
  404958:	cmp	x8, #0x1
  40495c:	b.ne	404acc <ferror@plt+0x2e6c>  // b.any
  404960:	mov	x1, #0x0                   	// #0
  404964:	mov	x2, #0x0                   	// #0
  404968:	b	404d4c <ferror@plt+0x30ec>
  40496c:	lsr	x14, x2, #32
  404970:	and	x15, x1, #0xffffffff
  404974:	lsr	x4, x1, #32
  404978:	and	x2, x2, #0xffffffff
  40497c:	mul	x1, x14, x15
  404980:	mul	x3, x15, x2
  404984:	madd	x13, x4, x2, x1
  404988:	mul	x17, x14, x4
  40498c:	add	x13, x13, x3, lsr #32
  404990:	cmp	x1, x13
  404994:	b.ls	4049a0 <ferror@plt+0x2d40>  // b.plast
  404998:	mov	x1, #0x100000000           	// #4294967296
  40499c:	add	x17, x17, x1
  4049a0:	and	x3, x3, #0xffffffff
  4049a4:	and	x1, x12, #0xffffffff
  4049a8:	lsr	x7, x13, #32
  4049ac:	add	x13, x3, x13, lsl #32
  4049b0:	lsr	x3, x12, #32
  4049b4:	mul	x12, x14, x1
  4049b8:	mul	x18, x2, x1
  4049bc:	madd	x2, x3, x2, x12
  4049c0:	mul	x14, x14, x3
  4049c4:	add	x8, x2, x18, lsr #32
  4049c8:	cmp	x12, x8
  4049cc:	b.ls	4049d8 <ferror@plt+0x2d78>  // b.plast
  4049d0:	mov	x2, #0x100000000           	// #4294967296
  4049d4:	add	x14, x14, x2
  4049d8:	lsr	x16, x11, #32
  4049dc:	and	x11, x11, #0xffffffff
  4049e0:	and	x18, x18, #0xffffffff
  4049e4:	add	x14, x14, x8, lsr #32
  4049e8:	add	x18, x18, x8, lsl #32
  4049ec:	mul	x8, x15, x11
  4049f0:	add	x7, x7, x18
  4049f4:	mul	x15, x16, x15
  4049f8:	mul	x2, x4, x16
  4049fc:	madd	x4, x4, x11, x15
  404a00:	add	x4, x4, x8, lsr #32
  404a04:	cmp	x15, x4
  404a08:	b.ls	404a14 <ferror@plt+0x2db4>  // b.plast
  404a0c:	mov	x12, #0x100000000           	// #4294967296
  404a10:	add	x2, x2, x12
  404a14:	mul	x12, x16, x1
  404a18:	and	x8, x8, #0xffffffff
  404a1c:	mul	x16, x3, x16
  404a20:	add	x15, x2, x4, lsr #32
  404a24:	madd	x3, x3, x11, x12
  404a28:	add	x8, x8, x4, lsl #32
  404a2c:	mul	x4, x11, x1
  404a30:	add	x3, x3, x4, lsr #32
  404a34:	cmp	x12, x3
  404a38:	b.ls	404a44 <ferror@plt+0x2de4>  // b.plast
  404a3c:	mov	x1, #0x100000000           	// #4294967296
  404a40:	add	x16, x16, x1
  404a44:	and	x2, x4, #0xffffffff
  404a48:	add	x7, x17, x7
  404a4c:	add	x2, x2, x3, lsl #32
  404a50:	lsr	x3, x3, #32
  404a54:	adds	x2, x2, x14
  404a58:	cset	x4, cs  // cs = hs, nlast
  404a5c:	cmp	x7, x18
  404a60:	cset	x1, cc  // cc = lo, ul, last
  404a64:	adds	x2, x2, x1
  404a68:	cset	x1, cs  // cs = hs, nlast
  404a6c:	cmp	x4, #0x0
  404a70:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  404a74:	cinc	x3, x3, ne  // ne = any
  404a78:	adds	x7, x7, x8
  404a7c:	cset	x1, cs  // cs = hs, nlast
  404a80:	adds	x2, x2, x15
  404a84:	cset	x4, cs  // cs = hs, nlast
  404a88:	adds	x2, x2, x1
  404a8c:	cset	x1, cs  // cs = hs, nlast
  404a90:	cmp	x4, #0x0
  404a94:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  404a98:	orr	x13, x13, x7, lsl #13
  404a9c:	cinc	x1, x16, ne  // ne = any
  404aa0:	cmp	x13, #0x0
  404aa4:	add	x3, x1, x3
  404aa8:	cset	x1, ne  // ne = any
  404aac:	orr	x7, x1, x7, lsr #51
  404ab0:	orr	x1, x7, x2, lsl #13
  404ab4:	extr	x12, x3, x2, #51
  404ab8:	tbz	x3, #39, 404b54 <ferror@plt+0x2ef4>
  404abc:	and	x2, x1, #0x1
  404ac0:	orr	x1, x2, x1, lsr #1
  404ac4:	orr	x1, x1, x12, lsl #63
  404ac8:	lsr	x12, x12, #1
  404acc:	mov	x2, #0x3fff                	// #16383
  404ad0:	add	x3, x9, x2
  404ad4:	cmp	x3, #0x0
  404ad8:	b.le	404c20 <ferror@plt+0x2fc0>
  404adc:	tst	x1, #0x7
  404ae0:	b.eq	404b6c <ferror@plt+0x2f0c>  // b.none
  404ae4:	and	x2, x6, #0xc00000
  404ae8:	orr	w0, w0, #0x10
  404aec:	cmp	x2, #0x400, lsl #12
  404af0:	b.eq	404b5c <ferror@plt+0x2efc>  // b.none
  404af4:	cmp	x2, #0x800, lsl #12
  404af8:	b.eq	404b68 <ferror@plt+0x2f08>  // b.none
  404afc:	cbnz	x2, 404b6c <ferror@plt+0x2f0c>
  404b00:	and	x2, x1, #0xf
  404b04:	cmp	x2, #0x4
  404b08:	b.eq	404b6c <ferror@plt+0x2f0c>  // b.none
  404b0c:	adds	x1, x1, #0x4
  404b10:	cinc	x12, x12, cs  // cs = hs, nlast
  404b14:	b	404b6c <ferror@plt+0x2f0c>
  404b18:	tbz	x11, #47, 404b2c <ferror@plt+0x2ecc>
  404b1c:	tbnz	x12, #47, 404b2c <ferror@plt+0x2ecc>
  404b20:	mov	x11, x12
  404b24:	mov	x2, x1
  404b28:	mov	x4, x16
  404b2c:	orr	x1, x11, #0x800000000000
  404b30:	mov	x5, x4
  404b34:	mov	x3, #0x7fff                	// #32767
  404b38:	b	404b8c <ferror@plt+0x2f2c>
  404b3c:	mov	x12, x11
  404b40:	mov	x1, x2
  404b44:	mov	x5, x4
  404b48:	b	404944 <ferror@plt+0x2ce4>
  404b4c:	mov	x5, x16
  404b50:	b	404948 <ferror@plt+0x2ce8>
  404b54:	mov	x9, x10
  404b58:	b	404acc <ferror@plt+0x2e6c>
  404b5c:	cbnz	x5, 404b6c <ferror@plt+0x2f0c>
  404b60:	adds	x1, x1, #0x8
  404b64:	b	404b10 <ferror@plt+0x2eb0>
  404b68:	cbnz	x5, 404b60 <ferror@plt+0x2f00>
  404b6c:	tbz	x12, #52, 404b78 <ferror@plt+0x2f18>
  404b70:	and	x12, x12, #0xffefffffffffffff
  404b74:	add	x3, x9, #0x4, lsl #12
  404b78:	mov	x4, #0x7ffe                	// #32766
  404b7c:	cmp	x3, x4
  404b80:	b.gt	404bc0 <ferror@plt+0x2f60>
  404b84:	extr	x2, x12, x1, #3
  404b88:	lsr	x1, x12, #3
  404b8c:	and	x3, x3, #0x7fff
  404b90:	mov	x7, #0x0                   	// #0
  404b94:	bfxil	x7, x1, #0, #48
  404b98:	orr	w3, w3, w5, lsl #15
  404b9c:	fmov	d0, x2
  404ba0:	bfi	x7, x3, #48, #16
  404ba4:	fmov	v0.d[1], x7
  404ba8:	cbz	w0, 404bb8 <ferror@plt+0x2f58>
  404bac:	str	q0, [sp, #16]
  404bb0:	bl	405ad4 <ferror@plt+0x3e74>
  404bb4:	ldr	q0, [sp, #16]
  404bb8:	ldp	x29, x30, [sp], #32
  404bbc:	ret
  404bc0:	and	x2, x6, #0xc00000
  404bc4:	cmp	x2, #0x400, lsl #12
  404bc8:	b.eq	404bec <ferror@plt+0x2f8c>  // b.none
  404bcc:	cmp	x2, #0x800, lsl #12
  404bd0:	b.eq	404c00 <ferror@plt+0x2fa0>  // b.none
  404bd4:	cbnz	x2, 404c14 <ferror@plt+0x2fb4>
  404bd8:	mov	x3, #0x7fff                	// #32767
  404bdc:	mov	w1, #0x14                  	// #20
  404be0:	orr	w0, w0, w1
  404be4:	mov	x1, x2
  404be8:	b	404b8c <ferror@plt+0x2f2c>
  404bec:	cmp	x5, #0x0
  404bf0:	mov	x3, #0x7fff                	// #32767
  404bf4:	csetm	x2, ne  // ne = any
  404bf8:	csel	x3, x3, x4, eq  // eq = none
  404bfc:	b	404bdc <ferror@plt+0x2f7c>
  404c00:	cmp	x5, #0x0
  404c04:	mov	x3, #0x7fff                	// #32767
  404c08:	csetm	x2, eq  // eq = none
  404c0c:	csel	x3, x3, x4, ne  // ne = any
  404c10:	b	404bdc <ferror@plt+0x2f7c>
  404c14:	mov	x3, x4
  404c18:	mov	x2, #0xffffffffffffffff    	// #-1
  404c1c:	b	404bdc <ferror@plt+0x2f7c>
  404c20:	mov	x4, #0x1                   	// #1
  404c24:	sub	x3, x4, x3
  404c28:	cmp	x3, #0x74
  404c2c:	b.gt	404d14 <ferror@plt+0x30b4>
  404c30:	cmp	x3, #0x3f
  404c34:	b.gt	404c9c <ferror@plt+0x303c>
  404c38:	mov	w4, #0x40                  	// #64
  404c3c:	sub	w4, w4, w3
  404c40:	lsr	x7, x1, x3
  404c44:	lsl	x1, x1, x4
  404c48:	cmp	x1, #0x0
  404c4c:	cset	x1, ne  // ne = any
  404c50:	lsl	x2, x12, x4
  404c54:	orr	x2, x2, x7
  404c58:	orr	x2, x2, x1
  404c5c:	lsr	x1, x12, x3
  404c60:	tst	x2, #0x7
  404c64:	b.eq	404ce0 <ferror@plt+0x3080>  // b.none
  404c68:	and	x3, x6, #0xc00000
  404c6c:	orr	w0, w0, #0x10
  404c70:	cmp	x3, #0x400, lsl #12
  404c74:	b.eq	404cd0 <ferror@plt+0x3070>  // b.none
  404c78:	cmp	x3, #0x800, lsl #12
  404c7c:	b.eq	404cdc <ferror@plt+0x307c>  // b.none
  404c80:	cbnz	x3, 404ce0 <ferror@plt+0x3080>
  404c84:	and	x3, x2, #0xf
  404c88:	cmp	x3, #0x4
  404c8c:	b.eq	404ce0 <ferror@plt+0x3080>  // b.none
  404c90:	adds	x2, x2, #0x4
  404c94:	cinc	x1, x1, cs  // cs = hs, nlast
  404c98:	b	404ce0 <ferror@plt+0x3080>
  404c9c:	sub	w2, w3, #0x40
  404ca0:	mov	w4, #0x80                  	// #128
  404ca4:	sub	w4, w4, w3
  404ca8:	cmp	x3, #0x40
  404cac:	lsr	x2, x12, x2
  404cb0:	lsl	x12, x12, x4
  404cb4:	csel	x12, x12, xzr, ne  // ne = any
  404cb8:	orr	x1, x12, x1
  404cbc:	cmp	x1, #0x0
  404cc0:	cset	x1, ne  // ne = any
  404cc4:	orr	x2, x2, x1
  404cc8:	mov	x1, #0x0                   	// #0
  404ccc:	b	404c60 <ferror@plt+0x3000>
  404cd0:	cbnz	x5, 404ce0 <ferror@plt+0x3080>
  404cd4:	adds	x2, x2, #0x8
  404cd8:	b	404c94 <ferror@plt+0x3034>
  404cdc:	cbnz	x5, 404cd4 <ferror@plt+0x3074>
  404ce0:	tbz	x1, #51, 404cfc <ferror@plt+0x309c>
  404ce4:	orr	w0, w0, #0x10
  404ce8:	mov	x1, #0x0                   	// #0
  404cec:	mov	x2, #0x0                   	// #0
  404cf0:	mov	x3, #0x1                   	// #1
  404cf4:	orr	w0, w0, #0x8
  404cf8:	b	404b8c <ferror@plt+0x2f2c>
  404cfc:	mov	x3, #0x0                   	// #0
  404d00:	extr	x2, x1, x2, #3
  404d04:	lsr	x1, x1, #3
  404d08:	tbnz	w0, #4, 404cf4 <ferror@plt+0x3094>
  404d0c:	tbz	w6, #11, 404b8c <ferror@plt+0x2f2c>
  404d10:	b	404cf4 <ferror@plt+0x3094>
  404d14:	orr	x2, x1, x12
  404d18:	cbz	x2, 404d44 <ferror@plt+0x30e4>
  404d1c:	and	x6, x6, #0xc00000
  404d20:	orr	w0, w0, #0x10
  404d24:	cmp	x6, #0x400, lsl #12
  404d28:	b.eq	404d54 <ferror@plt+0x30f4>  // b.none
  404d2c:	cmp	x6, #0x800, lsl #12
  404d30:	b.eq	404d64 <ferror@plt+0x3104>  // b.none
  404d34:	cmp	x6, #0x0
  404d38:	mov	x2, #0x5                   	// #5
  404d3c:	csel	x4, x4, x2, ne  // ne = any
  404d40:	lsr	x2, x4, #3
  404d44:	orr	w0, w0, #0x8
  404d48:	mov	x1, #0x0                   	// #0
  404d4c:	mov	x3, #0x0                   	// #0
  404d50:	b	404b8c <ferror@plt+0x2f2c>
  404d54:	cmp	x5, #0x0
  404d58:	mov	x2, #0x9                   	// #9
  404d5c:	csel	x4, x2, x4, eq  // eq = none
  404d60:	b	404d40 <ferror@plt+0x30e0>
  404d64:	cmp	x5, #0x0
  404d68:	mov	x2, #0x9                   	// #9
  404d6c:	csel	x4, x2, x4, ne  // ne = any
  404d70:	b	404d40 <ferror@plt+0x30e0>
  404d74:	mov	x11, #0xffffffffffff        	// #281474976710655
  404d78:	mov	x2, #0xffffffffffffffff    	// #-1
  404d7c:	mov	w0, #0x1                   	// #1
  404d80:	mov	x4, #0x0                   	// #0
  404d84:	b	404b2c <ferror@plt+0x2ecc>
  404d88:	mov	x11, x12
  404d8c:	mov	x2, x1
  404d90:	mov	x4, x5
  404d94:	b	404b2c <ferror@plt+0x2ecc>
  404d98:	mov	x1, #0x0                   	// #0
  404d9c:	mov	x2, #0x0                   	// #0
  404da0:	b	404b34 <ferror@plt+0x2ed4>
  404da4:	stp	x29, x30, [sp, #-32]!
  404da8:	mov	x29, sp
  404dac:	str	q0, [sp, #16]
  404db0:	ldp	x7, x3, [sp, #16]
  404db4:	str	q1, [sp, #16]
  404db8:	ldp	x1, x0, [sp, #16]
  404dbc:	mrs	x8, fpcr
  404dc0:	ubfx	x4, x0, #48, #15
  404dc4:	ubfx	x12, x3, #48, #15
  404dc8:	lsr	x6, x0, #63
  404dcc:	lsr	x5, x3, #63
  404dd0:	ubfiz	x0, x0, #3, #48
  404dd4:	ubfiz	x3, x3, #3, #48
  404dd8:	orr	x2, x0, x1, lsr #61
  404ddc:	mov	x14, x1
  404de0:	mov	x0, #0x7fff                	// #32767
  404de4:	mov	x10, x12
  404de8:	orr	x3, x3, x7, lsr #61
  404dec:	lsl	x9, x7, #3
  404df0:	mov	x11, x4
  404df4:	and	w6, w6, #0xff
  404df8:	lsl	x1, x1, #3
  404dfc:	cmp	x4, x0
  404e00:	b.ne	404e4c <ferror@plt+0x31ec>  // b.any
  404e04:	orr	x0, x2, x1
  404e08:	cbz	x0, 404e4c <ferror@plt+0x31ec>
  404e0c:	and	x6, x6, #0xff
  404e10:	sub	w4, w12, w4
  404e14:	cmp	x6, x5
  404e18:	b.ne	40521c <ferror@plt+0x35bc>  // b.any
  404e1c:	cmp	w4, #0x0
  404e20:	b.le	404f58 <ferror@plt+0x32f8>
  404e24:	mov	x0, #0x7fff                	// #32767
  404e28:	cbnz	x11, 404ec0 <ferror@plt+0x3260>
  404e2c:	orr	x6, x2, x1
  404e30:	cbnz	x6, 404e54 <ferror@plt+0x31f4>
  404e34:	cmp	x10, x0
  404e38:	b.eq	404ea0 <ferror@plt+0x3240>  // b.none
  404e3c:	cbz	x10, 405428 <ferror@plt+0x37c8>
  404e40:	mov	x2, x3
  404e44:	mov	x1, x9
  404e48:	b	404e90 <ferror@plt+0x3230>
  404e4c:	eor	w6, w6, #0x1
  404e50:	b	404e0c <ferror@plt+0x31ac>
  404e54:	subs	w4, w4, #0x1
  404e58:	b.ne	404e98 <ferror@plt+0x3238>  // b.any
  404e5c:	adds	x0, x9, x1
  404e60:	mov	x9, x0
  404e64:	adc	x3, x3, x2
  404e68:	tbz	x3, #51, 404e3c <ferror@plt+0x31dc>
  404e6c:	add	x10, x10, #0x1
  404e70:	mov	x0, #0x7fff                	// #32767
  404e74:	cmp	x10, x0
  404e78:	b.eq	4051e0 <ferror@plt+0x3580>  // b.none
  404e7c:	and	x2, x3, #0xfff7ffffffffffff
  404e80:	and	x0, x9, #0x1
  404e84:	orr	x0, x0, x9, lsr #1
  404e88:	orr	x1, x0, x3, lsl #63
  404e8c:	lsr	x2, x2, #1
  404e90:	mov	w0, #0x0                   	// #0
  404e94:	b	404f8c <ferror@plt+0x332c>
  404e98:	cmp	x10, x0
  404e9c:	b.ne	404ecc <ferror@plt+0x326c>  // b.any
  404ea0:	orr	x1, x3, x9
  404ea4:	cbz	x1, 405680 <ferror@plt+0x3a20>
  404ea8:	lsr	x0, x3, #50
  404eac:	mov	x2, x3
  404eb0:	eor	x0, x0, #0x1
  404eb4:	mov	x1, x9
  404eb8:	and	w0, w0, #0x1
  404ebc:	b	404f8c <ferror@plt+0x332c>
  404ec0:	cmp	x10, x0
  404ec4:	b.eq	404ea0 <ferror@plt+0x3240>  // b.none
  404ec8:	orr	x2, x2, #0x8000000000000
  404ecc:	cmp	w4, #0x74
  404ed0:	b.gt	404f48 <ferror@plt+0x32e8>
  404ed4:	cmp	w4, #0x3f
  404ed8:	b.gt	404f14 <ferror@plt+0x32b4>
  404edc:	mov	w0, #0x40                  	// #64
  404ee0:	sub	w0, w0, w4
  404ee4:	lsr	x6, x1, x4
  404ee8:	lsl	x1, x1, x0
  404eec:	cmp	x1, #0x0
  404ef0:	lsl	x7, x2, x0
  404ef4:	orr	x7, x7, x6
  404ef8:	cset	x6, ne  // ne = any
  404efc:	lsr	x2, x2, x4
  404f00:	orr	x6, x7, x6
  404f04:	adds	x0, x6, x9
  404f08:	mov	x9, x0
  404f0c:	adc	x3, x2, x3
  404f10:	b	404e68 <ferror@plt+0x3208>
  404f14:	sub	w7, w4, #0x40
  404f18:	mov	w0, #0x80                  	// #128
  404f1c:	sub	w0, w0, w4
  404f20:	cmp	w4, #0x40
  404f24:	lsr	x7, x2, x7
  404f28:	lsl	x2, x2, x0
  404f2c:	csel	x2, x2, xzr, ne  // ne = any
  404f30:	orr	x1, x2, x1
  404f34:	cmp	x1, #0x0
  404f38:	cset	x6, ne  // ne = any
  404f3c:	orr	x6, x7, x6
  404f40:	mov	x2, #0x0                   	// #0
  404f44:	b	404f04 <ferror@plt+0x32a4>
  404f48:	orr	x1, x2, x1
  404f4c:	cmp	x1, #0x0
  404f50:	cset	x6, ne  // ne = any
  404f54:	b	404f40 <ferror@plt+0x32e0>
  404f58:	b.eq	40505c <ferror@plt+0x33fc>  // b.none
  404f5c:	mov	x0, #0x7fff                	// #32767
  404f60:	cbnz	x10, 405004 <ferror@plt+0x33a4>
  404f64:	orr	x6, x3, x9
  404f68:	cbnz	x6, 404f94 <ferror@plt+0x3334>
  404f6c:	cmp	x11, x0
  404f70:	b.ne	40560c <ferror@plt+0x39ac>  // b.any
  404f74:	orr	x0, x2, x1
  404f78:	cbz	x0, 405654 <ferror@plt+0x39f4>
  404f7c:	lsr	x0, x2, #50
  404f80:	mov	x10, x11
  404f84:	eor	x0, x0, #0x1
  404f88:	and	w0, w0, #0x1
  404f8c:	mov	w4, #0x0                   	// #0
  404f90:	b	4050a0 <ferror@plt+0x3440>
  404f94:	cmn	w4, #0x1
  404f98:	b.ne	404fb0 <ferror@plt+0x3350>  // b.any
  404f9c:	adds	x0, x9, x1
  404fa0:	mov	x9, x0
  404fa4:	adc	x3, x3, x2
  404fa8:	mov	x10, x11
  404fac:	b	404e68 <ferror@plt+0x3208>
  404fb0:	cmp	x11, x0
  404fb4:	b.eq	404f74 <ferror@plt+0x3314>  // b.none
  404fb8:	mvn	w4, w4
  404fbc:	cmp	w4, #0x74
  404fc0:	b.gt	40504c <ferror@plt+0x33ec>
  404fc4:	cmp	w4, #0x3f
  404fc8:	b.gt	405018 <ferror@plt+0x33b8>
  404fcc:	mov	w0, #0x40                  	// #64
  404fd0:	sub	w0, w0, w4
  404fd4:	lsr	x7, x9, x4
  404fd8:	lsl	x6, x3, x0
  404fdc:	orr	x6, x6, x7
  404fe0:	lsl	x0, x9, x0
  404fe4:	cmp	x0, #0x0
  404fe8:	cset	x0, ne  // ne = any
  404fec:	lsr	x4, x3, x4
  404ff0:	orr	x0, x6, x0
  404ff4:	adds	x3, x0, x1
  404ff8:	mov	x9, x3
  404ffc:	adc	x3, x4, x2
  405000:	b	404fa8 <ferror@plt+0x3348>
  405004:	cmp	x11, x0
  405008:	b.eq	404f74 <ferror@plt+0x3314>  // b.none
  40500c:	neg	w4, w4
  405010:	orr	x3, x3, #0x8000000000000
  405014:	b	404fbc <ferror@plt+0x335c>
  405018:	sub	w6, w4, #0x40
  40501c:	mov	w0, #0x80                  	// #128
  405020:	sub	w0, w0, w4
  405024:	cmp	w4, #0x40
  405028:	lsr	x6, x3, x6
  40502c:	lsl	x3, x3, x0
  405030:	csel	x3, x3, xzr, ne  // ne = any
  405034:	orr	x3, x3, x9
  405038:	cmp	x3, #0x0
  40503c:	cset	x0, ne  // ne = any
  405040:	orr	x0, x6, x0
  405044:	mov	x4, #0x0                   	// #0
  405048:	b	404ff4 <ferror@plt+0x3394>
  40504c:	orr	x3, x3, x9
  405050:	cmp	x3, #0x0
  405054:	cset	x0, ne  // ne = any
  405058:	b	405044 <ferror@plt+0x33e4>
  40505c:	add	x12, x10, #0x1
  405060:	mov	x0, #0x7fff                	// #32767
  405064:	tst	x12, #0x7ffe
  405068:	b.ne	40517c <ferror@plt+0x351c>  // b.any
  40506c:	orr	x12, x3, x9
  405070:	cbnz	x10, 4050e0 <ferror@plt+0x3480>
  405074:	cbz	x12, 405630 <ferror@plt+0x39d0>
  405078:	orr	x0, x2, x1
  40507c:	cbz	x0, 405428 <ferror@plt+0x37c8>
  405080:	adds	x0, x9, x1
  405084:	mov	x9, x0
  405088:	adc	x3, x3, x2
  40508c:	tbz	x3, #51, 405428 <ferror@plt+0x37c8>
  405090:	and	x2, x3, #0xfff7ffffffffffff
  405094:	mov	x1, x0
  405098:	mov	x10, #0x1                   	// #1
  40509c:	mov	w0, #0x0                   	// #0
  4050a0:	tst	x1, #0x7
  4050a4:	b.eq	4056b0 <ferror@plt+0x3a50>  // b.none
  4050a8:	and	x3, x8, #0xc00000
  4050ac:	orr	w0, w0, #0x10
  4050b0:	cmp	x3, #0x400, lsl #12
  4050b4:	b.eq	40569c <ferror@plt+0x3a3c>  // b.none
  4050b8:	cmp	x3, #0x800, lsl #12
  4050bc:	b.eq	4056a8 <ferror@plt+0x3a48>  // b.none
  4050c0:	cbnz	x3, 4050d8 <ferror@plt+0x3478>
  4050c4:	and	x3, x1, #0xf
  4050c8:	cmp	x3, #0x4
  4050cc:	b.eq	4050d8 <ferror@plt+0x3478>  // b.none
  4050d0:	adds	x1, x1, #0x4
  4050d4:	cinc	x2, x2, cs  // cs = hs, nlast
  4050d8:	cbz	w4, 4056c0 <ferror@plt+0x3a60>
  4050dc:	b	4056bc <ferror@plt+0x3a5c>
  4050e0:	cmp	x10, x0
  4050e4:	b.ne	405148 <ferror@plt+0x34e8>  // b.any
  4050e8:	cbz	x12, 4057a0 <ferror@plt+0x3b40>
  4050ec:	lsr	x0, x3, #50
  4050f0:	cmp	x11, x10
  4050f4:	eor	x0, x0, #0x1
  4050f8:	and	w0, w0, #0x1
  4050fc:	b.ne	405168 <ferror@plt+0x3508>  // b.any
  405100:	orr	x10, x2, x1
  405104:	cbz	x10, 405798 <ferror@plt+0x3b38>
  405108:	tst	x2, #0x4000000000000
  40510c:	csinc	w0, w0, wzr, ne  // ne = any
  405110:	cbz	x12, 405160 <ferror@plt+0x3500>
  405114:	and	x7, x7, #0x1fffffffffffffff
  405118:	lsr	x1, x3, #3
  40511c:	orr	x7, x7, x3, lsl #61
  405120:	tbz	x3, #50, 40513c <ferror@plt+0x34dc>
  405124:	lsr	x3, x2, #3
  405128:	tbnz	x2, #50, 40513c <ferror@plt+0x34dc>
  40512c:	and	x1, x14, #0x1fffffffffffffff
  405130:	mov	x5, x6
  405134:	orr	x7, x1, x2, lsl #61
  405138:	mov	x1, x3
  40513c:	extr	x2, x1, x7, #61
  405140:	lsl	x1, x7, #3
  405144:	b	405160 <ferror@plt+0x3500>
  405148:	cmp	x11, x0
  40514c:	b.ne	405158 <ferror@plt+0x34f8>  // b.any
  405150:	mov	w0, #0x0                   	// #0
  405154:	b	405100 <ferror@plt+0x34a0>
  405158:	mov	w0, #0x0                   	// #0
  40515c:	cbnz	x12, 405168 <ferror@plt+0x3508>
  405160:	mov	x10, #0x7fff                	// #32767
  405164:	b	4050a0 <ferror@plt+0x3440>
  405168:	orr	x1, x2, x1
  40516c:	cbnz	x1, 405114 <ferror@plt+0x34b4>
  405170:	mov	x2, x3
  405174:	mov	x1, x9
  405178:	b	405160 <ferror@plt+0x3500>
  40517c:	cmp	x12, x0
  405180:	b.eq	4051a0 <ferror@plt+0x3540>  // b.none
  405184:	adds	x1, x9, x1
  405188:	mov	x10, x12
  40518c:	adc	x2, x3, x2
  405190:	extr	x1, x2, x1, #1
  405194:	lsr	x2, x2, #1
  405198:	mov	w0, #0x0                   	// #0
  40519c:	b	4050a0 <ferror@plt+0x3440>
  4051a0:	ands	x1, x8, #0xc00000
  4051a4:	b.eq	405664 <ferror@plt+0x3a04>  // b.none
  4051a8:	cmp	x1, #0x400, lsl #12
  4051ac:	b.ne	4051c4 <ferror@plt+0x3564>  // b.any
  4051b0:	cbnz	x5, 4051d0 <ferror@plt+0x3570>
  4051b4:	mov	x10, x12
  4051b8:	mov	x2, #0x0                   	// #0
  4051bc:	mov	x1, #0x0                   	// #0
  4051c0:	b	40566c <ferror@plt+0x3a0c>
  4051c4:	cmp	x1, #0x800, lsl #12
  4051c8:	b.ne	4051d0 <ferror@plt+0x3570>  // b.any
  4051cc:	cbnz	x5, 4051b4 <ferror@plt+0x3554>
  4051d0:	mov	x2, #0xffffffffffffffff    	// #-1
  4051d4:	mov	x10, #0x7ffe                	// #32766
  4051d8:	mov	x1, x2
  4051dc:	b	40566c <ferror@plt+0x3a0c>
  4051e0:	ands	x1, x8, #0xc00000
  4051e4:	b.eq	405674 <ferror@plt+0x3a14>  // b.none
  4051e8:	cmp	x1, #0x400, lsl #12
  4051ec:	b.ne	405200 <ferror@plt+0x35a0>  // b.any
  4051f0:	cbnz	x5, 40520c <ferror@plt+0x35ac>
  4051f4:	mov	x2, #0x0                   	// #0
  4051f8:	mov	x1, #0x0                   	// #0
  4051fc:	b	405678 <ferror@plt+0x3a18>
  405200:	cmp	x1, #0x800, lsl #12
  405204:	b.ne	40520c <ferror@plt+0x35ac>  // b.any
  405208:	cbnz	x5, 4051f4 <ferror@plt+0x3594>
  40520c:	mov	x2, #0xffffffffffffffff    	// #-1
  405210:	mov	x10, #0x7ffe                	// #32766
  405214:	mov	x1, x2
  405218:	b	405678 <ferror@plt+0x3a18>
  40521c:	cmp	w4, #0x0
  405220:	b.le	4052f4 <ferror@plt+0x3694>
  405224:	mov	x0, #0x7fff                	// #32767
  405228:	cbnz	x11, 4052a0 <ferror@plt+0x3640>
  40522c:	orr	x6, x2, x1
  405230:	cbz	x6, 404e34 <ferror@plt+0x31d4>
  405234:	subs	w4, w4, #0x1
  405238:	b.ne	405254 <ferror@plt+0x35f4>  // b.any
  40523c:	subs	x9, x9, x1
  405240:	sbc	x3, x3, x2
  405244:	tbz	x3, #51, 404e3c <ferror@plt+0x31dc>
  405248:	and	x7, x3, #0x7ffffffffffff
  40524c:	mov	x11, x9
  405250:	b	405538 <ferror@plt+0x38d8>
  405254:	cmp	x10, x0
  405258:	b.eq	404ea0 <ferror@plt+0x3240>  // b.none
  40525c:	cmp	w4, #0x74
  405260:	b.gt	4052e4 <ferror@plt+0x3684>
  405264:	cmp	w4, #0x3f
  405268:	b.gt	4052b0 <ferror@plt+0x3650>
  40526c:	mov	w6, #0x40                  	// #64
  405270:	sub	w6, w6, w4
  405274:	lsr	x7, x1, x4
  405278:	lsl	x1, x1, x6
  40527c:	cmp	x1, #0x0
  405280:	lsl	x0, x2, x6
  405284:	cset	x1, ne  // ne = any
  405288:	orr	x0, x0, x7
  40528c:	lsr	x2, x2, x4
  405290:	orr	x0, x0, x1
  405294:	subs	x9, x9, x0
  405298:	sbc	x3, x3, x2
  40529c:	b	405244 <ferror@plt+0x35e4>
  4052a0:	cmp	x10, x0
  4052a4:	b.eq	404ea0 <ferror@plt+0x3240>  // b.none
  4052a8:	orr	x2, x2, #0x8000000000000
  4052ac:	b	40525c <ferror@plt+0x35fc>
  4052b0:	sub	w0, w4, #0x40
  4052b4:	mov	w6, #0x80                  	// #128
  4052b8:	sub	w6, w6, w4
  4052bc:	cmp	w4, #0x40
  4052c0:	lsr	x0, x2, x0
  4052c4:	lsl	x2, x2, x6
  4052c8:	csel	x2, x2, xzr, ne  // ne = any
  4052cc:	orr	x1, x2, x1
  4052d0:	cmp	x1, #0x0
  4052d4:	cset	x1, ne  // ne = any
  4052d8:	orr	x0, x0, x1
  4052dc:	mov	x2, #0x0                   	// #0
  4052e0:	b	405294 <ferror@plt+0x3634>
  4052e4:	orr	x1, x2, x1
  4052e8:	cmp	x1, #0x0
  4052ec:	cset	x0, ne  // ne = any
  4052f0:	b	4052dc <ferror@plt+0x367c>
  4052f4:	b.eq	4053f4 <ferror@plt+0x3794>  // b.none
  4052f8:	mov	x0, #0x7fff                	// #32767
  4052fc:	cbnz	x10, 40539c <ferror@plt+0x373c>
  405300:	orr	x5, x3, x9
  405304:	cbnz	x5, 405330 <ferror@plt+0x36d0>
  405308:	cmp	x11, x0
  40530c:	b.ne	40561c <ferror@plt+0x39bc>  // b.any
  405310:	orr	x0, x2, x1
  405314:	cbz	x0, 405688 <ferror@plt+0x3a28>
  405318:	lsr	x0, x2, #50
  40531c:	mov	x10, x11
  405320:	eor	x0, x0, #0x1
  405324:	mov	x5, x6
  405328:	and	w0, w0, #0x1
  40532c:	b	404f8c <ferror@plt+0x332c>
  405330:	cmn	w4, #0x1
  405334:	b.ne	40534c <ferror@plt+0x36ec>  // b.any
  405338:	subs	x9, x1, x9
  40533c:	sbc	x3, x2, x3
  405340:	mov	x10, x11
  405344:	mov	x5, x6
  405348:	b	405244 <ferror@plt+0x35e4>
  40534c:	cmp	x11, x0
  405350:	b.eq	405310 <ferror@plt+0x36b0>  // b.none
  405354:	mvn	w4, w4
  405358:	cmp	w4, #0x74
  40535c:	b.gt	4053e4 <ferror@plt+0x3784>
  405360:	cmp	w4, #0x3f
  405364:	b.gt	4053b0 <ferror@plt+0x3750>
  405368:	mov	w0, #0x40                  	// #64
  40536c:	sub	w0, w0, w4
  405370:	lsr	x7, x9, x4
  405374:	lsl	x5, x3, x0
  405378:	orr	x5, x5, x7
  40537c:	lsl	x0, x9, x0
  405380:	cmp	x0, #0x0
  405384:	cset	x0, ne  // ne = any
  405388:	lsr	x4, x3, x4
  40538c:	orr	x0, x5, x0
  405390:	subs	x9, x1, x0
  405394:	sbc	x3, x2, x4
  405398:	b	405340 <ferror@plt+0x36e0>
  40539c:	cmp	x11, x0
  4053a0:	b.eq	405310 <ferror@plt+0x36b0>  // b.none
  4053a4:	neg	w4, w4
  4053a8:	orr	x3, x3, #0x8000000000000
  4053ac:	b	405358 <ferror@plt+0x36f8>
  4053b0:	sub	w0, w4, #0x40
  4053b4:	cmp	w4, #0x40
  4053b8:	lsr	x5, x3, x0
  4053bc:	mov	w0, #0x80                  	// #128
  4053c0:	sub	w0, w0, w4
  4053c4:	lsl	x3, x3, x0
  4053c8:	csel	x3, x3, xzr, ne  // ne = any
  4053cc:	orr	x3, x3, x9
  4053d0:	cmp	x3, #0x0
  4053d4:	cset	x0, ne  // ne = any
  4053d8:	orr	x0, x5, x0
  4053dc:	mov	x4, #0x0                   	// #0
  4053e0:	b	405390 <ferror@plt+0x3730>
  4053e4:	orr	x3, x3, x9
  4053e8:	cmp	x3, #0x0
  4053ec:	cset	x0, ne  // ne = any
  4053f0:	b	4053dc <ferror@plt+0x377c>
  4053f4:	add	x0, x10, #0x1
  4053f8:	tst	x0, #0x7ffe
  4053fc:	b.ne	405518 <ferror@plt+0x38b8>  // b.any
  405400:	orr	x12, x3, x9
  405404:	orr	x13, x2, x1
  405408:	cbnz	x10, 405484 <ferror@plt+0x3824>
  40540c:	cbnz	x12, 405444 <ferror@plt+0x37e4>
  405410:	cbnz	x13, 40563c <ferror@plt+0x39dc>
  405414:	and	x0, x8, #0xc00000
  405418:	mov	x3, #0x0                   	// #0
  40541c:	cmp	x0, #0x800, lsl #12
  405420:	mov	x9, #0x0                   	// #0
  405424:	cset	x5, eq  // eq = none
  405428:	orr	x0, x9, x3
  40542c:	mov	x2, x3
  405430:	cmp	x0, #0x0
  405434:	mov	x1, x9
  405438:	cset	w4, ne  // ne = any
  40543c:	mov	x10, #0x0                   	// #0
  405440:	b	405198 <ferror@plt+0x3538>
  405444:	cbz	x13, 405428 <ferror@plt+0x37c8>
  405448:	subs	x4, x9, x1
  40544c:	cmp	x9, x1
  405450:	sbc	x0, x3, x2
  405454:	tbz	x0, #51, 405468 <ferror@plt+0x3808>
  405458:	subs	x9, x1, x9
  40545c:	sbc	x3, x2, x3
  405460:	mov	x5, x6
  405464:	b	405428 <ferror@plt+0x37c8>
  405468:	orr	x9, x4, x0
  40546c:	cbnz	x9, 405648 <ferror@plt+0x39e8>
  405470:	and	x0, x8, #0xc00000
  405474:	cmp	x0, #0x800, lsl #12
  405478:	cset	x5, eq  // eq = none
  40547c:	mov	x3, #0x0                   	// #0
  405480:	b	405428 <ferror@plt+0x37c8>
  405484:	mov	x0, #0x7fff                	// #32767
  405488:	cmp	x10, x0
  40548c:	b.ne	4054ec <ferror@plt+0x388c>  // b.any
  405490:	cbz	x12, 405788 <ferror@plt+0x3b28>
  405494:	lsr	x0, x3, #50
  405498:	cmp	x11, x10
  40549c:	eor	x0, x0, #0x1
  4054a0:	and	w0, w0, #0x1
  4054a4:	b.ne	405510 <ferror@plt+0x38b0>  // b.any
  4054a8:	cbz	x13, 4057b0 <ferror@plt+0x3b50>
  4054ac:	tst	x2, #0x4000000000000
  4054b0:	csinc	w0, w0, wzr, ne  // ne = any
  4054b4:	cbz	x12, 405504 <ferror@plt+0x38a4>
  4054b8:	and	x7, x7, #0x1fffffffffffffff
  4054bc:	orr	x1, x7, x3, lsl #61
  4054c0:	lsr	x7, x3, #3
  4054c4:	tbz	x3, #50, 4054e0 <ferror@plt+0x3880>
  4054c8:	lsr	x3, x2, #3
  4054cc:	tbnz	x2, #50, 4054e0 <ferror@plt+0x3880>
  4054d0:	and	x1, x14, #0x1fffffffffffffff
  4054d4:	mov	x7, x3
  4054d8:	orr	x1, x1, x2, lsl #61
  4054dc:	mov	x5, x6
  4054e0:	extr	x2, x7, x1, #61
  4054e4:	lsl	x1, x1, #3
  4054e8:	b	405160 <ferror@plt+0x3500>
  4054ec:	cmp	x11, x0
  4054f0:	b.ne	4054fc <ferror@plt+0x389c>  // b.any
  4054f4:	mov	w0, #0x0                   	// #0
  4054f8:	b	4054a8 <ferror@plt+0x3848>
  4054fc:	mov	w0, #0x0                   	// #0
  405500:	cbnz	x12, 405510 <ferror@plt+0x38b0>
  405504:	cbz	x13, 4057b4 <ferror@plt+0x3b54>
  405508:	mov	x5, x6
  40550c:	b	405160 <ferror@plt+0x3500>
  405510:	cbnz	x13, 4054b8 <ferror@plt+0x3858>
  405514:	b	405170 <ferror@plt+0x3510>
  405518:	subs	x0, x9, x1
  40551c:	cmp	x9, x1
  405520:	mov	x11, x0
  405524:	sbc	x7, x3, x2
  405528:	tbz	x7, #51, 4055b4 <ferror@plt+0x3954>
  40552c:	subs	x11, x1, x9
  405530:	mov	x5, x6
  405534:	sbc	x7, x2, x3
  405538:	clz	x0, x11
  40553c:	cmp	x7, #0x0
  405540:	clz	x3, x7
  405544:	add	w0, w0, #0x40
  405548:	csel	w3, w0, w3, eq  // eq = none
  40554c:	sub	w4, w3, #0xc
  405550:	cmp	w4, #0x3f
  405554:	b.gt	4055c0 <ferror@plt+0x3960>
  405558:	neg	w3, w4
  40555c:	lsl	x7, x7, x4
  405560:	lsl	x9, x11, x4
  405564:	lsr	x3, x11, x3
  405568:	orr	x3, x3, x7
  40556c:	sxtw	x0, w4
  405570:	cmp	x10, w4, sxtw
  405574:	b.gt	405600 <ferror@plt+0x39a0>
  405578:	sub	w4, w4, w10
  40557c:	add	w2, w4, #0x1
  405580:	cmp	w2, #0x3f
  405584:	b.gt	4055d0 <ferror@plt+0x3970>
  405588:	mov	w0, #0x40                  	// #64
  40558c:	sub	w0, w0, w2
  405590:	lsr	x1, x9, x2
  405594:	lsl	x4, x3, x0
  405598:	orr	x4, x4, x1
  40559c:	lsl	x0, x9, x0
  4055a0:	cmp	x0, #0x0
  4055a4:	cset	x0, ne  // ne = any
  4055a8:	lsr	x3, x3, x2
  4055ac:	orr	x9, x4, x0
  4055b0:	b	405428 <ferror@plt+0x37c8>
  4055b4:	orr	x9, x0, x7
  4055b8:	cbnz	x9, 405538 <ferror@plt+0x38d8>
  4055bc:	b	405470 <ferror@plt+0x3810>
  4055c0:	sub	w3, w3, #0x4c
  4055c4:	mov	x9, #0x0                   	// #0
  4055c8:	lsl	x3, x11, x3
  4055cc:	b	40556c <ferror@plt+0x390c>
  4055d0:	sub	w4, w4, #0x3f
  4055d4:	mov	w0, #0x80                  	// #128
  4055d8:	sub	w0, w0, w2
  4055dc:	cmp	w2, #0x40
  4055e0:	lsr	x4, x3, x4
  4055e4:	lsl	x3, x3, x0
  4055e8:	csel	x3, x3, xzr, ne  // ne = any
  4055ec:	orr	x3, x9, x3
  4055f0:	cmp	x3, #0x0
  4055f4:	cset	x3, ne  // ne = any
  4055f8:	orr	x9, x4, x3
  4055fc:	b	40547c <ferror@plt+0x381c>
  405600:	sub	x10, x10, x0
  405604:	and	x3, x3, #0xfff7ffffffffffff
  405608:	b	404e3c <ferror@plt+0x31dc>
  40560c:	mov	x3, x2
  405610:	mov	x9, x1
  405614:	mov	x10, x11
  405618:	b	404e3c <ferror@plt+0x31dc>
  40561c:	mov	x3, x2
  405620:	mov	x9, x1
  405624:	mov	x10, x11
  405628:	mov	x5, x6
  40562c:	b	404e3c <ferror@plt+0x31dc>
  405630:	mov	x3, x2
  405634:	mov	x9, x1
  405638:	b	405428 <ferror@plt+0x37c8>
  40563c:	mov	x3, x2
  405640:	mov	x9, x1
  405644:	b	405460 <ferror@plt+0x3800>
  405648:	mov	x3, x0
  40564c:	mov	x9, x4
  405650:	b	405428 <ferror@plt+0x37c8>
  405654:	mov	x10, x11
  405658:	mov	x2, #0x0                   	// #0
  40565c:	mov	x1, #0x0                   	// #0
  405660:	b	404e90 <ferror@plt+0x3230>
  405664:	mov	x10, x12
  405668:	mov	x2, #0x0                   	// #0
  40566c:	mov	w0, #0x14                  	// #20
  405670:	b	4050a0 <ferror@plt+0x3440>
  405674:	mov	x2, #0x0                   	// #0
  405678:	mov	w0, #0x14                  	// #20
  40567c:	b	404f8c <ferror@plt+0x332c>
  405680:	mov	x2, #0x0                   	// #0
  405684:	b	404e90 <ferror@plt+0x3230>
  405688:	mov	x10, x11
  40568c:	mov	x5, x6
  405690:	mov	x2, #0x0                   	// #0
  405694:	mov	x1, #0x0                   	// #0
  405698:	b	404e90 <ferror@plt+0x3230>
  40569c:	cbnz	x5, 4050d8 <ferror@plt+0x3478>
  4056a0:	adds	x1, x1, #0x8
  4056a4:	b	4050d4 <ferror@plt+0x3474>
  4056a8:	cbz	x5, 4050d8 <ferror@plt+0x3478>
  4056ac:	b	4056a0 <ferror@plt+0x3a40>
  4056b0:	cbz	w4, 4056c0 <ferror@plt+0x3a60>
  4056b4:	tbnz	w0, #4, 4056bc <ferror@plt+0x3a5c>
  4056b8:	tbz	w8, #11, 4056c0 <ferror@plt+0x3a60>
  4056bc:	orr	w0, w0, #0x8
  4056c0:	tbz	x2, #51, 4056d8 <ferror@plt+0x3a78>
  4056c4:	add	x10, x10, #0x1
  4056c8:	mov	x3, #0x7fff                	// #32767
  4056cc:	cmp	x10, x3
  4056d0:	b.eq	405730 <ferror@plt+0x3ad0>  // b.none
  4056d4:	and	x2, x2, #0xfff7ffffffffffff
  4056d8:	mov	x3, #0x7fff                	// #32767
  4056dc:	extr	x1, x2, x1, #3
  4056e0:	cmp	x10, x3
  4056e4:	lsr	x2, x2, #3
  4056e8:	b.ne	4056fc <ferror@plt+0x3a9c>  // b.any
  4056ec:	orr	x3, x1, x2
  4056f0:	orr	x2, x2, #0x800000000000
  4056f4:	cmp	x3, #0x0
  4056f8:	csel	x2, x2, xzr, ne  // ne = any
  4056fc:	and	x4, x10, #0x7fff
  405700:	mov	x7, #0x0                   	// #0
  405704:	bfxil	x7, x2, #0, #48
  405708:	orr	w5, w4, w5, lsl #15
  40570c:	fmov	d0, x1
  405710:	bfi	x7, x5, #48, #16
  405714:	fmov	v0.d[1], x7
  405718:	cbz	w0, 405728 <ferror@plt+0x3ac8>
  40571c:	str	q0, [sp, #16]
  405720:	bl	405ad4 <ferror@plt+0x3e74>
  405724:	ldr	q0, [sp, #16]
  405728:	ldp	x29, x30, [sp], #32
  40572c:	ret
  405730:	ands	x1, x8, #0xc00000
  405734:	b.eq	405750 <ferror@plt+0x3af0>  // b.none
  405738:	cmp	x1, #0x400, lsl #12
  40573c:	b.ne	405760 <ferror@plt+0x3b00>  // b.any
  405740:	cmp	x5, #0x0
  405744:	mov	x2, #0x7ffe                	// #32766
  405748:	csetm	x1, ne  // ne = any
  40574c:	csel	x10, x10, x2, eq  // eq = none
  405750:	mov	w2, #0x14                  	// #20
  405754:	orr	w0, w0, w2
  405758:	mov	x2, x1
  40575c:	b	4056d8 <ferror@plt+0x3a78>
  405760:	cmp	x1, #0x800, lsl #12
  405764:	b.ne	40577c <ferror@plt+0x3b1c>  // b.any
  405768:	cmp	x5, #0x0
  40576c:	mov	x2, #0x7ffe                	// #32766
  405770:	csetm	x1, eq  // eq = none
  405774:	csel	x10, x10, x2, ne  // ne = any
  405778:	b	405750 <ferror@plt+0x3af0>
  40577c:	mov	x1, #0xffffffffffffffff    	// #-1
  405780:	mov	x10, #0x7ffe                	// #32766
  405784:	b	405750 <ferror@plt+0x3af0>
  405788:	cmp	x11, x10
  40578c:	b.eq	4054f4 <ferror@plt+0x3894>  // b.none
  405790:	mov	w0, #0x0                   	// #0
  405794:	b	405504 <ferror@plt+0x38a4>
  405798:	cbz	x12, 405160 <ferror@plt+0x3500>
  40579c:	b	405170 <ferror@plt+0x3510>
  4057a0:	cmp	x11, x10
  4057a4:	b.eq	405150 <ferror@plt+0x34f0>  // b.none
  4057a8:	mov	w0, #0x0                   	// #0
  4057ac:	b	405160 <ferror@plt+0x3500>
  4057b0:	cbnz	x12, 405170 <ferror@plt+0x3510>
  4057b4:	mov	x5, #0x0                   	// #0
  4057b8:	mov	x2, #0x7ffffffffffff       	// #2251799813685247
  4057bc:	mov	x1, #0xfffffffffffffff8    	// #-8
  4057c0:	mov	x10, #0x7fff                	// #32767
  4057c4:	mov	w0, #0x1                   	// #1
  4057c8:	b	4050a0 <ferror@plt+0x3440>
  4057cc:	cmp	w0, #0x0
  4057d0:	cbz	w0, 405818 <ferror@plt+0x3bb8>
  4057d4:	lsr	w1, w0, #31
  4057d8:	cneg	w0, w0, lt  // lt = tstop
  4057dc:	clz	x3, x0
  4057e0:	mov	w2, #0x403e                	// #16446
  4057e4:	sub	w2, w2, w3
  4057e8:	mov	w3, #0x402f                	// #16431
  4057ec:	sxtw	x4, w2
  4057f0:	sub	w2, w3, w2
  4057f4:	lsl	x0, x0, x2
  4057f8:	mov	x3, #0x0                   	// #0
  4057fc:	orr	w1, w4, w1, lsl #15
  405800:	bfxil	x3, x0, #0, #48
  405804:	mov	x2, #0x0                   	// #0
  405808:	fmov	d0, x2
  40580c:	bfi	x3, x1, #48, #16
  405810:	fmov	v0.d[1], x3
  405814:	ret
  405818:	mov	x0, #0x0                   	// #0
  40581c:	mov	x4, #0x0                   	// #0
  405820:	mov	x1, #0x0                   	// #0
  405824:	b	4057f8 <ferror@plt+0x3b98>
  405828:	stp	x29, x30, [sp, #-48]!
  40582c:	mov	x29, sp
  405830:	str	x19, [sp, #16]
  405834:	str	q0, [sp, #32]
  405838:	ldp	x0, x3, [sp, #32]
  40583c:	mrs	x6, fpcr
  405840:	ubfx	x2, x3, #48, #15
  405844:	lsr	x4, x3, #63
  405848:	add	x1, x2, #0x1
  40584c:	ubfiz	x3, x3, #3, #48
  405850:	and	w4, w4, #0xff
  405854:	orr	x3, x3, x0, lsr #61
  405858:	lsl	x5, x0, #3
  40585c:	tst	x1, #0x7ffe
  405860:	b.eq	405958 <ferror@plt+0x3cf8>  // b.none
  405864:	mov	x1, #0xffffffffffffc400    	// #-15360
  405868:	add	x2, x2, x1
  40586c:	cmp	x2, #0x7fe
  405870:	b.le	4058c0 <ferror@plt+0x3c60>
  405874:	ands	x1, x6, #0xc00000
  405878:	b.eq	4059e0 <ferror@plt+0x3d80>  // b.none
  40587c:	cmp	x1, #0x400, lsl #12
  405880:	b.ne	4058a0 <ferror@plt+0x3c40>  // b.any
  405884:	cmp	w4, #0x0
  405888:	mov	x2, #0x7ff                 	// #2047
  40588c:	mov	x0, #0x7fe                 	// #2046
  405890:	csetm	x1, ne  // ne = any
  405894:	csel	x2, x2, x0, eq  // eq = none
  405898:	mov	w0, #0x14                  	// #20
  40589c:	b	405994 <ferror@plt+0x3d34>
  4058a0:	cmp	x1, #0x800, lsl #12
  4058a4:	b.ne	4059e8 <ferror@plt+0x3d88>  // b.any
  4058a8:	cmp	w4, #0x0
  4058ac:	mov	x2, #0x7ff                 	// #2047
  4058b0:	mov	x0, #0x7fe                 	// #2046
  4058b4:	csetm	x1, eq  // eq = none
  4058b8:	csel	x2, x2, x0, ne  // ne = any
  4058bc:	b	405898 <ferror@plt+0x3c38>
  4058c0:	cmp	x2, #0x0
  4058c4:	b.gt	405940 <ferror@plt+0x3ce0>
  4058c8:	cmn	x2, #0x34
  4058cc:	b.lt	4059f4 <ferror@plt+0x3d94>  // b.tstop
  4058d0:	mov	x0, #0x3d                  	// #61
  4058d4:	sub	x8, x0, x2
  4058d8:	orr	x3, x3, #0x8000000000000
  4058dc:	cmp	x8, #0x3f
  4058e0:	b.gt	405910 <ferror@plt+0x3cb0>
  4058e4:	add	w7, w2, #0x3
  4058e8:	sub	w1, w0, w2
  4058ec:	lsr	x1, x5, x1
  4058f0:	lsl	x5, x5, x7
  4058f4:	cmp	x5, #0x0
  4058f8:	cset	x0, ne  // ne = any
  4058fc:	lsl	x3, x3, x7
  405900:	orr	x1, x1, x0
  405904:	orr	x1, x3, x1
  405908:	mov	x2, #0x0                   	// #0
  40590c:	b	405950 <ferror@plt+0x3cf0>
  405910:	add	w0, w2, #0x43
  405914:	mov	w1, #0xfffffffd            	// #-3
  405918:	sub	w1, w1, w2
  40591c:	cmp	x8, #0x40
  405920:	lsr	x1, x3, x1
  405924:	lsl	x3, x3, x0
  405928:	csel	x3, x3, xzr, ne  // ne = any
  40592c:	orr	x3, x3, x5
  405930:	cmp	x3, #0x0
  405934:	cset	x0, ne  // ne = any
  405938:	orr	x1, x1, x0
  40593c:	b	405908 <ferror@plt+0x3ca8>
  405940:	cmp	xzr, x0, lsl #7
  405944:	cset	x1, ne  // ne = any
  405948:	orr	x1, x1, x5, lsr #60
  40594c:	orr	x1, x1, x3, lsl #4
  405950:	mov	w0, #0x0                   	// #0
  405954:	b	405994 <ferror@plt+0x3d34>
  405958:	orr	x1, x3, x5
  40595c:	cbnz	x2, 40596c <ferror@plt+0x3d0c>
  405960:	cmp	x1, #0x0
  405964:	cset	x1, ne  // ne = any
  405968:	b	405950 <ferror@plt+0x3cf0>
  40596c:	cbz	x1, 4059fc <ferror@plt+0x3d9c>
  405970:	mov	x1, #0x7fff                	// #32767
  405974:	lsr	x0, x3, #50
  405978:	cmp	x2, x1
  40597c:	extr	x1, x3, x5, #60
  405980:	eor	w0, w0, #0x1
  405984:	and	x1, x1, #0xfffffffffffffff8
  405988:	csel	w0, w0, wzr, eq  // eq = none
  40598c:	orr	x1, x1, #0x40000000000000
  405990:	mov	x2, #0x7ff                 	// #2047
  405994:	cmp	x2, #0x0
  405998:	cset	w3, eq  // eq = none
  40599c:	cmp	x1, #0x0
  4059a0:	csel	w3, w3, wzr, ne  // ne = any
  4059a4:	tst	x1, #0x7
  4059a8:	b.eq	405a18 <ferror@plt+0x3db8>  // b.none
  4059ac:	and	x5, x6, #0xc00000
  4059b0:	orr	w0, w0, #0x10
  4059b4:	cmp	x5, #0x400, lsl #12
  4059b8:	b.eq	405a04 <ferror@plt+0x3da4>  // b.none
  4059bc:	cmp	x5, #0x800, lsl #12
  4059c0:	b.eq	405a10 <ferror@plt+0x3db0>  // b.none
  4059c4:	cbnz	x5, 4059d8 <ferror@plt+0x3d78>
  4059c8:	and	x5, x1, #0xf
  4059cc:	cmp	x5, #0x4
  4059d0:	b.eq	4059d8 <ferror@plt+0x3d78>  // b.none
  4059d4:	add	x1, x1, #0x4
  4059d8:	cbz	w3, 405a28 <ferror@plt+0x3dc8>
  4059dc:	b	405a24 <ferror@plt+0x3dc4>
  4059e0:	mov	x2, #0x7ff                 	// #2047
  4059e4:	b	405898 <ferror@plt+0x3c38>
  4059e8:	mov	x1, #0xffffffffffffffff    	// #-1
  4059ec:	mov	x2, #0x7fe                 	// #2046
  4059f0:	b	405898 <ferror@plt+0x3c38>
  4059f4:	mov	x1, #0x1                   	// #1
  4059f8:	b	405908 <ferror@plt+0x3ca8>
  4059fc:	mov	x2, #0x7ff                 	// #2047
  405a00:	b	405950 <ferror@plt+0x3cf0>
  405a04:	cbnz	w4, 4059d8 <ferror@plt+0x3d78>
  405a08:	add	x1, x1, #0x8
  405a0c:	b	4059d8 <ferror@plt+0x3d78>
  405a10:	cbz	w4, 4059d8 <ferror@plt+0x3d78>
  405a14:	b	405a08 <ferror@plt+0x3da8>
  405a18:	cbz	w3, 405a28 <ferror@plt+0x3dc8>
  405a1c:	tbnz	w0, #4, 405a24 <ferror@plt+0x3dc4>
  405a20:	tbz	w6, #11, 405a28 <ferror@plt+0x3dc8>
  405a24:	orr	w0, w0, #0x8
  405a28:	tbz	x1, #55, 405a3c <ferror@plt+0x3ddc>
  405a2c:	add	x2, x2, #0x1
  405a30:	cmp	x2, #0x7ff
  405a34:	b.eq	405a80 <ferror@plt+0x3e20>  // b.none
  405a38:	and	x1, x1, #0xff7fffffffffffff
  405a3c:	lsr	x1, x1, #3
  405a40:	cmp	x2, #0x7ff
  405a44:	ccmp	x1, #0x0, #0x4, eq  // eq = none
  405a48:	mov	x3, x1
  405a4c:	orr	x1, x1, #0x8000000000000
  405a50:	ubfiz	x2, x2, #52, #11
  405a54:	csel	x1, x1, x3, ne  // ne = any
  405a58:	and	x4, x4, #0xff
  405a5c:	and	x1, x1, #0xfffffffffffff
  405a60:	orr	x1, x2, x1
  405a64:	orr	x19, x1, x4, lsl #63
  405a68:	cbz	w0, 405a70 <ferror@plt+0x3e10>
  405a6c:	bl	405ad4 <ferror@plt+0x3e74>
  405a70:	fmov	d0, x19
  405a74:	ldr	x19, [sp, #16]
  405a78:	ldp	x29, x30, [sp], #48
  405a7c:	ret
  405a80:	ands	x1, x6, #0xc00000
  405a84:	b.eq	405aa0 <ferror@plt+0x3e40>  // b.none
  405a88:	cmp	x1, #0x400, lsl #12
  405a8c:	b.ne	405aac <ferror@plt+0x3e4c>  // b.any
  405a90:	cmp	w4, #0x0
  405a94:	mov	x3, #0x7fe                 	// #2046
  405a98:	csetm	x1, ne  // ne = any
  405a9c:	csel	x2, x2, x3, eq  // eq = none
  405aa0:	mov	w3, #0x14                  	// #20
  405aa4:	orr	w0, w0, w3
  405aa8:	b	405a3c <ferror@plt+0x3ddc>
  405aac:	cmp	x1, #0x800, lsl #12
  405ab0:	b.ne	405ac8 <ferror@plt+0x3e68>  // b.any
  405ab4:	cmp	w4, #0x0
  405ab8:	mov	x3, #0x7fe                 	// #2046
  405abc:	csetm	x1, eq  // eq = none
  405ac0:	csel	x2, x2, x3, ne  // ne = any
  405ac4:	b	405aa0 <ferror@plt+0x3e40>
  405ac8:	mov	x1, #0xffffffffffffffff    	// #-1
  405acc:	mov	x2, #0x7fe                 	// #2046
  405ad0:	b	405aa0 <ferror@plt+0x3e40>
  405ad4:	tbz	w0, #0, 405ae4 <ferror@plt+0x3e84>
  405ad8:	movi	v1.2s, #0x0
  405adc:	fdiv	s0, s1, s1
  405ae0:	mrs	x1, fpsr
  405ae4:	tbz	w0, #1, 405af8 <ferror@plt+0x3e98>
  405ae8:	fmov	s1, #1.000000000000000000e+00
  405aec:	movi	v2.2s, #0x0
  405af0:	fdiv	s0, s1, s2
  405af4:	mrs	x1, fpsr
  405af8:	tbz	w0, #2, 405b18 <ferror@plt+0x3eb8>
  405afc:	mov	w1, #0x7f7fffff            	// #2139095039
  405b00:	fmov	s1, w1
  405b04:	mov	w1, #0xc5ae                	// #50606
  405b08:	movk	w1, #0x749d, lsl #16
  405b0c:	fmov	s2, w1
  405b10:	fadd	s0, s1, s2
  405b14:	mrs	x1, fpsr
  405b18:	tbz	w0, #3, 405b28 <ferror@plt+0x3ec8>
  405b1c:	movi	v1.2s, #0x80, lsl #16
  405b20:	fmul	s0, s1, s1
  405b24:	mrs	x1, fpsr
  405b28:	tbz	w0, #4, 405b40 <ferror@plt+0x3ee0>
  405b2c:	mov	w0, #0x7f7fffff            	// #2139095039
  405b30:	fmov	s2, #1.000000000000000000e+00
  405b34:	fmov	s1, w0
  405b38:	fsub	s0, s1, s2
  405b3c:	mrs	x0, fpsr
  405b40:	ret
  405b44:	nop
  405b48:	stp	x29, x30, [sp, #-64]!
  405b4c:	mov	x29, sp
  405b50:	stp	x19, x20, [sp, #16]
  405b54:	adrp	x20, 416000 <ferror@plt+0x143a0>
  405b58:	add	x20, x20, #0xdd0
  405b5c:	stp	x21, x22, [sp, #32]
  405b60:	adrp	x21, 416000 <ferror@plt+0x143a0>
  405b64:	add	x21, x21, #0xdc8
  405b68:	sub	x20, x20, x21
  405b6c:	mov	w22, w0
  405b70:	stp	x23, x24, [sp, #48]
  405b74:	mov	x23, x1
  405b78:	mov	x24, x2
  405b7c:	bl	4017e0 <memcpy@plt-0x40>
  405b80:	cmp	xzr, x20, asr #3
  405b84:	b.eq	405bb0 <ferror@plt+0x3f50>  // b.none
  405b88:	asr	x20, x20, #3
  405b8c:	mov	x19, #0x0                   	// #0
  405b90:	ldr	x3, [x21, x19, lsl #3]
  405b94:	mov	x2, x24
  405b98:	add	x19, x19, #0x1
  405b9c:	mov	x1, x23
  405ba0:	mov	w0, w22
  405ba4:	blr	x3
  405ba8:	cmp	x20, x19
  405bac:	b.ne	405b90 <ferror@plt+0x3f30>  // b.any
  405bb0:	ldp	x19, x20, [sp, #16]
  405bb4:	ldp	x21, x22, [sp, #32]
  405bb8:	ldp	x23, x24, [sp, #48]
  405bbc:	ldp	x29, x30, [sp], #64
  405bc0:	ret
  405bc4:	nop
  405bc8:	ret
  405bcc:	nop
  405bd0:	adrp	x2, 417000 <ferror@plt+0x153a0>
  405bd4:	mov	x1, #0x0                   	// #0
  405bd8:	ldr	x2, [x2, #560]
  405bdc:	b	4018d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405be0 <.fini>:
  405be0:	stp	x29, x30, [sp, #-16]!
  405be4:	mov	x29, sp
  405be8:	ldp	x29, x30, [sp], #16
  405bec:	ret
