
---------- Begin Simulation Statistics ----------
final_tick                                  591299000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85478                       # Simulator instruction rate (inst/s)
host_mem_usage                                 900616                       # Number of bytes of host memory used
host_op_rate                                   104149                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.70                       # Real time elapsed on the host
host_tick_rate                               50541827                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000003                       # Number of instructions simulated
sim_ops                                       1218460                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000591                       # Number of seconds simulated
sim_ticks                                   591299000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.051930                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  123090                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               133718                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                111                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            209138                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2018                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5733                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3715                       # Number of indirect misses.
system.cpu.branchPred.lookups                  274749                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   22726                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          991                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    424830                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   423337                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7656                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     220013                       # Number of branches committed
system.cpu.commit.bw_lim_events                 63021                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          159257                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001879                       # Number of instructions committed
system.cpu.commit.committedOps                1220336                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       924814                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.319547                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.337738                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       580337     62.75%     62.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       102519     11.09%     73.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        73459      7.94%     81.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        33920      3.67%     85.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        23975      2.59%     88.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        23197      2.51%     90.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17616      1.90%     92.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6770      0.73%     93.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        63021      6.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       924814                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16807                       # Number of function calls committed.
system.cpu.commit.int_insts                   1116086                       # Number of committed integer instructions.
system.cpu.commit.loads                        172392                       # Number of loads committed
system.cpu.commit.membars                         554                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           845283     69.27%     69.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1323      0.11%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               95      0.01%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             57      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          172392     14.13%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         201103     16.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1220336                       # Class of committed instruction
system.cpu.commit.refs                         373495                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1122                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000003                       # Number of Instructions Simulated
system.cpu.committedOps                       1218460                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.182597                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.182597                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                425127                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  3779                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               123213                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1440100                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   229483                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    268250                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7840                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 14989                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 18440                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      274749                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    218467                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        644941                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5756                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1252292                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  232                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           166                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   23098                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.232326                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             292186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             147834                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.058930                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             949140                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.596793                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.766473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   616608     64.96%     64.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    84833      8.94%     73.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    34426      3.63%     77.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    25667      2.70%     80.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    24429      2.57%     82.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    23225      2.45%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    15336      1.62%     86.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    17891      1.88%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   106725     11.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               949140                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         6614                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          181                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         7010                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           18                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         12261                       # number of prefetches that crossed the page
system.cpu.idleCycles                          233461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9346                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   236240                       # Number of branches executed
system.cpu.iew.exec_nop                          2113                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.127005                       # Inst execution rate
system.cpu.iew.exec_refs                       415957                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     212675                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   23083                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                200305                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                635                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3460                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               222563                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1381621                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                203282                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             13131                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1332797                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     66                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 45838                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7840                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 45931                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           744                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             4393                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        11396                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        27903                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        21441                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            116                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6407                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2939                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1217159                       # num instructions consuming a value
system.cpu.iew.wb_count                       1310009                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.535602                       # average fanout of values written-back
system.cpu.iew.wb_producers                    651913                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.107735                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1315291                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1635413                       # number of integer regfile reads
system.cpu.int_regfile_writes                  896079                       # number of integer regfile writes
system.cpu.ipc                               0.845596                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.845596                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                33      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                922976     68.58%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1339      0.10%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   130      0.01%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   6      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  6      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  8      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  74      0.01%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               206319     15.33%     84.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              214948     15.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1345929                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       12506                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009292                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4313     34.49%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     34.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     34.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.02%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     34.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4402     35.20%     69.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3788     30.29%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1356644                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3651303                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1308609                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1537733                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1378873                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1345929                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 635                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          160952                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1347                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             73                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       101313                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        949140                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.418051                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.068941                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              522712     55.07%     55.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              121303     12.78%     67.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               80249      8.45%     76.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               60299      6.35%     82.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               51928      5.47%     88.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               40433      4.26%     92.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               44262      4.66%     97.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               15850      1.67%     98.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12104      1.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          949140                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.138109                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1758                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3547                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1400                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2838                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              9576                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12711                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               200305                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              222563                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  944109                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2172                       # number of misc regfile writes
system.cpu.numCycles                          1182601                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   73969                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1231019                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   6896                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   242516                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3092                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   307                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2224015                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1416824                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1418754                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    272492                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 153585                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7840                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172821                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   187616                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1742659                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         179502                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5677                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     88852                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            651                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             2085                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2240099                       # The number of ROB reads
system.cpu.rob.rob_writes                     2783867                       # The number of ROB writes
system.cpu.timesIdled                            2427                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1403                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     191                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7319                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        16675                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4106                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3545                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3545                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4106                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           176                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       489664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  489664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7827                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7827    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7827                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10034000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           40499500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5556                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3263                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3184                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             871                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3624                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3623                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4197                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1359                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          176                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          176                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 26029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       472256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       527680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 999936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             9357                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000962                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031000                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   9348     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               9357                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           14957730                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7564494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6295999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  669                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          472                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1526                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 669                       # number of overall hits
system.l2.overall_hits::.cpu.data                 385                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          472                       # number of overall hits
system.l2.overall_hits::total                    1526                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3054                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4598                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7652                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3054                       # number of overall misses
system.l2.overall_misses::.cpu.data              4598                       # number of overall misses
system.l2.overall_misses::total                  7652                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    245491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    360558000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        606049000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    245491000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    360558000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       606049000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3723                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          472                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9178                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3723                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          472                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9178                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.820306                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.922737                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833733                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.820306                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.922737                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833733                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80383.431565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78416.267943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79201.385259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80383.431565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78416.267943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79201.385259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          3054                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7652                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7652                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    214951000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    314587501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    529538501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    214951000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    314587501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    529538501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.820306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.922737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.833733                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.820306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.922737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.833733                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70383.431565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68418.334276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69202.626895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70383.431565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68418.334276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69202.626895                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3263                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3263                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3263                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3182                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3182                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3182                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3182                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    78                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3546                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3546                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    274410500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     274410500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3624                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.978477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978477                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77385.927806                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77385.927806                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3546                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    238960001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    238960001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.978477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978477                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67388.607163                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67388.607163                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            669                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    245491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    245491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3723                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4195                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.820306                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.728010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80383.431565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80383.431565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3054                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3054                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    214951000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    214951000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.820306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.728010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70383.431565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70383.431565                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               307                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1052                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1052                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     86147500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     86147500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.774099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.774099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81889.258555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81889.258555                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1052                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1052                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     75627500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     75627500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.774099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.774099                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71889.258555                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71889.258555                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          176                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             176                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          176                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           176                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          176                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          176                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3351500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3351500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19042.613636                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19042.613636                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3859.238061                       # Cycle average of tags in use
system.l2.tags.total_refs                       16490                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.106810                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      82.087081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1915.802733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1861.348246                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.058466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.056804                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.117775                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1253                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6433                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.238861                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    141163                       # Number of tag accesses
system.l2.tags.data_accesses                   141163                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         195456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         294208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             489664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       195456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        195456                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            3054                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7651                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         330553578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         497562147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             828115725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    330553578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        330553578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        330553578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        497562147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            828115725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      3054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000598250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15263                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7651                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7651                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     71125750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   38255000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               214582000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9296.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28046.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6177                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7651                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    331.312033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   196.159334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   338.360022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          499     33.92%     33.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          358     24.34%     58.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          148     10.06%     68.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          102      6.93%     75.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      3.20%     78.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           61      4.15%     82.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      2.45%     85.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      1.77%     86.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          194     13.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1471                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 489664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  489664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       828.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    828.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     591219500                       # Total gap between requests
system.mem_ctrls.avgGap                      77273.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       195456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       294208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 330553577.800740420818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 497562147.069418370724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3054                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     89326500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    125255500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29249.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27247.23                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4069800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2159355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            25282740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46098000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        203733390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         55494240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          336837525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        569.656849                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    142164250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     19500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    429634750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6454560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3423090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            29345400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46098000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        256085610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         11408160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          352814820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        596.677518                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     26165500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     19500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    545633500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       213273                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           213273                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       213273                       # number of overall hits
system.cpu.icache.overall_hits::total          213273                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5191                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5191                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5191                       # number of overall misses
system.cpu.icache.overall_misses::total          5191                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    334550496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    334550496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    334550496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    334550496                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       218464                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       218464                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       218464                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       218464                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023761                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023761                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023761                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023761                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64448.178771                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64448.178771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64448.178771                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64448.178771                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1401                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.040000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                63                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         3184                       # number of writebacks
system.cpu.icache.writebacks::total              3184                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1466                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1466                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1466                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1466                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3725                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3725                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3725                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4197                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    258617497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    258617497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    258617497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      5660562                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    264278059                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017051                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017051                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017051                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019211                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69427.515973                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69427.515973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69427.515973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 11992.716102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62968.324756                       # average overall mshr miss latency
system.cpu.icache.replacements                   3184                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       213273                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          213273                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5191                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5191                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    334550496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    334550496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       218464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       218464                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64448.178771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64448.178771                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1466                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1466                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3725                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3725                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    258617497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    258617497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017051                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69427.515973                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69427.515973                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          472                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          472                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      5660562                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      5660562                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 11992.716102                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 11992.716102                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           879.368857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              217470                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4197                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.815583                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   825.246708                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    54.122149                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.805905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.052854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.858759                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          220                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          792                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1          170                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          571                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.214844                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            441125                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           441125                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       340494                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           340494                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       341123                       # number of overall hits
system.cpu.dcache.overall_hits::total          341123                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        45791                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45791                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45794                       # number of overall misses
system.cpu.dcache.overall_misses::total         45794                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2823212811                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2823212811                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2823212811                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2823212811                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       386285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       386285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       386917                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       386917                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.118542                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.118542                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.118356                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.118356                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61654.316591                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61654.316591                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61650.277569                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61650.277569                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        33249                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2563                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               838                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.676611                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3263                       # number of writebacks
system.cpu.dcache.writebacks::total              3263                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40635                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40635                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40635                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5159                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    377453900                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    377453900                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    377737400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    377737400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013348                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013348                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013334                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013334                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73206.730023                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73206.730023                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73219.112231                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73219.112231                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4134                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       174849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          174849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10784                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10784                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    625884500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    625884500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       185633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       185633                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058093                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58038.251113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58038.251113                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9429                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1355                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     91111000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     91111000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67240.590406                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67240.590406                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165642                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        34865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2192760393                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2192760393                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       200507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       200507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.173884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.173884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62892.883780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62892.883780                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        31206                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        31206                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3659                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    281916982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    281916982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018249                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77047.549057                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77047.549057                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          629                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           629                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          632                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          632                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004747                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004747                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       283500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       283500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004747                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004747                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        94500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        94500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          142                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          142                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4567918                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4567918                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          145                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          145                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.979310                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.979310                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32168.436620                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32168.436620                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          142                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          142                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4425918                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4425918                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.979310                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.979310                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31168.436620                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31168.436620                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          574                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          574                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       250000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       250000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005199                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005199                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 83333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 83333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.001733                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001733                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           848.334064                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              347405                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5158                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.352656                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   848.334064                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.828451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.828451                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          767                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            781230                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           781230                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    591299000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    591299000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
