

================================================================
== Vitis HLS Report for 'load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4'
================================================================
* Date:           Tue Feb 24 22:02:03 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.000 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_3_VITIS_LOOP_57_4  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     381|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|      63|    -|
|Register         |        -|    -|     181|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     181|     444|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln56_1_fu_196_p2                   |         +|   0|  0|  69|          62|           1|
    |add_ln56_fu_228_p2                     |         +|   0|  0|  38|          31|           1|
    |add_ln57_fu_302_p2                     |         +|   0|  0|  38|          31|           1|
    |add_ln59_1_fu_262_p2                   |         +|   0|  0|  38|          31|          31|
    |add_ln59_fu_286_p2                     |         +|   0|  0|  22|          15|          15|
    |ap_block_pp0_stage0_11001              |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_fu_191_p2                    |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln57_fu_214_p2                    |      icmp|   0|  0|  39|          32|          32|
    |select_ln56_1_fu_242_p3                |    select|   0|  0|  31|           1|          31|
    |select_ln56_fu_234_p3                  |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 381|         269|         209|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |c_1_fu_82                |   9|          2|   31|         62|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |indvar_flatten7_fu_90    |   9|          2|   62|        124|
    |r_fu_86                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  128|        256|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln59_reg_369                           |  15|   0|   15|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |c_1_fu_82                                  |  31|   0|   31|          0|
    |gmem_addr_read_reg_374                     |  32|   0|   32|          0|
    |icmp_ln56_reg_361                          |   1|   0|    1|          0|
    |indvar_flatten7_fu_90                      |  62|   0|   62|          0|
    |r_fu_86                                    |  31|   0|   31|          0|
    |trunc_ln57_reg_365                         |   2|   0|    2|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 181|   0|  181|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   13|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                                                            gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                                                            gmem|       pointer|
|cols                   |   in|   32|     ap_none|                                                            cols|        scalar|
|mul_ln56_1             |   in|   62|     ap_none|                                                      mul_ln56_1|        scalar|
|sext_ln56              |   in|   62|     ap_none|                                                       sext_ln56|        scalar|
|M_e_0_address0         |  out|   15|   ap_memory|                                                           M_e_0|         array|
|M_e_0_ce0              |  out|    1|   ap_memory|                                                           M_e_0|         array|
|M_e_0_we0              |  out|    1|   ap_memory|                                                           M_e_0|         array|
|M_e_0_d0               |  out|   32|   ap_memory|                                                           M_e_0|         array|
|M_e_1_address0         |  out|   15|   ap_memory|                                                           M_e_1|         array|
|M_e_1_ce0              |  out|    1|   ap_memory|                                                           M_e_1|         array|
|M_e_1_we0              |  out|    1|   ap_memory|                                                           M_e_1|         array|
|M_e_1_d0               |  out|   32|   ap_memory|                                                           M_e_1|         array|
|M_e_2_address0         |  out|   15|   ap_memory|                                                           M_e_2|         array|
|M_e_2_ce0              |  out|    1|   ap_memory|                                                           M_e_2|         array|
|M_e_2_we0              |  out|    1|   ap_memory|                                                           M_e_2|         array|
|M_e_2_d0               |  out|   32|   ap_memory|                                                           M_e_2|         array|
|M_e_3_address0         |  out|   15|   ap_memory|                                                           M_e_3|         array|
|M_e_3_ce0              |  out|    1|   ap_memory|                                                           M_e_3|         array|
|M_e_3_we0              |  out|    1|   ap_memory|                                                           M_e_3|         array|
|M_e_3_d0               |  out|   32|   ap_memory|                                                           M_e_3|         array|
+-----------------------+-----+-----+------------+----------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1" [gp.cpp:57]   --->   Operation 6 'alloca' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [gp.cpp:56]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln56_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln56"   --->   Operation 9 'read' 'sext_ln56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln56_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln56_1"   --->   Operation 10 'read' 'mul_ln56_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 11 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln56_cast = sext i62 %sext_ln56_read"   --->   Operation 12 'sext' 'sext_ln56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_11, void @empty_17, void @empty_13, i32 16, i32 16, i32 256, i32 256, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten7"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln56 = store i31 0, i31 %r" [gp.cpp:56]   --->   Operation 19 'store' 'store_ln56' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln57 = store i31 0, i31 %c_1" [gp.cpp:57]   --->   Operation 20 'store' 'store_ln57' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc33"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.11>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i62 %indvar_flatten7" [gp.cpp:56]   --->   Operation 22 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.50ns)   --->   "%icmp_ln56 = icmp_eq  i62 %indvar_flatten7_load, i62 %mul_ln56_1_read" [gp.cpp:56]   --->   Operation 23 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 3.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (3.50ns)   --->   "%add_ln56_1 = add i62 %indvar_flatten7_load, i62 1" [gp.cpp:56]   --->   Operation 24 'add' 'add_ln56_1' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc36, void %for.end38.loopexit.exitStub" [gp.cpp:56]   --->   Operation 25 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln56 = store i62 %add_ln56_1, i62 %indvar_flatten7" [gp.cpp:56]   --->   Operation 26 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 9.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%c = load i31 %c_1" [gp.cpp:57]   --->   Operation 27 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i31 %c" [gp.cpp:57]   --->   Operation 28 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (2.70ns)   --->   "%icmp_ln57 = icmp_slt  i32 %zext_ln57, i32 %cols_read" [gp.cpp:57]   --->   Operation 29 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [gp.cpp:56]   --->   Operation 30 'load' 'r_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln56_cast" [gp.cpp:56]   --->   Operation 31 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.66ns)   --->   "%add_ln56 = add i31 %r_load, i31 1" [gp.cpp:56]   --->   Operation 32 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.94ns)   --->   "%select_ln56 = select i1 %icmp_ln57, i31 %c, i31 0" [gp.cpp:56]   --->   Operation 33 'select' 'select_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.94ns)   --->   "%select_ln56_1 = select i1 %icmp_ln57, i31 %r_load, i31 %add_ln56" [gp.cpp:56]   --->   Operation 34 'select' 'select_ln56_1' <Predicate = (!icmp_ln56)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%shl_ln59 = shl i31 %select_ln56_1, i31 6" [gp.cpp:59]   --->   Operation 35 'shl' 'shl_ln59' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln59_1)   --->   "%shl_ln59_1 = shl i31 %select_ln56_1, i31 4" [gp.cpp:59]   --->   Operation 36 'shl' 'shl_ln59_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.66ns) (out node of the LUT)   --->   "%add_ln59_1 = add i31 %shl_ln59, i31 %shl_ln59_1" [gp.cpp:59]   --->   Operation 37 'add' 'add_ln59_1' <Predicate = (!icmp_ln56)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i31 %add_ln59_1" [gp.cpp:59]   --->   Operation 38 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i31 %select_ln56" [gp.cpp:57]   --->   Operation 39 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %select_ln56, i32 2, i32 16" [gp.cpp:57]   --->   Operation 40 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.14ns)   --->   "%add_ln59 = add i15 %trunc_ln59, i15 %lshr_ln1" [gp.cpp:59]   --->   Operation 41 'add' 'add_ln59' <Predicate = (!icmp_ln56)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (9.00ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr" [gp.cpp:59]   --->   Operation 42 'read' 'gmem_addr_read' <Predicate = (!icmp_ln56)> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%switch_ln59 = switch i2 %trunc_ln57, void %arrayidx322.case.3, i2 0, void %arrayidx322.case.0, i2 1, void %arrayidx322.case.1, i2 2, void %arrayidx322.case.2" [gp.cpp:59]   --->   Operation 43 'switch' 'switch_ln59' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (2.66ns)   --->   "%add_ln57 = add i31 %select_ln56, i31 1" [gp.cpp:57]   --->   Operation 44 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln56 = store i31 %select_ln56_1, i31 %r" [gp.cpp:56]   --->   Operation 45 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.61>
ST_3 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln57 = store i31 %add_ln57, i31 %c_1" [gp.cpp:57]   --->   Operation 46 'store' 'store_ln57' <Predicate = (!icmp_ln56)> <Delay = 1.61>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln57 = br void %for.inc33" [gp.cpp:57]   --->   Operation 47 'br' 'br_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 1.61>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_56_3_VITIS_LOOP_57_4_str"   --->   Operation 48 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln57 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [gp.cpp:57]   --->   Operation 49 'specpipeline' 'specpipeline_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i15 %add_ln59" [gp.cpp:59]   --->   Operation 50 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln59" [gp.cpp:59]   --->   Operation 51 'getelementptr' 'M_e_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln59" [gp.cpp:59]   --->   Operation 52 'getelementptr' 'M_e_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln59" [gp.cpp:59]   --->   Operation 53 'getelementptr' 'M_e_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln59" [gp.cpp:59]   --->   Operation 54 'getelementptr' 'M_e_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln59 = store i32 %gmem_addr_read, i15 %M_e_2_addr" [gp.cpp:59]   --->   Operation 55 'store' 'store_ln59' <Predicate = (trunc_ln57 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx322.exit" [gp.cpp:59]   --->   Operation 56 'br' 'br_ln59' <Predicate = (trunc_ln57 == 2)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln59 = store i32 %gmem_addr_read, i15 %M_e_1_addr" [gp.cpp:59]   --->   Operation 57 'store' 'store_ln59' <Predicate = (trunc_ln57 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx322.exit" [gp.cpp:59]   --->   Operation 58 'br' 'br_ln59' <Predicate = (trunc_ln57 == 1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln59 = store i32 %gmem_addr_read, i15 %M_e_0_addr" [gp.cpp:59]   --->   Operation 59 'store' 'store_ln59' <Predicate = (trunc_ln57 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx322.exit" [gp.cpp:59]   --->   Operation 60 'br' 'br_ln59' <Predicate = (trunc_ln57 == 0)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln59 = store i32 %gmem_addr_read, i15 %M_e_3_addr" [gp.cpp:59]   --->   Operation 61 'store' 'store_ln59' <Predicate = (trunc_ln57 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln59 = br void %arrayidx322.exit" [gp.cpp:59]   --->   Operation 62 'br' 'br_ln59' <Predicate = (trunc_ln57 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln56_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_1                  (alloca       ) [ 01110]
r                    (alloca       ) [ 01110]
indvar_flatten7      (alloca       ) [ 01100]
sext_ln56_read       (read         ) [ 00000]
mul_ln56_1_read      (read         ) [ 01100]
cols_read            (read         ) [ 01110]
sext_ln56_cast       (sext         ) [ 01110]
specmemcore_ln0      (specmemcore  ) [ 00000]
specmemcore_ln0      (specmemcore  ) [ 00000]
specmemcore_ln0      (specmemcore  ) [ 00000]
specmemcore_ln0      (specmemcore  ) [ 00000]
specinterface_ln0    (specinterface) [ 00000]
store_ln0            (store        ) [ 00000]
store_ln56           (store        ) [ 00000]
store_ln57           (store        ) [ 00000]
br_ln0               (br           ) [ 00000]
indvar_flatten7_load (load         ) [ 00000]
icmp_ln56            (icmp         ) [ 01110]
add_ln56_1           (add          ) [ 00000]
br_ln56              (br           ) [ 00000]
store_ln56           (store        ) [ 00000]
c                    (load         ) [ 00000]
zext_ln57            (zext         ) [ 00000]
icmp_ln57            (icmp         ) [ 00000]
r_load               (load         ) [ 00000]
gmem_addr            (getelementptr) [ 00000]
add_ln56             (add          ) [ 00000]
select_ln56          (select       ) [ 00000]
select_ln56_1        (select       ) [ 00000]
shl_ln59             (shl          ) [ 00000]
shl_ln59_1           (shl          ) [ 00000]
add_ln59_1           (add          ) [ 00000]
trunc_ln59           (trunc        ) [ 00000]
trunc_ln57           (trunc        ) [ 01001]
lshr_ln1             (partselect   ) [ 00000]
add_ln59             (add          ) [ 01001]
gmem_addr_read       (read         ) [ 01001]
switch_ln59          (switch       ) [ 00000]
add_ln57             (add          ) [ 00000]
store_ln56           (store        ) [ 00000]
store_ln57           (store        ) [ 00000]
br_ln57              (br           ) [ 00000]
specloopname_ln0     (specloopname ) [ 00000]
specpipeline_ln57    (specpipeline ) [ 00000]
zext_ln59            (zext         ) [ 00000]
M_e_0_addr           (getelementptr) [ 00000]
M_e_1_addr           (getelementptr) [ 00000]
M_e_2_addr           (getelementptr) [ 00000]
M_e_3_addr           (getelementptr) [ 00000]
store_ln59           (store        ) [ 00000]
br_ln59              (br           ) [ 00000]
store_ln59           (store        ) [ 00000]
br_ln59              (br           ) [ 00000]
store_ln59           (store        ) [ 00000]
br_ln59              (br           ) [ 00000]
store_ln59           (store        ) [ 00000]
br_ln59              (br           ) [ 00000]
ret_ln0              (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln56_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln56_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln56">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_e_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_e_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_56_3_VITIS_LOOP_57_4_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="c_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="r_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten7_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln56_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="62" slack="0"/>
<pin id="96" dir="0" index="1" bw="62" slack="0"/>
<pin id="97" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln56_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="mul_ln56_1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="62" slack="0"/>
<pin id="102" dir="0" index="1" bw="62" slack="0"/>
<pin id="103" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln56_1_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="cols_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="M_e_0_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="15" slack="0"/>
<pin id="116" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="M_e_1_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="15" slack="0"/>
<pin id="123" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="M_e_2_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="15" slack="0"/>
<pin id="130" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="M_e_3_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="15" slack="0"/>
<pin id="137" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr/4 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln59_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="15" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="1"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln59_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln59_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="15" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln59_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="15" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="gmem_addr_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln56_cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="62" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56_cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln0_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="62" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln56_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="31" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln57_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="31" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="indvar_flatten7_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="62" slack="1"/>
<pin id="190" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln56_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="62" slack="0"/>
<pin id="193" dir="0" index="1" bw="62" slack="1"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln56_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="62" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln56_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="62" slack="0"/>
<pin id="204" dir="0" index="1" bw="62" slack="1"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="c_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="31" slack="2"/>
<pin id="209" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln57_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="31" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln57_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="r_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="31" slack="2"/>
<pin id="221" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="gmem_addr_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="2"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln56_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="31" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln56_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="31" slack="0"/>
<pin id="237" dir="0" index="2" bw="31" slack="0"/>
<pin id="238" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln56_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="31" slack="0"/>
<pin id="245" dir="0" index="2" bw="31" slack="0"/>
<pin id="246" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="shl_ln59_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="31" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln59/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="shl_ln59_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="31" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln59_1/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln59_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="0"/>
<pin id="264" dir="0" index="1" bw="31" slack="0"/>
<pin id="265" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln59_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="31" slack="0"/>
<pin id="270" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln57_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="31" slack="0"/>
<pin id="274" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="lshr_ln1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="15" slack="0"/>
<pin id="278" dir="0" index="1" bw="31" slack="0"/>
<pin id="279" dir="0" index="2" bw="3" slack="0"/>
<pin id="280" dir="0" index="3" bw="6" slack="0"/>
<pin id="281" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="add_ln59_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="15" slack="0"/>
<pin id="288" dir="0" index="1" bw="15" slack="0"/>
<pin id="289" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="switch_ln59_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="2" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="0" index="3" bw="2" slack="0"/>
<pin id="297" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln59/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln57_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln56_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="31" slack="0"/>
<pin id="310" dir="0" index="1" bw="31" slack="2"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln57_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="31" slack="2"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln59_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="15" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/4 "/>
</bind>
</comp>

<comp id="325" class="1005" name="c_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="31" slack="0"/>
<pin id="327" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="r_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="0"/>
<pin id="334" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="339" class="1005" name="indvar_flatten7_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="62" slack="0"/>
<pin id="341" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="346" class="1005" name="mul_ln56_1_read_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="62" slack="1"/>
<pin id="348" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln56_1_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="cols_read_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="2"/>
<pin id="353" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="356" class="1005" name="sext_ln56_cast_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="2"/>
<pin id="358" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln56_cast "/>
</bind>
</comp>

<comp id="361" class="1005" name="icmp_ln56_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="1"/>
<pin id="363" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="365" class="1005" name="trunc_ln57_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="1"/>
<pin id="367" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln57 "/>
</bind>
</comp>

<comp id="369" class="1005" name="add_ln59_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="15" slack="1"/>
<pin id="371" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln59 "/>
</bind>
</comp>

<comp id="374" class="1005" name="gmem_addr_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="80" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="80" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="80" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="126" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="119" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="112" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="133" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="66" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="94" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="50" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="52" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="52" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="188" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="222" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="56" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="214" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="207" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="234" pin=2"/></net>

<net id="247"><net_src comp="214" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="219" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="228" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="242" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="250" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="256" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="234" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="62" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="234" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="290"><net_src comp="268" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="276" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="272" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="68" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="300"><net_src comp="70" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="301"><net_src comp="72" pin="0"/><net_sink comp="292" pin=3"/></net>

<net id="306"><net_src comp="234" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="242" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="317"><net_src comp="302" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="328"><net_src comp="82" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="335"><net_src comp="86" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="342"><net_src comp="90" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="349"><net_src comp="100" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="354"><net_src comp="106" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="359"><net_src comp="169" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="364"><net_src comp="191" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="272" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="286" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="377"><net_src comp="164" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="158" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {}
	Port: M_e_0 | {4 }
	Port: M_e_1 | {4 }
	Port: M_e_2 | {4 }
	Port: M_e_3 | {4 }
 - Input state : 
	Port: load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : cols | {1 }
	Port: load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : mul_ln56_1 | {1 }
	Port: load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : gmem | {3 }
	Port: load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : sext_ln56 | {1 }
	Port: load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : M_e_0 | {}
	Port: load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : M_e_1 | {}
	Port: load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : M_e_2 | {}
	Port: load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4 : M_e_3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln56 : 1
		store_ln57 : 1
	State 2
		icmp_ln56 : 1
		add_ln56_1 : 1
		br_ln56 : 2
		store_ln56 : 2
	State 3
		zext_ln57 : 1
		icmp_ln57 : 2
		add_ln56 : 1
		select_ln56 : 3
		select_ln56_1 : 3
		shl_ln59 : 4
		shl_ln59_1 : 4
		add_ln59_1 : 4
		trunc_ln59 : 5
		trunc_ln57 : 4
		lshr_ln1 : 4
		add_ln59 : 6
		gmem_addr_read : 1
		switch_ln59 : 5
		add_ln57 : 4
		store_ln56 : 4
		store_ln57 : 5
	State 4
		M_e_0_addr : 1
		M_e_1_addr : 1
		M_e_2_addr : 1
		M_e_3_addr : 1
		store_ln59 : 2
		store_ln59 : 2
		store_ln59 : 2
		store_ln59 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |      add_ln56_1_fu_196      |    0    |    69   |
|          |       add_ln56_fu_228       |    0    |    38   |
|    add   |      add_ln59_1_fu_262      |    0    |    38   |
|          |       add_ln59_fu_286       |    0    |    22   |
|          |       add_ln57_fu_302       |    0    |    38   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln56_fu_191      |    0    |    69   |
|          |       icmp_ln57_fu_214      |    0    |    39   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln56_fu_234     |    0    |    31   |
|          |     select_ln56_1_fu_242    |    0    |    31   |
|----------|-----------------------------|---------|---------|
|          |  sext_ln56_read_read_fu_94  |    0    |    0    |
|   read   | mul_ln56_1_read_read_fu_100 |    0    |    0    |
|          |    cols_read_read_fu_106    |    0    |    0    |
|          |  gmem_addr_read_read_fu_164 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln56_cast_fu_169    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln57_fu_210      |    0    |    0    |
|          |       zext_ln59_fu_318      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |       shl_ln59_fu_250       |    0    |    0    |
|          |      shl_ln59_1_fu_256      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln59_fu_268      |    0    |    0    |
|          |      trunc_ln57_fu_272      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       lshr_ln1_fu_276       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  switch  |      switch_ln59_fu_292     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   375   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln59_reg_369   |   15   |
|      c_1_reg_325      |   31   |
|   cols_read_reg_351   |   32   |
| gmem_addr_read_reg_374|   32   |
|   icmp_ln56_reg_361   |    1   |
|indvar_flatten7_reg_339|   62   |
|mul_ln56_1_read_reg_346|   62   |
|       r_reg_332       |   31   |
| sext_ln56_cast_reg_356|   64   |
|   trunc_ln57_reg_365  |    2   |
+-----------------------+--------+
|         Total         |   332  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   375  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   332  |    -   |
+-----------+--------+--------+
|   Total   |   332  |   375  |
+-----------+--------+--------+
