{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.932216",
   "Default View_TopLeft":"-154,9",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0
#  -string -flagsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -30 -y 160 -defaultsOSRD
preplace port port-id_sw_1 -pg 1 -lvl 0 -x -30 -y 180 -defaultsOSRD
preplace port port-id_sw_0 -pg 1 -lvl 0 -x -30 -y 200 -defaultsOSRD
preplace port port-id_encoder_1a -pg 1 -lvl 0 -x -30 -y 60 -defaultsOSRD
preplace port port-id_encoder_1b -pg 1 -lvl 0 -x -30 -y 80 -defaultsOSRD
preplace port port-id_encoder_2a -pg 1 -lvl 0 -x -30 -y 100 -defaultsOSRD
preplace port port-id_encoder_2b -pg 1 -lvl 0 -x -30 -y 280 -defaultsOSRD
preplace port port-id_ck_mosi -pg 1 -lvl 0 -x -30 -y 480 -defaultsOSRD
preplace port port-id_ck_miso -pg 1 -lvl 5 -x 1090 -y 430 -defaultsOSRD
preplace port port-id_ck_sck -pg 1 -lvl 0 -x -30 -y 400 -defaultsOSRD
preplace portBus motor2 -pg 1 -lvl 5 -x 1090 -y 520 -defaultsOSRD
preplace portBus motor1 -pg 1 -lvl 5 -x 1090 -y 340 -defaultsOSRD
preplace portBus motor_en -pg 1 -lvl 5 -x 1090 -y 200 -defaultsOSRD
preplace inst FPGA_Encoder_handler_1 -pg 1 -lvl 2 -x 350 -y 100 -defaultsOSRD
preplace inst FPGA_Encoder_handler_2 -pg 1 -lvl 2 -x 350 -y 300 -defaultsOSRD
preplace inst FPGA_Motor_handler_2 -pg 1 -lvl 4 -x 960 -y 520 -defaultsOSRD
preplace inst n_to_m_splitter_0 -pg 1 -lvl 3 -x 650 -y 200 -defaultsOSRD
preplace inst combiner_0 -pg 1 -lvl 4 -x 960 -y 200 -defaultsOSRD
preplace inst FPGA_SPI_Handler_0 -pg 1 -lvl 3 -x 650 -y 450 -defaultsOSRD
preplace inst FPGA_Motor_handler_1 -pg 1 -lvl 4 -x 960 -y 340 -defaultsOSRD
preplace inst clock_divider_0 -pg 1 -lvl 1 -x 100 -y 180 -defaultsOSRD
preplace netloc FPGA_Encoder_handler_2_position 1 2 1 460 290n
preplace netloc FPGA_Motor_handler_0_o 1 4 1 NJ 520
preplace netloc FPGA_Motor_handler_1_o 1 4 1 NJ 340
preplace netloc FPGA_SPI_Handler_0_SPI_tx 1 3 2 840J 430 NJ
preplace netloc FPGA_SPI_Handler_0_motor_1 1 3 1 830 310n
preplace netloc FPGA_SPI_Handler_0_motor_2 1 3 1 810 460n
preplace netloc SPI_rx_0_1 1 0 3 NJ 480 NJ 480 NJ
preplace netloc a_0_1 1 0 2 NJ 60 NJ
preplace netloc a_1_1 1 0 2 NJ 100 220J
preplace netloc b_0_1 1 0 2 NJ 80 NJ
preplace netloc b_1_1 1 0 2 NJ 280 NJ
preplace netloc clk_0_1 1 1 3 230 200 460J 270 850
preplace netloc clk_0_2 1 0 3 NJ 400 NJ 400 NJ
preplace netloc clk_1 1 0 1 NJ 160
preplace netloc combiner_0_o 1 4 1 NJ 200
preplace netloc data_to_send_1 1 2 1 490 90n
preplace netloc en_0_1 1 0 4 10 260 210 420 480 330 820
preplace netloc n_to_m_splitter_0_o_h 1 3 1 N 190
preplace netloc n_to_m_splitter_0_o_l 1 3 1 N 210
preplace netloc rst_0_1 1 0 4 0 270 240 410 500 340 800
levelinfo -pg 1 -30 100 350 650 960 1090
pagesize -pg 1 -db -bbox -sgen -160 0 1240 610
"
}
0
