Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 13.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
**WARN: (ENCOAX-1142):	Current Encounter hierarchy has cds.lib plug-in installed and both cds.lib & lib.defs files are present in the current directory. The cds.lib file will be used. The lib.defs file will be ignored and it will not be updated.
This Encounter release has been compiled with OA version 22.43-p014.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2013.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v13.11-s031_1 (32bit) 05/23/2013 18:10 (Linux 2.6)
@(#)CDS: NanoRoute v13.11-s001 NR130506-1501/13_10-UB (database version 2.30, 190.4.1) {superthreading v1.19}
@(#)CDS: CeltIC v13.11-s002_1 (32bit) 05/16/2013 04:30:26 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 13.11-s002 (32bit) 05/23/2013 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 13.11-s002_1 (32bit) May 16 2013 04:05:19 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v13.11-s004
@(#)CDS: IQRC/TQRC 12.1.0-s388 (32bit) Fri Mar 29 14:17:34 PDT 2013 (Linux 2.6.18-194.el5)
--- Starting "Encounter v13.11-s031_1" on Wed Dec  9 12:37:34 2015 (mem=55.4M) ---
--- Running on abelardo-Aspire-7720 (x86_64 w/Linux 4.3.0-040300rc6-lowlatency) ---
This version was compiled on Thu May 23 18:10:19 PDT 2013.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
Sourcing tcl/tk file "encounter.tcl" ...
<CMD> set init_verilog ../synthesis/fullsystem.v
<CMD> set init_top_cell fullsystem
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_io_file {}
<CMD> set init_lef_file /opt/FreePDK45/osu_soc/lib/files/gscl45nm.lef
<CMD> set delaycal_use_default_delay_limit 1000
Set Using Default Delay Limit as 1000.
<CMD> set delaycal_default_net_delay 1000.0ps
Set Default Net Delay as 1000 ps.
<CMD> set delaycal_default_net_load 0.5pf
Set Default Net Load as 0.5 pF. 
<CMD> set delaycal_input_transition_delay 120.0ps
Set Input Pin Transition Delay as 120 ps.
<CMD> set extract_shrink_factor 1.0
<CMD> setLibraryUnit -time 1ns
<CMD> setLibraryUnit -cap 1pf
<CMD> set init_pwr_net vdd
<CMD> set init_gnd_net gnd
<CMD> set init_assign_buffer 0
<CMD> set init_mmmc_file encounter.mmmc
<CMD> init_design
**WARN: (ENCOAX-1142):	Current Encounter hierarchy has cds.lib plug-in installed and both cds.lib & lib.defs files are present in the current directory. The cds.lib file will be used. The lib.defs file will be ignored and it will not be updated.

Loading LEF file /opt/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Wed Dec  9 12:37:38 2015
viaInitial ends at Wed Dec  9 12:37:38 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/fullsystem.v'

*** Memory Usage v#2 (Current mem = 242.660M, initial mem = 55.449M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=242.7M) ***
Set top cell to fullsystem.
Reading typLib timing library '/opt/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.52min, fe_real=0.85min, fe_mem=244.2M) ***

{DETAILMESSAGE}Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullsystem ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 37 stdCell insts.

*** Memory Usage v#2 (Current mem = 246.340M, initial mem = 55.449M) ***
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M1 and M2 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M2 and M3 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M3 and M4 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M4 and M5 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M5 and M6 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M6 and M7 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M7 and M8 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M8 and M9 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M9 and M10 is assigned 4 Ohms.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.38 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.21 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in the cap table. LEF value 0.21 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: typView
    RC-Corner Name        : rcTyp
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
WARN: No Power Domain Created at this stage, default max voltage is 0
CTE reading timing constraint file '../synthesis/fullsystem.sdc' ...
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ../synthesis/fullsystem.sdc, Line 19).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ../synthesis/fullsystem.sdc, Line 20).

INFO (CTE): read_dc_script finished with 2 WARNING.
WARNING (CTE-25): Line: 8 of File ../synthesis/fullsystem.sdc : Skipped unsupported command: set_units


**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Generated pitch 1.68 in metal10 is different from 1.71 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.95 in metal7 is different from 0.855 defined in technology file in preferred direction.
Generated pitch 0.28 in metal6 is different from 0.285 defined in technology file in preferred direction.
Generated pitch 0.28 in metal4 is different from 0.285 defined in technology file in preferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }
**WARN: (ENCPP-4022):	Option "-spacing_bottom" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (ENCPP-4022):	Option "-width_left" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (ENCPP-4022):	Option "-width_bottom" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (ENCPP-4022):	Option "-width_top" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (ENCPP-4022):	Option "-spacing_top" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (ENCPP-4022):	Option "-layer_bottom" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (ENCPP-4022):	Option "-width_right" is obsolete and has been replaced by "-width". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-width"..
**WARN: (ENCPP-4022):	Option "-layer_top" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (ENCPP-4022):	Option "-spacing_right" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (ENCPP-4022):	Option "-spacing_left" is obsolete and has been replaced by "-spacing". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-spacing"..
**WARN: (ENCPP-4022):	Option "-layer_right" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..
**WARN: (ENCPP-4022):	Option "-layer_left" is obsolete and has been replaced by "-layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-layer"..

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 255.9M) ***
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#3 (mem=255.9M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=255.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=255.9M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
***Info:set default view from current views (1 active views)****
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M1 and M2 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M2 and M3 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M3 and M4 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M4 and M5 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M5 and M6 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M6 and M7 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M7 and M8 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M8 and M9 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M9 and M10 is assigned 4 Ohms.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.38 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.21 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in the cap table. LEF value 0.21 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: typView
    RC-Corner Name        : rcTyp
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
WARN: No Power Domain Created at this stage, default max voltage is 0
CTE reading timing constraint file '../synthesis/fullsystem.sdc' ...
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ../synthesis/fullsystem.sdc, Line 19).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ../synthesis/fullsystem.sdc, Line 20).

INFO (CTE): read_dc_script finished with 2 WARNING.
WARNING (CTE-25): Line: 8 of File ../synthesis/fullsystem.sdc : Skipped unsupported command: set_units


**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#std cell=37 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=42 #term=104 #term/net=2.48, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=7
stdCell: 37 single + 0 double + 0 multi
Total standard cell length = 0.0547 (mm), area = 0.0001 (mm^2)
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 144 sites (135 um^2) / alloc_area 240 sites (225 um^2).
Pin Density = 0.722.
            = total # of pins 104 / total Instance area 144.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.066e+02 (2.07e+02 0.00e+00)
              Est.  stn bbox = 2.153e+02 (2.15e+02 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 270.5M
Iteration  2: Total net bbox = 2.643e+02 (1.82e+02 8.19e+01)
              Est.  stn bbox = 2.761e+02 (1.88e+02 8.86e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 270.5M
Iteration  3: Total net bbox = 2.925e+02 (1.61e+02 1.32e+02)
              Est.  stn bbox = 3.060e+02 (1.67e+02 1.38e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 270.5M
Iteration  4: Total net bbox = 3.558e+02 (1.87e+02 1.68e+02)
              Est.  stn bbox = 3.703e+02 (1.96e+02 1.74e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 270.5M
Iteration  5: Total net bbox = 3.554e+02 (1.87e+02 1.69e+02)
              Est.  stn bbox = 3.697e+02 (1.94e+02 1.76e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 270.5M
Iteration  6: Total net bbox = 3.686e+02 (2.00e+02 1.69e+02)
              Est.  stn bbox = 3.827e+02 (2.09e+02 1.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 270.5M
*** cost = 3.686e+02 (2.00e+02 1.69e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=256.6MB) @(0:00:32.2 - 0:00:32.3).
move report: preRPlace moves 27 insts, mean move: 0.92 um, max move: 3.23 um
	max move on inst (U14): (29.26, 30.02) --> (30.02, 27.55)
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 3.776e+02 = 2.087e+02 H + 1.690e+02 V
wire length = 3.626e+02 = 1.970e+02 H + 1.656e+02 V
Placement tweakage ends.
move report: tweak moves 17 insts, mean move: 2.83 um, max move: 7.79 um
	max move on inst (U11): (32.68, 27.55) --> (33.06, 20.14)
Clock gating cells determined by native netlist tracing.
Wire length optimization begins.
Wire length optimization ends. (0:00:00.0)
move report: xdp moves 23 insts, mean move: 3.30 um, max move: 13.11 um
	max move on inst (U11): (33.06, 20.14) --> (33.82, 32.49)
[CPU] RefinePlace/WireLenOpt (cpu=0:00:00.0, real=0:00:00.0, mem=256.6MB) @(0:00:32.3 - 0:00:32.3).
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=256.6MB) @(0:00:32.3 - 0:00:32.3).
move report: rPlace moves 10 insts, mean move: 0.46 um, max move: 2.66 um
	max move on inst (U8): (30.02, 22.61) --> (27.36, 22.61)
move report: overall moves 34 insts, mean move: 2.82 um, max move: 7.79 um
	max move on inst (U12): (33.06, 20.14) --> (33.44, 27.55)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.79 um
  inst (U12) with max move: (33.06, 20.14) -> (33.44, 27.55)
  mean    (X+Y) =         2.82 um
Total instances flipped for legalization: 2
Total instances moved : 34
*** cpu=0:00:00.1   mem=256.6M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=256.6MB) @(0:00:32.2 - 0:00:32.3).
Total net length = 3.453e+02 (2.060e+02 1.393e+02) (ext = 1.922e+02)
*** End of Placement (cpu=0:00:00.5, real=0:00:01.0, mem=256.6M) ***
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
*** Free Virtual Timing Model ...(mem=256.6M)
Starting IO pin assignment...
Completed IO pin assignment.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M0 and M1 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M1 and M2 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M2 and M3 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M3 and M4 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M4 and M5 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M5 and M6 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M6 and M7 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M7 and M8 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M8 and M9 is assigned 4 Ohms.
**WARN: (ENCEXT-2773):	Unable to find a via resistance from LEF technology file.
**WARN: (ENCEXT-2775):	Via resistance between layer M9 and M10 is assigned 4 Ohms.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.38 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.25 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M9 is not defined in the cap table. LEF value 0.21 will be used.
**WARN: (ENCEXT-2766):	Sheet resistance for layer M10 is not defined in the cap table. LEF value 0.21 will be used.
Summary of Active RC-Corners : 
 
 Analysis View: typView
    RC-Corner Name        : rcTyp
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
WARN: No Power Domain Created at this stage, default max voltage is 0
CTE reading timing constraint file '../synthesis/fullsystem.sdc' ...
**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ../synthesis/fullsystem.sdc, Line 19).

**WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File ../synthesis/fullsystem.sdc, Line 20).

INFO (CTE): read_dc_script finished with 2 WARNING.
WARNING (CTE-25): Line: 8 of File ../synthesis/fullsystem.sdc : Skipped unsupported command: set_units


**WARN: (ENCSYUTIL-3040):	report_resource is Linux 64_bit command.
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
***Info:reseting back to current views is done ****
<CMD> sroute -noBlockPins -noPadRings -padPinPreferredLayerOnly -padPinMinLayer 2 -jogControl { preferWithChanges differentLayer }
**WARN: (ENCSR-4053):	Option -noBlockPins is obsolete and has been replaced by -connect. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -connect.
**WARN: (ENCSR-4053):	Option -noPadRings is obsolete and has been replaced by -connect. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -connect.
**WARN: (ENCSR-4053):	Option -padPinPreferredLayerOnly is obsolete and has been replaced by -padPinPortConnect. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -padPinPortConnect.
**WARN: (ENCSR-4053):	Option -padPinMinLayer is obsolete and has been replaced by -padPinLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -padPinLayerRange.
**WARN: (ENCSR-4053):	Option -jogControl is obsolete and has been replaced by -allowJogging. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -allowJogging.
**WARN: (ENCSR-4058):	Sroute option: "padPinPortConnect" should be used in conjunction with option: "-connect padPin" 
**WARN: (ENCSR-4058):	Sroute option: "padPinLayerRange" should be used in conjunction with option: "-connect padPin" 
*** Begin SPECIAL ROUTE on Wed Dec  9 12:37:40 2015 ***
SPECIAL ROUTE ran on directory: /media/ntfsdrive1/workspace/synchronizerchip/par
SPECIAL ROUTE ran on machine: abelardo-Aspire-7720 (Linux 4.3.0-040300rc6-lowlatency x86_64 2.80Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectBlockPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteMinPadPinLayer set to 2
sroutePadPinAllGeoms set to true
sroutePadPinAllPorts set to true
sroutePadPinPreferredLayer set to true
sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 553.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 8 used
Read in 37 components
  37 core components: 0 unplaced, 37 placed, 0 fixed
Read in 7 physical pins
  7 physical pins: 0 unplaced, 7 placed, 0 fixed
Read in 7 nets
Read in 2 special nets, 2 routed
Read in 7 terminals
Begin power routing ...
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 14
  Number of Followpin connections: 7
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 589.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 7 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Wed Dec  9 12:37:40 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Dec  9 12:37:40 2015

sroute post-processing starts at Wed Dec  9 12:37:40 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Dec  9 12:37:40 2015
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.12 megs
sroute: Total Peak Memory used = 257.06 megs
<CMD> sroute -straightConnections { straightOnly straightWithDrcClean straightWithChanges } -jogControl { preferWithChanges differentLayer }
**WARN: (ENCSR-4053):	Option -straightConnections is obsolete and has been replaced by -allowLayerChange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -allowLayerChange.
**WARN: (ENCSR-4053):	Option -jogControl is obsolete and has been replaced by -allowJogging. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -allowJogging.
*** Begin SPECIAL ROUTE on Wed Dec  9 12:37:40 2015 ***
SPECIAL ROUTE ran on directory: /media/ntfsdrive1/workspace/synchronizerchip/par
SPECIAL ROUTE ran on machine: abelardo-Aspire-7720 (Linux 4.3.0-040300rc6-lowlatency x86_64 2.80Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to true
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteStraightConnections set to "straightOnly straightWithDrcClean straightWithChanges"
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 589.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 8 used
Read in 37 components
  37 core components: 0 unplaced, 37 placed, 0 fixed
Read in 7 physical pins
  7 physical pins: 0 unplaced, 7 placed, 0 fixed
Read in 7 nets
Read in 2 special nets, 2 routed
Read in 7 terminals
Begin power routing ...
**WARN: (ENCSR-564):	Unknown straight routing control option straightOnly ignored.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net vdd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net vdd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1253):	Cannot find any standard cell pin connected to net gnd.
Run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd. Check net list, or change option to include pin in given range.
**WARN: (ENCSR-1255):	Cannot find any pad pin of net gnd to create pad ring. Check net list, or remove "CLASS CORE" from PORT definition in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net vdd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
**WARN: (ENCSR-468):	Cannot find any standard cell pin connected to net gnd.
Use "setSrouteMode -corePinReferenceMacro <standard cell>" to specify a reference macro for followpin connection, or run "globalNetConnect" command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GNROUND".
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 589.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 7 io pins ...
 Updating DB with 20 via definition ...
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.10 megs
sroute: Total Peak Memory used = 257.16 megs
<CMD> buildTimingGraph
<CMD> timeDesign -preCTS -idealClock -numPaths 10 -prefix preCTS
*** Starting trialRoute (mem=257.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -noPinGuide

routingBox: (0 0) (110680 109920)
coreBox:    (40280 40280) (70680 69920)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 2.8 metal3 tracks

Phase 1a route (0:00:00.0 258.8M):
Est net length = 3.517e+02um = 1.820e+02H + 1.697e+02V
Usage: (0.8%H 0.8%V) = (2.269e+02um 3.609e+02um) = (124 154)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 260.0M):
Usage: (0.8%H 0.8%V) = (2.269e+02um 3.609e+02um) = (124 154)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 260.0M):
Usage: (0.8%H 0.8%V) = (2.269e+02um 3.609e+02um) = (124 154)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 260.0M):
Usage: (0.8%H 0.8%V) = (2.269e+02um 3.609e+02um) = (124 154)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 260.0M)


Phase 1e route (0:00:00.0 260.7M):
Usage: (0.8%H 0.8%V) = (2.269e+02um 3.609e+02um) = (124 154)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Overflow: 0.00% H + 0.00% V (0:00:00.0 260.7M)

Usage: (0.8%H 0.8%V) = (2.269e+02um 3.609e+02um) = (124 154)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 3.45%
  5:	812	100.00%	784	96.55%

Global route (cpu=0.0s real=0.0s 259.4M)
Phase 1l route (0:00:00.0 259.4M):


*** After '-updateRemainTrks' operation: 

Usage: (0.9%H 0.8%V) = (2.288e+02um 3.510e+02um) = (125 150)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 260.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 3.45%
  5:	812	100.00%	784	96.55%


*** Completed Phase 1 route (0:00:00.1 258.4M) ***


Total length: 3.748e+02um, number of vias: 162
M1(H) length: 6.928e+00um, number of vias: 97
M2(V) length: 1.866e+02um, number of vias: 63
M3(H) length: 1.809e+02um, number of vias: 1
M4(V) length: 1.900e-01um, number of vias: 1
M5(H) length: 8.500e-02um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 258.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=258.4M) ***
Peak Memory Usage was 263.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=258.4M) ***

Extraction called for design 'fullsystem' of instances=37 and nets=44 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design fullsystem.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 258.449M)
Found active setup analysis view typView
Found active hold analysis view typView
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: All RC in memory mode is on.
*** Memory pool thread-safe mode activated.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
AAE_THRD: End delay calculation. (MEM=312.379 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.588  |  0.588  |  0.666  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.003   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.39 sec
Total Real time: 0.0 sec
Total Memory Usage: 314.445312 Mbytes
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
<CMD> optDesign -preCTS
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 320.4M, totSessionCpu=0:00:34 **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** Starting trialRoute (mem=320.8M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=321.8M) ***

Found active setup analysis view typView
Found active hold analysis view typView

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.588  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.003   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 321.8M, totSessionCpu=0:00:34 **
** INFO : this run is activating placeOpt flow focusing on WNS only...
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
*** Starting optimizing excluded clock nets MEM= 321.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 321.8M) ***
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 319.8M, totSessionCpu=0:00:35 **
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
Info: 2 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=317.8M) ***
End: Processing multi-driver nets
Info: 2 clock nets excluded from IPO operation.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.59 |  60.00  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.59 |  60.00  |   0:00:00.0|     377.5M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=377.5M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 337.5M, totSessionCpu=0:00:36 **
Begin: GigaOpt High fanout net optimization
Info: 2 clock nets excluded from IPO operation.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Iter 1: high fanout nets: 0 density 60.000000
End: GigaOpt High fanout net optimization
Begin: GigaOpt Global Optimization
Info: 2 clock nets excluded from IPO operation.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.000|   0.000|    60.00%|   0:00:00.0|  378.3M|   typView|       NA| NA
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=378.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=378.3M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 336.3M, totSessionCpu=0:00:37 **
*** Timing Is met
*** Check timing (0:00:00.0)
Begin: GigaOpt Reclaim Optimization
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Info: 2 clock nets excluded from IPO operation.
Reclaim Optimization WNS Slack 0.069  TNS Slack 0.000 Density 60.00
** reclaim pass 0 (0.1) : commits = 9
** reclaim pass 1 (0.0) : commits = 2
** reclaim pass 2 (0.0) : commits = 0
Reclaim Optimization End WNS Slack 0.069  TNS Slack 0.000 Density 52.08

** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 0 Resize = 2 **
--------------------------------------------------------------
|                                   | Total     | Sequential |
--------------------------------------------------------------
| Num insts resized                 |       2  |       0    |
| Num insts Downsized               |       2  |       0    |
| Num insts Samesized               |       0  |       0    |
| Num insts Upsized                 |       0  |       0    |
--------------------------------------------------------------
Executing incremental physical updates
Executing incremental physical updates
** Finished Reclaim (cpu = 0:00:00.4) (real = 0:00:00.0) **
End: GigaOpt Reclaim Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 338.3M, totSessionCpu=0:00:37 **
**INFO : Launching the early exit mechanism
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
**WARN: (ENCSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man ENCSP-5140' for more detail.
**WARN: (ENCSP-315):	Found 28 instances insts with no PG Term connections.
Type 'man ENCSP-315' for more detail.
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
[CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=338.3MB) @(0:00:37.0 - 0:00:37.0).
Starting refinePlace ...
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=338.3MB) @(0:00:37.0 - 0:00:37.0).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 0 inst fixed
Placement tweakage begins.
wire length = 3.291e+02 = 1.784e+02 H + 1.507e+02 V
wire length = 3.230e+02 = 1.723e+02 H + 1.507e+02 V
Placement tweakage ends.
move report: tweak moves 12 insts, mean move: 2.63 um, max move: 6.65 um
	max move on inst (U8): (27.36, 22.61) --> (34.01, 22.61)
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=338.3MB) @(0:00:37.0 - 0:00:37.0).
move report: rPlace moves 2 insts, mean move: 0.19 um, max move: 0.19 um
	max move on inst (U1): (32.49, 22.61) --> (32.30, 22.61)
move report: overall moves 12 insts, mean move: 2.60 um, max move: 6.46 um
	max move on inst (U8): (27.36, 22.61) --> (33.82, 22.61)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         6.46 um
  inst (U8) with max move: (27.36, 22.61) -> (33.82, 22.61)
  mean    (X+Y) =         2.60 um
Total instances moved : 12
*** cpu=0:00:00.0   mem=338.3M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=338.3MB) @(0:00:37.0 - 0:00:37.0).
Total net length = 3.228e+02 (1.721e+02 1.507e+02) (ext = 1.890e+02)
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Starting trialRoute (mem=338.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (110680 109920)
coreBox:    (40280 40280) (70680 69920)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 2.8 metal3 tracks

Phase 1a route (0:00:00.0 339.8M):
Est net length = 3.332e+02um = 1.735e+02H + 1.598e+02V
Usage: (0.8%H 0.7%V) = (2.145e+02um 3.189e+02um) = (114 137)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 341.0M):
Usage: (0.8%H 0.7%V) = (2.145e+02um 3.189e+02um) = (114 137)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 341.0M):
Usage: (0.8%H 0.7%V) = (2.145e+02um 3.164e+02um) = (114 136)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 341.0M):
Usage: (0.8%H 0.7%V) = (2.145e+02um 3.164e+02um) = (114 136)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 341.0M)


Phase 1e route (0:00:00.0 341.5M):
Usage: (0.8%H 0.7%V) = (2.145e+02um 3.164e+02um) = (114 136)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Overflow: 0.00% H + 0.00% V (0:00:00.0 341.5M)

Usage: (0.8%H 0.7%V) = (2.145e+02um 3.164e+02um) = (114 136)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 3.45%
  5:	812	100.00%	784	96.55%

Global route (cpu=0.0s real=0.0s 340.3M)
Phase 1l route (0:00:00.0 340.3M):


*** After '-updateRemainTrks' operation: 

Usage: (0.8%H 0.7%V) = (2.164e+02um 3.090e+02um) = (115 133)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 341.5M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 3.45%
  5:	812	100.00%	784	96.55%


*** Completed Phase 1 route (0:00:00.1 338.8M) ***


Total length: 3.499e+02um, number of vias: 136
M1(H) length: 5.739e+00um, number of vias: 79
M2(V) length: 1.699e+02um, number of vias: 55
M3(H) length: 1.510e+02um, number of vias: 1
M4(V) length: 1.900e-01um, number of vias: 1
M5(H) length: 2.305e+01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 338.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=338.8M) ***
Peak Memory Usage was 344.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=338.8M) ***

Extraction called for design 'fullsystem' of instances=28 and nets=35 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design fullsystem.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 338.832M)
**INFO : Skipped repairing congestion 
*** Starting trialRoute (mem=338.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=338.6M) ***

Found active setup analysis view typView
Found active hold analysis view typView
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=323.344 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=338.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.645  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.015   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.083%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 323.3M, totSessionCpu=0:00:37 **
Begin: GigaOpt DRV Optimization
Info: 2 clock nets excluded from IPO operation.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
+--------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.64 |  52.08  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 0.64 |  52.08  |   0:00:00.0|     381.0M|
+--------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=381.0M) ***

End: GigaOpt DRV Optimization
Found active setup analysis view typView
Found active hold analysis view typView

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=340.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.645  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.015   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.083%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 340.9M, totSessionCpu=0:00:38 **
*** Timing Is met
*** Check timing (0:00:00.0)
Effort level <high> specified for reg2reg path_group
PathGroup: High Effort PathGroup WNS Optimization

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

Begin: GigaOpt Optimization in WNS mode
Info: 2 clock nets excluded from IPO operation.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.

PathGroup: Active High Effort Path Groups Optimization
	reg2reg

** GigaOpt Optimizer WNS Slack 0.100 TNS Slack 0.000 Density 52.08

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=382.5M) ***

End: GigaOpt Optimization in WNS mode
Found active setup analysis view typView
Found active hold analysis view typView

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=340.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.645  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.015   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.083%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 340.4M, totSessionCpu=0:00:38 **
PathGroup: High Effort PathGroup TNS Optimization
GigaOpt: Skipping TNS opt. setOptMode -allEndPoints and -criticalRange not set
Found active setup analysis view typView
Found active hold analysis view typView

PathGroup: Intermediate summary table below may not contain the
design worst slack. Timing will be extracted from the following
list of pathgroups that are currently being optimized:
	reg2reg


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=338.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.645  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.015   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.083%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 338.4M, totSessionCpu=0:00:38 **
Begin: GigaOpt harden opt
Info: 2 clock nets excluded from IPO operation.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
+--------+--------+----------+------------+--------+----------+---------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup| End Point
+--------+--------+----------+------------+--------+----------+---------+
|   0.645|   0.000|    52.08%|   0:00:00.0|  383.1M|   typView| reg2reg | talker_str_1xfsm_unitxreq_buf_reg_reg/D
+--------+--------+----------+------------+--------+----------+---------+

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=383.1M) ***
End: GigaOpt harden opt
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 341.0M, totSessionCpu=0:00:39 **
Found active setup analysis view typView
Found active hold analysis view typView

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.645  |  0.645  |  0.704  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.015   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.083%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 341.0M, totSessionCpu=0:00:39 **
*** Finished optDesign ***
<CMD> buildTimingGraph
<CMD> timeDesign -preCTS -idealClock -numPaths 10 -prefix preCTS2
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=339.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=339.0M) ***

Extraction called for design 'fullsystem' of instances=28 and nets=35 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design fullsystem.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 339.031M)
Found active setup analysis view typView
Found active hold analysis view typView
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=323.773 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.645  |  0.645  |  0.704  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.015   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.083%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.26 sec
Total Real time: 1.0 sec
Total Memory Usage: 323.769531 Mbytes
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: typView.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Analyzing useful skew ...
INFO: Include DontTouch Net from EDI DB.
Total 2 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View typView :
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
RC Information for View typView :
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=0.25(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=0.21(ohm) viaCap=0(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typView
Default Analysis Views is typView


****** AutoClockRootPin ******
AutoClockRootPin 1: clk2
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: clk1
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=329.2M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=328.8M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk2 has multiple definitions in the clock tree specification file.
Type 'man ENCCK-661' for more detail.
**WARN: (ENCCK-661):	Clock clk1 has multiple definitions in the clock tree specification file.
Type 'man ENCCK-661' for more detail.
Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 typView
Default Analysis Views is typView


****** AutoClockRootPin ******
AutoClockRootPin 1: clk2
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: clk1
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=328.8M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl
Redoing specifyClockTree ...
Checking spec file integrity...
List of dont use cells: 
List of dont touch cells: 
List of valid cells: INVX4 INVX8 
***** Allocate Placement Memory Finished (MEM: 329.660M)

Start to trace clock trees ...
*** Begin Tracer (mem=329.7M) ***
Tracing Clock clk2 ...

Reconvergent mux Check for spec:clk2 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
Tracing Clock clk1 ...

Reconvergent mux Check for spec:clk1 
============================================================

Reconvergent mux Checks Finished, CPU=0:00:00.0 
============================================================
*** End Tracer (mem=329.7M) ***
***** Allocate Obstruction Memory  Finished (MEM: 329.660M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          enabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          enabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          enabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          7.41(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clk2) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]


****** Clock (clk1) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock clk2 has a maximum of 0 levels of logic before synthesis.
** INFO Clock clk1 has a maximum of 0 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Attribute settings check 
============================================================

Following standard cells instances have FIXED placement
---------------------------------------------------------

Following instances are marked as DontTouch
+------------------------------------------------------------------------------------------+---------------------------------------+
| Instance                                                                                 | Analysis Views                        |
+------------------------------------------------------------------------------------------+---------------------------------------+
+------------------------------------------------------------------------------------------+---------------------------------------+

Following Cells are marked as DontUse in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontUse in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in library 
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Following Cells are marked as DontTouch in SDC
+-----------------------------------+----------------------------------------------------------------------------------------------+
| Cell                              | Analysis Views                                                                               |
+-----------------------------------+----------------------------------------------------------------------------------------------+

Attribute settings check Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

Weak Cell Checks
============================================================


Weak Cell Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0
clock gating checks                               :          0
MacroModel checks                                 :          0

Switching off Advanced RC Correlation modes in AAE mode.

#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled
Wire resistance check                             :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          38(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          38(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
5) Wire resistance check
   Allowed resistance deviation                   :          0.2 (default)
   Resistance threshold                           :          80 Ohm (user set)
   Net length threshold for resistance checks     :          38 um (derived 200*M2 layer pitch)


****** Clock (clk2) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          1.374000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]


****** Clock (clk1) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          1.374000(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (clk2) Structure
Max. Skew           : 40(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 5
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 5
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk2)
Output_Net: (clk2)   
**** CK_START: TopDown Tree Construction for clk2 (5-leaf) (mem=329.7M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=0[1,1*] N5 B0 G1 A0(0.0) L[1,1] score=11202 cpu=0:00:00.0 mem=330M 

**** CK_END: TopDown Tree Construction for clk2 (cpu=0:00:00.0, real=0:00:00.0, mem=329.7M)



**** CK_START: Update Database (mem=329.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=329.7M)

****** Clock Tree (clk1) Structure
Max. Skew           : 40(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 3
Nr.          Rising  Sync Pins  : 0
Nr. Inverter Rising  Sync Pins  : 3
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
Nr. Unsync Pins                 : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk1)
Output_Net: (clk1)   
**** CK_START: TopDown Tree Construction for clk1 (3-leaf) (mem=329.7M)

Total 2 topdown clustering. 
Trig. Edge Skew=0[1,1*] N3 B0 G1 A0(0.0) L[1,1] score=11196 cpu=0:00:00.0 mem=330M 

**** CK_END: TopDown Tree Construction for clk1 (cpu=0:00:00.0, real=0:00:00.0, mem=329.7M)



**** CK_START: Update Database (mem=329.7M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=329.7M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 1.374000 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=323.4MB) @(0:00:39.3 - 0:00:39.3).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 8 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=323.4MB) @(0:00:39.3 - 0:00:39.3).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=323.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=323.4MB) @(0:00:39.3 - 0:00:39.3).
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 323.398M)


**INFO: Total instances moved beyond threshold limit during refinePlace are 0...


Refine place movement check finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk2 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  talker_str_1xfsm_unitxreq_buf_reg_reg/CLK  talker_str_1xfsm_unitxstate_reg_regx1x/CLK  talker_str_1xfsm_unitxstate_reg_regx0x/CLK  talker_str_1xsync_unitxsync_reg_reg/CLK  talker_str_1xsync_unitxmeta_reg_reg/CLK )
Level 1 (Total=5	Sink=5)
Total Sinks		: 5

# Analysis View: typView
********** Clock clk2 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): talker_str_1xfsm_unitxstate_reg_regx1x/CLK 0.9(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 0.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.7~0.9(ps)            0~10(ps)            
Fall Phase Delay               : 0.7~0.9(ps)            0~10(ps)            
Trig. Edge Skew                : 0.2(ps)                40(ps)              
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 52.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 57.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 52.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 57.7(ps)               0(ps)               

view typView : skew = 0.2ps (required = 40ps)



**** Clock Tree clk1 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  listener_str_1xsync_unitxsync_reg_reg/CLK  listener_str_1xsync_unitxmeta_reg_reg/CLK  listener_str_1xfsm_unitxack_buf_reg_reg/CLK )
Level 1 (Total=3	Sink=3)
Total Sinks		: 3

# Analysis View: typView
********** Clock clk1 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): listener_str_1xsync_unitxmeta_reg_reg/CLK 0.9(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.8~0.9(ps)            0~10(ps)            
Fall Phase Delay               : 0.8~0.9(ps)            0~10(ps)            
Trig. Edge Skew                : 0.1(ps)                40(ps)              
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 24.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 41.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 24.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.3(ps)               0(ps)               

view typView : skew = 0.1ps (required = 40ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
Switching to the default view 'typView'...
*** Look For Reconvergent Clock Component ***
The clock tree clk2 has no reconvergent cell.
*** Look For Reconvergent Clock Component ***
The clock tree clk1 has no reconvergent cell.
Reducing the latency of clock tree 'clk2' in 'typView' view ...

Calculating pre-route downstream delay for clock tree 'clk2'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 0.9 (ps)
MinTriggerDelay: 0.7 (ps)
Skew: 0.2 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=323.4M) ***
Reducing the skew of clock tree 'clk2' in 'typView' view ...

MaxTriggerDelay: 0.9 (ps)
MinTriggerDelay: 0.7 (ps)
Skew: 0.2 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=323.4M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=323.4M) ***
Reducing the latency of clock tree 'clk1' in 'typView' view ...

Calculating pre-route downstream delay for clock tree 'clk1'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
MaxTriggerDelay: 0.9 (ps)
MinTriggerDelay: 0.8 (ps)
Skew: 0.1 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=323.4M) ***
Reducing the skew of clock tree 'clk1' in 'typView' view ...

MaxTriggerDelay: 0.9 (ps)
MinTriggerDelay: 0.8 (ps)
Skew: 0.1 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=323.4M) ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
deleted 0 standard cell(s).
moved 0 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.0 real=0:00:00.0 mem=323.4M) ***
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk2 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  talker_str_1xfsm_unitxreq_buf_reg_reg/CLK  talker_str_1xfsm_unitxstate_reg_regx1x/CLK  talker_str_1xfsm_unitxstate_reg_regx0x/CLK  talker_str_1xsync_unitxsync_reg_reg/CLK  talker_str_1xsync_unitxmeta_reg_reg/CLK )
Level 1 (Total=5	Sink=5)
Total Sinks		: 5

# Analysis View: typView
********** Clock clk2 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): talker_str_1xfsm_unitxstate_reg_regx1x/CLK 0.9(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 0.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.7~0.9(ps)            0~10(ps)            
Fall Phase Delay               : 0.7~0.9(ps)            0~10(ps)            
Trig. Edge Skew                : 0.2(ps)                40(ps)              
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 52.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 57.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 52.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 57.7(ps)               0(ps)               

view typView : skew = 0.2ps (required = 40ps)



**** Clock Tree clk1 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  listener_str_1xsync_unitxsync_reg_reg/CLK  listener_str_1xsync_unitxmeta_reg_reg/CLK  listener_str_1xfsm_unitxack_buf_reg_reg/CLK )
Level 1 (Total=3	Sink=3)
Total Sinks		: 3

# Analysis View: typView
********** Clock clk1 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): listener_str_1xsync_unitxmeta_reg_reg/CLK 0.9(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.8~0.9(ps)            0~10(ps)            
Fall Phase Delay               : 0.8~0.9(ps)            0~10(ps)            
Trig. Edge Skew                : 0.1(ps)                40(ps)              
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 24.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 41.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 24.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.3(ps)               0(ps)               

view typView : skew = 0.1ps (required = 40ps)


Generating Clock Analysis Report report.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** ckSynthesis Opt Latency (cpu=0:00:00.0 real=0:00:00.0 mem=323.4M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
[CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=323.4MB) @(0:00:39.4 - 0:00:39.4).
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
wireLenOptFixPriorityInst 8 inst fixed
[CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=323.4MB) @(0:00:39.4 - 0:00:39.4).
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=323.4M  mem(used)=0.0M***
[CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=323.4MB) @(0:00:39.4 - 0:00:39.4).
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 323.398M)
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk2 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  talker_str_1xfsm_unitxreq_buf_reg_reg/CLK  talker_str_1xfsm_unitxstate_reg_regx1x/CLK  talker_str_1xfsm_unitxstate_reg_regx0x/CLK  talker_str_1xsync_unitxsync_reg_reg/CLK  talker_str_1xsync_unitxmeta_reg_reg/CLK )
Level 1 (Total=5	Sink=5)
Total Sinks		: 5

# Analysis View: typView
********** Clock clk2 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): talker_str_1xfsm_unitxstate_reg_regx1x/CLK 0.9(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 0.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.7~0.9(ps)            0~10(ps)            
Fall Phase Delay               : 0.7~0.9(ps)            0~10(ps)            
Trig. Edge Skew                : 0.2(ps)                40(ps)              
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 52.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 57.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 52.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 57.7(ps)               0(ps)               

view typView : skew = 0.2ps (required = 40ps)



**** Clock Tree clk1 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  listener_str_1xsync_unitxsync_reg_reg/CLK  listener_str_1xsync_unitxmeta_reg_reg/CLK  listener_str_1xfsm_unitxack_buf_reg_reg/CLK )
Level 1 (Total=3	Sink=3)
Total Sinks		: 3

# Analysis View: typView
********** Clock clk1 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): listener_str_1xsync_unitxmeta_reg_reg/CLK 0.9(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.8~0.9(ps)            0~10(ps)            
Fall Phase Delay               : 0.8~0.9(ps)            0~10(ps)            
Trig. Edge Skew                : 0.1(ps)                40(ps)              
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 24.1(ps)               200(ps)             
Max. Fall Sink Tran.           : 41.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 24.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.3(ps)               0(ps)               

view typView : skew = 0.1ps (required = 40ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

globalDetailRoute

#Start globalDetailRoute on Wed Dec  9 12:37:48 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 323.00 (Mb)
Initializing multi-corner resistance tables ...
#WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 336.00 (Mb)
#NanoRoute Version v13.11-s001 NR130506-1501/13_10-UB
#Start routing data preparation.
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000.
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers higher than routing layer metal1.
# metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.145
# metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.285    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.950    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.710    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 337.00 (Mb)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Dec  9 12:37:49 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec  9 12:37:49 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         289           0         361     5.54%
#  Metal 2        V         291           0         361     3.88%
#  Metal 3        H         289           0         361     0.00%
#  Metal 4        V         193           0         361     3.88%
#  Metal 5        H         130          62         361    17.17%
#  Metal 6        V         133          60         361    16.62%
#  Metal 7        H          57           0         361     0.00%
#  Metal 8        V          65           0         361     0.00%
#  Metal 9        H          31           0         361     0.00%
#  Metal 10       V          32           0         361     0.00%
#  --------------------------------------------------------------
#  Total                   1510       6.34%  3610     4.71%
#
#  2 nets (5.71%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 338.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 338.00 (Mb)
#
#start global routing iteration 2...
#There are 2 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 338.00 (Mb)
#
#start global routing iteration 3...
#There are 2 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 338.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 71 um.
#Total half perimeter of net bounding box = 71 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 0 um.
#Total wire length on LAYER metal3 = 40 um.
#Total wire length on LAYER metal4 = 31 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 23
#Up-Via Summary (total 23):
#           
#-----------------------
#  Metal 1            8
#  Metal 2            8
#  Metal 3            7
#-----------------------
#                    23 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 2 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 338.00 (Mb)
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 370.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 33.3% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 341.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 341.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 75 um.
#Total half perimeter of net bounding box = 71 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 2 um.
#Total wire length on LAYER metal3 = 37 um.
#Total wire length on LAYER metal4 = 37 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 27
#Up-Via Summary (total 27):
#           
#-----------------------
#  Metal 1            8
#  Metal 2            9
#  Metal 3           10
#-----------------------
#                    27 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 370.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 370.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 338.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 337.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.00 (Mb)
#Total memory = 337.00 (Mb)
#Peak memory = 370.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec  9 12:37:49 2015
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 38 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

Wire resistance checks
============================================================
Calculating clock delays in preRoute mode...
Calculating clock delays in clkRouteOnly mode...
**WARN: (ENCCK-6350):	Clock net clk2 has 25.3156 percent resistance deviation between preRoute resistance (126.137 ohm) and after route resistance (168.893 ohm) values. This may indicate correlation issues like jogging in routing for this net.

Wire resistance checks Finished, CPU=0:00:00.0 
============================================================
All-RC-Corners-Per-Net-In-Memory is turned ON...

**** Clock Tree clk2 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  talker_str_1xfsm_unitxreq_buf_reg_reg/CLK  talker_str_1xfsm_unitxstate_reg_regx1x/CLK  talker_str_1xfsm_unitxstate_reg_regx0x/CLK  talker_str_1xsync_unitxsync_reg_reg/CLK  talker_str_1xsync_unitxmeta_reg_reg/CLK )
Level 1 (Total=5	Sink=5)
Total Sinks		: 5

# Analysis View: typView
********** Clock clk2 Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): talker_str_1xfsm_unitxstate_reg_regx1x/CLK 1(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 0.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.9~1(ps)              0~10(ps)            
Fall Phase Delay               : 0.9~1(ps)              0~10(ps)            
Trig. Edge Skew                : 0.1(ps)                40(ps)              
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 52.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 58.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 52.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.1(ps)               0(ps)               

view typView : skew = 0.1ps (required = 40ps)



**** Clock Tree clk1 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  listener_str_1xsync_unitxsync_reg_reg/CLK  listener_str_1xsync_unitxmeta_reg_reg/CLK  listener_str_1xfsm_unitxack_buf_reg_reg/CLK )
Level 1 (Total=3	Sink=3)
Total Sinks		: 3

# Analysis View: typView
********** Clock clk1 Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0.8(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.8~0.8(ps)            0~10(ps)            
Fall Phase Delay               : 0.8~0.8(ps)            0~10(ps)            
Trig. Edge Skew                : 0(ps)                  40(ps)              
Rise Skew                      : 0(ps)                  
Fall Skew                      : 0(ps)                  
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 24.8(ps)               200(ps)             
Max. Fall Sink Tran.           : 41.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 24.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.7(ps)               0(ps)               

view typView : skew = 0ps (required = 40ps)


Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
setting up for view 'typView'...
setting up for view 'typView'...
Selecting the worst MMMC view of clock tree 'clk2' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=337.3M) ***
Selecting the worst MMMC view of clock tree 'clk1' ...
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=337.3M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=337.3M) ***

None of the clock tree buffers/gates are modified by the skew optimization.

Switching to the default view 'typView' ...

*** None of the buffer chains at roots are modified by the fine-tune process.

All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk2 has no reconvergent cell.

**** Clock Tree clk2 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  talker_str_1xfsm_unitxreq_buf_reg_reg/CLK  talker_str_1xfsm_unitxstate_reg_regx1x/CLK  talker_str_1xfsm_unitxstate_reg_regx0x/CLK  talker_str_1xsync_unitxsync_reg_reg/CLK  talker_str_1xsync_unitxmeta_reg_reg/CLK )
Level 1 (Total=5	Sink=5)
Total Sinks		: 5

# Analysis View: typView
********** Clock clk2 Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): talker_str_1xfsm_unitxstate_reg_regx1x/CLK 1(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 0.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.9~1(ps)              0~10(ps)            
Fall Phase Delay               : 0.9~1(ps)              0~10(ps)            
Trig. Edge Skew                : 0.1(ps)                40(ps)              
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 52.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 58.1(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 52.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 58.1(ps)               0(ps)               

view typView : skew = 0.1ps (required = 40ps)


Clock clk2 has been routed. Routing guide will not be generated.
*** Look For Reconvergent Clock Component ***
The clock tree clk1 has no reconvergent cell.

**** Clock Tree clk1 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  listener_str_1xsync_unitxsync_reg_reg/CLK  listener_str_1xsync_unitxmeta_reg_reg/CLK  listener_str_1xfsm_unitxack_buf_reg_reg/CLK )
Level 1 (Total=3	Sink=3)
Total Sinks		: 3

# Analysis View: typView
********** Clock clk1 Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0.8(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0.8(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.8~0.8(ps)            0~10(ps)            
Fall Phase Delay               : 0.8~0.8(ps)            0~10(ps)            
Trig. Edge Skew                : 0(ps)                  40(ps)              
Rise Skew                      : 0(ps)                  
Fall Skew                      : 0(ps)                  
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 24.8(ps)               200(ps)             
Max. Fall Sink Tran.           : 41.7(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 24.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 41.7(ps)               0(ps)               

view typView : skew = 0ps (required = 40ps)


Clock clk1 has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0
Wire resistance checks                            :          1

*** End ckSynthesis (cpu=0:00:01.0, real=0:00:01.0, mem=336.9M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=336.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 2
There are 2 nets with 1 extra space.
routingBox: (0 0) (110680 109920)
coreBox:    (40280 40280) (70680 69920)
**WARN: (ENCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 2.8 metal3 tracks
There are 2 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 336.9M):

Phase 1a route (0:00:00.0 336.9M):
Est net length = 2.649e+02um = 1.378e+02H + 1.271e+02V
Usage: (1.2%H 1.2%V) = (3.160e+02um 5.113e+02um) = (173 227)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 338.2M):
Usage: (1.2%H 1.2%V) = (3.160e+02um 5.113e+02um) = (173 227)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 338.2M):
Usage: (1.2%H 1.2%V) = (3.160e+02um 5.089e+02um) = (173 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 338.2M):
Usage: (1.2%H 1.2%V) = (3.160e+02um 5.089e+02um) = (173 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 338.2M)


Phase 1e route (0:00:00.0 338.7M):
Usage: (1.2%H 1.2%V) = (3.160e+02um 5.089e+02um) = (173 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Overflow: 0.00% H + 0.00% V (0:00:00.0 338.7M)

Usage: (1.2%H 1.2%V) = (3.160e+02um 5.089e+02um) = (173 226)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 3.45%
  5:	812	100.00%	784	96.55%

Global route (cpu=0.0s real=0.0s 337.4M)
Initializing multi-corner resistance tables ...
Phase 1l route (0:00:00.0 337.4M):
There are 2 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (1.2%H 1.2%V) = (3.179e+02um 5.015e+02um) = (174 223)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 338.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 3.45%
  5:	812	100.00%	784	96.55%


*** Completed Phase 1 route (0:00:00.0 336.9M) ***


Total length: 3.476e+02um, number of vias: 147
M1(H) length: 4.979e+00um, number of vias: 79
M2(V) length: 1.347e+02um, number of vias: 56
M3(H) length: 1.478e+02um, number of vias: 11
M4(V) length: 3.705e+01um, number of vias: 1
M5(H) length: 2.305e+01um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 336.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=336.9M) ***
Peak Memory Usage was 341.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=336.9M) ***

<CMD> extractRC
Extraction called for design 'fullsystem' of instances=28 and nets=35 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design fullsystem.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 336.910M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...
Extraction called for design 'fullsystem' of instances=28 and nets=35 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design fullsystem.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 336.910M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk2 has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk2' ...

Total number of adjacent register pair is 10.

**** Clock Tree clk2 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  talker_str_1xfsm_unitxreq_buf_reg_reg/CLK  talker_str_1xfsm_unitxstate_reg_regx1x/CLK  talker_str_1xfsm_unitxstate_reg_regx0x/CLK  talker_str_1xsync_unitxsync_reg_reg/CLK  talker_str_1xsync_unitxmeta_reg_reg/CLK )
Level 1 (Total=5	Sink=5)
Total Sinks		: 5

# Analysis View: typView
********** Clock clk2 Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): talker_str_1xfsm_unitxstate_reg_regx1x/CLK 0.8(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 0.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.7~0.8(ps)            0~10(ps)            
Fall Phase Delay               : 0.7~0.8(ps)            0~10(ps)            
Trig. Edge Skew                : 0.1(ps)                40(ps)              
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 31.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 34.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 31.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 34.3(ps)               0(ps)               

view typView : skew = 0.1ps (required = 40ps)


**** Local Skew Report ****
Total number of adjacent register pair : 10                     

Max. Local Skew                : -0.1(ps)               
  talker_str_1xfsm_unitxstate_reg_regx1x/CLK(R)->
  talker_str_1xfsm_unitxreq_buf_reg_reg/CLK(R)


*** Look For Reconvergent Clock Component ***
The clock tree clk1 has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk1' ...

Total number of adjacent register pair is 2.

**** Clock Tree clk1 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  listener_str_1xsync_unitxsync_reg_reg/CLK  listener_str_1xsync_unitxmeta_reg_reg/CLK  listener_str_1xfsm_unitxack_buf_reg_reg/CLK )
Level 1 (Total=3	Sink=3)
Total Sinks		: 3

# Analysis View: typView
********** Clock clk1 Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0~0(ps)                0~10(ps)            
Fall Phase Delay               : 0~0(ps)                0~10(ps)            
Trig. Edge Skew                : 0(ps)                  40(ps)              
Rise Skew                      : 0(ps)                  
Fall Skew                      : 0(ps)                  
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 13.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 22.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 13.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 22.3(ps)               0(ps)               

view typView : skew = 0ps (required = 40ps)


**** Local Skew Report ****
Total number of adjacent register pair : 2                      

Max. Local Skew                : 0(ps)                  
  listener_str_1xsync_unitxsync_reg_reg/CLK(R)->
  listener_str_1xfsm_unitxack_buf_reg_reg/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End reportClockTree (cpu=0:00:00.1, real=0:00:00.0, mem=342.2M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...
Extraction called for design 'fullsystem' of instances=28 and nets=35 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design fullsystem.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.219M)
All-RC-Corners-Per-Net-In-Memory is turned ON...
*** Look For Reconvergent Clock Component ***
The clock tree clk2 has no reconvergent cell.

**** Clock Tree clk2 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  talker_str_1xfsm_unitxreq_buf_reg_reg/CLK  talker_str_1xfsm_unitxstate_reg_regx1x/CLK  talker_str_1xfsm_unitxstate_reg_regx0x/CLK  talker_str_1xsync_unitxsync_reg_reg/CLK  talker_str_1xsync_unitxmeta_reg_reg/CLK )
Level 1 (Total=5	Sink=5)
Total Sinks		: 5

# Analysis View: typView
********** Clock clk2 Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): talker_str_1xfsm_unitxstate_reg_regx1x/CLK 0.8(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 0.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0.7~0.8(ps)            0~10(ps)            
Fall Phase Delay               : 0.7~0.8(ps)            0~10(ps)            
Trig. Edge Skew                : 0.1(ps)                40(ps)              
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 31.9(ps)               200(ps)             
Max. Fall Sink Tran.           : 34.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 31.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 34.3(ps)               0(ps)               

view typView : skew = 0.1ps (required = 40ps)


*** Look For Reconvergent Clock Component ***
The clock tree clk1 has no reconvergent cell.

**** Clock Tree clk1 Stat ****
Total Clock Level	: 1
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  listener_str_1xsync_unitxsync_reg_reg/CLK  listener_str_1xsync_unitxmeta_reg_reg/CLK  listener_str_1xfsm_unitxack_buf_reg_reg/CLK )
Level 1 (Total=3	Sink=3)
Total Sinks		: 3

# Analysis View: typView
********** Clock clk1 Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 0
Nr. of Level (including gates) : 0
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
No Driving Cell Specified!
Max trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 0(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 0~0(ps)                0~10(ps)            
Fall Phase Delay               : 0~0(ps)                0~10(ps)            
Trig. Edge Skew                : 0(ps)                  40(ps)              
Rise Skew                      : 0(ps)                  
Fall Skew                      : 0(ps)                  
Max. Rise Buffer Tran.         : 0(ps)                  200(ps)             
Max. Fall Buffer Tran.         : 0(ps)                  200(ps)             
Max. Rise Sink Tran.           : 13.3(ps)               200(ps)             
Max. Fall Sink Tran.           : 22.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 0(ps)                  0(ps)               
Min. Fall Buffer Tran.         : 0(ps)                  0(ps)               
Min. Rise Sink Tran.           : 13.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 22.3(ps)               0(ps)               

view typView : skew = 0ps (required = 40ps)


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


All-RC-Corners-Per-Net-In-Memory is turned OFF...
*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=342.2M) ***
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> buildTimingGraph
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 338.2M, InitMEM = 338.2M)
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=342.223 CPU=0:00:00.0 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 342.2M) ***
<CMD> timeDesign -postCTS -numPaths 10 -prefix postCTS
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=342.2M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=342.3M) ***

Extraction called for design 'fullsystem' of instances=28 and nets=35 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design fullsystem.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 342.348M)
Found active setup analysis view typView
Found active hold analysis view typView
AAE_INFO: All RC in memory mode is on.
AAE_THRD: End delay calculation. (MEM=342.352 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.629  |  0.629  |  0.731  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.015   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.083%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.22 sec
Total Real time: 0.0 sec
Total Memory Usage: 342.347656 Mbytes
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 106 filler insts (cell FILL / prefix FILL).
*INFO: Total 106 filler insts added - prefix FILL (CPU: 0:00:00.0).
For 106 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Dec  9 12:37:50 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 342.00 (Mb)
Initializing multi-corner resistance tables ...
#WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.2800 for preferred direction tracks is smaller than the PITCH 0.2850 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 0.8400 for preferred direction tracks is smaller than the PITCH 0.8550 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The TRACK STEP 1.6800 for preferred direction tracks is smaller than the PITCH 1.7100 for LAYER metal10. This will cause routability problems for NanoRoute.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 343.00 (Mb)
#NanoRoute Version v13.11-s001 NR130506-1501/13_10-UB
#Start routing data preparation.
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000.
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers higher than routing layer metal1.
# metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# metal2       V   Track-Pitch = 0.190    Line-2-Via Pitch = 0.145
# metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.140
# metal4       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal5       H   Track-Pitch = 0.285    Line-2-Via Pitch = 0.280
# metal6       V   Track-Pitch = 0.280    Line-2-Via Pitch = 0.280
# metal7       H   Track-Pitch = 0.950    Line-2-Via Pitch = 0.800
# metal8       V   Track-Pitch = 0.840    Line-2-Via Pitch = 0.800
# metal9       H   Track-Pitch = 1.710    Line-2-Via Pitch = 1.600
# metal10      V   Track-Pitch = 1.680    Line-2-Via Pitch = 1.600
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 344.00 (Mb)
#Merging special wires...
#32 (91.43%) nets are without wires.
#3 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 35.
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Wed Dec  9 12:37:50 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec  9 12:37:50 2015
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         289           0         361     5.54%
#  Metal 2        V         291           0         361     3.88%
#  Metal 3        H         289           0         361     0.00%
#  Metal 4        V         193           0         361     3.88%
#  Metal 5        H         130          62         361    17.17%
#  Metal 6        V         133          60         361    16.62%
#  Metal 7        H          57           0         361     0.00%
#  Metal 8        V          65           0         361     0.00%
#  Metal 9        H          31           0         361     0.00%
#  Metal 10       V          32           0         361     0.00%
#  --------------------------------------------------------------
#  Total                   1510       6.34%  3610     4.71%
#
#  2 nets (5.71%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 345.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 345.00 (Mb)
#
#start global routing iteration 2...
#There are 32 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 345.00 (Mb)
#
#start global routing iteration 3...
#There are 32 nets routed.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 345.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 334 um.
#Total half perimeter of net bounding box = 385 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 128 um.
#Total wire length on LAYER metal3 = 146 um.
#Total wire length on LAYER metal4 = 37 um.
#Total wire length on LAYER metal5 = 23 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 142
#Up-Via Summary (total 142):
#           
#-----------------------
#  Metal 1           84
#  Metal 2           46
#  Metal 3           11
#  Metal 4            1
#-----------------------
#                   142 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#There are 32 nets routed.
#start post global routing...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 345.00 (Mb)
#
#Start data preparation for track assignment...
#
#Data preparation is done on Wed Dec  9 12:37:50 2015
#
#Start Track Assignment.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 329 um.
#Total half perimeter of net bounding box = 385 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 128 um.
#Total wire length on LAYER metal3 = 140 um.
#Total wire length on LAYER metal4 = 37 um.
#Total wire length on LAYER metal5 = 24 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 142
#Up-Via Summary (total 142):
#           
#-----------------------
#  Metal 1           84
#  Metal 2           46
#  Metal 3           11
#  Metal 4            1
#-----------------------
#                   142 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 345.00 (Mb)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 345.00 (Mb)
#Peak memory = 370.00 (Mb)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 350.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 350.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 2
#Total wire length = 344 um.
#Total half perimeter of net bounding box = 385 um.
#Total wire length on LAYER metal1 = 13 um.
#Total wire length on LAYER metal2 = 127 um.
#Total wire length on LAYER metal3 = 137 um.
#Total wire length on LAYER metal4 = 43 um.
#Total wire length on LAYER metal5 = 24 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 158
#Up-Via Summary (total 158):
#           
#-----------------------
#  Metal 1           95
#  Metal 2           49
#  Metal 3           13
#  Metal 4            1
#-----------------------
#                   158 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (Mb)
#Total memory = 348.00 (Mb)
#Peak memory = 379.00 (Mb)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 3.00 (Mb)
#Total memory = 348.00 (Mb)
#Peak memory = 379.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 348.00 (Mb)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 347.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -2.00 (Mb)
#Total memory = 340.00 (Mb)
#Peak memory = 379.00 (Mb)
#Number of warnings = 7
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec  9 12:37:51 2015
#
<CMD> extractRC
Extraction called for design 'fullsystem' of instances=134 and nets=35 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PreRoute RC Extraction called for design fullsystem.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 340.891M)
<CMD> buildTimingGraph
<CMD> timeDesign -postRoute -prefix postRoute
Switching SI Aware to true by default in postroute mode   

**ERROR: (ENCOPT-7027):	AAE can only be turned on when the timing analysis mode is set to OCV.
		 To run timeDesign while taking into account on chip variation, set an MMMC environment with the right operating condition.

<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 348.4M, totSessionCpu=0:00:42 **
#Created 34 library cell signatures
#Created 35 NETS and 0 SPECIALNETS signatures
#Created 135 instance signatures
Core basic site is CoreSite
**Info: (ENCSP-307): Design contains fractional 20 cells.
Begin checking placement ... (start mem=356.4M, init mem=356.4M)
*info: Placed = 134
*info: Unplaced = 0
Placement Density:96.25%(217/225)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=356.4M)
**WARN: (ENCEXT-3493):	Design extraction status is reset when the setExtractRCMode command is called. Either re-generate the parasitic data by calling the extractRC command or run the spefIn command to read the parasitic data.
Type 'man ENCEXT-3493' for more detail.

**ERROR: (ENCOPT-6080):	AAE-SI Optimization can only be turned on when the timing analysis mode is set to OCV.
		 To run optimization while taking into account on chip variation, set an MMMC environment with the right operating condition.
<CMD> extractRC
Extraction called for design 'fullsystem' of instances=134 and nets=35 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
PostRoute (effortLevel low) RC Extraction called for design fullsystem.
RC Extraction called in multi-corner(1) mode.
**WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
**WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./fullsystem_26713_lnx5Iq.rcdb.d  -basic
RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 354.4M)
Creating parasitic data file './fullsystem_26713_lnx5Iq.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.7143% (CPU Time= 0:00:00.0  MEM= 359.2M)
Extracted 20.9184% (CPU Time= 0:00:00.0  MEM= 359.2M)
Extracted 30.6122% (CPU Time= 0:00:00.0  MEM= 359.2M)
Extracted 40.8163% (CPU Time= 0:00:00.0  MEM= 359.2M)
Extracted 51.0204% (CPU Time= 0:00:00.0  MEM= 359.2M)
Extracted 60.7143% (CPU Time= 0:00:00.0  MEM= 359.2M)
Extracted 70.9184% (CPU Time= 0:00:00.0  MEM= 359.2M)
Extracted 80.6122% (CPU Time= 0:00:00.0  MEM= 359.2M)
Extracted 90.8163% (CPU Time= 0:00:00.0  MEM= 359.2M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 359.2M)
Number of Extracted Resistors     : 339
Number of Extracted Ground Cap.   : 372
Number of Extracted Coupling Cap. : 496
Opening parasitic data file './fullsystem_26713_lnx5Iq.rcdb.d/header.da' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 354.4M)
Creating parasitic data file './fullsystem_26713_lnx5Iq.rcdb_Filter.rcdb.d/header.da' in memory efficient access mode for storing RC.
Closing parasitic data file './fullsystem_26713_lnx5Iq.rcdb.d'. 33 times net's RC data read were performed.
Opening parasitic data file './fullsystem_26713_lnx5Iq.rcdb.d/header.da' for reading.
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 354.406M)
<CMD> buildTimingGraph
<CMD> timeDesign -postRoute -prefix FINAL

**ERROR: (ENCOPT-7027):	AAE can only be turned on when the timing analysis mode is set to OCV.
		 To run timeDesign while taking into account on chip variation, set an MMMC environment with the right operating condition.

<CMD_INTERNAL> reportSlacks -setup -outfile postroute_setup_slacks.rpt
<CMD> streamOut final.gds -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
**WARN: (ENCOGDS-399):	 Less than three layers (poly contact metal1) of a VIA construct are specified. Add VIA constructs to the map file for the following layer(s): poly contact .
**WARN: (ENCOGDS-399):	 Less than three layers (poly contact metal1) of a VIAFILL construct are specified. Add VIAFILL constructs to the map file for the following layer(s): poly contact .
**WARN: (ENCOGDS-399):	 Less than three layers (metal1 via1 metal2) of a VIA construct are specified. Add VIA constructs to the map file for the following layer(s):  via1 .
**WARN: (ENCOGDS-399):	 Less than three layers (metal1 via1 metal2) of a VIAFILL construct are specified. Add VIAFILL constructs to the map file for the following layer(s):  via1 .
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                            134

Ports/Pins                             7
    metal layer metal2                 3
    metal layer metal3                 3
    metal layer metal5                 1

Nets                                 206
    metal layer metal1                18
    metal layer metal2               142
    metal layer metal3                38
    metal layer metal4                 7
    metal layer metal5                 1

    Via Instances                    158

Special Nets                          29
    metal layer metal1                21
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                     78

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  10
    metal layer metal1                 2
    metal layer metal2                 3
    metal layer metal3                 3
    metal layer metal5                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spef final.spef
Opening parasitic data file './fullsystem_26713_lnx5Iq.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:rcTyp
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 354.4M)
Closing parasitic data file './fullsystem_26713_lnx5Iq.rcdb.d'. 33 times net's RC data read were performed.
<CMD> rcOut -spf final.dspf
Opening parasitic data file './fullsystem_26713_lnx5Iq.rcdb.d/header.da' for reading.
RC Out has the following PVT Info:
   RC:rcTyp
Printing *|NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 354.4M)
Closing parasitic data file './fullsystem_26713_lnx5Iq.rcdb.d'. 33 times net's RC data read were performed.
<CMD> oaOut fullsystem fullsystem layout -refLibs {NCSU_TechLib_FreePDK45 NCSU_Devices_FreePDK45 freepdk45_cells} -leafViewNames layout
----- oaOut ---------------------------
Saving OA database: Lib: fullsystem, Cell: fullsystem, View: layout
**WARN: (ENCOAX-1142):	Current Encounter hierarchy has cds.lib plug-in installed and both cds.lib & lib.defs files are present in the current directory. The cds.lib file will be used. The lib.defs file will be ignored and it will not be updated.
**WARN: (ENCOAX-142):	Cannot find term Y in Cell 'XOR2X1'.

**WARN: (ENCOAX-142):	Cannot find term B in Cell 'XOR2X1'.

**WARN: (ENCOAX-142):	Cannot find term A in Cell 'XOR2X1'.

**ERROR: (ENCOAX-683):	Unable to find module terminal 'Y' for module 'XOR2X1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/XOR2X1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'B' for module 'XOR2X1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/XOR2X1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'A' for module 'XOR2X1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/XOR2X1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**WARN: (ENCOAX-142):	Cannot find term Y in Cell 'OR2X2'.

**WARN: (ENCOAX-142):	Cannot find term B in Cell 'OR2X2'.

**WARN: (ENCOAX-142):	Cannot find term A in Cell 'OR2X2'.

**ERROR: (ENCOAX-683):	Unable to find module terminal 'Y' for module 'OR2X2'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/OR2X2/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'B' for module 'OR2X2'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/OR2X2/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'A' for module 'OR2X2'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/OR2X2/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**WARN: (ENCOAX-142):	Cannot find term Y in Cell 'NOR2X1'.

**WARN: (ENCOAX-142):	Cannot find term B in Cell 'NOR2X1'.

**WARN: (ENCOAX-142):	Cannot find term A in Cell 'NOR2X1'.

**ERROR: (ENCOAX-683):	Unable to find module terminal 'Y' for module 'NOR2X1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/NOR2X1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'B' for module 'NOR2X1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/NOR2X1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'A' for module 'NOR2X1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/NOR2X1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**WARN: (ENCOAX-142):	Cannot find term Y in Cell 'INVX1'.

**WARN: (ENCOAX-142):	Cannot find term A in Cell 'INVX1'.

**ERROR: (ENCOAX-683):	Unable to find module terminal 'Y' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'A' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'Y' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'A' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'Y' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'A' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'Y' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'A' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'Y' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'A' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**ERROR: (ENCOAX-683):	Unable to find module terminal 'Y' for module 'INVX1'. Connectivity cannot be maintained if the terminal does not exist in 'freepdk45_cells/INVX1/layout' or this terminal is not on the interface of module (isInterface=false).
Type 'man ENCOAX-683' for more detail.
**WARN: (EMS-63):	Message <ENCOAX-683> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**WARN: (ENCOAX-142):	Cannot find term S in Cell 'DFFSR'.

**WARN: (ENCOAX-142):	Cannot find term R in Cell 'DFFSR'.

**WARN: (ENCOAX-142):	Cannot find term Q in Cell 'DFFSR'.

**WARN: (ENCOAX-142):	Cannot find term D in Cell 'DFFSR'.

**WARN: (ENCOAX-142):	Cannot find term CLK in Cell 'DFFSR'.

**WARN: (ENCOAX-142):	Cannot find term Y in Cell 'AOI22X1'.

**WARN: (ENCOAX-142):	Cannot find term D in Cell 'AOI22X1'.

**WARN: (ENCOAX-142):	Cannot find term C in Cell 'AOI22X1'.

**WARN: (ENCOAX-142):	Cannot find term B in Cell 'AOI22X1'.

**WARN: (EMS-63):	Message <ENCOAX-142> has exceeded the default message display limit of 20.
To avoid this warning, increase the display limit per unique message
by using the setMessageLimit <number> command.
The message limit can be removed by using the unsetMessageLimit command.
Note that setting a very large number using the setMessageLimit command
or removing the message limit using the unsetMessageLimit command can
significantly increase the log file size.
To suppress a message, use the suppressMessage command.
**WARN: (ENCOAX-1313):	The library 'fullsystem' has its data compression level set to '0', while the compression level for this encounter session is 1. Any new data being saved into this library will be saved with its compression settings, irrespective of the global value.
FE units: 0.0005 microns/dbu, OA units: 0.0005 microns/dbu, Conversion factor: 1
Special routes: 29 strips, 78 vias
**WARN: (ENCOAX-591):	Site definition for site 'CORE_ROW_0' is not found in OA. cannot create row 'CoreSite' with this site definition. This row will be ignored.
**WARN: (ENCOAX-591):	Site definition for site 'CORE_ROW_1' is not found in OA. cannot create row 'CoreSite' with this site definition. This row will be ignored.
**WARN: (ENCOAX-591):	Site definition for site 'CORE_ROW_2' is not found in OA. cannot create row 'CoreSite' with this site definition. This row will be ignored.
**WARN: (ENCOAX-591):	Site definition for site 'CORE_ROW_3' is not found in OA. cannot create row 'CoreSite' with this site definition. This row will be ignored.
**WARN: (ENCOAX-591):	Site definition for site 'CORE_ROW_4' is not found in OA. cannot create row 'CoreSite' with this site definition. This row will be ignored.
**WARN: (ENCOAX-591):	Site definition for site 'CORE_ROW_5' is not found in OA. cannot create row 'CoreSite' with this site definition. This row will be ignored.
Created 134 insts; 268 instTerms; 35 nets; 81 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.14s cpu {0h 0m 0s elapsed} Memory = 0.0
**WARN: (ENCOAX-1142):	Current Encounter hierarchy has cds.lib plug-in installed and both cds.lib & lib.defs files are present in the current directory. The cds.lib file will be used. The lib.defs file will be ignored and it will not be updated.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 354.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 1.0M)

<CMD> verifyConnectivity -type all
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec  9 12:37:52 2015

Design Name: fullsystem
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (55.3400, 54.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Dec  9 12:37:52 2015
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> win
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM7Cont -isVisible 0
<CMD> setLayerPreference allM7 -isVisible 0
<CMD> setLayerPreference allM8Cont -isVisible 0
<CMD> setLayerPreference allM8 -isVisible 0
<CMD> setLayerPreference allM9Cont -isVisible 0
<CMD> setLayerPreference allM9 -isVisible 0
<CMD> setLayerPreference allM10Cont -isVisible 0
<CMD> setLayerPreference allM10 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> zoomBox 18.314 41.361 46.581 19.834
<CMD> zoomBox 24.436 37.111 39.511 21.210
<CMD> zoomBox 26.439 24.689 32.583 21.481
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> zoomBox 27.892 22.204 28.575 21.491

*** Memory Usage v#2 (Current mem = 367.238M, initial mem = 55.449M) ***
--- Ending "Encounter" (totcpu=0:01:12, real=0:05:00, mem=367.2M) ---
