<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Utils.h source code [llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::ValueAndVReg "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='Utils.h.html'>Utils.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==-- llvm/CodeGen/GlobalISel/Utils.h ---------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This file declares the API of helper functions used throughout the</i></td></tr>
<tr><th id="10">10</th><td><i>/// GlobalISel pipeline.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_UTILS_H">LLVM_CODEGEN_GLOBALISEL_UTILS_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_GLOBALISEL_UTILS_H" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_UTILS_H">LLVM_CODEGEN_GLOBALISEL_UTILS_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>class</b> <a class="type" href="../../PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" id="llvm::AnalysisUsage">AnalysisUsage</a>;</td></tr>
<tr><th id="22">22</th><td><b>class</b> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="23">23</th><td><b>class</b> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="25">25</th><td><b>class</b> <dfn class="type" id="llvm::MachineOptimizationRemarkEmitter" title='llvm::MachineOptimizationRemarkEmitter' data-ref="llvm::MachineOptimizationRemarkEmitter">MachineOptimizationRemarkEmitter</dfn>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <dfn class="type" id="llvm::MachineOptimizationRemarkMissed" title='llvm::MachineOptimizationRemarkMissed' data-ref="llvm::MachineOptimizationRemarkMissed">MachineOptimizationRemarkMissed</dfn>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" id="llvm::MCInstrDesc">MCInstrDesc</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <dfn class="type" id="llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</dfn>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" id="llvm::TargetPassConfig">TargetPassConfig</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../../ADT/Twine.h.html#llvm::Twine" title='llvm::Twine' data-ref="llvm::Twine" id="llvm::Twine">Twine</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" id="llvm::ConstantFP">ConstantFP</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../../ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" id="llvm::APFloat">APFloat</a>;</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// Try to constrain Reg to the specified register class. If this fails,</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// create a new virtual register in the correct class.</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">///</i></td></tr>
<tr><th id="41">41</th><td><i class="doc">/// <span class="command">\return</span> The virtual register constrained to the right register class.</i></td></tr>
<tr><th id="42">42</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoEjRKNS_19TargetRegisterClassE" title='llvm::constrainRegToClass' data-ref="_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoEjRKNS_19TargetRegisterClassE">constrainRegToClass</dfn>(<a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="83MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="83MRI">MRI</dfn>,</td></tr>
<tr><th id="43">43</th><td>                             <em>const</em> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col4 decl" id="84TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="84TII">TII</dfn>,</td></tr>
<tr><th id="44">44</th><td>                             <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col5 decl" id="85RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="85RBI">RBI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="86Reg" title='Reg' data-type='unsigned int' data-ref="86Reg">Reg</dfn>,</td></tr>
<tr><th id="45">45</th><td>                             <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="87RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass &amp;' data-ref="87RegClass">RegClass</dfn>);</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i class="doc">/// Constrain the Register operand OpIdx, so that it is now constrained to the</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">/// TargetRegisterClass passed as an argument (RegClass).</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">/// If this fails, create a new virtual register in the correct class and</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">/// insert a COPY before<span class="command"> \p</span> <span class="arg">InsertPt</span> if it is a use or after if it is a</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">/// definition. The debug location of<span class="command"> \p</span> <span class="arg">InsertPt</span> is used for the new copy.</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">///</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">/// <span class="command">\return</span> The virtual register constrained to the right register class.</i></td></tr>
<tr><th id="54">54</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa16732221" title='llvm::constrainOperandRegClass' data-ref="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa16732221">constrainOperandRegClass</dfn>(<em>const</em> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="88MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="88MF">MF</dfn>,</td></tr>
<tr><th id="55">55</th><td>                                  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="89TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="89TRI">TRI</dfn>,</td></tr>
<tr><th id="56">56</th><td>                                  <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="90MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="90MRI">MRI</dfn>,</td></tr>
<tr><th id="57">57</th><td>                                  <em>const</em> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="91TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="91TII">TII</dfn>,</td></tr>
<tr><th id="58">58</th><td>                                  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col2 decl" id="92RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="92RBI">RBI</dfn>,</td></tr>
<tr><th id="59">59</th><td>                                  <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="93InsertPt" title='InsertPt' data-type='llvm::MachineInstr &amp;' data-ref="93InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="60">60</th><td>                                  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col4 decl" id="94RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass &amp;' data-ref="94RegClass">RegClass</dfn>,</td></tr>
<tr><th id="61">61</th><td>                                  <em>const</em> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="95RegMO" title='RegMO' data-type='const llvm::MachineOperand &amp;' data-ref="95RegMO">RegMO</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="96OpIdx" title='OpIdx' data-type='unsigned int' data-ref="96OpIdx">OpIdx</dfn>);</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i class="doc">/// Try to constrain Reg so that it is usable by argument OpIdx of the</i></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// provided MCInstrDesc<span class="command"> \p</span> <span class="arg">II.</span> If this fails, create a new virtual</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">/// register in the correct class and insert a COPY before<span class="command"> \p</span> <span class="arg">InsertPt</span></i></td></tr>
<tr><th id="66">66</th><td><i class="doc">/// if it is a use or after if it is a definition.</i></td></tr>
<tr><th id="67">67</th><td><i class="doc">/// This is equivalent to constrainOperandRegClass(..., RegClass, ...)</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">/// with RegClass obtained from the MCInstrDesc. The debug location of<span class="command"> \p</span></i></td></tr>
<tr><th id="69">69</th><td><i class="doc">/// <span class="arg">InsertPt</span> is used for the new copy.</i></td></tr>
<tr><th id="70">70</th><td><i class="doc">///</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">/// <span class="command">\return</span> The virtual register constrained to the right register class.</i></td></tr>
<tr><th id="72">72</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa4027223" title='llvm::constrainOperandRegClass' data-ref="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa4027223">constrainOperandRegClass</dfn>(<em>const</em> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="97MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="97MF">MF</dfn>,</td></tr>
<tr><th id="73">73</th><td>                                  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="98TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="98TRI">TRI</dfn>,</td></tr>
<tr><th id="74">74</th><td>                                  <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="99MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="99MRI">MRI</dfn>,</td></tr>
<tr><th id="75">75</th><td>                                  <em>const</em> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col0 decl" id="100TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="100TII">TII</dfn>,</td></tr>
<tr><th id="76">76</th><td>                                  <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col1 decl" id="101RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="101RBI">RBI</dfn>,</td></tr>
<tr><th id="77">77</th><td>                                  <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="102InsertPt" title='InsertPt' data-type='llvm::MachineInstr &amp;' data-ref="102InsertPt">InsertPt</dfn>, <em>const</em> <a class="type" href="../../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="103II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="103II">II</dfn>,</td></tr>
<tr><th id="78">78</th><td>                                  <em>const</em> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="104RegMO" title='RegMO' data-type='const llvm::MachineOperand &amp;' data-ref="104RegMO">RegMO</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="105OpIdx" title='OpIdx' data-type='unsigned int' data-ref="105OpIdx">OpIdx</dfn>);</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><i class="doc">/// Mutate the newly-selected instruction<span class="command"> \p</span> <span class="arg">I</span> to constrain its (possibly</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">/// generic) virtual register operands to the instruction's register class.</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">/// This could involve inserting COPYs before (for uses) or after (for defs).</i></td></tr>
<tr><th id="83">83</th><td><i class="doc">/// This requires the number of operands to match the instruction description.</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">/// <span class="command">\returns</span> whether operand regclass constraining succeeded.</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">///</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">// FIXME: Not all instructions have the same number of operands. We should</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">// probably expose a constrain helper per operand and let the target selector</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">// constrain individual registers, like fast-isel.</i></td></tr>
<tr><th id="89">89</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="106I">I</dfn>,</td></tr>
<tr><th id="90">90</th><td>                                      <em>const</em> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col7 decl" id="107TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="107TII">TII</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                      <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col8 decl" id="108TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="108TRI">TRI</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                      <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col9 decl" id="109RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="109RBI">RBI</dfn>);</td></tr>
<tr><th id="93">93</th><td><i class="doc">/// Check whether an instruction<span class="command"> \p</span> <span class="arg">MI</span> is dead: it only defines dead virtual</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">/// registers, and doesn't have other side effects.</i></td></tr>
<tr><th id="95">95</th><td><em>bool</em> <dfn class="decl" id="_ZN4llvm15isTriviallyDeadERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::isTriviallyDead' data-ref="_ZN4llvm15isTriviallyDeadERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">isTriviallyDead</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="110MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="110MI">MI</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="111MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="111MRI">MRI</dfn>);</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i class="doc">/// Report an ISel error as a missed optimization remark to the LLVMContext's</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">/// diagnostic stream.  Set the FailedISel MachineFunction property.</i></td></tr>
<tr><th id="99">99</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE" title='llvm::reportGISelFailure' data-ref="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE">reportGISelFailure</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="112MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="112MF">MF</dfn>, <em>const</em> <a class="type" href="../TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> &amp;<dfn class="local col3 decl" id="113TPC" title='TPC' data-type='const llvm::TargetPassConfig &amp;' data-ref="113TPC">TPC</dfn>,</td></tr>
<tr><th id="100">100</th><td>                        <a class="type" href="#llvm::MachineOptimizationRemarkEmitter" title='llvm::MachineOptimizationRemarkEmitter' data-ref="llvm::MachineOptimizationRemarkEmitter">MachineOptimizationRemarkEmitter</a> &amp;<dfn class="local col4 decl" id="114MORE" title='MORE' data-type='llvm::MachineOptimizationRemarkEmitter &amp;' data-ref="114MORE">MORE</dfn>,</td></tr>
<tr><th id="101">101</th><td>                        <a class="type" href="#llvm::MachineOptimizationRemarkMissed" title='llvm::MachineOptimizationRemarkMissed' data-ref="llvm::MachineOptimizationRemarkMissed">MachineOptimizationRemarkMissed</a> &amp;<dfn class="local col5 decl" id="115R" title='R' data-type='llvm::MachineOptimizationRemarkMissed &amp;' data-ref="115R">R</dfn>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterEPKcNS_9StringRefERKNS_12MachineInstrE" title='llvm::reportGISelFailure' data-ref="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterEPKcNS_9StringRefERKNS_12MachineInstrE">reportGISelFailure</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="116MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="116MF">MF</dfn>, <em>const</em> <a class="type" href="../TargetPassConfig.h.html#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig">TargetPassConfig</a> &amp;<dfn class="local col7 decl" id="117TPC" title='TPC' data-type='const llvm::TargetPassConfig &amp;' data-ref="117TPC">TPC</dfn>,</td></tr>
<tr><th id="104">104</th><td>                        <a class="type" href="#llvm::MachineOptimizationRemarkEmitter" title='llvm::MachineOptimizationRemarkEmitter' data-ref="llvm::MachineOptimizationRemarkEmitter">MachineOptimizationRemarkEmitter</a> &amp;<dfn class="local col8 decl" id="118MORE" title='MORE' data-type='llvm::MachineOptimizationRemarkEmitter &amp;' data-ref="118MORE">MORE</dfn>,</td></tr>
<tr><th id="105">105</th><td>                        <em>const</em> <em>char</em> *<dfn class="local col9 decl" id="119PassName" title='PassName' data-type='const char *' data-ref="119PassName">PassName</dfn>, <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="120Msg" title='Msg' data-type='llvm::StringRef' data-ref="120Msg">Msg</dfn>,</td></tr>
<tr><th id="106">106</th><td>                        <em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="121MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="121MI">MI</dfn>);</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td><i class="doc">/// If<span class="command"> \p</span> <span class="arg">VReg</span> is defined by a G_CONSTANT fits in int64_t</i></td></tr>
<tr><th id="109">109</th><td><i class="doc">/// returns it.</i></td></tr>
<tr><th id="110">110</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt; <dfn class="decl" id="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValEjRKNS_19MachineRegisterInfoE">getConstantVRegVal</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="122VReg" title='VReg' data-type='unsigned int' data-ref="122VReg">VReg</dfn>,</td></tr>
<tr><th id="111">111</th><td>                                     <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="123MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="123MRI">MRI</dfn>);</td></tr>
<tr><th id="112">112</th><td><i class="doc">/// Simple struct used to hold a constant integer value and a virtual</i></td></tr>
<tr><th id="113">113</th><td><i class="doc">/// register.</i></td></tr>
<tr><th id="114">114</th><td><b>struct</b> <dfn class="type def" id="llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg">ValueAndVReg</dfn> {</td></tr>
<tr><th id="115">115</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl" id="llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value">Value</dfn>;</td></tr>
<tr><th id="116">116</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::ValueAndVReg::VReg" title='llvm::ValueAndVReg::VReg' data-ref="llvm::ValueAndVReg::VReg">VReg</dfn>;</td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td><i class="doc">/// If<span class="command"> \p</span> <span class="arg">VReg</span> is defined by a statically evaluable chain of</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">/// instructions rooted on a G_CONSTANT <span class="command">(\p</span> <span class="arg">LookThroughInstrs</span> == true)</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">/// and that constant fits in int64_t, returns its value as well as</i></td></tr>
<tr><th id="121">121</th><td><i class="doc">/// the virtual register defined by this G_CONSTANT.</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">/// When<span class="command"> \p</span> <span class="arg">LookThroughInstrs</span> == false, this function behaves like</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">/// getConstantVRegVal.</i></td></tr>
<tr><th id="124">124</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg">ValueAndVReg</a>&gt;</td></tr>
<tr><th id="125">125</th><td><dfn class="decl" id="_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughEjRKNS_19MachineRegisterInfoEb">getConstantVRegValWithLookThrough</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="124VReg" title='VReg' data-type='unsigned int' data-ref="124VReg">VReg</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="125MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="125MRI">MRI</dfn>,</td></tr>
<tr><th id="126">126</th><td>                                  <em>bool</em> <dfn class="local col6 decl" id="126LookThroughInstrs" title='LookThroughInstrs' data-type='bool' data-ref="126LookThroughInstrs">LookThroughInstrs</dfn> = <b>true</b>);</td></tr>
<tr><th id="127">127</th><td><em>const</em> <a class="type" href="../../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP">ConstantFP</a>* <dfn class="decl" id="_ZN4llvm20getConstantFPVRegValEjRKNS_19MachineRegisterInfoE" title='llvm::getConstantFPVRegVal' data-ref="_ZN4llvm20getConstantFPVRegValEjRKNS_19MachineRegisterInfoE">getConstantFPVRegVal</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="127VReg" title='VReg' data-type='unsigned int' data-ref="127VReg">VReg</dfn>,</td></tr>
<tr><th id="128">128</th><td>                                       <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="128MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="128MRI">MRI</dfn>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><i class="doc">/// See if Reg is defined by an single def instruction that is</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">/// Opcode. Also try to do trivial folding if it's a COPY with</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">/// same types. Returns null otherwise.</i></td></tr>
<tr><th id="133">133</th><td><a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZN4llvm12getOpcodeDefEjjRKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjjRKNS_19MachineRegisterInfoE">getOpcodeDef</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="129Opcode" title='Opcode' data-type='unsigned int' data-ref="129Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="130Reg" title='Reg' data-type='unsigned int' data-ref="130Reg">Reg</dfn>,</td></tr>
<tr><th id="134">134</th><td>                           <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="131MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="131MRI">MRI</dfn>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i class="doc">/// Returns an APFloat from Val converted to the appropriate size.</i></td></tr>
<tr><th id="137">137</th><td><a class="type" href="../../ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> <dfn class="decl" id="_ZN4llvm18getAPFloatFromSizeEdj" title='llvm::getAPFloatFromSize' data-ref="_ZN4llvm18getAPFloatFromSizeEdj">getAPFloatFromSize</dfn>(<em>double</em> <dfn class="local col2 decl" id="132Val" title='Val' data-type='double' data-ref="132Val">Val</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="133Size" title='Size' data-type='unsigned int' data-ref="133Size">Size</dfn>);</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i class="doc">/// Modify analysis usage so it preserves passes required for the SelectionDAG</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">/// fallback.</i></td></tr>
<tr><th id="141">141</th><td><em>void</em> <dfn class="decl" id="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE" title='llvm::getSelectionDAGFallbackAnalysisUsage' data-ref="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE">getSelectionDAGFallbackAnalysisUsage</dfn>(<a class="type" href="../../PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col4 decl" id="134AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="134AU">AU</dfn>);</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a>&gt; <dfn class="decl" id="_ZN4llvm17ConstantFoldBinOpEjjjRKNS_19MachineRegisterInfoE" title='llvm::ConstantFoldBinOp' data-ref="_ZN4llvm17ConstantFoldBinOpEjjjRKNS_19MachineRegisterInfoE">ConstantFoldBinOp</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="135Opcode" title='Opcode' data-type='unsigned int' data-ref="135Opcode">Opcode</dfn>, <em>const</em> <em>unsigned</em> <dfn class="local col6 decl" id="136Op1" title='Op1' data-type='const unsigned int' data-ref="136Op1">Op1</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                  <em>const</em> <em>unsigned</em> <dfn class="local col7 decl" id="137Op2" title='Op2' data-type='const unsigned int' data-ref="137Op2">Op2</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                  <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="138MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="138MRI">MRI</dfn>);</td></tr>
<tr><th id="146">146</th><td>} <i>// End namespace llvm.</i></td></tr>
<tr><th id="147">147</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="148">148</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/CodeGen/BranchFolding.cpp.html'>llvm/llvm/lib/CodeGen/BranchFolding.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
