

================================================================
== Vivado HLS Report for 'd_sum'
================================================================
* Date:           Tue Dec 11 22:56:08 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        hls8BitFloatMod
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|    30.995|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   70|   70|   70|   70|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   12|   12|         2|          -|          -|     6|    no    |
        |- Loop 2     |   56|   56|        14|          -|          -|     4|    no    |
        | + Loop 2.1  |   12|   12|         2|          -|          -|     6|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    106|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     177|    195|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    116|
|Register         |        -|      -|      35|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     212|    417|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |lenetSynthMatlab_bkb_U8  |lenetSynthMatlab_bkb  |        0|      2|  177|  195|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      2|  177|  195|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |b_k_12_fu_178_p2     |     +    |      0|  0|  12|           3|           1|
    |k_27_fu_113_p2       |     +    |      0|  0|  12|           3|           1|
    |k_28_fu_130_p2       |     +    |      0|  0|  12|           3|           1|
    |tmp1_fu_184_p2       |     +    |      0|  0|  13|           4|           3|
    |tmp_165_fu_194_p2    |     +    |      0|  0|  15|           6|           6|
    |tmp_s_fu_162_p2      |     -    |      0|  0|  15|           6|           6|
    |exitcond1_fu_124_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_107_p2  |   icmp   |      0|  0|   9|           3|           3|
    |exitcond_fu_172_p2   |   icmp   |      0|  0|   9|           3|           3|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 106|          34|          28|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  38|          7|    1|          7|
    |b_k_reg_89  |   9|          2|    3|          6|
    |k_1_reg_78  |   9|          2|    3|          6|
    |k_reg_67    |   9|          2|    3|          6|
    |x_address0  |  15|          3|    5|         15|
    |y_address0  |  21|          4|    3|         12|
    |y_d0        |  15|          3|   32|         96|
    +------------+----+-----------+-----+-----------+
    |Total       | 116|         23|   50|        148|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |ap_CS_fsm         |  6|   0|    6|          0|
    |b_k_12_reg_243    |  3|   0|    3|          0|
    |b_k_reg_89        |  3|   0|    3|          0|
    |k_1_reg_78        |  3|   0|    3|          0|
    |k_27_reg_212      |  3|   0|    3|          0|
    |k_28_reg_230      |  3|   0|    3|          0|
    |k_reg_67          |  3|   0|    3|          0|
    |tmp_reg_217       |  3|   0|   64|         61|
    |tmp_s_reg_235     |  5|   0|    6|          1|
    |y_addr_4_reg_253  |  3|   0|    3|          0|
    +------------------+---+----+-----+-----------+
    |Total             | 35|   0|   97|         62|
    +------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_done     | out |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |     d_sum    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |     d_sum    | return value |
|x_address0  | out |    5|  ap_memory |       x      |     array    |
|x_ce0       | out |    1|  ap_memory |       x      |     array    |
|x_q0        |  in |   32|  ap_memory |       x      |     array    |
|y_address0  | out |    3|  ap_memory |       y      |     array    |
|y_ce0       | out |    1|  ap_memory |       y      |     array    |
|y_we0       | out |    1|  ap_memory |       y      |     array    |
|y_d0        | out |   32|  ap_memory |       y      |     array    |
|y_q0        |  in |   32|  ap_memory |       y      |     array    |
+------------+-----+-----+------------+--------------+--------------+

