// Seed: 2972887526
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    output wor id_8,
    output tri0 id_9
);
  assign id_9 = 1;
  assign id_8 = id_3;
  wire id_11;
  assign id_9 = 1'b0;
  if (id_0) wire id_12;
  wire id_13;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input uwire id_5,
    input wire id_6,
    input wor id_7,
    output tri0 id_8,
    input tri0 id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_5, id_4, id_9, id_5, id_6, id_5, id_5, id_7, id_8, id_0
  );
endmodule
