{
  "module_name": "dma5_qm_regs.h",
  "hash_id": "ad0c21be333e7a9861d58bfd511e270efb1d01d35c611dd9b03f725825218642",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma5_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA5_QM_REGS_H_\n#define ASIC_REG_DMA5_QM_REGS_H_\n\n \n\n#define mmDMA5_QM_GLBL_CFG0                                          0x5A8000\n\n#define mmDMA5_QM_GLBL_CFG1                                          0x5A8004\n\n#define mmDMA5_QM_GLBL_PROT                                          0x5A8008\n\n#define mmDMA5_QM_GLBL_ERR_CFG                                       0x5A800C\n\n#define mmDMA5_QM_GLBL_SECURE_PROPS_0                                0x5A8010\n\n#define mmDMA5_QM_GLBL_SECURE_PROPS_1                                0x5A8014\n\n#define mmDMA5_QM_GLBL_SECURE_PROPS_2                                0x5A8018\n\n#define mmDMA5_QM_GLBL_SECURE_PROPS_3                                0x5A801C\n\n#define mmDMA5_QM_GLBL_SECURE_PROPS_4                                0x5A8020\n\n#define mmDMA5_QM_GLBL_NON_SECURE_PROPS_0                            0x5A8024\n\n#define mmDMA5_QM_GLBL_NON_SECURE_PROPS_1                            0x5A8028\n\n#define mmDMA5_QM_GLBL_NON_SECURE_PROPS_2                            0x5A802C\n\n#define mmDMA5_QM_GLBL_NON_SECURE_PROPS_3                            0x5A8030\n\n#define mmDMA5_QM_GLBL_NON_SECURE_PROPS_4                            0x5A8034\n\n#define mmDMA5_QM_GLBL_STS0                                          0x5A8038\n\n#define mmDMA5_QM_GLBL_STS1_0                                        0x5A8040\n\n#define mmDMA5_QM_GLBL_STS1_1                                        0x5A8044\n\n#define mmDMA5_QM_GLBL_STS1_2                                        0x5A8048\n\n#define mmDMA5_QM_GLBL_STS1_3                                        0x5A804C\n\n#define mmDMA5_QM_GLBL_STS1_4                                        0x5A8050\n\n#define mmDMA5_QM_GLBL_MSG_EN_0                                      0x5A8054\n\n#define mmDMA5_QM_GLBL_MSG_EN_1                                      0x5A8058\n\n#define mmDMA5_QM_GLBL_MSG_EN_2                                      0x5A805C\n\n#define mmDMA5_QM_GLBL_MSG_EN_3                                      0x5A8060\n\n#define mmDMA5_QM_GLBL_MSG_EN_4                                      0x5A8068\n\n#define mmDMA5_QM_PQ_BASE_LO_0                                       0x5A8070\n\n#define mmDMA5_QM_PQ_BASE_LO_1                                       0x5A8074\n\n#define mmDMA5_QM_PQ_BASE_LO_2                                       0x5A8078\n\n#define mmDMA5_QM_PQ_BASE_LO_3                                       0x5A807C\n\n#define mmDMA5_QM_PQ_BASE_HI_0                                       0x5A8080\n\n#define mmDMA5_QM_PQ_BASE_HI_1                                       0x5A8084\n\n#define mmDMA5_QM_PQ_BASE_HI_2                                       0x5A8088\n\n#define mmDMA5_QM_PQ_BASE_HI_3                                       0x5A808C\n\n#define mmDMA5_QM_PQ_SIZE_0                                          0x5A8090\n\n#define mmDMA5_QM_PQ_SIZE_1                                          0x5A8094\n\n#define mmDMA5_QM_PQ_SIZE_2                                          0x5A8098\n\n#define mmDMA5_QM_PQ_SIZE_3                                          0x5A809C\n\n#define mmDMA5_QM_PQ_PI_0                                            0x5A80A0\n\n#define mmDMA5_QM_PQ_PI_1                                            0x5A80A4\n\n#define mmDMA5_QM_PQ_PI_2                                            0x5A80A8\n\n#define mmDMA5_QM_PQ_PI_3                                            0x5A80AC\n\n#define mmDMA5_QM_PQ_CI_0                                            0x5A80B0\n\n#define mmDMA5_QM_PQ_CI_1                                            0x5A80B4\n\n#define mmDMA5_QM_PQ_CI_2                                            0x5A80B8\n\n#define mmDMA5_QM_PQ_CI_3                                            0x5A80BC\n\n#define mmDMA5_QM_PQ_CFG0_0                                          0x5A80C0\n\n#define mmDMA5_QM_PQ_CFG0_1                                          0x5A80C4\n\n#define mmDMA5_QM_PQ_CFG0_2                                          0x5A80C8\n\n#define mmDMA5_QM_PQ_CFG0_3                                          0x5A80CC\n\n#define mmDMA5_QM_PQ_CFG1_0                                          0x5A80D0\n\n#define mmDMA5_QM_PQ_CFG1_1                                          0x5A80D4\n\n#define mmDMA5_QM_PQ_CFG1_2                                          0x5A80D8\n\n#define mmDMA5_QM_PQ_CFG1_3                                          0x5A80DC\n\n#define mmDMA5_QM_PQ_ARUSER_31_11_0                                  0x5A80E0\n\n#define mmDMA5_QM_PQ_ARUSER_31_11_1                                  0x5A80E4\n\n#define mmDMA5_QM_PQ_ARUSER_31_11_2                                  0x5A80E8\n\n#define mmDMA5_QM_PQ_ARUSER_31_11_3                                  0x5A80EC\n\n#define mmDMA5_QM_PQ_STS0_0                                          0x5A80F0\n\n#define mmDMA5_QM_PQ_STS0_1                                          0x5A80F4\n\n#define mmDMA5_QM_PQ_STS0_2                                          0x5A80F8\n\n#define mmDMA5_QM_PQ_STS0_3                                          0x5A80FC\n\n#define mmDMA5_QM_PQ_STS1_0                                          0x5A8100\n\n#define mmDMA5_QM_PQ_STS1_1                                          0x5A8104\n\n#define mmDMA5_QM_PQ_STS1_2                                          0x5A8108\n\n#define mmDMA5_QM_PQ_STS1_3                                          0x5A810C\n\n#define mmDMA5_QM_CQ_CFG0_0                                          0x5A8110\n\n#define mmDMA5_QM_CQ_CFG0_1                                          0x5A8114\n\n#define mmDMA5_QM_CQ_CFG0_2                                          0x5A8118\n\n#define mmDMA5_QM_CQ_CFG0_3                                          0x5A811C\n\n#define mmDMA5_QM_CQ_CFG0_4                                          0x5A8120\n\n#define mmDMA5_QM_CQ_CFG1_0                                          0x5A8124\n\n#define mmDMA5_QM_CQ_CFG1_1                                          0x5A8128\n\n#define mmDMA5_QM_CQ_CFG1_2                                          0x5A812C\n\n#define mmDMA5_QM_CQ_CFG1_3                                          0x5A8130\n\n#define mmDMA5_QM_CQ_CFG1_4                                          0x5A8134\n\n#define mmDMA5_QM_CQ_ARUSER_31_11_0                                  0x5A8138\n\n#define mmDMA5_QM_CQ_ARUSER_31_11_1                                  0x5A813C\n\n#define mmDMA5_QM_CQ_ARUSER_31_11_2                                  0x5A8140\n\n#define mmDMA5_QM_CQ_ARUSER_31_11_3                                  0x5A8144\n\n#define mmDMA5_QM_CQ_ARUSER_31_11_4                                  0x5A8148\n\n#define mmDMA5_QM_CQ_STS0_0                                          0x5A814C\n\n#define mmDMA5_QM_CQ_STS0_1                                          0x5A8150\n\n#define mmDMA5_QM_CQ_STS0_2                                          0x5A8154\n\n#define mmDMA5_QM_CQ_STS0_3                                          0x5A8158\n\n#define mmDMA5_QM_CQ_STS0_4                                          0x5A815C\n\n#define mmDMA5_QM_CQ_STS1_0                                          0x5A8160\n\n#define mmDMA5_QM_CQ_STS1_1                                          0x5A8164\n\n#define mmDMA5_QM_CQ_STS1_2                                          0x5A8168\n\n#define mmDMA5_QM_CQ_STS1_3                                          0x5A816C\n\n#define mmDMA5_QM_CQ_STS1_4                                          0x5A8170\n\n#define mmDMA5_QM_CQ_PTR_LO_0                                        0x5A8174\n\n#define mmDMA5_QM_CQ_PTR_HI_0                                        0x5A8178\n\n#define mmDMA5_QM_CQ_TSIZE_0                                         0x5A817C\n\n#define mmDMA5_QM_CQ_CTL_0                                           0x5A8180\n\n#define mmDMA5_QM_CQ_PTR_LO_1                                        0x5A8184\n\n#define mmDMA5_QM_CQ_PTR_HI_1                                        0x5A8188\n\n#define mmDMA5_QM_CQ_TSIZE_1                                         0x5A818C\n\n#define mmDMA5_QM_CQ_CTL_1                                           0x5A8190\n\n#define mmDMA5_QM_CQ_PTR_LO_2                                        0x5A8194\n\n#define mmDMA5_QM_CQ_PTR_HI_2                                        0x5A8198\n\n#define mmDMA5_QM_CQ_TSIZE_2                                         0x5A819C\n\n#define mmDMA5_QM_CQ_CTL_2                                           0x5A81A0\n\n#define mmDMA5_QM_CQ_PTR_LO_3                                        0x5A81A4\n\n#define mmDMA5_QM_CQ_PTR_HI_3                                        0x5A81A8\n\n#define mmDMA5_QM_CQ_TSIZE_3                                         0x5A81AC\n\n#define mmDMA5_QM_CQ_CTL_3                                           0x5A81B0\n\n#define mmDMA5_QM_CQ_PTR_LO_4                                        0x5A81B4\n\n#define mmDMA5_QM_CQ_PTR_HI_4                                        0x5A81B8\n\n#define mmDMA5_QM_CQ_TSIZE_4                                         0x5A81BC\n\n#define mmDMA5_QM_CQ_CTL_4                                           0x5A81C0\n\n#define mmDMA5_QM_CQ_PTR_LO_STS_0                                    0x5A81C4\n\n#define mmDMA5_QM_CQ_PTR_LO_STS_1                                    0x5A81C8\n\n#define mmDMA5_QM_CQ_PTR_LO_STS_2                                    0x5A81CC\n\n#define mmDMA5_QM_CQ_PTR_LO_STS_3                                    0x5A81D0\n\n#define mmDMA5_QM_CQ_PTR_LO_STS_4                                    0x5A81D4\n\n#define mmDMA5_QM_CQ_PTR_HI_STS_0                                    0x5A81D8\n\n#define mmDMA5_QM_CQ_PTR_HI_STS_1                                    0x5A81DC\n\n#define mmDMA5_QM_CQ_PTR_HI_STS_2                                    0x5A81E0\n\n#define mmDMA5_QM_CQ_PTR_HI_STS_3                                    0x5A81E4\n\n#define mmDMA5_QM_CQ_PTR_HI_STS_4                                    0x5A81E8\n\n#define mmDMA5_QM_CQ_TSIZE_STS_0                                     0x5A81EC\n\n#define mmDMA5_QM_CQ_TSIZE_STS_1                                     0x5A81F0\n\n#define mmDMA5_QM_CQ_TSIZE_STS_2                                     0x5A81F4\n\n#define mmDMA5_QM_CQ_TSIZE_STS_3                                     0x5A81F8\n\n#define mmDMA5_QM_CQ_TSIZE_STS_4                                     0x5A81FC\n\n#define mmDMA5_QM_CQ_CTL_STS_0                                       0x5A8200\n\n#define mmDMA5_QM_CQ_CTL_STS_1                                       0x5A8204\n\n#define mmDMA5_QM_CQ_CTL_STS_2                                       0x5A8208\n\n#define mmDMA5_QM_CQ_CTL_STS_3                                       0x5A820C\n\n#define mmDMA5_QM_CQ_CTL_STS_4                                       0x5A8210\n\n#define mmDMA5_QM_CQ_IFIFO_CNT_0                                     0x5A8214\n\n#define mmDMA5_QM_CQ_IFIFO_CNT_1                                     0x5A8218\n\n#define mmDMA5_QM_CQ_IFIFO_CNT_2                                     0x5A821C\n\n#define mmDMA5_QM_CQ_IFIFO_CNT_3                                     0x5A8220\n\n#define mmDMA5_QM_CQ_IFIFO_CNT_4                                     0x5A8224\n\n#define mmDMA5_QM_CP_MSG_BASE0_ADDR_LO_0                             0x5A8228\n\n#define mmDMA5_QM_CP_MSG_BASE0_ADDR_LO_1                             0x5A822C\n\n#define mmDMA5_QM_CP_MSG_BASE0_ADDR_LO_2                             0x5A8230\n\n#define mmDMA5_QM_CP_MSG_BASE0_ADDR_LO_3                             0x5A8234\n\n#define mmDMA5_QM_CP_MSG_BASE0_ADDR_LO_4                             0x5A8238\n\n#define mmDMA5_QM_CP_MSG_BASE0_ADDR_HI_0                             0x5A823C\n\n#define mmDMA5_QM_CP_MSG_BASE0_ADDR_HI_1                             0x5A8240\n\n#define mmDMA5_QM_CP_MSG_BASE0_ADDR_HI_2                             0x5A8244\n\n#define mmDMA5_QM_CP_MSG_BASE0_ADDR_HI_3                             0x5A8248\n\n#define mmDMA5_QM_CP_MSG_BASE0_ADDR_HI_4                             0x5A824C\n\n#define mmDMA5_QM_CP_MSG_BASE1_ADDR_LO_0                             0x5A8250\n\n#define mmDMA5_QM_CP_MSG_BASE1_ADDR_LO_1                             0x5A8254\n\n#define mmDMA5_QM_CP_MSG_BASE1_ADDR_LO_2                             0x5A8258\n\n#define mmDMA5_QM_CP_MSG_BASE1_ADDR_LO_3                             0x5A825C\n\n#define mmDMA5_QM_CP_MSG_BASE1_ADDR_LO_4                             0x5A8260\n\n#define mmDMA5_QM_CP_MSG_BASE1_ADDR_HI_0                             0x5A8264\n\n#define mmDMA5_QM_CP_MSG_BASE1_ADDR_HI_1                             0x5A8268\n\n#define mmDMA5_QM_CP_MSG_BASE1_ADDR_HI_2                             0x5A826C\n\n#define mmDMA5_QM_CP_MSG_BASE1_ADDR_HI_3                             0x5A8270\n\n#define mmDMA5_QM_CP_MSG_BASE1_ADDR_HI_4                             0x5A8274\n\n#define mmDMA5_QM_CP_MSG_BASE2_ADDR_LO_0                             0x5A8278\n\n#define mmDMA5_QM_CP_MSG_BASE2_ADDR_LO_1                             0x5A827C\n\n#define mmDMA5_QM_CP_MSG_BASE2_ADDR_LO_2                             0x5A8280\n\n#define mmDMA5_QM_CP_MSG_BASE2_ADDR_LO_3                             0x5A8284\n\n#define mmDMA5_QM_CP_MSG_BASE2_ADDR_LO_4                             0x5A8288\n\n#define mmDMA5_QM_CP_MSG_BASE2_ADDR_HI_0                             0x5A828C\n\n#define mmDMA5_QM_CP_MSG_BASE2_ADDR_HI_1                             0x5A8290\n\n#define mmDMA5_QM_CP_MSG_BASE2_ADDR_HI_2                             0x5A8294\n\n#define mmDMA5_QM_CP_MSG_BASE2_ADDR_HI_3                             0x5A8298\n\n#define mmDMA5_QM_CP_MSG_BASE2_ADDR_HI_4                             0x5A829C\n\n#define mmDMA5_QM_CP_MSG_BASE3_ADDR_LO_0                             0x5A82A0\n\n#define mmDMA5_QM_CP_MSG_BASE3_ADDR_LO_1                             0x5A82A4\n\n#define mmDMA5_QM_CP_MSG_BASE3_ADDR_LO_2                             0x5A82A8\n\n#define mmDMA5_QM_CP_MSG_BASE3_ADDR_LO_3                             0x5A82AC\n\n#define mmDMA5_QM_CP_MSG_BASE3_ADDR_LO_4                             0x5A82B0\n\n#define mmDMA5_QM_CP_MSG_BASE3_ADDR_HI_0                             0x5A82B4\n\n#define mmDMA5_QM_CP_MSG_BASE3_ADDR_HI_1                             0x5A82B8\n\n#define mmDMA5_QM_CP_MSG_BASE3_ADDR_HI_2                             0x5A82BC\n\n#define mmDMA5_QM_CP_MSG_BASE3_ADDR_HI_3                             0x5A82C0\n\n#define mmDMA5_QM_CP_MSG_BASE3_ADDR_HI_4                             0x5A82C4\n\n#define mmDMA5_QM_CP_LDMA_TSIZE_OFFSET_0                             0x5A82C8\n\n#define mmDMA5_QM_CP_LDMA_TSIZE_OFFSET_1                             0x5A82CC\n\n#define mmDMA5_QM_CP_LDMA_TSIZE_OFFSET_2                             0x5A82D0\n\n#define mmDMA5_QM_CP_LDMA_TSIZE_OFFSET_3                             0x5A82D4\n\n#define mmDMA5_QM_CP_LDMA_TSIZE_OFFSET_4                             0x5A82D8\n\n#define mmDMA5_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0x5A82E0\n\n#define mmDMA5_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0x5A82E4\n\n#define mmDMA5_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0x5A82E8\n\n#define mmDMA5_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0x5A82EC\n\n#define mmDMA5_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0x5A82F0\n\n#define mmDMA5_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0x5A82F4\n\n#define mmDMA5_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0x5A82F8\n\n#define mmDMA5_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0x5A82FC\n\n#define mmDMA5_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0x5A8300\n\n#define mmDMA5_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0x5A8304\n\n#define mmDMA5_QM_CP_FENCE0_RDATA_0                                  0x5A8308\n\n#define mmDMA5_QM_CP_FENCE0_RDATA_1                                  0x5A830C\n\n#define mmDMA5_QM_CP_FENCE0_RDATA_2                                  0x5A8310\n\n#define mmDMA5_QM_CP_FENCE0_RDATA_3                                  0x5A8314\n\n#define mmDMA5_QM_CP_FENCE0_RDATA_4                                  0x5A8318\n\n#define mmDMA5_QM_CP_FENCE1_RDATA_0                                  0x5A831C\n\n#define mmDMA5_QM_CP_FENCE1_RDATA_1                                  0x5A8320\n\n#define mmDMA5_QM_CP_FENCE1_RDATA_2                                  0x5A8324\n\n#define mmDMA5_QM_CP_FENCE1_RDATA_3                                  0x5A8328\n\n#define mmDMA5_QM_CP_FENCE1_RDATA_4                                  0x5A832C\n\n#define mmDMA5_QM_CP_FENCE2_RDATA_0                                  0x5A8330\n\n#define mmDMA5_QM_CP_FENCE2_RDATA_1                                  0x5A8334\n\n#define mmDMA5_QM_CP_FENCE2_RDATA_2                                  0x5A8338\n\n#define mmDMA5_QM_CP_FENCE2_RDATA_3                                  0x5A833C\n\n#define mmDMA5_QM_CP_FENCE2_RDATA_4                                  0x5A8340\n\n#define mmDMA5_QM_CP_FENCE3_RDATA_0                                  0x5A8344\n\n#define mmDMA5_QM_CP_FENCE3_RDATA_1                                  0x5A8348\n\n#define mmDMA5_QM_CP_FENCE3_RDATA_2                                  0x5A834C\n\n#define mmDMA5_QM_CP_FENCE3_RDATA_3                                  0x5A8350\n\n#define mmDMA5_QM_CP_FENCE3_RDATA_4                                  0x5A8354\n\n#define mmDMA5_QM_CP_FENCE0_CNT_0                                    0x5A8358\n\n#define mmDMA5_QM_CP_FENCE0_CNT_1                                    0x5A835C\n\n#define mmDMA5_QM_CP_FENCE0_CNT_2                                    0x5A8360\n\n#define mmDMA5_QM_CP_FENCE0_CNT_3                                    0x5A8364\n\n#define mmDMA5_QM_CP_FENCE0_CNT_4                                    0x5A8368\n\n#define mmDMA5_QM_CP_FENCE1_CNT_0                                    0x5A836C\n\n#define mmDMA5_QM_CP_FENCE1_CNT_1                                    0x5A8370\n\n#define mmDMA5_QM_CP_FENCE1_CNT_2                                    0x5A8374\n\n#define mmDMA5_QM_CP_FENCE1_CNT_3                                    0x5A8378\n\n#define mmDMA5_QM_CP_FENCE1_CNT_4                                    0x5A837C\n\n#define mmDMA5_QM_CP_FENCE2_CNT_0                                    0x5A8380\n\n#define mmDMA5_QM_CP_FENCE2_CNT_1                                    0x5A8384\n\n#define mmDMA5_QM_CP_FENCE2_CNT_2                                    0x5A8388\n\n#define mmDMA5_QM_CP_FENCE2_CNT_3                                    0x5A838C\n\n#define mmDMA5_QM_CP_FENCE2_CNT_4                                    0x5A8390\n\n#define mmDMA5_QM_CP_FENCE3_CNT_0                                    0x5A8394\n\n#define mmDMA5_QM_CP_FENCE3_CNT_1                                    0x5A8398\n\n#define mmDMA5_QM_CP_FENCE3_CNT_2                                    0x5A839C\n\n#define mmDMA5_QM_CP_FENCE3_CNT_3                                    0x5A83A0\n\n#define mmDMA5_QM_CP_FENCE3_CNT_4                                    0x5A83A4\n\n#define mmDMA5_QM_CP_STS_0                                           0x5A83A8\n\n#define mmDMA5_QM_CP_STS_1                                           0x5A83AC\n\n#define mmDMA5_QM_CP_STS_2                                           0x5A83B0\n\n#define mmDMA5_QM_CP_STS_3                                           0x5A83B4\n\n#define mmDMA5_QM_CP_STS_4                                           0x5A83B8\n\n#define mmDMA5_QM_CP_CURRENT_INST_LO_0                               0x5A83BC\n\n#define mmDMA5_QM_CP_CURRENT_INST_LO_1                               0x5A83C0\n\n#define mmDMA5_QM_CP_CURRENT_INST_LO_2                               0x5A83C4\n\n#define mmDMA5_QM_CP_CURRENT_INST_LO_3                               0x5A83C8\n\n#define mmDMA5_QM_CP_CURRENT_INST_LO_4                               0x5A83CC\n\n#define mmDMA5_QM_CP_CURRENT_INST_HI_0                               0x5A83D0\n\n#define mmDMA5_QM_CP_CURRENT_INST_HI_1                               0x5A83D4\n\n#define mmDMA5_QM_CP_CURRENT_INST_HI_2                               0x5A83D8\n\n#define mmDMA5_QM_CP_CURRENT_INST_HI_3                               0x5A83DC\n\n#define mmDMA5_QM_CP_CURRENT_INST_HI_4                               0x5A83E0\n\n#define mmDMA5_QM_CP_BARRIER_CFG_0                                   0x5A83F4\n\n#define mmDMA5_QM_CP_BARRIER_CFG_1                                   0x5A83F8\n\n#define mmDMA5_QM_CP_BARRIER_CFG_2                                   0x5A83FC\n\n#define mmDMA5_QM_CP_BARRIER_CFG_3                                   0x5A8400\n\n#define mmDMA5_QM_CP_BARRIER_CFG_4                                   0x5A8404\n\n#define mmDMA5_QM_CP_DBG_0_0                                         0x5A8408\n\n#define mmDMA5_QM_CP_DBG_0_1                                         0x5A840C\n\n#define mmDMA5_QM_CP_DBG_0_2                                         0x5A8410\n\n#define mmDMA5_QM_CP_DBG_0_3                                         0x5A8414\n\n#define mmDMA5_QM_CP_DBG_0_4                                         0x5A8418\n\n#define mmDMA5_QM_CP_ARUSER_31_11_0                                  0x5A841C\n\n#define mmDMA5_QM_CP_ARUSER_31_11_1                                  0x5A8420\n\n#define mmDMA5_QM_CP_ARUSER_31_11_2                                  0x5A8424\n\n#define mmDMA5_QM_CP_ARUSER_31_11_3                                  0x5A8428\n\n#define mmDMA5_QM_CP_ARUSER_31_11_4                                  0x5A842C\n\n#define mmDMA5_QM_CP_AWUSER_31_11_0                                  0x5A8430\n\n#define mmDMA5_QM_CP_AWUSER_31_11_1                                  0x5A8434\n\n#define mmDMA5_QM_CP_AWUSER_31_11_2                                  0x5A8438\n\n#define mmDMA5_QM_CP_AWUSER_31_11_3                                  0x5A843C\n\n#define mmDMA5_QM_CP_AWUSER_31_11_4                                  0x5A8440\n\n#define mmDMA5_QM_ARB_CFG_0                                          0x5A8A00\n\n#define mmDMA5_QM_ARB_CHOISE_Q_PUSH                                  0x5A8A04\n\n#define mmDMA5_QM_ARB_WRR_WEIGHT_0                                   0x5A8A08\n\n#define mmDMA5_QM_ARB_WRR_WEIGHT_1                                   0x5A8A0C\n\n#define mmDMA5_QM_ARB_WRR_WEIGHT_2                                   0x5A8A10\n\n#define mmDMA5_QM_ARB_WRR_WEIGHT_3                                   0x5A8A14\n\n#define mmDMA5_QM_ARB_CFG_1                                          0x5A8A18\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_0                               0x5A8A20\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_1                               0x5A8A24\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_2                               0x5A8A28\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_3                               0x5A8A2C\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_4                               0x5A8A30\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_5                               0x5A8A34\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_6                               0x5A8A38\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_7                               0x5A8A3C\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_8                               0x5A8A40\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_9                               0x5A8A44\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_10                              0x5A8A48\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_11                              0x5A8A4C\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_12                              0x5A8A50\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_13                              0x5A8A54\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_14                              0x5A8A58\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_15                              0x5A8A5C\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_16                              0x5A8A60\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_17                              0x5A8A64\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_18                              0x5A8A68\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_19                              0x5A8A6C\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_20                              0x5A8A70\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_21                              0x5A8A74\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_22                              0x5A8A78\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_23                              0x5A8A7C\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_24                              0x5A8A80\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_25                              0x5A8A84\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_26                              0x5A8A88\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_27                              0x5A8A8C\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_28                              0x5A8A90\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_29                              0x5A8A94\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_30                              0x5A8A98\n\n#define mmDMA5_QM_ARB_MST_AVAIL_CRED_31                              0x5A8A9C\n\n#define mmDMA5_QM_ARB_MST_CRED_INC                                   0x5A8AA0\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0x5A8AA4\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0x5A8AA8\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0x5A8AAC\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0x5A8AB0\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0x5A8AB4\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0x5A8AB8\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0x5A8ABC\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0x5A8AC0\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0x5A8AC4\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0x5A8AC8\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0x5A8ACC\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0x5A8AD0\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0x5A8AD4\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0x5A8AD8\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0x5A8ADC\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0x5A8AE0\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0x5A8AE4\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0x5A8AE8\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0x5A8AEC\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0x5A8AF0\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0x5A8AF4\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0x5A8AF8\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0x5A8AFC\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0x5A8B00\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0x5A8B04\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0x5A8B08\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0x5A8B0C\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0x5A8B10\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0x5A8B14\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0x5A8B18\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0x5A8B1C\n\n#define mmDMA5_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0x5A8B20\n\n#define mmDMA5_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0x5A8B28\n\n#define mmDMA5_QM_ARB_MST_SLAVE_EN                                   0x5A8B2C\n\n#define mmDMA5_QM_ARB_MST_QUIET_PER                                  0x5A8B34\n\n#define mmDMA5_QM_ARB_SLV_CHOISE_WDT                                 0x5A8B38\n\n#define mmDMA5_QM_ARB_SLV_ID                                         0x5A8B3C\n\n#define mmDMA5_QM_ARB_MSG_MAX_INFLIGHT                               0x5A8B44\n\n#define mmDMA5_QM_ARB_MSG_AWUSER_31_11                               0x5A8B48\n\n#define mmDMA5_QM_ARB_MSG_AWUSER_SEC_PROP                            0x5A8B4C\n\n#define mmDMA5_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0x5A8B50\n\n#define mmDMA5_QM_ARB_BASE_LO                                        0x5A8B54\n\n#define mmDMA5_QM_ARB_BASE_HI                                        0x5A8B58\n\n#define mmDMA5_QM_ARB_STATE_STS                                      0x5A8B80\n\n#define mmDMA5_QM_ARB_CHOISE_FULLNESS_STS                            0x5A8B84\n\n#define mmDMA5_QM_ARB_MSG_STS                                        0x5A8B88\n\n#define mmDMA5_QM_ARB_SLV_CHOISE_Q_HEAD                              0x5A8B8C\n\n#define mmDMA5_QM_ARB_ERR_CAUSE                                      0x5A8B9C\n\n#define mmDMA5_QM_ARB_ERR_MSG_EN                                     0x5A8BA0\n\n#define mmDMA5_QM_ARB_ERR_STS_DRP                                    0x5A8BA8\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_0                                 0x5A8BB0\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_1                                 0x5A8BB4\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_2                                 0x5A8BB8\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_3                                 0x5A8BBC\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_4                                 0x5A8BC0\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_5                                 0x5A8BC4\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_6                                 0x5A8BC8\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_7                                 0x5A8BCC\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_8                                 0x5A8BD0\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_9                                 0x5A8BD4\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_10                                0x5A8BD8\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_11                                0x5A8BDC\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_12                                0x5A8BE0\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_13                                0x5A8BE4\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_14                                0x5A8BE8\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_15                                0x5A8BEC\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_16                                0x5A8BF0\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_17                                0x5A8BF4\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_18                                0x5A8BF8\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_19                                0x5A8BFC\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_20                                0x5A8C00\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_21                                0x5A8C04\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_22                                0x5A8C08\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_23                                0x5A8C0C\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_24                                0x5A8C10\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_25                                0x5A8C14\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_26                                0x5A8C18\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_27                                0x5A8C1C\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_28                                0x5A8C20\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_29                                0x5A8C24\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_30                                0x5A8C28\n\n#define mmDMA5_QM_ARB_MST_CRED_STS_31                                0x5A8C2C\n\n#define mmDMA5_QM_CGM_CFG                                            0x5A8C70\n\n#define mmDMA5_QM_CGM_STS                                            0x5A8C74\n\n#define mmDMA5_QM_CGM_CFG1                                           0x5A8C78\n\n#define mmDMA5_QM_LOCAL_RANGE_BASE                                   0x5A8C80\n\n#define mmDMA5_QM_LOCAL_RANGE_SIZE                                   0x5A8C84\n\n#define mmDMA5_QM_CSMR_STRICT_PRIO_CFG                               0x5A8C90\n\n#define mmDMA5_QM_HBW_RD_RATE_LIM_CFG_1                              0x5A8C94\n\n#define mmDMA5_QM_LBW_WR_RATE_LIM_CFG_0                              0x5A8C98\n\n#define mmDMA5_QM_LBW_WR_RATE_LIM_CFG_1                              0x5A8C9C\n\n#define mmDMA5_QM_HBW_RD_RATE_LIM_CFG_0                              0x5A8CA0\n\n#define mmDMA5_QM_GLBL_AXCACHE                                       0x5A8CA4\n\n#define mmDMA5_QM_IND_GW_APB_CFG                                     0x5A8CB0\n\n#define mmDMA5_QM_IND_GW_APB_WDATA                                   0x5A8CB4\n\n#define mmDMA5_QM_IND_GW_APB_RDATA                                   0x5A8CB8\n\n#define mmDMA5_QM_IND_GW_APB_STATUS                                  0x5A8CBC\n\n#define mmDMA5_QM_GLBL_ERR_ADDR_LO                                   0x5A8CD0\n\n#define mmDMA5_QM_GLBL_ERR_ADDR_HI                                   0x5A8CD4\n\n#define mmDMA5_QM_GLBL_ERR_WDATA                                     0x5A8CD8\n\n#define mmDMA5_QM_GLBL_MEM_INIT_BUSY                                 0x5A8D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}