diff --git a/Documentation/devicetree/bindings/remoteproc/renesas,rz-rproc.yaml b/Documentation/devicetree/bindings/remoteproc/renesas,rz-rproc.yaml
new file mode 100644
index 000000000000..4f4e2b8cc2bc
--- /dev/null
+++ b/Documentation/devicetree/bindings/remoteproc/renesas,rz-rproc.yaml
@@ -0,0 +1,163 @@
+# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: "http://devicetree.org/schemas/remoteproc/renesas,rz-rproc.yaml#"
+$schema: "http://devicetree.org/meta-schemas/core.yaml#"
+
+title: Renesas RZ remote processor controller bindings
+
+description:
+  This document defines the binding for the remoteproc component that loads and
+  boots firmwares on the RZ/G3S chipset.
+
+properties:
+  compatible:
+    const: renesas,rz
+
+  reg:
+    description:
+      Address ranges of the SRAM and DDR memories used by the remote
+      processor.
+    maxItems: 3
+
+  reg-names:
+    maxItems: 3
+
+  memory-region:
+    description:
+      List of phandles to the reserved memory regions associated with the
+      remoteproc device. This is variable and describes the memories shared with
+      the remote processor (e.g. remoteproc firmware and carveouts, rpmsg
+      vrings, ...).
+      (see ../reserved-memory/reserved-memory.txt)
+
+  renesas,rz-cpg:
+    description: phandle to regmap of Clock Pulse Generator (CPG)
+    maxItems: 1
+
+  renesas,rz-sysc:
+    description: phandle to regmap of System Controller (SYSC)
+    maxItems: 1
+
+  renesas,rz-bootaddrs:
+    description: remote processor's boot addresses. 
+        1st cell: secure vector address
+        2nd cell: non-secure vector address
+    maxItems: 2
+
+  renesas,rz-autoboot:
+    $ref: /schemas/types.yaml#/definitions/flag
+    description:
+      If defined, when remoteproc is probed, it loads the default firmware and
+      starts the remote processor.
+
+  renesas,rz-rsctbl:
+    description:
+      Physical address of resource table. When remote processor is already powered
+      up by u-boot, op-tee..., this value is used to parse the loaded resource table.
+    maxItems: 1
+
+  clocks:
+    maxItems: 2
+
+  clock-names:
+    maxItems: 2
+
+  resets:
+    maxItems: 3
+
+  reset-names:
+    maxItems: 3
+
+  power-domains:
+    maxItems: 1
+
+required:
+  - compatible
+  - reg
+  - memory-region
+  - renesas,rz-cpg
+  - renesas,rz-sysc
+  - renesas,rz-bootaddrs
+  - renesas,rz-rsctbl
+  - clocks
+  - resets
+  - reset-names
+  - power-domains
+
+additionalProperties: false
+
+examples:
+  - |
+	#include <dt-bindings/interrupt-controller/arm-gic.h>
+	#include <dt-bindings/clock/r9a08g045-cpg.h>
+
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		vdev0vring0: vdev0vring0@0x43000000 {
+			compatible = "shared-dma-pool";
+			reg = <0x0 0x43000000 0x0 0x50000>;
+			no-map;
+		};
+
+		vdev0vring1: vdev0vring1@0x43050000 {
+			compatible = "shared-dma-pool";
+			reg = <0x0 0x43050000 0x0 0x50000>;
+			no-map;
+		};
+
+		vdev0buffer: vdev0buffer@0x43200000 {
+			compatible = "shared-dma-pool";
+			reg = <0x0 0x43200000 0x0 0x300000>;
+			no-map;
+		};
+	};
+
+	cm33_rproc: cm33 {
+		compatible = "renesas,rz-cm33";
+		reg = <0x0 0x00020000 0x0 0x003FFFF>,
+		      <0x0 0x40010000 0x0 0x3EF0000>;
+		reg-names = "cm33_sram", "cm33_ddr";
+		memory-region = <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
+		renesas,rz-core = <0x0>;
+		renesas,rz-cpg = <&cpg>;
+		renesas,rz-sysc = <&sysc>;
+		renesas,rz-bootaddrs = <0x00023000>, <0x10023800>;
+		renesas,rz-rsctbl = <0x42F00000>;
+		clocks = <&cpg CPG_MOD R9A08G045_CM33_CLKIN>,
+			 <&cpg CPG_MOD R9A08G045_CM33_TSCLK>;
+		clock-names = "clkin", "tsclk";
+		resets = <&cpg R9A08G045_CM33_NPORESET>,
+			 <&cpg R9A08G045_CM33_NSYSRESET>,
+			 <&cpg R9A08G045_CM33_MISCRESETN>;
+		reset-names = "nporeset", "nsysreset", "miscresetn";
+		power-domains = <&cpg>;
+		status = "okay";
+	};
+
+	cm33_fpu_rproc: cm33_fpu {
+		compatible = "renesas,rz-cm33";
+		reg = <0x0 0x00060000 0x0 0x003FFFF>,
+		      <0x0 0x40010000 0x0 0x3EF0000>;
+		reg-names = "cm33_sram", "cm33_ddr";
+		memory-region = <&vdev0vring0>, <&vdev0vring1>, <&vdev0buffer>;
+		renesas,rz-core = <0x1>;
+		renesas,rz-cpg = <&cpg>;
+		renesas,rz-sysc = <&sysc>;
+		renesas,rz-bootaddrs = <0x00060000>, <0x10060800>;
+		renesas,rz-rsctbl = <0x42F00000>;
+		clocks = <&cpg CPG_MOD R9A08G045_CM33_FPU_CLKIN>,
+			 <&cpg CPG_MOD R9A08G045_CM33_FPU_TSCLK>;
+		clock-names = "clkin", "tsclk";
+		resets = <&cpg R9A08G045_CM33_FPU_NPORESET>,
+			 <&cpg R9A08G045_CM33_FPU_NSYSRESET>,
+			 <&cpg R9A08G045_CM33_FPU_MISCRESETN>;
+		reset-names = "nporeset", "nsysreset", "miscresetn";
+		power-domains = <&cpg>;
+		status = "okay";
+	};
+...
+
