// Seed: 3505745880
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    output id_1,
    input logic id_2
);
  logic id_3 = id_2;
endmodule
