// Seed: 2482972021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(negedge {1} or 1 or posedge id_3) id_1) id_1 <= id_3;
  wire id_4;
  wire id_5, id_6;
  id_7(
      .id_0(id_1)
  ); id_8(
      .id_0(id_1), .id_1(id_3), .id_2(id_4), .id_3(-1)
  );
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_2
  );
endmodule
