{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756792429417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756792429417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  2 01:53:49 2025 " "Processing started: Tue Sep  2 01:53:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756792429417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792429417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2_test_v3 -c de2_test_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2_test_v3 -c de2_test_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792429417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756792429765 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756792429765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/de2_test_v3/debounce_circuit_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/de2_test_v3/debounce_circuit_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_circuit_v1 " "Found entity 1: debounce_circuit_v1" {  } { { "../debounce_circuit_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/debounce_circuit_v1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792434798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792434798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/de2_test_v3/clock_div_v1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/de2_test_v3/clock_div_v1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div_v1 " "Found entity 1: clock_div_v1" {  } { { "../clock_div_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/clock_div_v1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792434799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792434799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/dualport_ram_test/test2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/dualport_ram_test/test2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "../../dualport_ram_test/test2.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/dualport_ram_test/test2.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792434800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792434800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/de2_test_v3/de2_test_v3.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/de2_test_v3/de2_test_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2_test_v3 " "Found entity 1: de2_test_v3" {  } { { "../de2_test_v3.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/de2_test_v3.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792434802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792434802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_stuff/financialaccleration/testenvironments/dualport_ram_test/test1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_stuff/financialaccleration/testenvironments/dualport_ram_test/test1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test1 " "Found entity 1: test1" {  } { { "../../dualport_ram_test/test1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/dualport_ram_test/test1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792434803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792434803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_v4 " "Found entity 1: eth_v4" {  } { { "eth_v4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792434804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792434804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/eth_v4_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/eth_v4_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_v4_0002 " "Found entity 1: eth_v4_0002" {  } { { "eth_v4/eth_v4_0002.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/eth_v4_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792434805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792434805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "eth_v4/altera_eth_tse_mac.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "eth_v4/altera_tse_clk_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "eth_v4/altera_tse_crc328checker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "eth_v4/altera_tse_crc328generator.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "eth_v4/altera_tse_crc32ctl8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "eth_v4/altera_tse_crc32galois8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "eth_v4/altera_tse_gmii_io.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "eth_v4/altera_tse_lb_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "eth_v4/altera_tse_lb_wrt_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "eth_v4/altera_tse_hashing.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "eth_v4/altera_tse_host_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "eth_v4/altera_tse_host_control_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "eth_v4/altera_tse_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "eth_v4/altera_tse_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "eth_v4/altera_tse_register_map_small.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "eth_v4/altera_tse_rx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "eth_v4/altera_tse_shared_mac_control.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792436954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792436954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "eth_v4/altera_tse_shared_register_map.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "eth_v4/altera_tse_tx_counter_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "eth_v4/altera_tse_lfsr_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "eth_v4/altera_tse_loopback_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "eth_v4/altera_tse_altshifttaps.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "eth_v4/altera_tse_fifoless_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "eth_v4/altera_tse_mac_rx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "eth_v4/altera_tse_fifoless_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "eth_v4/altera_tse_mac_tx.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "eth_v4/altera_tse_magic_detection.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "eth_v4/altera_tse_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "eth_v4/altera_tse_mdio_clk_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "eth_v4/altera_tse_mdio_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792437992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792437992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "eth_v4/altera_tse_top_mdio.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "eth_v4/altera_tse_mii_rx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "eth_v4/altera_tse_mii_tx_if.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "eth_v4/altera_tse_pipeline_base.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "eth_v4/altera_tse_pipeline_stage.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "eth_v4/altera_tse_dpram_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "eth_v4/altera_tse_dpram_8x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "eth_v4/altera_tse_dpram_ecc_16x32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "eth_v4/altera_tse_fifoless_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "eth_v4/altera_tse_retransmit_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "eth_v4/altera_tse_rgmii_in1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "eth_v4/altera_tse_rgmii_in4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "eth_v4/altera_tse_nf_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "eth_v4/altera_tse_rgmii_module.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "eth_v4/altera_tse_rgmii_out1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "eth_v4/altera_tse_rgmii_out4.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "eth_v4/altera_tse_rx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "eth_v4/altera_tse_rx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "eth_v4/altera_tse_rx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "eth_v4/altera_tse_rx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "eth_v4/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "eth_v4/altera_tse_rx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "eth_v4/altera_tse_rx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "eth_v4/altera_tse_timing_adapter32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "eth_v4/altera_tse_timing_adapter8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792438960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792438960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "eth_v4/altera_tse_timing_adapter_fifo32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "eth_v4/altera_tse_timing_adapter_fifo8.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "eth_v4/altera_tse_top_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "eth_v4/altera_tse_top_fifoless_1geth.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "eth_v4/altera_tse_top_w_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "eth_v4/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "eth_v4/altera_tse_top_wo_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "eth_v4/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "eth_v4/altera_tse_top_gen_host.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "eth_v4/altera_tse_tx_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "eth_v4/altera_tse_tx_min_ff.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "eth_v4/altera_tse_tx_ff_cntrl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "eth_v4/altera_tse_tx_ff_cntrl_32.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "eth_v4/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "eth_v4/altera_tse_tx_ff_length.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "eth_v4/altera_tse_tx_ff_read_cntl.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792439975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792439975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "eth_v4/altera_tse_tx_stat_extract.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "eth_v4/altera_eth_tse_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "eth_v4/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "eth_v4/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "eth_v4/altera_tse_false_path_marker.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "eth_v4/altera_tse_reset_synchronizer.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "eth_v4/altera_tse_clock_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "eth_v4/altera_tse_a_fifo_13.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "eth_v4/altera_tse_a_fifo_24.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "eth_v4/altera_tse_a_fifo_34.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "eth_v4/altera_tse_a_fifo_opt_1246.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "eth_v4/altera_tse_a_fifo_opt_14_44.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "eth_v4/altera_tse_a_fifo_opt_36_10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "eth_v4/altera_tse_gray_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "eth_v4/altera_tse_sdpm_altsyncram.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "eth_v4/altera_tse_altsyncram_dpm_fifo.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "eth_v4/altera_tse_bin_cnt.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "eth_v4/altera_tse_ph_calculator.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "eth_v4/altera_tse_sdpm_gen.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "eth_v4/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440632 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "eth_v4/altera_tse_ecc_dec_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "eth_v4/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440675 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "eth_v4/altera_tse_ecc_enc_x10.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "eth_v4/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "eth_v4/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440773 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "eth_v4/altera_tse_ecc_dec_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "eth_v4/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440823 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "eth_v4/altera_tse_ecc_enc_x14.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "eth_v4/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "eth_v4/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440916 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "eth_v4/altera_tse_ecc_dec_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "eth_v4/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440960 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "eth_v4/altera_tse_ecc_enc_x2.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792440960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792440960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "eth_v4/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "eth_v4/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441056 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "eth_v4/altera_tse_ecc_dec_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "eth_v4/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441101 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "eth_v4/altera_tse_ecc_enc_x23.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "eth_v4/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "eth_v4/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441193 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "eth_v4/altera_tse_ecc_dec_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "eth_v4/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441240 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "eth_v4/altera_tse_ecc_enc_x36.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "eth_v4/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "eth_v4/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441332 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "eth_v4/altera_tse_ecc_dec_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "eth_v4/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441375 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "eth_v4/altera_tse_ecc_enc_x40.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "eth_v4/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "eth_v4/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441460 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "eth_v4/altera_tse_ecc_dec_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file eth_v4/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "eth_v4/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441501 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "eth_v4/altera_tse_ecc_enc_x30.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "eth_v4/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "eth_v4/altera_tse_ecc_status_crosser.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_v4/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file eth_v4/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "eth_v4/altera_std_synchronizer_nocut.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/eth_v4/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualport_ram_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file dualport_ram_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dualport_ram_v1 " "Found entity 1: dualport_ram_v1" {  } { { "dualport_ram_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/dualport_ram_v1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_v1 " "Found entity 1: ram_v1" {  } { { "ram_v1.v" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/quartus24_proj/ram_v1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756792441582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441582 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "BUTTONS debounce_circuit_v1.sv(40) " "Verilog HDL error at debounce_circuit_v1.sv(40): object \"BUTTONS\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "../debounce_circuit_v1.sv" "" { Text "C:/FPGA_stuff/FinancialAccleration/TestEnvironments/de2_test_v3/debounce_circuit_v1.sv" 40 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1756792441583 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756792441679 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep  2 01:54:01 2025 " "Processing ended: Tue Sep  2 01:54:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756792441679 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756792441679 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756792441679 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756792441679 ""}
