mvn r0, r1 
add r2, r0, r2 
orr r1, r2, r3, lsl #4 
mov r3, r1 
