INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab7_hw_2/lab7_hw_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab7_hw_2/lab7_hw_2.srcs/sim_1/new/Top_FL_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_FL_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab7_hw_2/lab7_hw_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab7_hw_2/lab7_hw_2.srcs/sources_1/ip/FL_add/sim/FL_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FL_add'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab7_hw_2/lab7_hw_2.srcs/sources_1/ip/FL_sqrt/sim/FL_sqrt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FL_sqrt'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab7_hw_2/lab7_hw_2.srcs/sources_1/ip/FL_divide/sim/FL_divide.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FL_divide'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab7_hw_2/lab7_hw_2.srcs/sources_1/ip/FL_multiply/sim/FL_multiply.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FL_multiply'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/adi/repo/notes/sem3/ELD2024_LAB/lab7_hw_2/lab7_hw_2.srcs/sources_1/ip/FL_log/sim/FL_log.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FL_log'
