# ----------------------------------------------------------------------------
# FILE: 	top_timing.sdc
# DESCRIPTION:	Timing constrains file for TimeQuest
# DATE:	June 2, 2017
# AUTHOR(s):	Lime Microsystems
# REVISIONS:
# ----------------------------------------------------------------------------
# NOTES:
#
# ----------------------------------------------------------------------------

# ----------------------------------------------------------------------------
# Time settings
# ----------------------------------------------------------------------------

# ----------------------------------------------------------------------------
# Timing parameters
# ----------------------------------------------------------------------------
#CLK_LMK_FPGA_IN
#Clock period 30.72MHz

# ----------------------------------------------------------------------------
# Base clocks
# ----------------------------------------------------------------------------

#LMK clk, 30.72MHz






