{"vcs1":{"timestamp_begin":1731058183.348758344, "rt":2.38, "ut":1.51, "st":0.33}}
{"vcselab":{"timestamp_begin":1731058185.809390340, "rt":0.98, "ut":0.28, "st":0.22}}
{"link":{"timestamp_begin":1731058186.869665673, "rt":0.36, "ut":0.15, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731058182.667727556}
{"VCS_COMP_START_TIME": 1731058182.667727556}
{"VCS_COMP_END_TIME": 1731058190.051273741}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334908}}
{"stitch_vcselab": {"peak_mem": 231620}}
