----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 10/25/2024 03:16:05 PM
-- Design Name: 
-- Module Name: srg - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity srg is
    Port ( clk,rst,pl,lr : in STD_LOGIC;
           din : in STD_LOGIC_VECTOR (3 downto 0);
           dout : out STD_LOGIC_VECTOR (3 downto 0));
end srg;

architecture Behavioral of srg is
--signal temp:std_logic_vector(3 downto 0);
begin
process(clk,rst)
variable temp:std_logic_vector(3 downto 0);
begin
if clk='1' and clk'event then
if rst='1' then
temp:="0000";
else
if pl='1' then
temp:=din;
elsif lr='1' then
temp:=temp(2 downto 0) & '0';
else
temp:='0' & temp(3 downto 1);
end if;
end if;
end if;
dout<=temp;
end process;

end Behavioral;
