#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 10 19:48:16 2022
# Process ID: 96720
# Current directory: /ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0
# Command line: vivado -mode batch -source axi_sim_transactor.tcl
# Log file: /ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0/vivado.log
# Journal file: /ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0/vivado.jou
#-----------------------------------------------------------
source axi_sim_transactor.tcl
# set design        axi_sim_transactor
# set device        $::env(DEVICE)
# set proj_dir      ./ip_proj
# set ip_version    1.0
# set lib_name      NetFPGA
# set axis_sim_pkg_path ../axis_sim_pkg_v1_0_0/hdl/
# set lib_srl_fifo_path $::env(XILINX_VIVADO)/data/ip/xilinx/lib_srl_fifo_v1_0/hdl
# set lib_pkg_path $::env(XILINX_VIVADO)/data/ip/xilinx/lib_pkg_v1_0/hdl
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2452.695 ; gain = 2.023 ; free physical = 54039 ; free virtual = 165469
# set_property source_mgmt_mode All [current_project]  
# set_property top ${design} [current_fileset]
# set_property ip_repo_paths $::env(NFPLUS_FOLDER)/hw/lib/  [current_fileset]
# file copy -force ${lib_srl_fifo_path}/lib_srl_fifo_v1_0_rfs.vhd "./hdl/lib_srl_fifo_v1_0_rfs.vhd"
# read_vhdl "./hdl/lib_srl_fifo_v1_0_rfs.vhd"
# set_property is_global_include true [get_files ./hdl/lib_srl_fifo_v1_0_rfs.vhd]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0/ip_proj'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ad/eng/opt/Xilinx/Vivado/2020.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2452.695 ; gain = 0.000 ; free physical = 54027 ; free virtual = 165458
# file copy -force ${lib_pkg_path}/lib_pkg_v1_0_rfs.vhd "./hdl/lib_pkg_v1_0_rfs.vhd"
# read_vhdl "./hdl/lib_pkg_v1_0_rfs.vhd"
# set_property is_global_include true [get_files ./hdl/lib_pkg_v1_0_rfs.vhd]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# file copy -force ${axis_sim_pkg_path}/ "./hdl/axis_sim_pkg/"
# read_vhdl "./hdl/axis_sim_pkg/axis_sim_pkg.vhd"
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# read_vhdl "./hdl/transactor_fifos.vhd"
# read_vhdl "./hdl/axi_sim_transactor.vhd"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
CRITICAL WARNING: [IP_Flow 19-5376] File '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0/hdl/lib_srl_fifo_v1_0_rfs.vhd' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
CRITICAL WARNING: [IP_Flow 19-5376] File '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0/hdl/lib_pkg_v1_0_rfs.vhd' is marked as a global include. The packaging process cannot preserve this information, instead the file will be marked as an include file.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'axi_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'axi_resetn'.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {NetFPGA} [ipx::current_core]
# set_property company_url {http://www.netfpga.org} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtexuplus} {Production} {virtexuplushbm} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# update_ip_catalog -rebuild 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/ad/eng/research/eng_research_caad/haghi/NetFPGA-PLUS/hw/lib/std/axi_sim_transactor_v1_0_0/ip_proj'.)
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_srl_fifo_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
WARNING: [IP_Flow 19-4296] File 'hdl/lib_pkg_v1_0_rfs.vhd': Unsupported include file should not have the 'isIncludeFile' property set to true.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 19:49:11 2022...
