2018-06-21 11:55:30,741 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-21 11:55:30,752 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:30,765 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-06-21 11:55:30,772 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-06-21 11:55:30,774 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:30,774 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:30,775 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:30,775 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:30,776 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-21 11:55:30,776 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-21 11:55:30,777 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-21 11:55:30,777 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
