"16nm.or_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_4x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1") ("A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1"))
"16nm.6T_32x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1") ("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1"))
"16nm.nor4_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.or2_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_4of16Merge.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("A1_1of4<3>" "A1_1of4<2>" "A1_1of4<1>" "A1_1of4<0>" "A2_1of4<3>" "A2_1of4<2>" "A2_1of4<1>" "A2_1of4<0>" "A3_1of4<3>" "A3_1of4<2>" "A3_1of4<1>" "A3_1of4<0>" "A4_1of4<3>" "A4_1of4<2>" "A4_1of4<1>" "A4_1of4<0>" "A_Ack<3>" "A_Ack<2>" "A_Ack<1>" "A_Ack<0>" "Asel" "B1_1of4<3>" "B1_1of4<2>" "B1_1of4<1>" "B1_1of4<0>" "B2_1of4<3>" "B2_1of4<2>" "B2_1of4<1>" "B2_1of4<0>" "B3_1of4<3>" "B3_1of4<2>" "B3_1of4<1>" "B3_1of4<0>" "B4_1of4<3>" "B4_1of4<2>" "B4_1of4<1>" "B4_1of4<0>" "B_Ack<3>" "B_Ack<2>" "B_Ack<1>" "B_Ack<0>" "Bsel" "C1_1of4<3>" "C1_1of4<2>" "C1_1of4<1>" "C1_1of4<0>" "C2_1of4<3>" "C2_1of4<2>" "C2_1of4<1>" "C2_1of4<0>" "C3_1of4<3>" "C3_1of4<2>" "C3_1of4<1>" "C3_1of4<0>" "C4_1of4<3>" "C4_1of4<2>" "C4_1of4<1>" "C4_1of4<0>" "C_Ack<3>" "C_Ack<2>" "C_Ack<1>" "C_Ack<0>") ("A1_1of4<3>" "A1_1of4<2>" "A1_1of4<1>" "A1_1of4<0>" "A2_1of4<3>" "A2_1of4<2>" "A2_1of4<1>" "A2_1of4<0>" "A3_1of4<3>" "A3_1of4<2>" "A3_1of4<1>" "A3_1of4<0>" "A4_1of4<3>" "A4_1of4<2>" "A4_1of4<1>" "A4_1of4<0>" "A_Ack<3>" "A_Ack<2>" "A_Ack<1>" "A_Ack<0>" "Asel" "B1_1of4<3>" "B1_1of4<2>" "B1_1of4<1>" "B1_1of4<0>" "B2_1of4<3>" "B2_1of4<2>" "B2_1of4<1>" "B2_1of4<0>" "B3_1of4<3>" "B3_1of4<2>" "B3_1of4<1>" "B3_1of4<0>" "B4_1of4<3>" "B4_1of4<2>" "B4_1of4<1>" "B4_1of4<0>" "B_Ack<3>" "B_Ack<2>" "B_Ack<1>" "B_Ack<0>" "Bsel" "C1_1of4<3>" "C1_1of4<2>" "C1_1of4<1>" "C1_1of4<0>" "C2_1of4<3>" "C2_1of4<2>" "C2_1of4<1>" "C2_1of4<0>" "C3_1of4<3>" "C3_1of4<2>" "C3_1of4<1>" "C3_1of4<0>" "C4_1of4<3>" "C4_1of4<2>" "C4_1of4<1>" "C4_1of4<0>" "C_Ack<3>" "C_Ack<2>" "C_Ack<1>" "C_Ack<0>"))
"16nm.inv_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_1of4Merge.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_DEMUX.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>" "Ack") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "Ack" "En" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>"))
"16nm.Demux_2e1of4.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "EnOut") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "EnOut"))
"16nm.6T_32x_CTRL.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("B0" "B1" "S" "W0" "W1") ("B0" "B1" "S" "W0" "W1"))
"16nm.inv_weak_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.nand_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.nand4_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.or32_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.WCHB~.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.PCHB_FIFO.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_SDP_BANK.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("RAddr_Ack<4>" "RAddr_Ack<3>" "RAddr_Ack<2>" "RAddr_Ack<1>" "RAddr_Ack<0>" "Read<1>" "Read<0>" "ReadAck<7>" "ReadAck<6>" "ReadAck<5>" "ReadAck<4>" "ReadAck<3>" "ReadAck<2>" "ReadAck<1>" "ReadAck<0>" "ReadData<31>" "ReadData<30>" "ReadData<29>" "ReadData<28>" "ReadData<27>" "ReadData<26>" "ReadData<25>" "ReadData<24>" "ReadData<23>" "ReadData<22>" "ReadData<21>" "ReadData<20>" "ReadData<19>" "ReadData<18>" "ReadData<17>" "ReadData<16>" "ReadData<15>" "ReadData<14>" "ReadData<13>" "ReadData<12>" "ReadData<11>" "ReadData<10>" "ReadData<9>" "ReadData<8>" "ReadData<7>" "ReadData<6>" "ReadData<5>" "ReadData<4>" "ReadData<3>" "ReadData<2>" "ReadData<1>" "ReadData<0>" "Read_Ack" "Read_Address<19>" "Read_Address<18>" "Read_Address<17>" "Read_Address<16>" "Read_Address<15>" "Read_Address<14>" "Read_Address<13>" "Read_Address<12>" "Read_Address<11>" "Read_Address<10>" "Read_Address<9>" "Read_Address<8>" "Read_Address<7>" "Read_Address<6>" "Read_Address<5>" "Read_Address<4>" "Read_Address<3>" "Read_Address<2>" "Read_Address<1>" "Read_Address<0>" "WAddr_Ack<4>" "WAddr_Ack<3>" "WAddr_Ack<2>" "WAddr_Ack<1>" "WAddr_Ack<0>" "Write<1>" "Write<0>" "WriteAck<7>" "WriteAck<6>" "WriteAck<5>" "WriteAck<4>" "WriteAck<3>" "WriteAck<2>" "WriteAck<1>" "WriteAck<0>" "WriteData<31>" "WriteData<30>" "WriteData<29>" "WriteData<28>" "WriteData<27>" "WriteData<26>" "WriteData<25>" "WriteData<24>" "WriteData<23>" "WriteData<22>" "WriteData<21>" "WriteData<20>" "WriteData<19>" "WriteData<18>" "WriteData<17>" "WriteData<16>" "WriteData<15>" "WriteData<14>" "WriteData<13>" "WriteData<12>" "WriteData<11>" "WriteData<10>" "WriteData<9>" "WriteData<8>" "WriteData<7>" "WriteData<6>" "WriteData<5>" "WriteData<4>" "WriteData<3>" "WriteData<2>" "WriteData<1>" "WriteData<0>" "Write_Ack" "Write_Address<19>" "Write_Address<18>" "Write_Address<17>" "Write_Address<16>" "Write_Address<15>" "Write_Address<14>" "Write_Address<13>" "Write_Address<12>" "Write_Address<11>" "Write_Address<10>" "Write_Address<9>" "Write_Address<8>" "Write_Address<7>" "Write_Address<6>" "Write_Address<5>" "Write_Address<4>" "Write_Address<3>" "Write_Address<2>" "Write_Address<1>" "Write_Address<0>") ("RAddr_Ack<4>" "RAddr_Ack<3>" "RAddr_Ack<2>" "RAddr_Ack<1>" "RAddr_Ack<0>" "Read<1>" "Read<0>" "ReadAck<7>" "ReadAck<6>" "ReadAck<5>" "ReadAck<4>" "ReadAck<3>" "ReadAck<2>" "ReadAck<1>" "ReadAck<0>" "ReadData<31>" "ReadData<30>" "ReadData<29>" "ReadData<28>" "ReadData<27>" "ReadData<26>" "ReadData<25>" "ReadData<24>" "ReadData<23>" "ReadData<22>" "ReadData<21>" "ReadData<20>" "ReadData<19>" "ReadData<18>" "ReadData<17>" "ReadData<16>" "ReadData<15>" "ReadData<14>" "ReadData<13>" "ReadData<12>" "ReadData<11>" "ReadData<10>" "ReadData<9>" "ReadData<8>" "ReadData<7>" "ReadData<6>" "ReadData<5>" "ReadData<4>" "ReadData<3>" "ReadData<2>" "ReadData<1>" "ReadData<0>" "Read_Ack" "Read_Address<19>" "Read_Address<18>" "Read_Address<17>" "Read_Address<16>" "Read_Address<15>" "Read_Address<14>" "Read_Address<13>" "Read_Address<12>" "Read_Address<11>" "Read_Address<10>" "Read_Address<9>" "Read_Address<8>" "Read_Address<7>" "Read_Address<6>" "Read_Address<5>" "Read_Address<4>" "Read_Address<3>" "Read_Address<2>" "Read_Address<1>" "Read_Address<0>" "WAddr_Ack<4>" "WAddr_Ack<3>" "WAddr_Ack<2>" "WAddr_Ack<1>" "WAddr_Ack<0>" "Write<1>" "Write<0>" "WriteAck<7>" "WriteAck<6>" "WriteAck<5>" "WriteAck<4>" "WriteAck<3>" "WriteAck<2>" "WriteAck<1>" "WriteAck<0>" "WriteData<31>" "WriteData<30>" "WriteData<29>" "WriteData<28>" "WriteData<27>" "WriteData<26>" "WriteData<25>" "WriteData<24>" "WriteData<23>" "WriteData<22>" "WriteData<21>" "WriteData<20>" "WriteData<19>" "WriteData<18>" "WriteData<17>" "WriteData<16>" "WriteData<15>" "WriteData<14>" "WriteData<13>" "WriteData<12>" "WriteData<11>" "WriteData<10>" "WriteData<9>" "WriteData<8>" "WriteData<7>" "WriteData<6>" "WriteData<5>" "WriteData<4>" "WriteData<3>" "WriteData<2>" "WriteData<1>" "WriteData<0>" "Write_Ack" "Write_Address<19>" "Write_Address<18>" "Write_Address<17>" "Write_Address<16>" "Write_Address<15>" "Write_Address<14>" "Write_Address<13>" "Write_Address<12>" "Write_Address<11>" "Write_Address<10>" "Write_Address<9>" "Write_Address<8>" "Write_Address<7>" "Write_Address<6>" "Write_Address<5>" "Write_Address<4>" "Write_Address<3>" "Write_Address<2>" "Write_Address<1>" "Write_Address<0>"))
"16nm.TH22.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("A" "B" "Y") ("A" "B" "Y"))
"16nm.nor3_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_BANK.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_CONTROL.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_AddressMerge.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.TH33~.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("A" "B" "C" "Y") ("A" "B" "C" "Y"))
"16nm.and3_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.and3.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.or4_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.nand3_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_1of2Merge.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_DATA.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("Ack" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Go" "R1_1of4<3>" "R1_1of4<2>" "R1_1of4<1>" "R1_1of4<0>" "R2_1of4<3>" "R2_1of4<2>" "R2_1of4<1>" "R2_1of4<0>" "RW<1>" "RW<0>" "Reset" "ValAddr" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W1_1of4<3>" "W1_1of4<2>" "W1_1of4<1>" "W1_1of4<0>" "W2_1of4<3>" "W2_1of4<2>" "W2_1of4<1>" "W2_1of4<0>" "AckThruBot" "AckThruTop" "RAck<1>" "RAck<0>" "WAck<1>" "WAck<0>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>") ("Ack" "AckThruBot" "AckThruTop" "B0<3>" "B0<2>" "B0<1>" "B0<0>" "B1<3>" "B1<2>" "B1<1>" "B1<0>" "Go" "R1_1of4<3>" "R1_1of4<2>" "R1_1of4<1>" "R1_1of4<0>" "R2_1of4<3>" "R2_1of4<2>" "R2_1of4<1>" "R2_1of4<0>" "RAck<1>" "RAck<0>" "RW<1>" "RW<0>" "Reset" "ValAddr" "W0<3>" "W0<2>" "W0<1>" "W0<0>" "W1<3>" "W1<2>" "W1<1>" "W1<0>" "W1_1of4<3>" "W1_1of4<2>" "W1_1of4<1>" "W1_1of4<0>" "W2_1of4<3>" "W2_1of4<2>" "W2_1of4<1>" "W2_1of4<0>" "WAck<1>" "WAck<0>" "~R0<3>" "~R0<2>" "~R0<1>" "~R0<0>" "~R1<3>" "~R1<2>" "~R1<1>" "~R1<0>"))
"16nm.6T_32x4.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1" "S<3>" "S<2>" "S<1>" "S<0>" "W0" "W1" "SM0" "SM1") ("A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "B0" "B1" "S<3>" "S<2>" "S<1>" "S<0>" "SM0" "SM1" "W0" "W1"))
"16nm.inv_1xt.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.TH33.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("A" "B" "C" "Y") ("A" "B" "C" "Y"))
"16nm.THaC.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("A" "B0" "B1") ("A" "B0" "B1"))
"16nm.TH22~.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("A" "B" "Y") ("A" "B" "Y"))
"16nm.6T_SetRead.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("Go" "SM0<0>" "SM0<1>" "SM1<0>" "SM1<1>" "~R0" "~R1") ("Go" "SM0<0>" "SM0<1>" "SM1<0>" "SM1<1>" "~R0" "~R1"))
"16nm.and_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.Demux_3e1of4.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "AddrValid") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "AddrValid" "En"))
"16nm.PCHBd.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_CHUNK.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.and4_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.6T_DEMUX_.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "En" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>" "Ack") ("1of4_1<3>" "1of4_1<2>" "1of4_1<1>" "1of4_1<0>" "1of4_2<3>" "1of4_2<2>" "1of4_2<1>" "1of4_2<0>" "1of4_3<3>" "1of4_3<2>" "1of4_3<1>" "1of4_3<0>" "1of4_4<3>" "1of4_4<2>" "1of4_4<1>" "1of4_4<0>" "A<63>" "A<62>" "A<61>" "A<60>" "A<59>" "A<58>" "A<57>" "A<56>" "A<55>" "A<54>" "A<53>" "A<52>" "A<51>" "A<50>" "A<49>" "A<48>" "A<47>" "A<46>" "A<45>" "A<44>" "A<43>" "A<42>" "A<41>" "A<40>" "A<39>" "A<38>" "A<37>" "A<36>" "A<35>" "A<34>" "A<33>" "A<32>" "A<31>" "A<30>" "A<29>" "A<28>" "A<27>" "A<26>" "A<25>" "A<24>" "A<23>" "A<22>" "A<21>" "A<20>" "A<19>" "A<18>" "A<17>" "A<16>" "A<15>" "A<14>" "A<13>" "A<12>" "A<11>" "A<10>" "A<9>" "A<8>" "A<7>" "A<6>" "A<5>" "A<4>" "A<3>" "A<2>" "A<1>" "A<0>" "Ack" "En" "S<7>" "S<6>" "S<5>" "S<4>" "S<3>" "S<2>" "S<1>" "S<0>"))
"16nm.WCHB.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("L0" "L1" "Lack" "R0" "R1" "Rack") ("L0" "L1" "Lack" "R0" "R1" "Rack"))
"16nm.TH44.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.nor_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" nil
"16nm.or16_1x.schematic.16nm_Tests.6T_SDP_BANK_Test.config.path.termorder" (("Y" "X<15>" "X<14>" "X<13>" "X<12>" "X<11>" "X<10>" "X<9>" "X<8>" "X<7>" "X<6>" "X<5>" "X<4>" "X<3>" "X<2>" "X<1>" "X<0>") ("X<15>" "X<14>" "X<13>" "X<12>" "X<11>" "X<10>" "X<9>" "X<8>" "X<7>" "X<6>" "X<5>" "X<4>" "X<3>" "X<2>" "X<1>" "X<0>" "Y"))
