// Seed: 2265668457
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output logic id_3
);
  assign id_2 = 1'd0;
  logic id_4;
  logic id_5;
endmodule
