{
  "questions": [
    {
      "question": "Which of the following describes the fundamental property of an 'inverting' logic gate (e.g., NOT, NAND, NOR)?",
      "options": [
        "It always produces a '1' output regardless of the input.",
        "Its output is the Boolean complement (inverse) of its input(s).",
        "It only has one input and one output.",
        "It can implement any other Boolean function on its own.",
        "It primarily buffers the signal, adding only propagation delay."
      ],
      "correct": 1
    },
    {
      "question": "What is the primary architectural characteristic that distinguishes a Harvard architecture from a Von Neumann architecture, and offers an advantage in certain applications?",
      "options": [
        "Harvard architecture uses a single shared address space for both instructions and data, simplifying memory management.",
        "Harvard architecture features separate memory spaces and dedicated buses for instructions and data, enabling simultaneous access.",
        "Von Neumann architecture has dedicated hardware for floating-point operations, enhancing computational speed.",
        "Von Neumann architecture utilizes a large number of general-purpose registers, improving compiler efficiency.",
        "Harvard architecture always incorporates an on-chip instruction cache, reducing memory latency."
      ],
      "correct": 1
    },
    {
      "question": "In the digital IC design flow, specifically during the logic synthesis phase, what is the primary purpose of \"technology mapping\"?",
      "options": [
        "To verify the physical layout against the foundry's design rules (DRC).",
        "To assign specific physical coordinates to each standard cell on the chip layout.",
        "To transform a technology-independent netlist into an equivalent netlist composed of gates from a specific target technology library.",
        "To analyze the propagation delays of signals to identify and optimize critical paths.",
        "To generate the final GDSII file for mask fabrication."
      ],
      "correct": 2
    },
    {
      "question": "In modern many-core processor architectures, what is the primary scalability challenge that a 'Directory-Based Cache Coherence Protocol' is designed to overcome compared to a 'Snooping Protocol'?",
      "options": [
        "Reducing the power consumption associated with cache tag lookups in each core.",
        "Eliminating the need for a hierarchical cache memory system.",
        "Minimizing the latency of individual cache misses for a single core.",
        "Overcoming the broadcast overhead and bus bandwidth limitations of snooping as the number of cores increases.",
        "Ensuring that all cache lines are always in the 'Exclusive' state to prevent data conflicts."
      ],
      "correct": 3
    },
    {
      "question": "In the context of formal verification of digital integrated circuits, what is the primary role of \"Temporal Logic\" (e.g., Linear Temporal Logic (LTL) or Computation Tree Logic (CTL))?",
      "options": [
        "To define the physical dimensions and routing constraints for wires on the chip layout.",
        "To mathematically describe how signals and states evolve over time in a sequential system, allowing properties to be checked across sequences of states.",
        "To translate high-level programming language code into hardware description language (HDL) for synthesis.",
        "To simulate the behavior of the circuit under various input stimuli and observe outputs.",
        "To detect power integrity issues such as IR drop and electromigration across the chip."
      ],
      "correct": 1
    }
  ]
}