

================================================================
== Vivado HLS Report for 'riscv_core'
================================================================
* Date:           Fri Jan 17 04:49:00 2020

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        core_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.80|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|   39|    4|   39|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+----------+-----+-----+-----+-----+---------+
        |                    |          |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module  | min | max | min | max |   Type  |
        +--------------------+----------+-----+-----+-----+-----+---------+
        |grp_datapath_fu_14  |datapath  |    3|   38|    3|   38|   none  |
        +--------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     39|
|FIFO             |        -|      -|       -|      -|
|Instance         |       68|      6|    1881|   4336|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     15|
|Register         |        -|      -|      35|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       68|      6|    1916|   4390|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       24|      2|       1|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+----------+---------+-------+------+------+
    |      Instance      |  Module  | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------+----------+---------+-------+------+------+
    |grp_datapath_fu_14  |datapath  |       68|      6|  1881|  4336|
    +--------------------+----------+---------+-------+------+------+
    |Total               |          |       68|      6|  1881|  4336|
    +--------------------+----------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |PC_assign_i_fu_30_p2  |     +    |      0|  0|  39|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  39|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |PC                               |  32|   0|   32|          0|
    |ap_CS_fsm                        |   2|   0|    2|          0|
    |grp_datapath_fu_14_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  35|   0|   35|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |  riscv_core  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |  riscv_core  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |  riscv_core  | return value |
|ap_done   | out |    1| ap_ctrl_hs |  riscv_core  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |  riscv_core  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |  riscv_core  | return value |
+----------+-----+-----+------------+--------------+--------------+

