# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Mar 12 2025 16:45:18

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: RST_N
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: signal_out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: RST_N
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: signal_out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|CLK  | Frequency: 118.12 MHz  | Target: 111.48 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|CLK       top|CLK        8970             504         N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
RST_N      CLK         5778         top|CLK:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase  
----------  ----------  ------------  ---------------------  
signal_out  CLK         16922         top|CLK:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
RST_N      CLK         -5067       top|CLK:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase  
----------  ----------  --------------------  ---------------------  
signal_out  CLK         16200                 top|CLK:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|CLK
*************************************
Clock: top|CLK
Frequency: 118.12 MHz | Target: 111.48 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_22_LC_10_19_2/in3
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Setup Constraint : 8970p
Path slack       : 504p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          7267
---------------------------------------   ----- 
End-of-path arrival time (ps)             13731
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
generator_inst1.counter_15_LC_11_18_6/carryin              LogicCell40_SEQ_MODE_1010      0             10423    504  RISE       1
generator_inst1.counter_15_LC_11_18_6/carryout             LogicCell40_SEQ_MODE_1010    186             10609    504  RISE       2
generator_inst1.counter_16_LC_11_18_7/carryin              LogicCell40_SEQ_MODE_1010      0             10609    504  RISE       1
generator_inst1.counter_16_LC_11_18_7/carryout             LogicCell40_SEQ_MODE_1010    186             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitin                            ICE_CARRY_IN_MUX               0             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitout                           ICE_CARRY_IN_MUX             289             11085    504  RISE       2
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryin        LogicCell40_SEQ_MODE_0000      0             11085    504  RISE       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryout       LogicCell40_SEQ_MODE_0000    186             11271    504  RISE       2
generator_inst1.counter_18_LC_11_19_1/carryin              LogicCell40_SEQ_MODE_1010      0             11271    504  RISE       1
generator_inst1.counter_18_LC_11_19_1/carryout             LogicCell40_SEQ_MODE_1010    186             11457    504  RISE       2
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryin        LogicCell40_SEQ_MODE_0000      0             11457    504  RISE       1
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryout       LogicCell40_SEQ_MODE_0000    186             11643    504  RISE       2
generator_inst1.counter_RNO_0_20_LC_11_19_3/carryin        LogicCell40_SEQ_MODE_0000      0             11643    504  RISE       1
generator_inst1.counter_RNO_0_20_LC_11_19_3/carryout       LogicCell40_SEQ_MODE_0000    186             11829    504  RISE       2
generator_inst1.counter_RNO_0_21_LC_11_19_4/carryin        LogicCell40_SEQ_MODE_0000      0             11829    504  RISE       1
generator_inst1.counter_RNO_0_21_LC_11_19_4/carryout       LogicCell40_SEQ_MODE_0000    186             12015    504  RISE       2
I__297/I                                                   InMux                          0             12015    504  RISE       1
I__297/O                                                   InMux                        382             12397    504  RISE       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/in3            LogicCell40_SEQ_MODE_0000      0             12397    504  RISE       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/lcout          LogicCell40_SEQ_MODE_0000    465             12863    504  RISE       1
I__298/I                                                   LocalMux                       0             12863    504  RISE       1
I__298/O                                                   LocalMux                     486             13348    504  RISE       1
I__299/I                                                   InMux                          0             13348    504  RISE       1
I__299/O                                                   InMux                        382             13731    504  RISE       1
generator_inst1.counter_22_LC_10_19_2/in3                  LogicCell40_SEQ_MODE_1010      0             13731    504  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|CLK:R vs. top|CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_22_LC_10_19_2/in3
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Setup Constraint : 8970p
Path slack       : 504p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          7267
---------------------------------------   ----- 
End-of-path arrival time (ps)             13731
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
generator_inst1.counter_15_LC_11_18_6/carryin              LogicCell40_SEQ_MODE_1010      0             10423    504  RISE       1
generator_inst1.counter_15_LC_11_18_6/carryout             LogicCell40_SEQ_MODE_1010    186             10609    504  RISE       2
generator_inst1.counter_16_LC_11_18_7/carryin              LogicCell40_SEQ_MODE_1010      0             10609    504  RISE       1
generator_inst1.counter_16_LC_11_18_7/carryout             LogicCell40_SEQ_MODE_1010    186             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitin                            ICE_CARRY_IN_MUX               0             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitout                           ICE_CARRY_IN_MUX             289             11085    504  RISE       2
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryin        LogicCell40_SEQ_MODE_0000      0             11085    504  RISE       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryout       LogicCell40_SEQ_MODE_0000    186             11271    504  RISE       2
generator_inst1.counter_18_LC_11_19_1/carryin              LogicCell40_SEQ_MODE_1010      0             11271    504  RISE       1
generator_inst1.counter_18_LC_11_19_1/carryout             LogicCell40_SEQ_MODE_1010    186             11457    504  RISE       2
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryin        LogicCell40_SEQ_MODE_0000      0             11457    504  RISE       1
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryout       LogicCell40_SEQ_MODE_0000    186             11643    504  RISE       2
generator_inst1.counter_RNO_0_20_LC_11_19_3/carryin        LogicCell40_SEQ_MODE_0000      0             11643    504  RISE       1
generator_inst1.counter_RNO_0_20_LC_11_19_3/carryout       LogicCell40_SEQ_MODE_0000    186             11829    504  RISE       2
generator_inst1.counter_RNO_0_21_LC_11_19_4/carryin        LogicCell40_SEQ_MODE_0000      0             11829    504  RISE       1
generator_inst1.counter_RNO_0_21_LC_11_19_4/carryout       LogicCell40_SEQ_MODE_0000    186             12015    504  RISE       2
I__297/I                                                   InMux                          0             12015    504  RISE       1
I__297/O                                                   InMux                        382             12397    504  RISE       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/in3            LogicCell40_SEQ_MODE_0000      0             12397    504  RISE       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/lcout          LogicCell40_SEQ_MODE_0000    465             12863    504  RISE       1
I__298/I                                                   LocalMux                       0             12863    504  RISE       1
I__298/O                                                   LocalMux                     486             13348    504  RISE       1
I__299/I                                                   InMux                          0             13348    504  RISE       1
I__299/O                                                   InMux                        382             13731    504  RISE       1
generator_inst1.counter_22_LC_10_19_2/in3                  LogicCell40_SEQ_MODE_1010      0             13731    504  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: RST_N     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST_N
Clock Port        : CLK
Clock Reference   : top|CLK:R
Setup Time        : 5778


Data Path Delay               11211
+ Setup Time                    235
- Capture Clock Path Delay    -5668
---------------------------- ------
Setup to Clock                 5778

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                          top                        0      0                  RISE  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  RISE  1       
RST_N_ibuf_iopad/DOUT                          IO_PAD                     760    760                RISE  1       
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__202/I                                       Odrv12                     0      1670               RISE  1       
I__202/O                                       Odrv12                     724    2393               RISE  1       
I__203/I                                       Span12Mux_v                0      2393               RISE  1       
I__203/O                                       Span12Mux_v                724    3117               RISE  1       
I__204/I                                       LocalMux                   0      3117               RISE  1       
I__204/O                                       LocalMux                   486    3603               RISE  1       
I__205/I                                       InMux                      0      3603               RISE  1       
I__205/O                                       InMux                      382    3985               RISE  1       
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000  0      3985               RISE  1       
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000  424    4409               FALL  1       
I__193/I                                       Odrv12                     0      4409               FALL  1       
I__193/O                                       Odrv12                     796    5205               FALL  1       
I__194/I                                       Span12Mux_h                0      5205               FALL  1       
I__194/O                                       Span12Mux_h                796    6001               FALL  1       
I__195/I                                       Span12Mux_h                0      6001               FALL  1       
I__195/O                                       Span12Mux_h                796    6797               FALL  1       
I__196/I                                       Span12Mux_v                0      6797               FALL  1       
I__196/O                                       Span12Mux_v                796    7593               FALL  1       
I__197/I                                       Sp12to4                    0      7593               FALL  1       
I__197/O                                       Sp12to4                    662    8254               FALL  1       
I__198/I                                       Span4Mux_h                 0      8254               FALL  1       
I__198/O                                       Span4Mux_h                 465    8719               FALL  1       
I__199/I                                       Span4Mux_s1_h              0      8719               FALL  1       
I__199/O                                       Span4Mux_s1_h              248    8968               FALL  1       
I__200/I                                       LocalMux                   0      8968               FALL  1       
I__200/O                                       LocalMux                   455    9422               FALL  1       
I__201/I                                       IoInMux                    0      9422               FALL  1       
I__201/O                                       IoInMux                    320    9743               FALL  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      9743               FALL  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                     827    10570              FALL  26      
I__229/I                                       gio2CtrlBuf                0      10570              FALL  1       
I__229/O                                       gio2CtrlBuf                0      10570              FALL  1       
I__230/I                                       GlobalMux                  0      10570              FALL  1       
I__230/O                                       GlobalMux                  114    10683              FALL  1       
I__231/I                                       SRMux                      0      10683              FALL  1       
I__231/O                                       SRMux                      527    11211              FALL  1       
generator_inst1.counter_9_LC_10_17_4/sr        LogicCell40_SEQ_MODE_1010  0      11211              FALL  1       

Capture Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                         top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__53/I                                     Odrv4                      0      1420               RISE  1       
I__53/O                                     Odrv4                      517    1936               RISE  1       
I__54/I                                     IoSpan4Mux                 0      1936               RISE  1       
I__54/O                                     IoSpan4Mux                 424    2360               RISE  1       
I__55/I                                     IoSpan4Mux                 0      2360               RISE  1       
I__55/O                                     IoSpan4Mux                 424    2784               RISE  1       
I__56/I                                     IoSpan4Mux                 0      2784               RISE  1       
I__56/O                                     IoSpan4Mux                 424    3208               RISE  1       
I__57/I                                     LocalMux                   0      3208               RISE  1       
I__57/O                                     LocalMux                   486    3694               RISE  1       
I__58/I                                     IoInMux                    0      3694               RISE  1       
I__58/O                                     IoInMux                    382    4076               RISE  1       
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  26      
I__237/I                                    gio2CtrlBuf                0      4986               RISE  1       
I__237/O                                    gio2CtrlBuf                0      4986               RISE  1       
I__238/I                                    GlobalMux                  0      4986               RISE  1       
I__238/O                                    GlobalMux                  227    5213               RISE  1       
I__239/I                                    ClkMux                     0      5213               RISE  1       
I__239/O                                    ClkMux                     455    5668               RISE  1       
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010  0      5668               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: signal_out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : signal_out
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 16922


Launch Clock Path Delay        5668
+ Clock To Q Delay              796
+ Data Path Delay             10458
---------------------------- ------
Clock To Out Delay            16922

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                         top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__53/I                                     Odrv4                      0      1420               RISE  1       
I__53/O                                     Odrv4                      517    1936               RISE  1       
I__54/I                                     IoSpan4Mux                 0      1936               RISE  1       
I__54/O                                     IoSpan4Mux                 424    2360               RISE  1       
I__55/I                                     IoSpan4Mux                 0      2360               RISE  1       
I__55/O                                     IoSpan4Mux                 424    2784               RISE  1       
I__56/I                                     IoSpan4Mux                 0      2784               RISE  1       
I__56/O                                     IoSpan4Mux                 424    3208               RISE  1       
I__57/I                                     LocalMux                   0      3208               RISE  1       
I__57/O                                     LocalMux                   486    3694               RISE  1       
I__58/I                                     IoInMux                    0      3694               RISE  1       
I__58/O                                     IoInMux                    382    4076               RISE  1       
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  26      
I__237/I                                    gio2CtrlBuf                0      4986               RISE  1       
I__237/O                                    gio2CtrlBuf                0      4986               RISE  1       
I__238/I                                    GlobalMux                  0      4986               RISE  1       
I__238/O                                    GlobalMux                  227    5213               RISE  1       
I__242/I                                    ClkMux                     0      5213               RISE  1       
I__242/O                                    ClkMux                     455    5668               RISE  1       
receptor_inst1.signal_out_LC_10_19_7/clk    LogicCell40_SEQ_MODE_1010  0      5668               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
receptor_inst1.signal_out_LC_10_19_7/lcout  LogicCell40_SEQ_MODE_1010  796    6464               FALL  1       
I__66/I                                     Odrv12                     0      6464               FALL  1       
I__66/O                                     Odrv12                     796    7260               FALL  1       
I__67/I                                     Span12Mux_h                0      7260               FALL  1       
I__67/O                                     Span12Mux_h                796    8056               FALL  1       
I__68/I                                     Span12Mux_v                0      8056               FALL  1       
I__68/O                                     Span12Mux_v                796    8852               FALL  1       
I__69/I                                     Sp12to4                    0      8852               FALL  1       
I__69/O                                     Sp12to4                    662    9513               FALL  1       
I__70/I                                     Span4Mux_s2_v              0      9513               FALL  1       
I__70/O                                     Span4Mux_s2_v              372    9886               FALL  1       
I__71/I                                     IoSpan4Mux                 0      9886               FALL  1       
I__71/O                                     IoSpan4Mux                 475    10361              FALL  1       
I__72/I                                     LocalMux                   0      10361              FALL  1       
I__72/O                                     LocalMux                   455    10816              FALL  1       
I__73/I                                     IoInMux                    0      10816              FALL  1       
I__73/O                                     IoInMux                    320    11136              FALL  1       
signal_out_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      11136              FALL  1       
signal_out_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     3297   14434              FALL  1       
signal_out_obuf_iopad/DIN                   IO_PAD                     0      14434              FALL  1       
signal_out_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2488   16922              FALL  1       
signal_out                                  top                        0      16922              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: RST_N     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST_N
Clock Port        : CLK
Clock Reference   : top|CLK:R
Hold Time         : -5067


Capture Clock Path Delay       5668
+ Hold  Time                      0
- Data Path Delay            -10735
---------------------------- ------
Hold Time                     -5067

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                                          top                        0      0                  FALL  1       
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                     0      0                  FALL  1       
RST_N_ibuf_iopad/DOUT                          IO_PAD                     460    460                FALL  1       
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__202/I                                       Odrv12                     0      1142               FALL  1       
I__202/O                                       Odrv12                     796    1938               FALL  1       
I__203/I                                       Span12Mux_v                0      1938               FALL  1       
I__203/O                                       Span12Mux_v                796    2734               FALL  1       
I__204/I                                       LocalMux                   0      2734               FALL  1       
I__204/O                                       LocalMux                   455    3189               FALL  1       
I__205/I                                       InMux                      0      3189               FALL  1       
I__205/O                                       InMux                      320    3509               FALL  1       
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000  0      3509               FALL  1       
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000  424    3933               FALL  1       
I__193/I                                       Odrv12                     0      3933               FALL  1       
I__193/O                                       Odrv12                     796    4729               FALL  1       
I__194/I                                       Span12Mux_h                0      4729               FALL  1       
I__194/O                                       Span12Mux_h                796    5525               FALL  1       
I__195/I                                       Span12Mux_h                0      5525               FALL  1       
I__195/O                                       Span12Mux_h                796    6321               FALL  1       
I__196/I                                       Span12Mux_v                0      6321               FALL  1       
I__196/O                                       Span12Mux_v                796    7117               FALL  1       
I__197/I                                       Sp12to4                    0      7117               FALL  1       
I__197/O                                       Sp12to4                    662    7779               FALL  1       
I__198/I                                       Span4Mux_h                 0      7779               FALL  1       
I__198/O                                       Span4Mux_h                 465    8244               FALL  1       
I__199/I                                       Span4Mux_s1_h              0      8244               FALL  1       
I__199/O                                       Span4Mux_s1_h              248    8492               FALL  1       
I__200/I                                       LocalMux                   0      8492               FALL  1       
I__200/O                                       LocalMux                   455    8947               FALL  1       
I__201/I                                       IoInMux                    0      8947               FALL  1       
I__201/O                                       IoInMux                    320    9267               FALL  1       
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      9267               FALL  1       
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                     827    10094              FALL  26      
I__229/I                                       gio2CtrlBuf                0      10094              FALL  1       
I__229/O                                       gio2CtrlBuf                0      10094              FALL  1       
I__230/I                                       GlobalMux                  0      10094              FALL  1       
I__230/O                                       GlobalMux                  114    10208              FALL  1       
I__231/I                                       SRMux                      0      10208              FALL  1       
I__231/O                                       SRMux                      527    10735              FALL  1       
generator_inst1.counter_9_LC_10_17_4/sr        LogicCell40_SEQ_MODE_1010  0      10735              FALL  1       

Capture Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                         top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__53/I                                     Odrv4                      0      1420               RISE  1       
I__53/O                                     Odrv4                      517    1936               RISE  1       
I__54/I                                     IoSpan4Mux                 0      1936               RISE  1       
I__54/O                                     IoSpan4Mux                 424    2360               RISE  1       
I__55/I                                     IoSpan4Mux                 0      2360               RISE  1       
I__55/O                                     IoSpan4Mux                 424    2784               RISE  1       
I__56/I                                     IoSpan4Mux                 0      2784               RISE  1       
I__56/O                                     IoSpan4Mux                 424    3208               RISE  1       
I__57/I                                     LocalMux                   0      3208               RISE  1       
I__57/O                                     LocalMux                   486    3694               RISE  1       
I__58/I                                     IoInMux                    0      3694               RISE  1       
I__58/O                                     IoInMux                    382    4076               RISE  1       
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  26      
I__237/I                                    gio2CtrlBuf                0      4986               RISE  1       
I__237/O                                    gio2CtrlBuf                0      4986               RISE  1       
I__238/I                                    GlobalMux                  0      4986               RISE  1       
I__238/O                                    GlobalMux                  227    5213               RISE  1       
I__239/I                                    ClkMux                     0      5213               RISE  1       
I__239/O                                    ClkMux                     455    5668               RISE  1       
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010  0      5668               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: signal_out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : signal_out
Clock Port         : CLK
Clock Reference    : top|CLK:R
Clock to Out Delay : 16200


Launch Clock Path Delay        5668
+ Clock To Q Delay              796
+ Data Path Delay              9736
---------------------------- ------
Clock To Out Delay            16200

Launch Clock Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                         top                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__53/I                                     Odrv4                      0      1420               RISE  1       
I__53/O                                     Odrv4                      517    1936               RISE  1       
I__54/I                                     IoSpan4Mux                 0      1936               RISE  1       
I__54/O                                     IoSpan4Mux                 424    2360               RISE  1       
I__55/I                                     IoSpan4Mux                 0      2360               RISE  1       
I__55/O                                     IoSpan4Mux                 424    2784               RISE  1       
I__56/I                                     IoSpan4Mux                 0      2784               RISE  1       
I__56/O                                     IoSpan4Mux                 424    3208               RISE  1       
I__57/I                                     LocalMux                   0      3208               RISE  1       
I__57/O                                     LocalMux                   486    3694               RISE  1       
I__58/I                                     IoInMux                    0      3694               RISE  1       
I__58/O                                     IoInMux                    382    4076               RISE  1       
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4076               RISE  1       
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     910    4986               RISE  26      
I__237/I                                    gio2CtrlBuf                0      4986               RISE  1       
I__237/O                                    gio2CtrlBuf                0      4986               RISE  1       
I__238/I                                    GlobalMux                  0      4986               RISE  1       
I__238/O                                    GlobalMux                  227    5213               RISE  1       
I__242/I                                    ClkMux                     0      5213               RISE  1       
I__242/O                                    ClkMux                     455    5668               RISE  1       
receptor_inst1.signal_out_LC_10_19_7/clk    LogicCell40_SEQ_MODE_1010  0      5668               RISE  1       

Data Path
pin name                                    model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------  -------------------------  -----  -----------------  ----  ------  
receptor_inst1.signal_out_LC_10_19_7/lcout  LogicCell40_SEQ_MODE_1010  796    6464               RISE  1       
I__66/I                                     Odrv12                     0      6464               RISE  1       
I__66/O                                     Odrv12                     724    7188               RISE  1       
I__67/I                                     Span12Mux_h                0      7188               RISE  1       
I__67/O                                     Span12Mux_h                724    7911               RISE  1       
I__68/I                                     Span12Mux_v                0      7911               RISE  1       
I__68/O                                     Span12Mux_v                724    8635               RISE  1       
I__69/I                                     Sp12to4                    0      8635               RISE  1       
I__69/O                                     Sp12to4                    631    9265               RISE  1       
I__70/I                                     Span4Mux_s2_v              0      9265               RISE  1       
I__70/O                                     Span4Mux_s2_v              372    9638               RISE  1       
I__71/I                                     IoSpan4Mux                 0      9638               RISE  1       
I__71/O                                     IoSpan4Mux                 424    10061              RISE  1       
I__72/I                                     LocalMux                   0      10061              RISE  1       
I__72/O                                     LocalMux                   486    10547              RISE  1       
I__73/I                                     IoInMux                    0      10547              RISE  1       
I__73/O                                     IoInMux                    382    10930              RISE  1       
signal_out_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      10930              RISE  1       
signal_out_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2956   13886              RISE  1       
signal_out_obuf_iopad/DIN                   IO_PAD                     0      13886              RISE  1       
signal_out_obuf_iopad/PACKAGEPIN:out        IO_PAD                     2314   16200              RISE  1       
signal_out                                  top                        0      16200              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_22_LC_10_19_2/in3
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Setup Constraint : 8970p
Path slack       : 504p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          7267
---------------------------------------   ----- 
End-of-path arrival time (ps)             13731
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
generator_inst1.counter_15_LC_11_18_6/carryin              LogicCell40_SEQ_MODE_1010      0             10423    504  RISE       1
generator_inst1.counter_15_LC_11_18_6/carryout             LogicCell40_SEQ_MODE_1010    186             10609    504  RISE       2
generator_inst1.counter_16_LC_11_18_7/carryin              LogicCell40_SEQ_MODE_1010      0             10609    504  RISE       1
generator_inst1.counter_16_LC_11_18_7/carryout             LogicCell40_SEQ_MODE_1010    186             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitin                            ICE_CARRY_IN_MUX               0             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitout                           ICE_CARRY_IN_MUX             289             11085    504  RISE       2
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryin        LogicCell40_SEQ_MODE_0000      0             11085    504  RISE       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryout       LogicCell40_SEQ_MODE_0000    186             11271    504  RISE       2
generator_inst1.counter_18_LC_11_19_1/carryin              LogicCell40_SEQ_MODE_1010      0             11271    504  RISE       1
generator_inst1.counter_18_LC_11_19_1/carryout             LogicCell40_SEQ_MODE_1010    186             11457    504  RISE       2
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryin        LogicCell40_SEQ_MODE_0000      0             11457    504  RISE       1
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryout       LogicCell40_SEQ_MODE_0000    186             11643    504  RISE       2
generator_inst1.counter_RNO_0_20_LC_11_19_3/carryin        LogicCell40_SEQ_MODE_0000      0             11643    504  RISE       1
generator_inst1.counter_RNO_0_20_LC_11_19_3/carryout       LogicCell40_SEQ_MODE_0000    186             11829    504  RISE       2
generator_inst1.counter_RNO_0_21_LC_11_19_4/carryin        LogicCell40_SEQ_MODE_0000      0             11829    504  RISE       1
generator_inst1.counter_RNO_0_21_LC_11_19_4/carryout       LogicCell40_SEQ_MODE_0000    186             12015    504  RISE       2
I__297/I                                                   InMux                          0             12015    504  RISE       1
I__297/O                                                   InMux                        382             12397    504  RISE       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/in3            LogicCell40_SEQ_MODE_0000      0             12397    504  RISE       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/lcout          LogicCell40_SEQ_MODE_0000    465             12863    504  RISE       1
I__298/I                                                   LocalMux                       0             12863    504  RISE       1
I__298/O                                                   LocalMux                     486             13348    504  RISE       1
I__299/I                                                   InMux                          0             13348    504  RISE       1
I__299/O                                                   InMux                        382             13731    504  RISE       1
generator_inst1.counter_22_LC_10_19_2/in3                  LogicCell40_SEQ_MODE_1010      0             13731    504  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_21_LC_10_19_1/in3
Capture Clock    : generator_inst1.counter_21_LC_10_19_1/clk
Setup Constraint : 8970p
Path slack       : 690p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          7081
---------------------------------------   ----- 
End-of-path arrival time (ps)             13545
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
generator_inst1.counter_15_LC_11_18_6/carryin              LogicCell40_SEQ_MODE_1010      0             10423    504  RISE       1
generator_inst1.counter_15_LC_11_18_6/carryout             LogicCell40_SEQ_MODE_1010    186             10609    504  RISE       2
generator_inst1.counter_16_LC_11_18_7/carryin              LogicCell40_SEQ_MODE_1010      0             10609    504  RISE       1
generator_inst1.counter_16_LC_11_18_7/carryout             LogicCell40_SEQ_MODE_1010    186             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitin                            ICE_CARRY_IN_MUX               0             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitout                           ICE_CARRY_IN_MUX             289             11085    504  RISE       2
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryin        LogicCell40_SEQ_MODE_0000      0             11085    504  RISE       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryout       LogicCell40_SEQ_MODE_0000    186             11271    504  RISE       2
generator_inst1.counter_18_LC_11_19_1/carryin              LogicCell40_SEQ_MODE_1010      0             11271    504  RISE       1
generator_inst1.counter_18_LC_11_19_1/carryout             LogicCell40_SEQ_MODE_1010    186             11457    504  RISE       2
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryin        LogicCell40_SEQ_MODE_0000      0             11457    504  RISE       1
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryout       LogicCell40_SEQ_MODE_0000    186             11643    504  RISE       2
generator_inst1.counter_RNO_0_20_LC_11_19_3/carryin        LogicCell40_SEQ_MODE_0000      0             11643    504  RISE       1
generator_inst1.counter_RNO_0_20_LC_11_19_3/carryout       LogicCell40_SEQ_MODE_0000    186             11829    504  RISE       2
I__304/I                                                   InMux                          0             11829    690  RISE       1
I__304/O                                                   InMux                        382             12211    690  RISE       1
generator_inst1.counter_RNO_0_21_LC_11_19_4/in3            LogicCell40_SEQ_MODE_0000      0             12211    690  RISE       1
generator_inst1.counter_RNO_0_21_LC_11_19_4/lcout          LogicCell40_SEQ_MODE_0000    465             12677    690  RISE       1
I__305/I                                                   LocalMux                       0             12677    690  RISE       1
I__305/O                                                   LocalMux                     486             13162    690  RISE       1
I__306/I                                                   InMux                          0             13162    690  RISE       1
I__306/O                                                   InMux                        382             13545    690  RISE       1
generator_inst1.counter_21_LC_10_19_1/in3                  LogicCell40_SEQ_MODE_1010      0             13545    690  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_20_LC_10_19_6/in3
Capture Clock    : generator_inst1.counter_20_LC_10_19_6/clk
Setup Constraint : 8970p
Path slack       : 876p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          6895
---------------------------------------   ----- 
End-of-path arrival time (ps)             13359
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
generator_inst1.counter_15_LC_11_18_6/carryin              LogicCell40_SEQ_MODE_1010      0             10423    504  RISE       1
generator_inst1.counter_15_LC_11_18_6/carryout             LogicCell40_SEQ_MODE_1010    186             10609    504  RISE       2
generator_inst1.counter_16_LC_11_18_7/carryin              LogicCell40_SEQ_MODE_1010      0             10609    504  RISE       1
generator_inst1.counter_16_LC_11_18_7/carryout             LogicCell40_SEQ_MODE_1010    186             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitin                            ICE_CARRY_IN_MUX               0             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitout                           ICE_CARRY_IN_MUX             289             11085    504  RISE       2
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryin        LogicCell40_SEQ_MODE_0000      0             11085    504  RISE       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryout       LogicCell40_SEQ_MODE_0000    186             11271    504  RISE       2
generator_inst1.counter_18_LC_11_19_1/carryin              LogicCell40_SEQ_MODE_1010      0             11271    504  RISE       1
generator_inst1.counter_18_LC_11_19_1/carryout             LogicCell40_SEQ_MODE_1010    186             11457    504  RISE       2
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryin        LogicCell40_SEQ_MODE_0000      0             11457    504  RISE       1
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryout       LogicCell40_SEQ_MODE_0000    186             11643    504  RISE       2
I__152/I                                                   InMux                          0             11643    876  RISE       1
I__152/O                                                   InMux                        382             12025    876  RISE       1
generator_inst1.counter_RNO_0_20_LC_11_19_3/in3            LogicCell40_SEQ_MODE_0000      0             12025    876  RISE       1
generator_inst1.counter_RNO_0_20_LC_11_19_3/lcout          LogicCell40_SEQ_MODE_0000    465             12490    876  RISE       1
I__153/I                                                   LocalMux                       0             12490    876  RISE       1
I__153/O                                                   LocalMux                     486             12976    876  RISE       1
I__154/I                                                   InMux                          0             12976    876  RISE       1
I__154/O                                                   InMux                        382             13359    876  RISE       1
generator_inst1.counter_20_LC_10_19_6/in3                  LogicCell40_SEQ_MODE_1010      0             13359    876  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_19_LC_10_19_5/in2
Capture Clock    : generator_inst1.counter_19_LC_10_19_5/clk
Setup Constraint : 8970p
Path slack       : 917p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          6709
---------------------------------------   ----- 
End-of-path arrival time (ps)             13173
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
generator_inst1.counter_15_LC_11_18_6/carryin              LogicCell40_SEQ_MODE_1010      0             10423    504  RISE       1
generator_inst1.counter_15_LC_11_18_6/carryout             LogicCell40_SEQ_MODE_1010    186             10609    504  RISE       2
generator_inst1.counter_16_LC_11_18_7/carryin              LogicCell40_SEQ_MODE_1010      0             10609    504  RISE       1
generator_inst1.counter_16_LC_11_18_7/carryout             LogicCell40_SEQ_MODE_1010    186             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitin                            ICE_CARRY_IN_MUX               0             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitout                           ICE_CARRY_IN_MUX             289             11085    504  RISE       2
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryin        LogicCell40_SEQ_MODE_0000      0             11085    504  RISE       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryout       LogicCell40_SEQ_MODE_0000    186             11271    504  RISE       2
generator_inst1.counter_18_LC_11_19_1/carryin              LogicCell40_SEQ_MODE_1010      0             11271    504  RISE       1
generator_inst1.counter_18_LC_11_19_1/carryout             LogicCell40_SEQ_MODE_1010    186             11457    504  RISE       2
I__161/I                                                   InMux                          0             11457    918  RISE       1
I__161/O                                                   InMux                        382             11839    918  RISE       1
generator_inst1.counter_RNO_0_19_LC_11_19_2/in3            LogicCell40_SEQ_MODE_0000      0             11839    918  RISE       1
generator_inst1.counter_RNO_0_19_LC_11_19_2/lcout          LogicCell40_SEQ_MODE_0000    465             12304    918  RISE       1
I__162/I                                                   LocalMux                       0             12304    918  RISE       1
I__162/O                                                   LocalMux                     486             12790    918  RISE       1
I__163/I                                                   InMux                          0             12790    918  RISE       1
I__163/O                                                   InMux                        382             13173    918  RISE       1
I__164/I                                                   CascadeMux                     0             13173    918  RISE       1
I__164/O                                                   CascadeMux                     0             13173    918  RISE       1
generator_inst1.counter_19_LC_10_19_5/in2                  LogicCell40_SEQ_MODE_1010      0             13173    918  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_17_LC_10_19_4/in3
Capture Clock    : generator_inst1.counter_17_LC_10_19_4/clk
Setup Constraint : 8970p
Path slack       : 1434p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          6337
---------------------------------------   ----- 
End-of-path arrival time (ps)             12801
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
generator_inst1.counter_15_LC_11_18_6/carryin              LogicCell40_SEQ_MODE_1010      0             10423    504  RISE       1
generator_inst1.counter_15_LC_11_18_6/carryout             LogicCell40_SEQ_MODE_1010    186             10609    504  RISE       2
generator_inst1.counter_16_LC_11_18_7/carryin              LogicCell40_SEQ_MODE_1010      0             10609    504  RISE       1
generator_inst1.counter_16_LC_11_18_7/carryout             LogicCell40_SEQ_MODE_1010    186             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitin                            ICE_CARRY_IN_MUX               0             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitout                           ICE_CARRY_IN_MUX             289             11085    504  RISE       2
I__171/I                                                   InMux                          0             11085   1434  RISE       1
I__171/O                                                   InMux                        382             11467   1434  RISE       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/in3            LogicCell40_SEQ_MODE_0000      0             11467   1434  RISE       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/lcout          LogicCell40_SEQ_MODE_0000    465             11932   1434  RISE       1
I__172/I                                                   LocalMux                       0             11932   1434  RISE       1
I__172/O                                                   LocalMux                     486             12418   1434  RISE       1
I__173/I                                                   InMux                          0             12418   1434  RISE       1
I__173/O                                                   InMux                        382             12801   1434  RISE       1
generator_inst1.counter_17_LC_10_19_4/in3                  LogicCell40_SEQ_MODE_1010      0             12801   1434  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_23_LC_11_19_6/in3
Capture Clock    : generator_inst1.counter_23_LC_11_19_6/clk
Setup Constraint : 8970p
Path slack       : 1651p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          6120
---------------------------------------   ----- 
End-of-path arrival time (ps)             12584
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
generator_inst1.counter_15_LC_11_18_6/carryin              LogicCell40_SEQ_MODE_1010      0             10423    504  RISE       1
generator_inst1.counter_15_LC_11_18_6/carryout             LogicCell40_SEQ_MODE_1010    186             10609    504  RISE       2
generator_inst1.counter_16_LC_11_18_7/carryin              LogicCell40_SEQ_MODE_1010      0             10609    504  RISE       1
generator_inst1.counter_16_LC_11_18_7/carryout             LogicCell40_SEQ_MODE_1010    186             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitin                            ICE_CARRY_IN_MUX               0             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitout                           ICE_CARRY_IN_MUX             289             11085    504  RISE       2
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryin        LogicCell40_SEQ_MODE_0000      0             11085    504  RISE       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryout       LogicCell40_SEQ_MODE_0000    186             11271    504  RISE       2
generator_inst1.counter_18_LC_11_19_1/carryin              LogicCell40_SEQ_MODE_1010      0             11271    504  RISE       1
generator_inst1.counter_18_LC_11_19_1/carryout             LogicCell40_SEQ_MODE_1010    186             11457    504  RISE       2
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryin        LogicCell40_SEQ_MODE_0000      0             11457    504  RISE       1
generator_inst1.counter_RNO_0_19_LC_11_19_2/carryout       LogicCell40_SEQ_MODE_0000    186             11643    504  RISE       2
generator_inst1.counter_RNO_0_20_LC_11_19_3/carryin        LogicCell40_SEQ_MODE_0000      0             11643    504  RISE       1
generator_inst1.counter_RNO_0_20_LC_11_19_3/carryout       LogicCell40_SEQ_MODE_0000    186             11829    504  RISE       2
generator_inst1.counter_RNO_0_21_LC_11_19_4/carryin        LogicCell40_SEQ_MODE_0000      0             11829    504  RISE       1
generator_inst1.counter_RNO_0_21_LC_11_19_4/carryout       LogicCell40_SEQ_MODE_0000    186             12015    504  RISE       2
generator_inst1.counter_RNO_0_22_LC_11_19_5/carryin        LogicCell40_SEQ_MODE_0000      0             12015   1651  RISE       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/carryout       LogicCell40_SEQ_MODE_0000    186             12201   1651  RISE       1
I__296/I                                                   InMux                          0             12201   1651  RISE       1
I__296/O                                                   InMux                        382             12584   1651  RISE       1
generator_inst1.counter_23_LC_11_19_6/in3                  LogicCell40_SEQ_MODE_1010      0             12584   1651  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_23_LC_11_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_12_LC_10_19_3/in2
Capture Clock    : generator_inst1.counter_12_LC_10_19_3/clk
Setup Constraint : 8970p
Path slack       : 2509p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          5117
---------------------------------------   ----- 
End-of-path arrival time (ps)             11581
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
I__106/I                                                   InMux                          0              9865   2509  RISE       1
I__106/O                                                   InMux                        382             10247   2509  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/in3            LogicCell40_SEQ_MODE_0000      0             10247   2509  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/lcout          LogicCell40_SEQ_MODE_0000    465             10713   2509  RISE       1
I__107/I                                                   LocalMux                       0             10713   2509  RISE       1
I__107/O                                                   LocalMux                     486             11198   2509  RISE       1
I__108/I                                                   InMux                          0             11198   2509  RISE       1
I__108/O                                                   InMux                        382             11581   2509  RISE       1
I__109/I                                                   CascadeMux                     0             11581   2509  RISE       1
I__109/O                                                   CascadeMux                     0             11581   2509  RISE       1
generator_inst1.counter_12_LC_10_19_3/in2                  LogicCell40_SEQ_MODE_1010      0             11581   2509  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_18_LC_11_19_1/in3
Capture Clock    : generator_inst1.counter_18_LC_11_19_1/clk
Setup Constraint : 8970p
Path slack       : 2582p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          5189
---------------------------------------   ----- 
End-of-path arrival time (ps)             11653
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
generator_inst1.counter_15_LC_11_18_6/carryin              LogicCell40_SEQ_MODE_1010      0             10423    504  RISE       1
generator_inst1.counter_15_LC_11_18_6/carryout             LogicCell40_SEQ_MODE_1010    186             10609    504  RISE       2
generator_inst1.counter_16_LC_11_18_7/carryin              LogicCell40_SEQ_MODE_1010      0             10609    504  RISE       1
generator_inst1.counter_16_LC_11_18_7/carryout             LogicCell40_SEQ_MODE_1010    186             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitin                            ICE_CARRY_IN_MUX               0             10795    504  RISE       1
IN_MUX_bfv_11_19_0_/carryinitout                           ICE_CARRY_IN_MUX             289             11085    504  RISE       2
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryin        LogicCell40_SEQ_MODE_0000      0             11085    504  RISE       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryout       LogicCell40_SEQ_MODE_0000    186             11271    504  RISE       2
I__170/I                                                   InMux                          0             11271   2582  RISE       1
I__170/O                                                   InMux                        382             11653   2582  RISE       1
generator_inst1.counter_18_LC_11_19_1/in3                  LogicCell40_SEQ_MODE_1010      0             11653   2582  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.counter_17_LC_10_19_4/in2
Capture Clock    : generator_inst1.counter_17_LC_10_19_4/clk
Setup Constraint : 8970p
Path slack       : 3047p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4579
---------------------------------------   ----- 
End-of-path arrival time (ps)             11043
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout           LogicCell40_SEQ_MODE_1010    796              6464   1062  RISE       2
I__226/I                                             LocalMux                       0              6464   3047  RISE       1
I__226/O                                             LocalMux                     486              6950   3047  RISE       1
I__228/I                                             InMux                          0              6950   3047  RISE       1
I__228/O                                             InMux                        382              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/in0    LogicCell40_SEQ_MODE_0000      0              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/lcout  LogicCell40_SEQ_MODE_0000    662              7994   3047  RISE       1
I__206/I                                             Odrv12                         0              7994   3047  RISE       1
I__206/O                                             Odrv12                       724              8718   3047  RISE       1
I__207/I                                             LocalMux                       0              8718   3047  RISE       1
I__207/O                                             LocalMux                     486              9203   3047  RISE       1
I__208/I                                             InMux                          0              9203   3047  RISE       1
I__208/O                                             InMux                        382              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in1    LogicCell40_SEQ_MODE_0000      0              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    589             10175   3047  RISE       9
I__77/I                                              LocalMux                       0             10175   3047  RISE       1
I__77/O                                              LocalMux                     486             10661   3047  RISE       1
I__80/I                                              InMux                          0             10661   3047  RISE       1
I__80/O                                              InMux                        382             11043   3047  RISE       1
I__89/I                                              CascadeMux                     0             11043   3047  RISE       1
I__89/O                                              CascadeMux                     0             11043   3047  RISE       1
generator_inst1.counter_17_LC_10_19_4/in2            LogicCell40_SEQ_MODE_1010      0             11043   3047  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.counter_9_LC_10_17_4/in2
Capture Clock    : generator_inst1.counter_9_LC_10_17_4/clk
Setup Constraint : 8970p
Path slack       : 3047p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4579
---------------------------------------   ----- 
End-of-path arrival time (ps)             11043
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout           LogicCell40_SEQ_MODE_1010    796              6464   1062  RISE       2
I__226/I                                             LocalMux                       0              6464   3047  RISE       1
I__226/O                                             LocalMux                     486              6950   3047  RISE       1
I__228/I                                             InMux                          0              6950   3047  RISE       1
I__228/O                                             InMux                        382              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/in0    LogicCell40_SEQ_MODE_0000      0              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/lcout  LogicCell40_SEQ_MODE_0000    662              7994   3047  RISE       1
I__206/I                                             Odrv12                         0              7994   3047  RISE       1
I__206/O                                             Odrv12                       724              8718   3047  RISE       1
I__207/I                                             LocalMux                       0              8718   3047  RISE       1
I__207/O                                             LocalMux                     486              9203   3047  RISE       1
I__208/I                                             InMux                          0              9203   3047  RISE       1
I__208/O                                             InMux                        382              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in1    LogicCell40_SEQ_MODE_0000      0              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    589             10175   3047  RISE       9
I__78/I                                              LocalMux                       0             10175   3047  RISE       1
I__78/O                                              LocalMux                     486             10661   3047  RISE       1
I__86/I                                              InMux                          0             10661   3047  RISE       1
I__86/O                                              InMux                        382             11043   3047  RISE       1
I__93/I                                              CascadeMux                     0             11043   3047  RISE       1
I__93/O                                              CascadeMux                     0             11043   3047  RISE       1
generator_inst1.counter_9_LC_10_17_4/in2             LogicCell40_SEQ_MODE_1010      0             11043   3047  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.counter_21_LC_10_19_1/in2
Capture Clock    : generator_inst1.counter_21_LC_10_19_1/clk
Setup Constraint : 8970p
Path slack       : 3047p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4579
---------------------------------------   ----- 
End-of-path arrival time (ps)             11043
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout           LogicCell40_SEQ_MODE_1010    796              6464   1062  RISE       2
I__226/I                                             LocalMux                       0              6464   3047  RISE       1
I__226/O                                             LocalMux                     486              6950   3047  RISE       1
I__228/I                                             InMux                          0              6950   3047  RISE       1
I__228/O                                             InMux                        382              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/in0    LogicCell40_SEQ_MODE_0000      0              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/lcout  LogicCell40_SEQ_MODE_0000    662              7994   3047  RISE       1
I__206/I                                             Odrv12                         0              7994   3047  RISE       1
I__206/O                                             Odrv12                       724              8718   3047  RISE       1
I__207/I                                             LocalMux                       0              8718   3047  RISE       1
I__207/O                                             LocalMux                     486              9203   3047  RISE       1
I__208/I                                             InMux                          0              9203   3047  RISE       1
I__208/O                                             InMux                        382              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in1    LogicCell40_SEQ_MODE_0000      0              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    589             10175   3047  RISE       9
I__79/I                                              LocalMux                       0             10175   3047  RISE       1
I__79/O                                              LocalMux                     486             10661   3047  RISE       1
I__88/I                                              InMux                          0             10661   3047  RISE       1
I__88/O                                              InMux                        382             11043   3047  RISE       1
I__94/I                                              CascadeMux                     0             11043   3047  RISE       1
I__94/O                                              CascadeMux                     0             11043   3047  RISE       1
generator_inst1.counter_21_LC_10_19_1/in2            LogicCell40_SEQ_MODE_1010      0             11043   3047  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.counter_20_LC_10_19_6/in2
Capture Clock    : generator_inst1.counter_20_LC_10_19_6/clk
Setup Constraint : 8970p
Path slack       : 3047p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4579
---------------------------------------   ----- 
End-of-path arrival time (ps)             11043
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout           LogicCell40_SEQ_MODE_1010    796              6464   1062  RISE       2
I__226/I                                             LocalMux                       0              6464   3047  RISE       1
I__226/O                                             LocalMux                     486              6950   3047  RISE       1
I__228/I                                             InMux                          0              6950   3047  RISE       1
I__228/O                                             InMux                        382              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/in0    LogicCell40_SEQ_MODE_0000      0              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/lcout  LogicCell40_SEQ_MODE_0000    662              7994   3047  RISE       1
I__206/I                                             Odrv12                         0              7994   3047  RISE       1
I__206/O                                             Odrv12                       724              8718   3047  RISE       1
I__207/I                                             LocalMux                       0              8718   3047  RISE       1
I__207/O                                             LocalMux                     486              9203   3047  RISE       1
I__208/I                                             InMux                          0              9203   3047  RISE       1
I__208/O                                             InMux                        382              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in1    LogicCell40_SEQ_MODE_0000      0              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    589             10175   3047  RISE       9
I__77/I                                              LocalMux                       0             10175   3047  RISE       1
I__77/O                                              LocalMux                     486             10661   3047  RISE       1
I__81/I                                              InMux                          0             10661   3047  RISE       1
I__81/O                                              InMux                        382             11043   3047  RISE       1
I__90/I                                              CascadeMux                     0             11043   3047  RISE       1
I__90/O                                              CascadeMux                     0             11043   3047  RISE       1
generator_inst1.counter_20_LC_10_19_6/in2            LogicCell40_SEQ_MODE_1010      0             11043   3047  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.counter_22_LC_10_19_2/in2
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Setup Constraint : 8970p
Path slack       : 3047p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4579
---------------------------------------   ----- 
End-of-path arrival time (ps)             11043
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout           LogicCell40_SEQ_MODE_1010    796              6464   1062  RISE       2
I__226/I                                             LocalMux                       0              6464   3047  RISE       1
I__226/O                                             LocalMux                     486              6950   3047  RISE       1
I__228/I                                             InMux                          0              6950   3047  RISE       1
I__228/O                                             InMux                        382              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/in0    LogicCell40_SEQ_MODE_0000      0              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/lcout  LogicCell40_SEQ_MODE_0000    662              7994   3047  RISE       1
I__206/I                                             Odrv12                         0              7994   3047  RISE       1
I__206/O                                             Odrv12                       724              8718   3047  RISE       1
I__207/I                                             LocalMux                       0              8718   3047  RISE       1
I__207/O                                             LocalMux                     486              9203   3047  RISE       1
I__208/I                                             InMux                          0              9203   3047  RISE       1
I__208/O                                             InMux                        382              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in1    LogicCell40_SEQ_MODE_0000      0              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    589             10175   3047  RISE       9
I__77/I                                              LocalMux                       0             10175   3047  RISE       1
I__77/O                                              LocalMux                     486             10661   3047  RISE       1
I__82/I                                              InMux                          0             10661   3047  RISE       1
I__82/O                                              InMux                        382             11043   3047  RISE       1
I__91/I                                              CascadeMux                     0             11043   3047  RISE       1
I__91/O                                              CascadeMux                     0             11043   3047  RISE       1
generator_inst1.counter_22_LC_10_19_2/in2            LogicCell40_SEQ_MODE_1010      0             11043   3047  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.signal_out_LC_10_19_0/in2
Capture Clock    : generator_inst1.signal_out_LC_10_19_0/clk
Setup Constraint : 8970p
Path slack       : 3047p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4579
---------------------------------------   ----- 
End-of-path arrival time (ps)             11043
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout           LogicCell40_SEQ_MODE_1010    796              6464   1062  RISE       2
I__226/I                                             LocalMux                       0              6464   3047  RISE       1
I__226/O                                             LocalMux                     486              6950   3047  RISE       1
I__228/I                                             InMux                          0              6950   3047  RISE       1
I__228/O                                             InMux                        382              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/in0    LogicCell40_SEQ_MODE_0000      0              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/lcout  LogicCell40_SEQ_MODE_0000    662              7994   3047  RISE       1
I__206/I                                             Odrv12                         0              7994   3047  RISE       1
I__206/O                                             Odrv12                       724              8718   3047  RISE       1
I__207/I                                             LocalMux                       0              8718   3047  RISE       1
I__207/O                                             LocalMux                     486              9203   3047  RISE       1
I__208/I                                             InMux                          0              9203   3047  RISE       1
I__208/O                                             InMux                        382              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in1    LogicCell40_SEQ_MODE_0000      0              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    589             10175   3047  RISE       9
I__77/I                                              LocalMux                       0             10175   3047  RISE       1
I__77/O                                              LocalMux                     486             10661   3047  RISE       1
I__83/I                                              InMux                          0             10661   3047  RISE       1
I__83/O                                              InMux                        382             11043   3047  RISE       1
I__92/I                                              CascadeMux                     0             11043   3047  RISE       1
I__92/O                                              CascadeMux                     0             11043   3047  RISE       1
generator_inst1.signal_out_LC_10_19_0/in2            LogicCell40_SEQ_MODE_1010      0             11043   3047  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.counter_12_LC_10_19_3/in3
Capture Clock    : generator_inst1.counter_12_LC_10_19_3/clk
Setup Constraint : 8970p
Path slack       : 3192p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4579
---------------------------------------   ----- 
End-of-path arrival time (ps)             11043
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout           LogicCell40_SEQ_MODE_1010    796              6464   1062  RISE       2
I__226/I                                             LocalMux                       0              6464   3047  RISE       1
I__226/O                                             LocalMux                     486              6950   3047  RISE       1
I__228/I                                             InMux                          0              6950   3047  RISE       1
I__228/O                                             InMux                        382              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/in0    LogicCell40_SEQ_MODE_0000      0              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/lcout  LogicCell40_SEQ_MODE_0000    662              7994   3047  RISE       1
I__206/I                                             Odrv12                         0              7994   3047  RISE       1
I__206/O                                             Odrv12                       724              8718   3047  RISE       1
I__207/I                                             LocalMux                       0              8718   3047  RISE       1
I__207/O                                             LocalMux                     486              9203   3047  RISE       1
I__208/I                                             InMux                          0              9203   3047  RISE       1
I__208/O                                             InMux                        382              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in1    LogicCell40_SEQ_MODE_0000      0              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    589             10175   3047  RISE       9
I__77/I                                              LocalMux                       0             10175   3047  RISE       1
I__77/O                                              LocalMux                     486             10661   3047  RISE       1
I__84/I                                              InMux                          0             10661   3192  RISE       1
I__84/O                                              InMux                        382             11043   3192  RISE       1
generator_inst1.counter_12_LC_10_19_3/in3            LogicCell40_SEQ_MODE_1010      0             11043   3192  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.counter_19_LC_10_19_5/in3
Capture Clock    : generator_inst1.counter_19_LC_10_19_5/clk
Setup Constraint : 8970p
Path slack       : 3192p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4579
---------------------------------------   ----- 
End-of-path arrival time (ps)             11043
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout           LogicCell40_SEQ_MODE_1010    796              6464   1062  RISE       2
I__226/I                                             LocalMux                       0              6464   3047  RISE       1
I__226/O                                             LocalMux                     486              6950   3047  RISE       1
I__228/I                                             InMux                          0              6950   3047  RISE       1
I__228/O                                             InMux                        382              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/in0    LogicCell40_SEQ_MODE_0000      0              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/lcout  LogicCell40_SEQ_MODE_0000    662              7994   3047  RISE       1
I__206/I                                             Odrv12                         0              7994   3047  RISE       1
I__206/O                                             Odrv12                       724              8718   3047  RISE       1
I__207/I                                             LocalMux                       0              8718   3047  RISE       1
I__207/O                                             LocalMux                     486              9203   3047  RISE       1
I__208/I                                             InMux                          0              9203   3047  RISE       1
I__208/O                                             InMux                        382              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in1    LogicCell40_SEQ_MODE_0000      0              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    589             10175   3047  RISE       9
I__77/I                                              LocalMux                       0             10175   3047  RISE       1
I__77/O                                              LocalMux                     486             10661   3047  RISE       1
I__85/I                                              InMux                          0             10661   3192  RISE       1
I__85/O                                              InMux                        382             11043   3192  RISE       1
generator_inst1.counter_19_LC_10_19_5/in3            LogicCell40_SEQ_MODE_1010      0             11043   3192  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.counter_0_LC_10_17_3/in3
Capture Clock    : generator_inst1.counter_0_LC_10_17_3/clk
Setup Constraint : 8970p
Path slack       : 3192p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4579
---------------------------------------   ----- 
End-of-path arrival time (ps)             11043
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout           LogicCell40_SEQ_MODE_1010    796              6464   1062  RISE       2
I__226/I                                             LocalMux                       0              6464   3047  RISE       1
I__226/O                                             LocalMux                     486              6950   3047  RISE       1
I__228/I                                             InMux                          0              6950   3047  RISE       1
I__228/O                                             InMux                        382              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/in0    LogicCell40_SEQ_MODE_0000      0              7332   3047  RISE       1
generator_inst1.counter_RNISM7B1_1_LC_12_18_7/lcout  LogicCell40_SEQ_MODE_0000    662              7994   3047  RISE       1
I__206/I                                             Odrv12                         0              7994   3047  RISE       1
I__206/O                                             Odrv12                       724              8718   3047  RISE       1
I__207/I                                             LocalMux                       0              8718   3047  RISE       1
I__207/O                                             LocalMux                     486              9203   3047  RISE       1
I__208/I                                             InMux                          0              9203   3047  RISE       1
I__208/O                                             InMux                        382              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in1    LogicCell40_SEQ_MODE_0000      0              9586   3047  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    589             10175   3047  RISE       9
I__78/I                                              LocalMux                       0             10175   3047  RISE       1
I__78/O                                              LocalMux                     486             10661   3047  RISE       1
I__87/I                                              InMux                          0             10661   3192  RISE       1
I__87/O                                              InMux                        382             11043   3192  RISE       1
generator_inst1.counter_0_LC_10_17_3/in3             LogicCell40_SEQ_MODE_1010      0             11043   3192  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_9_LC_10_17_4/in3
Capture Clock    : generator_inst1.counter_9_LC_10_17_4/clk
Setup Constraint : 8970p
Path slack       : 3212p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4559
---------------------------------------   ----- 
End-of-path arrival time (ps)             11023
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
I__121/I                                                   InMux                          0              9307   3212  RISE       1
I__121/O                                                   InMux                        382              9689   3212  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/in3             LogicCell40_SEQ_MODE_0000      0              9689   3212  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/lcout           LogicCell40_SEQ_MODE_0000    465             10154   3212  RISE       1
I__122/I                                                   LocalMux                       0             10154   3212  RISE       1
I__122/O                                                   LocalMux                     486             10640   3212  RISE       1
I__123/I                                                   InMux                          0             10640   3212  RISE       1
I__123/O                                                   InMux                        382             11023   3212  RISE       1
generator_inst1.counter_9_LC_10_17_4/in3                   LogicCell40_SEQ_MODE_1010      0             11023   3212  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_16_LC_11_18_7/in3
Capture Clock    : generator_inst1.counter_16_LC_11_18_7/clk
Setup Constraint : 8970p
Path slack       : 3243p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4528
---------------------------------------   ----- 
End-of-path arrival time (ps)             10992
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
generator_inst1.counter_15_LC_11_18_6/carryin              LogicCell40_SEQ_MODE_1010      0             10423    504  RISE       1
generator_inst1.counter_15_LC_11_18_6/carryout             LogicCell40_SEQ_MODE_1010    186             10609    504  RISE       2
I__179/I                                                   InMux                          0             10609   3243  RISE       1
I__179/O                                                   InMux                        382             10992   3243  RISE       1
generator_inst1.counter_16_LC_11_18_7/in3                  LogicCell40_SEQ_MODE_1010      0             10992   3243  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_16_LC_11_18_7/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_15_LC_11_18_6/in3
Capture Clock    : generator_inst1.counter_15_LC_11_18_6/clk
Setup Constraint : 8970p
Path slack       : 3429p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4342
---------------------------------------   ----- 
End-of-path arrival time (ps)             10806
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
generator_inst1.counter_14_LC_11_18_5/carryin              LogicCell40_SEQ_MODE_1010      0             10237    504  RISE       1
generator_inst1.counter_14_LC_11_18_5/carryout             LogicCell40_SEQ_MODE_1010    186             10423    504  RISE       2
I__184/I                                                   InMux                          0             10423   3429  RISE       1
I__184/O                                                   InMux                        382             10806   3429  RISE       1
generator_inst1.counter_15_LC_11_18_6/in3                  LogicCell40_SEQ_MODE_1010      0             10806   3429  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_15_LC_11_18_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_14_LC_11_18_5/in3
Capture Clock    : generator_inst1.counter_14_LC_11_18_5/clk
Setup Constraint : 8970p
Path slack       : 3615p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          4156
---------------------------------------   ----- 
End-of-path arrival time (ps)             10620
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
generator_inst1.counter_13_LC_11_18_4/carryin              LogicCell40_SEQ_MODE_1010      0             10051    504  RISE       1
generator_inst1.counter_13_LC_11_18_4/carryout             LogicCell40_SEQ_MODE_1010    186             10237    504  RISE       2
I__185/I                                                   InMux                          0             10237   3615  RISE       1
I__185/O                                                   InMux                        382             10620   3615  RISE       1
generator_inst1.counter_14_LC_11_18_5/in3                  LogicCell40_SEQ_MODE_1010      0             10620   3615  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_14_LC_11_18_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_13_LC_11_18_4/in3
Capture Clock    : generator_inst1.counter_13_LC_11_18_4/clk
Setup Constraint : 8970p
Path slack       : 3802p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          3969
---------------------------------------   ----- 
End-of-path arrival time (ps)             10433
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
generator_inst1.counter_11_LC_11_18_2/carryin              LogicCell40_SEQ_MODE_1010      0              9679    504  RISE       1
generator_inst1.counter_11_LC_11_18_2/carryout             LogicCell40_SEQ_MODE_1010    186              9865    504  RISE       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin        LogicCell40_SEQ_MODE_0000      0              9865    504  RISE       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout       LogicCell40_SEQ_MODE_0000    186             10051    504  RISE       2
I__186/I                                                   InMux                          0             10051   3802  RISE       1
I__186/O                                                   InMux                        382             10433   3802  RISE       1
generator_inst1.counter_13_LC_11_18_4/in3                  LogicCell40_SEQ_MODE_1010      0             10433   3802  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_12_LC_10_19_3/in0
Capture Clock    : generator_inst1.counter_12_LC_10_19_3/clk
Setup Constraint : 8970p
Path slack       : 4040p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             13946

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         3442
---------------------------------------   ---- 
End-of-path arrival time (ps)             9906
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout           LogicCell40_SEQ_MODE_1010    796              6464    731  RISE       2
I__268/I                                             Odrv12                         0              6464   4039  RISE       1
I__268/O                                             Odrv12                       724              7188   4039  RISE       1
I__270/I                                             LocalMux                       0              7188   4039  RISE       1
I__270/O                                             LocalMux                     486              7673   4039  RISE       1
I__272/I                                             InMux                          0              7673   4039  RISE       1
I__272/O                                             InMux                        382              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in3    LogicCell40_SEQ_MODE_0000      0              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              8521   4039  RISE       9
I__254/I                                             Odrv4                          0              8521   4039  RISE       1
I__254/O                                             Odrv4                        517              9038   4039  RISE       1
I__256/I                                             LocalMux                       0              9038   4039  RISE       1
I__256/O                                             LocalMux                     486              9524   4039  RISE       1
I__258/I                                             InMux                          0              9524   4039  RISE       1
I__258/O                                             InMux                        382              9906   4039  RISE       1
generator_inst1.counter_12_LC_10_19_3/in0            LogicCell40_SEQ_MODE_1010      0              9906   4039  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_0_LC_10_17_3/in0
Capture Clock    : generator_inst1.counter_0_LC_10_17_3/clk
Setup Constraint : 8970p
Path slack       : 4040p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             13946

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         3442
---------------------------------------   ---- 
End-of-path arrival time (ps)             9906
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout           LogicCell40_SEQ_MODE_1010    796              6464    731  RISE       2
I__268/I                                             Odrv12                         0              6464   4039  RISE       1
I__268/O                                             Odrv12                       724              7188   4039  RISE       1
I__270/I                                             LocalMux                       0              7188   4039  RISE       1
I__270/O                                             LocalMux                     486              7673   4039  RISE       1
I__272/I                                             InMux                          0              7673   4039  RISE       1
I__272/O                                             InMux                        382              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in3    LogicCell40_SEQ_MODE_0000      0              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              8521   4039  RISE       9
I__255/I                                             Odrv4                          0              8521   4039  RISE       1
I__255/O                                             Odrv4                        517              9038   4039  RISE       1
I__257/I                                             LocalMux                       0              9038   4039  RISE       1
I__257/O                                             LocalMux                     486              9524   4039  RISE       1
I__265/I                                             InMux                          0              9524   4039  RISE       1
I__265/O                                             InMux                        382              9906   4039  RISE       1
generator_inst1.counter_0_LC_10_17_3/in0             LogicCell40_SEQ_MODE_1010      0              9906   4039  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_19_LC_10_19_5/in0
Capture Clock    : generator_inst1.counter_19_LC_10_19_5/clk
Setup Constraint : 8970p
Path slack       : 4040p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             13946

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         3442
---------------------------------------   ---- 
End-of-path arrival time (ps)             9906
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout           LogicCell40_SEQ_MODE_1010    796              6464    731  RISE       2
I__268/I                                             Odrv12                         0              6464   4039  RISE       1
I__268/O                                             Odrv12                       724              7188   4039  RISE       1
I__270/I                                             LocalMux                       0              7188   4039  RISE       1
I__270/O                                             LocalMux                     486              7673   4039  RISE       1
I__272/I                                             InMux                          0              7673   4039  RISE       1
I__272/O                                             InMux                        382              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in3    LogicCell40_SEQ_MODE_0000      0              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              8521   4039  RISE       9
I__254/I                                             Odrv4                          0              8521   4039  RISE       1
I__254/O                                             Odrv4                        517              9038   4039  RISE       1
I__256/I                                             LocalMux                       0              9038   4039  RISE       1
I__256/O                                             LocalMux                     486              9524   4039  RISE       1
I__260/I                                             InMux                          0              9524   4039  RISE       1
I__260/O                                             InMux                        382              9906   4039  RISE       1
generator_inst1.counter_19_LC_10_19_5/in0            LogicCell40_SEQ_MODE_1010      0              9906   4039  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_21_LC_10_19_1/in0
Capture Clock    : generator_inst1.counter_21_LC_10_19_1/clk
Setup Constraint : 8970p
Path slack       : 4040p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             13946

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         3442
---------------------------------------   ---- 
End-of-path arrival time (ps)             9906
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout           LogicCell40_SEQ_MODE_1010    796              6464    731  RISE       2
I__268/I                                             Odrv12                         0              6464   4039  RISE       1
I__268/O                                             Odrv12                       724              7188   4039  RISE       1
I__270/I                                             LocalMux                       0              7188   4039  RISE       1
I__270/O                                             LocalMux                     486              7673   4039  RISE       1
I__272/I                                             InMux                          0              7673   4039  RISE       1
I__272/O                                             InMux                        382              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in3    LogicCell40_SEQ_MODE_0000      0              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              8521   4039  RISE       9
I__254/I                                             Odrv4                          0              8521   4039  RISE       1
I__254/O                                             Odrv4                        517              9038   4039  RISE       1
I__256/I                                             LocalMux                       0              9038   4039  RISE       1
I__256/O                                             LocalMux                     486              9524   4039  RISE       1
I__262/I                                             InMux                          0              9524   4039  RISE       1
I__262/O                                             InMux                        382              9906   4039  RISE       1
generator_inst1.counter_21_LC_10_19_1/in0            LogicCell40_SEQ_MODE_1010      0              9906   4039  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_17_LC_10_19_4/in1
Capture Clock    : generator_inst1.counter_17_LC_10_19_4/clk
Setup Constraint : 8970p
Path slack       : 4143p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         3442
---------------------------------------   ---- 
End-of-path arrival time (ps)             9906
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout           LogicCell40_SEQ_MODE_1010    796              6464    731  RISE       2
I__268/I                                             Odrv12                         0              6464   4039  RISE       1
I__268/O                                             Odrv12                       724              7188   4039  RISE       1
I__270/I                                             LocalMux                       0              7188   4039  RISE       1
I__270/O                                             LocalMux                     486              7673   4039  RISE       1
I__272/I                                             InMux                          0              7673   4039  RISE       1
I__272/O                                             InMux                        382              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in3    LogicCell40_SEQ_MODE_0000      0              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              8521   4039  RISE       9
I__254/I                                             Odrv4                          0              8521   4039  RISE       1
I__254/O                                             Odrv4                        517              9038   4039  RISE       1
I__256/I                                             LocalMux                       0              9038   4039  RISE       1
I__256/O                                             LocalMux                     486              9524   4039  RISE       1
I__259/I                                             InMux                          0              9524   4143  RISE       1
I__259/O                                             InMux                        382              9906   4143  RISE       1
generator_inst1.counter_17_LC_10_19_4/in1            LogicCell40_SEQ_MODE_1010      0              9906   4143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_20_LC_10_19_6/in1
Capture Clock    : generator_inst1.counter_20_LC_10_19_6/clk
Setup Constraint : 8970p
Path slack       : 4143p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         3442
---------------------------------------   ---- 
End-of-path arrival time (ps)             9906
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout           LogicCell40_SEQ_MODE_1010    796              6464    731  RISE       2
I__268/I                                             Odrv12                         0              6464   4039  RISE       1
I__268/O                                             Odrv12                       724              7188   4039  RISE       1
I__270/I                                             LocalMux                       0              7188   4039  RISE       1
I__270/O                                             LocalMux                     486              7673   4039  RISE       1
I__272/I                                             InMux                          0              7673   4039  RISE       1
I__272/O                                             InMux                        382              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in3    LogicCell40_SEQ_MODE_0000      0              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              8521   4039  RISE       9
I__254/I                                             Odrv4                          0              8521   4039  RISE       1
I__254/O                                             Odrv4                        517              9038   4039  RISE       1
I__256/I                                             LocalMux                       0              9038   4039  RISE       1
I__256/O                                             LocalMux                     486              9524   4039  RISE       1
I__261/I                                             InMux                          0              9524   4143  RISE       1
I__261/O                                             InMux                        382              9906   4143  RISE       1
generator_inst1.counter_20_LC_10_19_6/in1            LogicCell40_SEQ_MODE_1010      0              9906   4143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_22_LC_10_19_2/in1
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Setup Constraint : 8970p
Path slack       : 4143p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         3442
---------------------------------------   ---- 
End-of-path arrival time (ps)             9906
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout           LogicCell40_SEQ_MODE_1010    796              6464    731  RISE       2
I__268/I                                             Odrv12                         0              6464   4039  RISE       1
I__268/O                                             Odrv12                       724              7188   4039  RISE       1
I__270/I                                             LocalMux                       0              7188   4039  RISE       1
I__270/O                                             LocalMux                     486              7673   4039  RISE       1
I__272/I                                             InMux                          0              7673   4039  RISE       1
I__272/O                                             InMux                        382              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in3    LogicCell40_SEQ_MODE_0000      0              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              8521   4039  RISE       9
I__254/I                                             Odrv4                          0              8521   4039  RISE       1
I__254/O                                             Odrv4                        517              9038   4039  RISE       1
I__256/I                                             LocalMux                       0              9038   4039  RISE       1
I__256/O                                             LocalMux                     486              9524   4039  RISE       1
I__263/I                                             InMux                          0              9524   4143  RISE       1
I__263/O                                             InMux                        382              9906   4143  RISE       1
generator_inst1.counter_22_LC_10_19_2/in1            LogicCell40_SEQ_MODE_1010      0              9906   4143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_9_LC_10_17_4/in1
Capture Clock    : generator_inst1.counter_9_LC_10_17_4/clk
Setup Constraint : 8970p
Path slack       : 4143p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         3442
---------------------------------------   ---- 
End-of-path arrival time (ps)             9906
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout           LogicCell40_SEQ_MODE_1010    796              6464    731  RISE       2
I__268/I                                             Odrv12                         0              6464   4039  RISE       1
I__268/O                                             Odrv12                       724              7188   4039  RISE       1
I__270/I                                             LocalMux                       0              7188   4039  RISE       1
I__270/O                                             LocalMux                     486              7673   4039  RISE       1
I__272/I                                             InMux                          0              7673   4039  RISE       1
I__272/O                                             InMux                        382              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in3    LogicCell40_SEQ_MODE_0000      0              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              8521   4039  RISE       9
I__255/I                                             Odrv4                          0              8521   4039  RISE       1
I__255/O                                             Odrv4                        517              9038   4039  RISE       1
I__257/I                                             LocalMux                       0              9038   4039  RISE       1
I__257/O                                             LocalMux                     486              9524   4039  RISE       1
I__266/I                                             InMux                          0              9524   4143  RISE       1
I__266/O                                             InMux                        382              9906   4143  RISE       1
generator_inst1.counter_9_LC_10_17_4/in1             LogicCell40_SEQ_MODE_1010      0              9906   4143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_11_LC_11_18_2/in3
Capture Clock    : generator_inst1.counter_11_LC_11_18_2/clk
Setup Constraint : 8970p
Path slack       : 4174p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                          3597
---------------------------------------   ----- 
End-of-path arrival time (ps)             10061
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
generator_inst1.counter_10_LC_11_18_1/carryin              LogicCell40_SEQ_MODE_1010      0              9493    504  RISE       1
generator_inst1.counter_10_LC_11_18_1/carryout             LogicCell40_SEQ_MODE_1010    186              9679    504  RISE       2
I__114/I                                                   InMux                          0              9679   4174  RISE       1
I__114/O                                                   InMux                        382             10061   4174  RISE       1
generator_inst1.counter_11_LC_11_18_2/in3                  LogicCell40_SEQ_MODE_1010      0             10061   4174  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_11_LC_11_18_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.signal_out_LC_10_19_0/in3
Capture Clock    : generator_inst1.signal_out_LC_10_19_0/clk
Setup Constraint : 8970p
Path slack       : 4329p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         3442
---------------------------------------   ---- 
End-of-path arrival time (ps)             9906
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout           LogicCell40_SEQ_MODE_1010    796              6464    731  RISE       2
I__268/I                                             Odrv12                         0              6464   4039  RISE       1
I__268/O                                             Odrv12                       724              7188   4039  RISE       1
I__270/I                                             LocalMux                       0              7188   4039  RISE       1
I__270/O                                             LocalMux                     486              7673   4039  RISE       1
I__272/I                                             InMux                          0              7673   4039  RISE       1
I__272/O                                             InMux                        382              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in3    LogicCell40_SEQ_MODE_0000      0              8056   4039  RISE       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    465              8521   4039  RISE       9
I__254/I                                             Odrv4                          0              8521   4039  RISE       1
I__254/O                                             Odrv4                        517              9038   4039  RISE       1
I__256/I                                             LocalMux                       0              9038   4039  RISE       1
I__256/O                                             LocalMux                     486              9524   4039  RISE       1
I__264/I                                             InMux                          0              9524   4329  RISE       1
I__264/O                                             InMux                        382              9906   4329  RISE       1
generator_inst1.signal_out_LC_10_19_0/in3            LogicCell40_SEQ_MODE_1010      0              9906   4329  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_10_LC_11_18_1/in3
Capture Clock    : generator_inst1.counter_10_LC_11_18_1/clk
Setup Constraint : 8970p
Path slack       : 4360p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         3411
---------------------------------------   ---- 
End-of-path arrival time (ps)             9875
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
generator_inst1.counter_8_LC_11_17_7/carryin               LogicCell40_SEQ_MODE_1010      0              8831    504  RISE       1
generator_inst1.counter_8_LC_11_17_7/carryout              LogicCell40_SEQ_MODE_1010    186              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitin                            ICE_CARRY_IN_MUX               0              9017    504  RISE       1
IN_MUX_bfv_11_18_0_/carryinitout                           ICE_CARRY_IN_MUX             289              9307    504  RISE       2
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryin         LogicCell40_SEQ_MODE_0000      0              9307    504  RISE       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout        LogicCell40_SEQ_MODE_0000    186              9493    504  RISE       2
I__115/I                                                   InMux                          0              9493   4360  RISE       1
I__115/O                                                   InMux                        382              9875   4360  RISE       1
generator_inst1.counter_10_LC_11_18_1/in3                  LogicCell40_SEQ_MODE_1010      0              9875   4360  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_10_LC_11_18_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_9_LC_10_17_4/in0
Capture Clock    : generator_inst1.counter_9_LC_10_17_4/clk
Setup Constraint : 8970p
Path slack       : 4567p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             13946

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2323  RISE       2
I__125/I                                             Odrv4                          0              6464   4566  RISE       1
I__125/O                                             Odrv4                        517              6981   4566  RISE       1
I__127/I                                             LocalMux                       0              6981   4566  RISE       1
I__127/O                                             LocalMux                     486              7467   4566  RISE       1
I__129/I                                             InMux                          0              7467   4566  RISE       1
I__129/O                                             InMux                        382              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in0    LogicCell40_SEQ_MODE_0000      0              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    662              8511   4566  RISE       9
I__95/I                                              LocalMux                       0              8511   4566  RISE       1
I__95/O                                              LocalMux                     486              8997   4566  RISE       1
I__98/I                                              InMux                          0              8997   4566  RISE       1
I__98/O                                              InMux                        382              9379   4566  RISE       1
generator_inst1.counter_9_LC_10_17_4/in0             LogicCell40_SEQ_MODE_1010      0              9379   4566  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_17_LC_10_19_4/in0
Capture Clock    : generator_inst1.counter_17_LC_10_19_4/clk
Setup Constraint : 8970p
Path slack       : 4567p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             13946

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2323  RISE       2
I__125/I                                             Odrv4                          0              6464   4566  RISE       1
I__125/O                                             Odrv4                        517              6981   4566  RISE       1
I__127/I                                             LocalMux                       0              6981   4566  RISE       1
I__127/O                                             LocalMux                     486              7467   4566  RISE       1
I__129/I                                             InMux                          0              7467   4566  RISE       1
I__129/O                                             InMux                        382              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in0    LogicCell40_SEQ_MODE_0000      0              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    662              8511   4566  RISE       9
I__96/I                                              LocalMux                       0              8511   4566  RISE       1
I__96/O                                              LocalMux                     486              8997   4566  RISE       1
I__100/I                                             InMux                          0              8997   4566  RISE       1
I__100/O                                             InMux                        382              9379   4566  RISE       1
generator_inst1.counter_17_LC_10_19_4/in0            LogicCell40_SEQ_MODE_1010      0              9379   4566  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_20_LC_10_19_6/in0
Capture Clock    : generator_inst1.counter_20_LC_10_19_6/clk
Setup Constraint : 8970p
Path slack       : 4567p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             13946

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2323  RISE       2
I__125/I                                             Odrv4                          0              6464   4566  RISE       1
I__125/O                                             Odrv4                        517              6981   4566  RISE       1
I__127/I                                             LocalMux                       0              6981   4566  RISE       1
I__127/O                                             LocalMux                     486              7467   4566  RISE       1
I__129/I                                             InMux                          0              7467   4566  RISE       1
I__129/O                                             InMux                        382              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in0    LogicCell40_SEQ_MODE_0000      0              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    662              8511   4566  RISE       9
I__96/I                                              LocalMux                       0              8511   4566  RISE       1
I__96/O                                              LocalMux                     486              8997   4566  RISE       1
I__102/I                                             InMux                          0              8997   4566  RISE       1
I__102/O                                             InMux                        382              9379   4566  RISE       1
generator_inst1.counter_20_LC_10_19_6/in0            LogicCell40_SEQ_MODE_1010      0              9379   4566  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_22_LC_10_19_2/in0
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Setup Constraint : 8970p
Path slack       : 4567p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             13946

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2323  RISE       2
I__125/I                                             Odrv4                          0              6464   4566  RISE       1
I__125/O                                             Odrv4                        517              6981   4566  RISE       1
I__127/I                                             LocalMux                       0              6981   4566  RISE       1
I__127/O                                             LocalMux                     486              7467   4566  RISE       1
I__129/I                                             InMux                          0              7467   4566  RISE       1
I__129/O                                             InMux                        382              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in0    LogicCell40_SEQ_MODE_0000      0              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    662              8511   4566  RISE       9
I__96/I                                              LocalMux                       0              8511   4566  RISE       1
I__96/O                                              LocalMux                     486              8997   4566  RISE       1
I__104/I                                             InMux                          0              8997   4566  RISE       1
I__104/O                                             InMux                        382              9379   4566  RISE       1
generator_inst1.counter_22_LC_10_19_2/in0            LogicCell40_SEQ_MODE_1010      0              9379   4566  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.signal_out_LC_10_19_0/in0
Capture Clock    : generator_inst1.signal_out_LC_10_19_0/clk
Setup Constraint : 8970p
Path slack       : 4567p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             13946

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2323  RISE       2
I__125/I                                             Odrv4                          0              6464   4566  RISE       1
I__125/O                                             Odrv4                        517              6981   4566  RISE       1
I__127/I                                             LocalMux                       0              6981   4566  RISE       1
I__127/O                                             LocalMux                     486              7467   4566  RISE       1
I__129/I                                             InMux                          0              7467   4566  RISE       1
I__129/O                                             InMux                        382              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in0    LogicCell40_SEQ_MODE_0000      0              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    662              8511   4566  RISE       9
I__96/I                                              LocalMux                       0              8511   4566  RISE       1
I__96/O                                              LocalMux                     486              8997   4566  RISE       1
I__105/I                                             InMux                          0              8997   4566  RISE       1
I__105/O                                             InMux                        382              9379   4566  RISE       1
generator_inst1.signal_out_LC_10_19_0/in0            LogicCell40_SEQ_MODE_1010      0              9379   4566  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_0_LC_10_17_3/in1
Capture Clock    : generator_inst1.counter_0_LC_10_17_3/clk
Setup Constraint : 8970p
Path slack       : 4670p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2323  RISE       2
I__125/I                                             Odrv4                          0              6464   4566  RISE       1
I__125/O                                             Odrv4                        517              6981   4566  RISE       1
I__127/I                                             LocalMux                       0              6981   4566  RISE       1
I__127/O                                             LocalMux                     486              7467   4566  RISE       1
I__129/I                                             InMux                          0              7467   4566  RISE       1
I__129/O                                             InMux                        382              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in0    LogicCell40_SEQ_MODE_0000      0              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    662              8511   4566  RISE       9
I__95/I                                              LocalMux                       0              8511   4566  RISE       1
I__95/O                                              LocalMux                     486              8997   4566  RISE       1
I__97/I                                              InMux                          0              8997   4670  RISE       1
I__97/O                                              InMux                        382              9379   4670  RISE       1
generator_inst1.counter_0_LC_10_17_3/in1             LogicCell40_SEQ_MODE_1010      0              9379   4670  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_12_LC_10_19_3/in1
Capture Clock    : generator_inst1.counter_12_LC_10_19_3/clk
Setup Constraint : 8970p
Path slack       : 4670p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2323  RISE       2
I__125/I                                             Odrv4                          0              6464   4566  RISE       1
I__125/O                                             Odrv4                        517              6981   4566  RISE       1
I__127/I                                             LocalMux                       0              6981   4566  RISE       1
I__127/O                                             LocalMux                     486              7467   4566  RISE       1
I__129/I                                             InMux                          0              7467   4566  RISE       1
I__129/O                                             InMux                        382              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in0    LogicCell40_SEQ_MODE_0000      0              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    662              8511   4566  RISE       9
I__96/I                                              LocalMux                       0              8511   4566  RISE       1
I__96/O                                              LocalMux                     486              8997   4566  RISE       1
I__99/I                                              InMux                          0              8997   4670  RISE       1
I__99/O                                              InMux                        382              9379   4670  RISE       1
generator_inst1.counter_12_LC_10_19_3/in1            LogicCell40_SEQ_MODE_1010      0              9379   4670  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_19_LC_10_19_5/in1
Capture Clock    : generator_inst1.counter_19_LC_10_19_5/clk
Setup Constraint : 8970p
Path slack       : 4670p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2323  RISE       2
I__125/I                                             Odrv4                          0              6464   4566  RISE       1
I__125/O                                             Odrv4                        517              6981   4566  RISE       1
I__127/I                                             LocalMux                       0              6981   4566  RISE       1
I__127/O                                             LocalMux                     486              7467   4566  RISE       1
I__129/I                                             InMux                          0              7467   4566  RISE       1
I__129/O                                             InMux                        382              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in0    LogicCell40_SEQ_MODE_0000      0              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    662              8511   4566  RISE       9
I__96/I                                              LocalMux                       0              8511   4566  RISE       1
I__96/O                                              LocalMux                     486              8997   4566  RISE       1
I__101/I                                             InMux                          0              8997   4670  RISE       1
I__101/O                                             InMux                        382              9379   4670  RISE       1
generator_inst1.counter_19_LC_10_19_5/in1            LogicCell40_SEQ_MODE_1010      0              9379   4670  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_21_LC_10_19_1/in1
Capture Clock    : generator_inst1.counter_21_LC_10_19_1/clk
Setup Constraint : 8970p
Path slack       : 4670p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2915
---------------------------------------   ---- 
End-of-path arrival time (ps)             9379
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2323  RISE       2
I__125/I                                             Odrv4                          0              6464   4566  RISE       1
I__125/O                                             Odrv4                        517              6981   4566  RISE       1
I__127/I                                             LocalMux                       0              6981   4566  RISE       1
I__127/O                                             LocalMux                     486              7467   4566  RISE       1
I__129/I                                             InMux                          0              7467   4566  RISE       1
I__129/O                                             InMux                        382              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in0    LogicCell40_SEQ_MODE_0000      0              7849   4566  RISE       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    662              8511   4566  RISE       9
I__96/I                                              LocalMux                       0              8511   4566  RISE       1
I__96/O                                              LocalMux                     486              8997   4566  RISE       1
I__103/I                                             InMux                          0              8997   4670  RISE       1
I__103/O                                             InMux                        382              9379   4670  RISE       1
generator_inst1.counter_21_LC_10_19_1/in1            LogicCell40_SEQ_MODE_1010      0              9379   4670  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_8_LC_11_17_7/in3
Capture Clock    : generator_inst1.counter_8_LC_11_17_7/clk
Setup Constraint : 8970p
Path slack       : 5021p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2750
---------------------------------------   ---- 
End-of-path arrival time (ps)             9214
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
generator_inst1.counter_7_LC_11_17_6/carryin               LogicCell40_SEQ_MODE_1010      0              8645    504  RISE       1
generator_inst1.counter_7_LC_11_17_6/carryout              LogicCell40_SEQ_MODE_1010    186              8831    504  RISE       2
I__130/I                                                   InMux                          0              8831   5021  RISE       1
I__130/O                                                   InMux                        382              9214   5021  RISE       1
generator_inst1.counter_8_LC_11_17_7/in3                   LogicCell40_SEQ_MODE_1010      0              9214   5021  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_8_LC_11_17_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_7_LC_11_17_6/in3
Capture Clock    : generator_inst1.counter_7_LC_11_17_6/clk
Setup Constraint : 8970p
Path slack       : 5207p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2564
---------------------------------------   ---- 
End-of-path arrival time (ps)             9028
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
generator_inst1.counter_6_LC_11_17_5/carryin               LogicCell40_SEQ_MODE_1010      0              8459    504  RISE       1
generator_inst1.counter_6_LC_11_17_5/carryout              LogicCell40_SEQ_MODE_1010    186              8645    504  RISE       2
I__135/I                                                   InMux                          0              8645   5207  RISE       1
I__135/O                                                   InMux                        382              9028   5207  RISE       1
generator_inst1.counter_7_LC_11_17_6/in3                   LogicCell40_SEQ_MODE_1010      0              9028   5207  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_7_LC_11_17_6/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_6_LC_11_17_5/in3
Capture Clock    : generator_inst1.counter_6_LC_11_17_5/clk
Setup Constraint : 8970p
Path slack       : 5393p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2378
---------------------------------------   ---- 
End-of-path arrival time (ps)             8842
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
generator_inst1.counter_5_LC_11_17_4/carryin               LogicCell40_SEQ_MODE_1010      0              8273    504  RISE       1
generator_inst1.counter_5_LC_11_17_4/carryout              LogicCell40_SEQ_MODE_1010    186              8459    504  RISE       2
I__140/I                                                   InMux                          0              8459   5393  RISE       1
I__140/O                                                   InMux                        382              8842   5393  RISE       1
generator_inst1.counter_6_LC_11_17_5/in3                   LogicCell40_SEQ_MODE_1010      0              8842   5393  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_6_LC_11_17_5/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_5_LC_11_17_4/in3
Capture Clock    : generator_inst1.counter_5_LC_11_17_4/clk
Setup Constraint : 8970p
Path slack       : 5580p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2191
---------------------------------------   ---- 
End-of-path arrival time (ps)             8655
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
generator_inst1.counter_4_LC_11_17_3/carryin               LogicCell40_SEQ_MODE_1010      0              8087    504  RISE       1
generator_inst1.counter_4_LC_11_17_3/carryout              LogicCell40_SEQ_MODE_1010    186              8273    504  RISE       2
I__146/I                                                   InMux                          0              8273   5579  RISE       1
I__146/O                                                   InMux                        382              8655   5579  RISE       1
generator_inst1.counter_5_LC_11_17_4/in3                   LogicCell40_SEQ_MODE_1010      0              8655   5579  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_5_LC_11_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_4_LC_11_17_3/in3
Capture Clock    : generator_inst1.counter_4_LC_11_17_3/clk
Setup Constraint : 8970p
Path slack       : 5766p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2005
---------------------------------------   ---- 
End-of-path arrival time (ps)             8469
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
generator_inst1.counter_3_LC_11_17_2/carryin               LogicCell40_SEQ_MODE_1010      0              7901    504  RISE       1
generator_inst1.counter_3_LC_11_17_2/carryout              LogicCell40_SEQ_MODE_1010    186              8087    504  RISE       2
I__151/I                                                   InMux                          0              8087   5766  RISE       1
I__151/O                                                   InMux                        382              8469   5766  RISE       1
generator_inst1.counter_4_LC_11_17_3/in3                   LogicCell40_SEQ_MODE_1010      0              8469   5766  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_3_LC_11_17_2/in3
Capture Clock    : generator_inst1.counter_3_LC_11_17_2/clk
Setup Constraint : 8970p
Path slack       : 5952p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1819
---------------------------------------   ---- 
End-of-path arrival time (ps)             8283
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
generator_inst1.counter_2_LC_11_17_1/carryin               LogicCell40_SEQ_MODE_1010      0              7715    504  RISE       1
generator_inst1.counter_2_LC_11_17_1/carryout              LogicCell40_SEQ_MODE_1010    186              7901    504  RISE       2
I__64/I                                                    InMux                          0              7901   5952  RISE       1
I__64/O                                                    InMux                        382              8283   5952  RISE       1
generator_inst1.counter_3_LC_11_17_2/in3                   LogicCell40_SEQ_MODE_1010      0              8283   5952  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_3_LC_11_17_2/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_2_LC_11_17_1/in3
Capture Clock    : generator_inst1.counter_2_LC_11_17_1/clk
Setup Constraint : 8970p
Path slack       : 6138p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1633
---------------------------------------   ---- 
End-of-path arrival time (ps)             8097
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout                 LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__219/I                                                   LocalMux                       0              6464    504  RISE       1
I__219/O                                                   LocalMux                     486              6950    504  RISE       1
I__222/I                                                   InMux                          0              6950    504  RISE       1
I__222/O                                                   InMux                        382              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in1       LogicCell40_SEQ_MODE_0000      0              7332    504  RISE       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    382              7715    504  RISE       2
I__65/I                                                    InMux                          0              7715   6138  RISE       1
I__65/O                                                    InMux                        382              8097   6138  RISE       1
generator_inst1.counter_2_LC_11_17_1/in3                   LogicCell40_SEQ_MODE_1010      0              8097   6138  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_0_LC_10_17_3/lcout
Path End         : generator_inst1.counter_1_LC_12_17_0/in1
Capture Clock    : generator_inst1.counter_1_LC_12_17_0/clk
Setup Constraint : 8970p
Path slack       : 6200p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             7849
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_0_LC_10_17_3/lcout  LogicCell40_SEQ_MODE_1010    796              6464    545  RISE       3
I__246/I                                    Odrv4                          0              6464   6200  RISE       1
I__246/O                                    Odrv4                        517              6981   6200  RISE       1
I__249/I                                    LocalMux                       0              6981   6200  RISE       1
I__249/O                                    LocalMux                     486              7467   6200  RISE       1
I__252/I                                    InMux                          0              7467   6200  RISE       1
I__252/O                                    InMux                        382              7849   6200  RISE       1
generator_inst1.counter_1_LC_12_17_0/in1    LogicCell40_SEQ_MODE_1010      0              7849   6200  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.signal_out_LC_10_19_0/lcout
Path End         : receptor_inst1.signal_out_LC_10_19_7/in0
Capture Clock    : receptor_inst1.signal_out_LC_10_19_7/clk
Setup Constraint : 8970p
Path slack       : 6614p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -693
----------------------------------------   ----- 
End-of-path required time (ps)             13946

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.signal_out_LC_10_19_0/lcout  LogicCell40_SEQ_MODE_1010    796              6464   6613  RISE       2
I__74/I                                      LocalMux                       0              6464   6613  RISE       1
I__74/O                                      LocalMux                     486              6950   6613  RISE       1
I__76/I                                      InMux                          0              6950   6613  RISE       1
I__76/O                                      InMux                        382              7332   6613  RISE       1
receptor_inst1.signal_out_LC_10_19_7/in0     LogicCell40_SEQ_MODE_1010      0              7332   6613  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
receptor_inst1.signal_out_LC_10_19_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_23_LC_11_19_6/lcout
Path End         : generator_inst1.counter_23_LC_11_19_6/in1
Capture Clock    : generator_inst1.counter_23_LC_11_19_6/clk
Setup Constraint : 8970p
Path slack       : 6717p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_23_LC_11_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_23_LC_11_19_6/lcout  LogicCell40_SEQ_MODE_1010    796              6464   3802  RISE       2
I__292/I                                     LocalMux                       0              6464   6717  RISE       1
I__292/O                                     LocalMux                     486              6950   6717  RISE       1
I__294/I                                     InMux                          0              6950   6717  RISE       1
I__294/O                                     InMux                        382              7332   6717  RISE       1
generator_inst1.counter_23_LC_11_19_6/in1    LogicCell40_SEQ_MODE_1010      0              7332   6717  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_23_LC_11_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_16_LC_11_18_7/lcout
Path End         : generator_inst1.counter_16_LC_11_18_7/in1
Capture Clock    : generator_inst1.counter_16_LC_11_18_7/clk
Setup Constraint : 8970p
Path slack       : 6717p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_16_LC_11_18_7/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_16_LC_11_18_7/lcout  LogicCell40_SEQ_MODE_1010    796              6464   3584  RISE       2
I__180/I                                     LocalMux                       0              6464   3584  RISE       1
I__180/O                                     LocalMux                     486              6950   3584  RISE       1
I__182/I                                     InMux                          0              6950   3584  RISE       1
I__182/O                                     InMux                        382              7332   3584  RISE       1
generator_inst1.counter_16_LC_11_18_7/in1    LogicCell40_SEQ_MODE_1010      0              7332   6717  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_16_LC_11_18_7/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_14_LC_11_18_5/lcout
Path End         : generator_inst1.counter_14_LC_11_18_5/in1
Capture Clock    : generator_inst1.counter_14_LC_11_18_5/clk
Setup Constraint : 8970p
Path slack       : 6717p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_14_LC_11_18_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_14_LC_11_18_5/lcout  LogicCell40_SEQ_MODE_1010    796              6464   3150  RISE       2
I__214/I                                     LocalMux                       0              6464   3212  RISE       1
I__214/O                                     LocalMux                     486              6950   3212  RISE       1
I__216/I                                     InMux                          0              6950   3212  RISE       1
I__216/O                                     InMux                        382              7332   3212  RISE       1
generator_inst1.counter_14_LC_11_18_5/in1    LogicCell40_SEQ_MODE_1010      0              7332   6717  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_14_LC_11_18_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_10_LC_11_18_1/lcout
Path End         : generator_inst1.counter_10_LC_11_18_1/in1
Capture Clock    : generator_inst1.counter_10_LC_11_18_1/clk
Setup Constraint : 8970p
Path slack       : 6717p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_10_LC_11_18_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_10_LC_11_18_1/lcout  LogicCell40_SEQ_MODE_1010    796              6464   2468  RISE       2
I__116/I                                     LocalMux                       0              6464   2468  RISE       1
I__116/O                                     LocalMux                     486              6950   2468  RISE       1
I__118/I                                     InMux                          0              6950   2468  RISE       1
I__118/O                                     InMux                        382              7332   2468  RISE       1
generator_inst1.counter_10_LC_11_18_1/in1    LogicCell40_SEQ_MODE_1010      0              7332   6717  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_10_LC_11_18_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_8_LC_11_17_7/lcout
Path End         : generator_inst1.counter_8_LC_11_17_7/in1
Capture Clock    : generator_inst1.counter_8_LC_11_17_7/clk
Setup Constraint : 8970p
Path slack       : 6717p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_8_LC_11_17_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_8_LC_11_17_7/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1807  RISE       2
I__131/I                                    LocalMux                       0              6464   1807  RISE       1
I__131/O                                    LocalMux                     486              6950   1807  RISE       1
I__133/I                                    InMux                          0              6950   1807  RISE       1
I__133/O                                    InMux                        382              7332   1807  RISE       1
generator_inst1.counter_8_LC_11_17_7/in1    LogicCell40_SEQ_MODE_1010      0              7332   6717  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_8_LC_11_17_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_7_LC_11_17_6/lcout
Path End         : generator_inst1.counter_7_LC_11_17_6/in1
Capture Clock    : generator_inst1.counter_7_LC_11_17_6/clk
Setup Constraint : 8970p
Path slack       : 6717p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_7_LC_11_17_6/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_7_LC_11_17_6/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1620  RISE       2
I__136/I                                    LocalMux                       0              6464   1620  RISE       1
I__136/O                                    LocalMux                     486              6950   1620  RISE       1
I__138/I                                    InMux                          0              6950   1620  RISE       1
I__138/O                                    InMux                        382              7332   1620  RISE       1
generator_inst1.counter_7_LC_11_17_6/in1    LogicCell40_SEQ_MODE_1010      0              7332   6717  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_7_LC_11_17_6/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_6_LC_11_17_5/lcout
Path End         : generator_inst1.counter_6_LC_11_17_5/in1
Capture Clock    : generator_inst1.counter_6_LC_11_17_5/clk
Setup Constraint : 8970p
Path slack       : 6717p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_6_LC_11_17_5/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_6_LC_11_17_5/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1434  RISE       2
I__141/I                                    LocalMux                       0              6464   1434  RISE       1
I__141/O                                    LocalMux                     486              6950   1434  RISE       1
I__143/I                                    InMux                          0              6950   1434  RISE       1
I__143/O                                    InMux                        382              7332   1434  RISE       1
generator_inst1.counter_6_LC_11_17_5/in1    LogicCell40_SEQ_MODE_1010      0              7332   6717  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_6_LC_11_17_5/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_5_LC_11_17_4/lcout
Path End         : generator_inst1.counter_5_LC_11_17_4/in1
Capture Clock    : generator_inst1.counter_5_LC_11_17_4/clk
Setup Constraint : 8970p
Path slack       : 6717p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_5_LC_11_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_5_LC_11_17_4/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1248  RISE       2
I__147/I                                    LocalMux                       0              6464   1248  RISE       1
I__147/O                                    LocalMux                     486              6950   1248  RISE       1
I__149/I                                    InMux                          0              6950   1248  RISE       1
I__149/O                                    InMux                        382              7332   1248  RISE       1
generator_inst1.counter_5_LC_11_17_4/in1    LogicCell40_SEQ_MODE_1010      0              7332   6717  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_5_LC_11_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.counter_4_LC_11_17_3/in1
Capture Clock    : generator_inst1.counter_4_LC_11_17_3/clk
Setup Constraint : 8970p
Path slack       : 6717p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1062  RISE       2
I__225/I                                    LocalMux                       0              6464   1062  RISE       1
I__225/O                                    LocalMux                     486              6950   1062  RISE       1
I__227/I                                    InMux                          0              6950   1062  RISE       1
I__227/O                                    InMux                        382              7332   1062  RISE       1
generator_inst1.counter_4_LC_11_17_3/in1    LogicCell40_SEQ_MODE_1010      0              7332   6717  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.signal_out_LC_10_19_0/lcout
Path End         : generator_inst1.signal_out_LC_10_19_0/in1
Capture Clock    : generator_inst1.signal_out_LC_10_19_0/clk
Setup Constraint : 8970p
Path slack       : 6717p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -589
----------------------------------------   ----- 
End-of-path required time (ps)             14049

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.signal_out_LC_10_19_0/lcout  LogicCell40_SEQ_MODE_1010    796              6464   6613  RISE       2
I__74/I                                      LocalMux                       0              6464   6613  RISE       1
I__74/O                                      LocalMux                     486              6950   6613  RISE       1
I__75/I                                      InMux                          0              6950   6717  RISE       1
I__75/O                                      InMux                        382              7332   6717  RISE       1
generator_inst1.signal_out_LC_10_19_0/in1    LogicCell40_SEQ_MODE_1010      0              7332   6717  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.counter_18_LC_11_19_1/in2
Capture Clock    : generator_inst1.counter_18_LC_11_19_1/clk
Setup Constraint : 8970p
Path slack       : 6758p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout  LogicCell40_SEQ_MODE_1010    796              6464   4287  RISE       2
I__273/I                                     LocalMux                       0              6464   4287  RISE       1
I__273/O                                     LocalMux                     486              6950   4287  RISE       1
I__275/I                                     InMux                          0              6950   4287  RISE       1
I__275/O                                     InMux                        382              7332   4287  RISE       1
I__277/I                                     CascadeMux                     0              7332   4287  RISE       1
I__277/O                                     CascadeMux                     0              7332   4287  RISE       1
generator_inst1.counter_18_LC_11_19_1/in2    LogicCell40_SEQ_MODE_1010      0              7332   6758  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_15_LC_11_18_6/lcout
Path End         : generator_inst1.counter_15_LC_11_18_6/in2
Capture Clock    : generator_inst1.counter_15_LC_11_18_6/clk
Setup Constraint : 8970p
Path slack       : 6758p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_15_LC_11_18_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_15_LC_11_18_6/lcout  LogicCell40_SEQ_MODE_1010    796              6464   3243  RISE       2
I__209/I                                     LocalMux                       0              6464   3440  RISE       1
I__209/O                                     LocalMux                     486              6950   3440  RISE       1
I__211/I                                     InMux                          0              6950   3440  RISE       1
I__211/O                                     InMux                        382              7332   3440  RISE       1
I__213/I                                     CascadeMux                     0              7332   3440  RISE       1
I__213/O                                     CascadeMux                     0              7332   3440  RISE       1
generator_inst1.counter_15_LC_11_18_6/in2    LogicCell40_SEQ_MODE_1010      0              7332   6758  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_15_LC_11_18_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_13_LC_11_18_4/in2
Capture Clock    : generator_inst1.counter_13_LC_11_18_4/clk
Setup Constraint : 8970p
Path slack       : 6758p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout  LogicCell40_SEQ_MODE_1010    796              6464   3068  RISE       2
I__187/I                                     LocalMux                       0              6464   3068  RISE       1
I__187/O                                     LocalMux                     486              6950   3068  RISE       1
I__189/I                                     InMux                          0              6950   3068  RISE       1
I__189/O                                     InMux                        382              7332   3068  RISE       1
I__191/I                                     CascadeMux                     0              7332   3068  RISE       1
I__191/O                                     CascadeMux                     0              7332   3068  RISE       1
generator_inst1.counter_13_LC_11_18_4/in2    LogicCell40_SEQ_MODE_1010      0              7332   6758  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_11_LC_11_18_2/lcout
Path End         : generator_inst1.counter_11_LC_11_18_2/in2
Capture Clock    : generator_inst1.counter_11_LC_11_18_2/clk
Setup Constraint : 8970p
Path slack       : 6758p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_11_LC_11_18_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_11_LC_11_18_2/lcout  LogicCell40_SEQ_MODE_1010    796              6464   2695  RISE       2
I__285/I                                     LocalMux                       0              6464   2695  RISE       1
I__285/O                                     LocalMux                     486              6950   2695  RISE       1
I__287/I                                     InMux                          0              6950   2695  RISE       1
I__287/O                                     InMux                        382              7332   2695  RISE       1
I__289/I                                     CascadeMux                     0              7332   2695  RISE       1
I__289/O                                     CascadeMux                     0              7332   2695  RISE       1
generator_inst1.counter_11_LC_11_18_2/in2    LogicCell40_SEQ_MODE_1010      0              7332   6758  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_11_LC_11_18_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_3_LC_11_17_2/lcout
Path End         : generator_inst1.counter_3_LC_11_17_2/in2
Capture Clock    : generator_inst1.counter_3_LC_11_17_2/clk
Setup Constraint : 8970p
Path slack       : 6758p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_3_LC_11_17_2/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_3_LC_11_17_2/lcout  LogicCell40_SEQ_MODE_1010    796              6464    918  RISE       2
I__279/I                                    LocalMux                       0              6464    918  RISE       1
I__279/O                                    LocalMux                     486              6950    918  RISE       1
I__281/I                                    InMux                          0              6950    918  RISE       1
I__281/O                                    InMux                        382              7332    918  RISE       1
I__283/I                                    CascadeMux                     0              7332    918  RISE       1
I__283/O                                    CascadeMux                     0              7332    918  RISE       1
generator_inst1.counter_3_LC_11_17_2/in2    LogicCell40_SEQ_MODE_1010      0              7332   6758  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_3_LC_11_17_2/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_0_LC_10_17_3/lcout
Path End         : generator_inst1.counter_0_LC_10_17_3/in2
Capture Clock    : generator_inst1.counter_0_LC_10_17_3/clk
Setup Constraint : 8970p
Path slack       : 6758p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_0_LC_10_17_3/lcout  LogicCell40_SEQ_MODE_1010    796              6464    545  RISE       3
I__247/I                                    LocalMux                       0              6464   6758  RISE       1
I__247/O                                    LocalMux                     486              6950   6758  RISE       1
I__250/I                                    InMux                          0              6950   6758  RISE       1
I__250/O                                    InMux                        382              7332   6758  RISE       1
I__253/I                                    CascadeMux                     0              7332   6758  RISE       1
I__253/O                                    CascadeMux                     0              7332   6758  RISE       1
generator_inst1.counter_0_LC_10_17_3/in2    LogicCell40_SEQ_MODE_1010      0              7332   6758  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_2_LC_11_17_1/in2
Capture Clock    : generator_inst1.counter_2_LC_11_17_1/clk
Setup Constraint : 8970p
Path slack       : 6758p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -548
----------------------------------------   ----- 
End-of-path required time (ps)             14090

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout  LogicCell40_SEQ_MODE_1010    796              6464    731  RISE       2
I__267/I                                    LocalMux                       0              6464    731  RISE       1
I__267/O                                    LocalMux                     486              6950    731  RISE       1
I__269/I                                    InMux                          0              6950    731  RISE       1
I__269/O                                    InMux                        382              7332    731  RISE       1
I__271/I                                    CascadeMux                     0              7332    731  RISE       1
I__271/O                                    CascadeMux                     0              7332    731  RISE       1
generator_inst1.counter_2_LC_11_17_1/in2    LogicCell40_SEQ_MODE_1010      0              7332   6758  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_1_LC_12_17_0/in3
Capture Clock    : generator_inst1.counter_1_LC_12_17_0/clk
Setup Constraint : 8970p
Path slack       : 6903p

Capture Clock Arrival Time (top|CLK:R#2)    8970
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -403
----------------------------------------   ----- 
End-of-path required time (ps)             14235

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             7332
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout  LogicCell40_SEQ_MODE_1010    796              6464    504  RISE       3
I__221/I                                    LocalMux                       0              6464   6903  RISE       1
I__221/O                                    LocalMux                     486              6950   6903  RISE       1
I__224/I                                    InMux                          0              6950   6903  RISE       1
I__224/O                                    InMux                        382              7332   6903  RISE       1
generator_inst1.counter_1_LC_12_17_0/in3    LogicCell40_SEQ_MODE_1010      0              7332   6903  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_9_LC_10_17_4/sr
Capture Clock    : generator_inst1.counter_9_LC_10_17_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__231/I                                       SRMux                          0             10508   +INF  FALL       1
I__231/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_9_LC_10_17_4/sr        LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_0_LC_10_17_3/sr
Capture Clock    : generator_inst1.counter_0_LC_10_17_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10985
---------------------------------------   ----- 
End-of-path arrival time (ps)             10985
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       710               710   +INF  FALL       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__202/I                                       Odrv12                         0              1392   +INF  FALL       1
I__202/O                                       Odrv12                       796              2188   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2188   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2984   +INF  FALL       1
I__204/I                                       LocalMux                       0              2984   +INF  FALL       1
I__204/O                                       LocalMux                     455              3439   +INF  FALL       1
I__205/I                                       InMux                          0              3439   +INF  FALL       1
I__205/O                                       InMux                        320              3759   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3759   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4183   +INF  FALL       1
I__193/I                                       Odrv12                         0              4183   +INF  FALL       1
I__193/O                                       Odrv12                       796              4979   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4979   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5775   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5775   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6571   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6571   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7367   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7367   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8029   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8029   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8494   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8494   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8742   +INF  FALL       1
I__200/I                                       LocalMux                       0              8742   +INF  FALL       1
I__200/O                                       LocalMux                     455              9197   +INF  FALL       1
I__201/I                                       IoInMux                        0              9197   +INF  FALL       1
I__201/O                                       IoInMux                      320              9517   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9517   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10344   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10344   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10344   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10344   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10458   +INF  FALL       1
I__231/I                                       SRMux                          0             10458   +INF  FALL       1
I__231/O                                       SRMux                        527             10985   +INF  FALL       1
generator_inst1.counter_0_LC_10_17_3/sr        LogicCell40_SEQ_MODE_1010      0             10985   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : receptor_inst1.signal_out_LC_10_19_7/lcout
Path End         : signal_out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                         10251
---------------------------------------   ----- 
End-of-path arrival time (ps)             16715
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
receptor_inst1.signal_out_LC_10_19_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
receptor_inst1.signal_out_LC_10_19_7/lcout  LogicCell40_SEQ_MODE_1010    796              6464   +INF  RISE       1
I__66/I                                     Odrv12                         0              6464   +INF  RISE       1
I__66/O                                     Odrv12                       724              7188   +INF  RISE       1
I__67/I                                     Span12Mux_h                    0              7188   +INF  RISE       1
I__67/O                                     Span12Mux_h                  724              7911   +INF  RISE       1
I__68/I                                     Span12Mux_v                    0              7911   +INF  RISE       1
I__68/O                                     Span12Mux_v                  724              8635   +INF  RISE       1
I__69/I                                     Sp12to4                        0              8635   +INF  RISE       1
I__69/O                                     Sp12to4                      631              9265   +INF  RISE       1
I__70/I                                     Span4Mux_s2_v                  0              9265   +INF  RISE       1
I__70/O                                     Span4Mux_s2_v                372              9638   +INF  RISE       1
I__71/I                                     IoSpan4Mux                     0              9638   +INF  RISE       1
I__71/O                                     IoSpan4Mux                   424             10061   +INF  RISE       1
I__72/I                                     LocalMux                       0             10061   +INF  RISE       1
I__72/O                                     LocalMux                     486             10547   +INF  RISE       1
I__73/I                                     IoInMux                        0             10547   +INF  RISE       1
I__73/O                                     IoInMux                      382             10930   +INF  RISE       1
signal_out_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             10930   +INF  RISE       1
signal_out_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      3297             14227   +INF  FALL       1
signal_out_obuf_iopad/DIN                   IO_PAD                         0             14227   +INF  FALL       1
signal_out_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2488             16715   +INF  FALL       1
signal_out                                  top                            0             16715   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_8_LC_11_17_7/sr
Capture Clock    : generator_inst1.counter_8_LC_11_17_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__232/I                                       SRMux                          0             10508   +INF  FALL       1
I__232/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_8_LC_11_17_7/sr        LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_8_LC_11_17_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_7_LC_11_17_6/sr
Capture Clock    : generator_inst1.counter_7_LC_11_17_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__232/I                                       SRMux                          0             10508   +INF  FALL       1
I__232/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_7_LC_11_17_6/sr        LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_7_LC_11_17_6/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_6_LC_11_17_5/sr
Capture Clock    : generator_inst1.counter_6_LC_11_17_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__232/I                                       SRMux                          0             10508   +INF  FALL       1
I__232/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_6_LC_11_17_5/sr        LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_6_LC_11_17_5/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_5_LC_11_17_4/sr
Capture Clock    : generator_inst1.counter_5_LC_11_17_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__232/I                                       SRMux                          0             10508   +INF  FALL       1
I__232/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_5_LC_11_17_4/sr        LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_5_LC_11_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_4_LC_11_17_3/sr
Capture Clock    : generator_inst1.counter_4_LC_11_17_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__232/I                                       SRMux                          0             10508   +INF  FALL       1
I__232/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_4_LC_11_17_3/sr        LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_3_LC_11_17_2/sr
Capture Clock    : generator_inst1.counter_3_LC_11_17_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__232/I                                       SRMux                          0             10508   +INF  FALL       1
I__232/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_3_LC_11_17_2/sr        LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_3_LC_11_17_2/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_2_LC_11_17_1/sr
Capture Clock    : generator_inst1.counter_2_LC_11_17_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__232/I                                       SRMux                          0             10508   +INF  FALL       1
I__232/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_2_LC_11_17_1/sr        LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : receptor_inst1.signal_out_LC_10_19_7/sr
Capture Clock    : receptor_inst1.signal_out_LC_10_19_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__233/I                                       SRMux                          0             10508   +INF  FALL       1
I__233/O                                       SRMux                        527             11035   +INF  FALL       1
receptor_inst1.signal_out_LC_10_19_7/sr        LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
receptor_inst1.signal_out_LC_10_19_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_20_LC_10_19_6/sr
Capture Clock    : generator_inst1.counter_20_LC_10_19_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__233/I                                       SRMux                          0             10508   +INF  FALL       1
I__233/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_20_LC_10_19_6/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_19_LC_10_19_5/sr
Capture Clock    : generator_inst1.counter_19_LC_10_19_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__233/I                                       SRMux                          0             10508   +INF  FALL       1
I__233/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_19_LC_10_19_5/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_17_LC_10_19_4/sr
Capture Clock    : generator_inst1.counter_17_LC_10_19_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__233/I                                       SRMux                          0             10508   +INF  FALL       1
I__233/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_17_LC_10_19_4/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_12_LC_10_19_3/sr
Capture Clock    : generator_inst1.counter_12_LC_10_19_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__233/I                                       SRMux                          0             10508   +INF  FALL       1
I__233/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_12_LC_10_19_3/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_22_LC_10_19_2/sr
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__233/I                                       SRMux                          0             10508   +INF  FALL       1
I__233/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_22_LC_10_19_2/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_21_LC_10_19_1/sr
Capture Clock    : generator_inst1.counter_21_LC_10_19_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__233/I                                       SRMux                          0             10508   +INF  FALL       1
I__233/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_21_LC_10_19_1/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.signal_out_LC_10_19_0/sr
Capture Clock    : generator_inst1.signal_out_LC_10_19_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__233/I                                       SRMux                          0             10508   +INF  FALL       1
I__233/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.signal_out_LC_10_19_0/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_16_LC_11_18_7/sr
Capture Clock    : generator_inst1.counter_16_LC_11_18_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__234/I                                       SRMux                          0             10508   +INF  FALL       1
I__234/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_16_LC_11_18_7/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_16_LC_11_18_7/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_15_LC_11_18_6/sr
Capture Clock    : generator_inst1.counter_15_LC_11_18_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__234/I                                       SRMux                          0             10508   +INF  FALL       1
I__234/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_15_LC_11_18_6/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_15_LC_11_18_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_14_LC_11_18_5/sr
Capture Clock    : generator_inst1.counter_14_LC_11_18_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__234/I                                       SRMux                          0             10508   +INF  FALL       1
I__234/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_14_LC_11_18_5/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_14_LC_11_18_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_13_LC_11_18_4/sr
Capture Clock    : generator_inst1.counter_13_LC_11_18_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__234/I                                       SRMux                          0             10508   +INF  FALL       1
I__234/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_13_LC_11_18_4/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_11_LC_11_18_2/sr
Capture Clock    : generator_inst1.counter_11_LC_11_18_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__234/I                                       SRMux                          0             10508   +INF  FALL       1
I__234/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_11_LC_11_18_2/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_11_LC_11_18_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_10_LC_11_18_1/sr
Capture Clock    : generator_inst1.counter_10_LC_11_18_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__234/I                                       SRMux                          0             10508   +INF  FALL       1
I__234/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_10_LC_11_18_1/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_10_LC_11_18_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_1_LC_12_17_0/sr
Capture Clock    : generator_inst1.counter_1_LC_12_17_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__235/I                                       SRMux                          0             10508   +INF  FALL       1
I__235/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_1_LC_12_17_0/sr        LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_23_LC_11_19_6/sr
Capture Clock    : generator_inst1.counter_23_LC_11_19_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__236/I                                       SRMux                          0             10508   +INF  FALL       1
I__236/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_23_LC_11_19_6/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_23_LC_11_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_18_LC_11_19_1/sr
Capture Clock    : generator_inst1.counter_18_LC_11_19_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         11035
---------------------------------------   ----- 
End-of-path arrival time (ps)             11035
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__202/I                                       Odrv12                         0              1442   +INF  FALL       1
I__202/O                                       Odrv12                       796              2238   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              2238   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              3034   +INF  FALL       1
I__204/I                                       LocalMux                       0              3034   +INF  FALL       1
I__204/O                                       LocalMux                     455              3489   +INF  FALL       1
I__205/I                                       InMux                          0              3489   +INF  FALL       1
I__205/O                                       InMux                        320              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3809   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              4233   +INF  FALL       1
I__193/I                                       Odrv12                         0              4233   +INF  FALL       1
I__193/O                                       Odrv12                       796              5029   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              5029   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5825   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5825   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6621   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6621   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7417   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7417   +INF  FALL       1
I__197/O                                       Sp12to4                      662              8079   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              8079   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8544   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8544   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8792   +INF  FALL       1
I__200/I                                       LocalMux                       0              8792   +INF  FALL       1
I__200/O                                       LocalMux                     455              9247   +INF  FALL       1
I__201/I                                       IoInMux                        0              9247   +INF  FALL       1
I__201/O                                       IoInMux                      320              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9567   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10394   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10394   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10394   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10508   +INF  FALL       1
I__236/I                                       SRMux                          0             10508   +INF  FALL       1
I__236/O                                       SRMux                        527             11035   +INF  FALL       1
generator_inst1.counter_18_LC_11_19_1/sr       LogicCell40_SEQ_MODE_1010      0             11035   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_1_LC_12_17_0/lcout
Path End         : generator_inst1.counter_1_LC_12_17_0/in3
Capture Clock    : generator_inst1.counter_1_LC_12_17_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_1_LC_12_17_0/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       3
I__221/I                                    LocalMux                       0              6464   1571  FALL       1
I__221/O                                    LocalMux                     455              6919   1571  FALL       1
I__224/I                                    InMux                          0              6919   1571  FALL       1
I__224/O                                    InMux                        320              7239   1571  FALL       1
generator_inst1.counter_1_LC_12_17_0/in3    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_23_LC_11_19_6/lcout
Path End         : generator_inst1.counter_23_LC_11_19_6/in1
Capture Clock    : generator_inst1.counter_23_LC_11_19_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_23_LC_11_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_23_LC_11_19_6/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__292/I                                     LocalMux                       0              6464   1571  FALL       1
I__292/O                                     LocalMux                     455              6919   1571  FALL       1
I__294/I                                     InMux                          0              6919   1571  FALL       1
I__294/O                                     InMux                        320              7239   1571  FALL       1
generator_inst1.counter_23_LC_11_19_6/in1    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_23_LC_11_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.counter_18_LC_11_19_1/in2
Capture Clock    : generator_inst1.counter_18_LC_11_19_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__273/I                                     LocalMux                       0              6464   1571  FALL       1
I__273/O                                     LocalMux                     455              6919   1571  FALL       1
I__275/I                                     InMux                          0              6919   1571  FALL       1
I__275/O                                     InMux                        320              7239   1571  FALL       1
I__277/I                                     CascadeMux                     0              7239   1571  FALL       1
I__277/O                                     CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_18_LC_11_19_1/in2    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_16_LC_11_18_7/lcout
Path End         : generator_inst1.counter_16_LC_11_18_7/in1
Capture Clock    : generator_inst1.counter_16_LC_11_18_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_16_LC_11_18_7/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_16_LC_11_18_7/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__180/I                                     LocalMux                       0              6464   1571  FALL       1
I__180/O                                     LocalMux                     455              6919   1571  FALL       1
I__182/I                                     InMux                          0              6919   1571  FALL       1
I__182/O                                     InMux                        320              7239   1571  FALL       1
generator_inst1.counter_16_LC_11_18_7/in1    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_16_LC_11_18_7/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_15_LC_11_18_6/lcout
Path End         : generator_inst1.counter_15_LC_11_18_6/in2
Capture Clock    : generator_inst1.counter_15_LC_11_18_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_15_LC_11_18_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_15_LC_11_18_6/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__209/I                                     LocalMux                       0              6464   1571  FALL       1
I__209/O                                     LocalMux                     455              6919   1571  FALL       1
I__211/I                                     InMux                          0              6919   1571  FALL       1
I__211/O                                     InMux                        320              7239   1571  FALL       1
I__213/I                                     CascadeMux                     0              7239   1571  FALL       1
I__213/O                                     CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_15_LC_11_18_6/in2    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_15_LC_11_18_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_14_LC_11_18_5/lcout
Path End         : generator_inst1.counter_14_LC_11_18_5/in1
Capture Clock    : generator_inst1.counter_14_LC_11_18_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_14_LC_11_18_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_14_LC_11_18_5/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__214/I                                     LocalMux                       0              6464   1571  FALL       1
I__214/O                                     LocalMux                     455              6919   1571  FALL       1
I__216/I                                     InMux                          0              6919   1571  FALL       1
I__216/O                                     InMux                        320              7239   1571  FALL       1
generator_inst1.counter_14_LC_11_18_5/in1    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_14_LC_11_18_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_13_LC_11_18_4/in2
Capture Clock    : generator_inst1.counter_13_LC_11_18_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__187/I                                     LocalMux                       0              6464   1571  FALL       1
I__187/O                                     LocalMux                     455              6919   1571  FALL       1
I__189/I                                     InMux                          0              6919   1571  FALL       1
I__189/O                                     InMux                        320              7239   1571  FALL       1
I__191/I                                     CascadeMux                     0              7239   1571  FALL       1
I__191/O                                     CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_13_LC_11_18_4/in2    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_11_LC_11_18_2/lcout
Path End         : generator_inst1.counter_11_LC_11_18_2/in2
Capture Clock    : generator_inst1.counter_11_LC_11_18_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_11_LC_11_18_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_11_LC_11_18_2/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__285/I                                     LocalMux                       0              6464   1571  FALL       1
I__285/O                                     LocalMux                     455              6919   1571  FALL       1
I__287/I                                     InMux                          0              6919   1571  FALL       1
I__287/O                                     InMux                        320              7239   1571  FALL       1
I__289/I                                     CascadeMux                     0              7239   1571  FALL       1
I__289/O                                     CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_11_LC_11_18_2/in2    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_11_LC_11_18_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_10_LC_11_18_1/lcout
Path End         : generator_inst1.counter_10_LC_11_18_1/in1
Capture Clock    : generator_inst1.counter_10_LC_11_18_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_10_LC_11_18_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_10_LC_11_18_1/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__116/I                                     LocalMux                       0              6464   1571  FALL       1
I__116/O                                     LocalMux                     455              6919   1571  FALL       1
I__118/I                                     InMux                          0              6919   1571  FALL       1
I__118/O                                     InMux                        320              7239   1571  FALL       1
generator_inst1.counter_10_LC_11_18_1/in1    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_10_LC_11_18_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_8_LC_11_17_7/lcout
Path End         : generator_inst1.counter_8_LC_11_17_7/in1
Capture Clock    : generator_inst1.counter_8_LC_11_17_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_8_LC_11_17_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_8_LC_11_17_7/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__131/I                                    LocalMux                       0              6464   1571  FALL       1
I__131/O                                    LocalMux                     455              6919   1571  FALL       1
I__133/I                                    InMux                          0              6919   1571  FALL       1
I__133/O                                    InMux                        320              7239   1571  FALL       1
generator_inst1.counter_8_LC_11_17_7/in1    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_8_LC_11_17_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_7_LC_11_17_6/lcout
Path End         : generator_inst1.counter_7_LC_11_17_6/in1
Capture Clock    : generator_inst1.counter_7_LC_11_17_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_7_LC_11_17_6/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_7_LC_11_17_6/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__136/I                                    LocalMux                       0              6464   1571  FALL       1
I__136/O                                    LocalMux                     455              6919   1571  FALL       1
I__138/I                                    InMux                          0              6919   1571  FALL       1
I__138/O                                    InMux                        320              7239   1571  FALL       1
generator_inst1.counter_7_LC_11_17_6/in1    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_7_LC_11_17_6/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_6_LC_11_17_5/lcout
Path End         : generator_inst1.counter_6_LC_11_17_5/in1
Capture Clock    : generator_inst1.counter_6_LC_11_17_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_6_LC_11_17_5/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_6_LC_11_17_5/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__141/I                                    LocalMux                       0              6464   1571  FALL       1
I__141/O                                    LocalMux                     455              6919   1571  FALL       1
I__143/I                                    InMux                          0              6919   1571  FALL       1
I__143/O                                    InMux                        320              7239   1571  FALL       1
generator_inst1.counter_6_LC_11_17_5/in1    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_6_LC_11_17_5/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_5_LC_11_17_4/lcout
Path End         : generator_inst1.counter_5_LC_11_17_4/in1
Capture Clock    : generator_inst1.counter_5_LC_11_17_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_5_LC_11_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_5_LC_11_17_4/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__147/I                                    LocalMux                       0              6464   1571  FALL       1
I__147/O                                    LocalMux                     455              6919   1571  FALL       1
I__149/I                                    InMux                          0              6919   1571  FALL       1
I__149/O                                    InMux                        320              7239   1571  FALL       1
generator_inst1.counter_5_LC_11_17_4/in1    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_5_LC_11_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_4_LC_11_17_3/lcout
Path End         : generator_inst1.counter_4_LC_11_17_3/in1
Capture Clock    : generator_inst1.counter_4_LC_11_17_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_4_LC_11_17_3/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__225/I                                    LocalMux                       0              6464   1571  FALL       1
I__225/O                                    LocalMux                     455              6919   1571  FALL       1
I__227/I                                    InMux                          0              6919   1571  FALL       1
I__227/O                                    InMux                        320              7239   1571  FALL       1
generator_inst1.counter_4_LC_11_17_3/in1    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_3_LC_11_17_2/lcout
Path End         : generator_inst1.counter_3_LC_11_17_2/in2
Capture Clock    : generator_inst1.counter_3_LC_11_17_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_3_LC_11_17_2/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_3_LC_11_17_2/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__279/I                                    LocalMux                       0              6464   1571  FALL       1
I__279/O                                    LocalMux                     455              6919   1571  FALL       1
I__281/I                                    InMux                          0              6919   1571  FALL       1
I__281/O                                    InMux                        320              7239   1571  FALL       1
I__283/I                                    CascadeMux                     0              7239   1571  FALL       1
I__283/O                                    CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_3_LC_11_17_2/in2    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_3_LC_11_17_2/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_2_LC_11_17_1/in2
Capture Clock    : generator_inst1.counter_2_LC_11_17_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__267/I                                    LocalMux                       0              6464   1571  FALL       1
I__267/O                                    LocalMux                     455              6919   1571  FALL       1
I__269/I                                    InMux                          0              6919   1571  FALL       1
I__269/O                                    InMux                        320              7239   1571  FALL       1
I__271/I                                    CascadeMux                     0              7239   1571  FALL       1
I__271/O                                    CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_2_LC_11_17_1/in2    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.signal_out_LC_10_19_0/lcout
Path End         : generator_inst1.signal_out_LC_10_19_0/in1
Capture Clock    : generator_inst1.signal_out_LC_10_19_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.signal_out_LC_10_19_0/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__74/I                                      LocalMux                       0              6464   1571  FALL       1
I__74/O                                      LocalMux                     455              6919   1571  FALL       1
I__75/I                                      InMux                          0              6919   1571  FALL       1
I__75/O                                      InMux                        320              7239   1571  FALL       1
generator_inst1.signal_out_LC_10_19_0/in1    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_0_LC_10_17_3/lcout
Path End         : generator_inst1.counter_0_LC_10_17_3/in2
Capture Clock    : generator_inst1.counter_0_LC_10_17_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_0_LC_10_17_3/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       3
I__247/I                                    LocalMux                       0              6464   1571  FALL       1
I__247/O                                    LocalMux                     455              6919   1571  FALL       1
I__250/I                                    InMux                          0              6919   1571  FALL       1
I__250/O                                    InMux                        320              7239   1571  FALL       1
I__253/I                                    CascadeMux                     0              7239   1571  FALL       1
I__253/O                                    CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_0_LC_10_17_3/in2    LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.signal_out_LC_10_19_0/lcout
Path End         : receptor_inst1.signal_out_LC_10_19_7/in0
Capture Clock    : receptor_inst1.signal_out_LC_10_19_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             7239
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.signal_out_LC_10_19_0/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__74/I                                      LocalMux                       0              6464   1571  FALL       1
I__74/O                                      LocalMux                     455              6919   1571  FALL       1
I__76/I                                      InMux                          0              6919   1571  FALL       1
I__76/O                                      InMux                        320              7239   1571  FALL       1
receptor_inst1.signal_out_LC_10_19_7/in0     LogicCell40_SEQ_MODE_1010      0              7239   1571  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
receptor_inst1.signal_out_LC_10_19_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_10_LC_11_18_1/in3
Capture Clock    : generator_inst1.counter_10_LC_11_18_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             7756
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2088  FALL       2
I__124/I                                             LocalMux                       0              6464   2088  FALL       1
I__124/O                                             LocalMux                     455              6919   2088  FALL       1
I__126/I                                             InMux                          0              6919   2088  FALL       1
I__126/O                                             InMux                        320              7239   2088  FALL       1
I__128/I                                             CascadeMux                     0              7239   2088  FALL       1
I__128/O                                             CascadeMux                     0              7239   2088  FALL       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/in2       LogicCell40_SEQ_MODE_0000      0              7239   2088  FALL       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout  LogicCell40_SEQ_MODE_0000    196              7436   2088  FALL       2
I__115/I                                             InMux                          0              7436   2088  FALL       1
I__115/O                                             InMux                        320              7756   2088  FALL       1
generator_inst1.counter_10_LC_11_18_1/in3            LogicCell40_SEQ_MODE_1010      0              7756   2088  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_10_LC_11_18_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_0_LC_10_17_3/lcout
Path End         : generator_inst1.counter_2_LC_11_17_1/in3
Capture Clock    : generator_inst1.counter_2_LC_11_17_1/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             7756
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_0_LC_10_17_3/lcout                 LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       3
I__245/I                                                   LocalMux                       0              6464   2088  FALL       1
I__245/O                                                   LocalMux                     455              6919   2088  FALL       1
I__248/I                                                   InMux                          0              6919   2088  FALL       1
I__248/O                                                   InMux                        320              7239   2088  FALL       1
I__251/I                                                   CascadeMux                     0              7239   2088  FALL       1
I__251/O                                                   CascadeMux                     0              7239   2088  FALL       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/in2       LogicCell40_SEQ_MODE_0000      0              7239   2088  FALL       1
generator_inst1.un3_counter_1_cry_1_c_LC_11_17_0/carryout  LogicCell40_SEQ_MODE_0000    196              7436   2088  FALL       2
I__65/I                                                    InMux                          0              7436   2088  FALL       1
I__65/O                                                    InMux                        320              7756   2088  FALL       1
generator_inst1.counter_2_LC_11_17_1/in3                   LogicCell40_SEQ_MODE_1010      0              7756   2088  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_15_LC_11_18_6/lcout
Path End         : generator_inst1.counter_16_LC_11_18_7/in3
Capture Clock    : generator_inst1.counter_16_LC_11_18_7/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             7756
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_15_LC_11_18_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_15_LC_11_18_6/lcout     LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__209/I                                        LocalMux                       0              6464   1571  FALL       1
I__209/O                                        LocalMux                     455              6919   1571  FALL       1
I__211/I                                        InMux                          0              6919   1571  FALL       1
I__211/O                                        InMux                        320              7239   1571  FALL       1
I__213/I                                        CascadeMux                     0              7239   1571  FALL       1
I__213/O                                        CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_15_LC_11_18_6/in2       LogicCell40_SEQ_MODE_1010      0              7239   2088  FALL       1
generator_inst1.counter_15_LC_11_18_6/carryout  LogicCell40_SEQ_MODE_1010    196              7436   2088  FALL       2
I__179/I                                        InMux                          0              7436   2088  FALL       1
I__179/O                                        InMux                        320              7756   2088  FALL       1
generator_inst1.counter_16_LC_11_18_7/in3       LogicCell40_SEQ_MODE_1010      0              7756   2088  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_16_LC_11_18_7/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_14_LC_11_18_5/in3
Capture Clock    : generator_inst1.counter_14_LC_11_18_5/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             7756
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout     LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__187/I                                        LocalMux                       0              6464   1571  FALL       1
I__187/O                                        LocalMux                     455              6919   1571  FALL       1
I__189/I                                        InMux                          0              6919   1571  FALL       1
I__189/O                                        InMux                        320              7239   1571  FALL       1
I__191/I                                        CascadeMux                     0              7239   1571  FALL       1
I__191/O                                        CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_13_LC_11_18_4/in2       LogicCell40_SEQ_MODE_1010      0              7239   2088  FALL       1
generator_inst1.counter_13_LC_11_18_4/carryout  LogicCell40_SEQ_MODE_1010    196              7436   2088  FALL       2
I__185/I                                        InMux                          0              7436   2088  FALL       1
I__185/O                                        InMux                        320              7756   2088  FALL       1
generator_inst1.counter_14_LC_11_18_5/in3       LogicCell40_SEQ_MODE_1010      0              7756   2088  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_14_LC_11_18_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_3_LC_11_17_2/lcout
Path End         : generator_inst1.counter_4_LC_11_17_3/in3
Capture Clock    : generator_inst1.counter_4_LC_11_17_3/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             7756
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_3_LC_11_17_2/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_3_LC_11_17_2/lcout     LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__279/I                                       LocalMux                       0              6464   1571  FALL       1
I__279/O                                       LocalMux                     455              6919   1571  FALL       1
I__281/I                                       InMux                          0              6919   1571  FALL       1
I__281/O                                       InMux                        320              7239   1571  FALL       1
I__283/I                                       CascadeMux                     0              7239   1571  FALL       1
I__283/O                                       CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_3_LC_11_17_2/in2       LogicCell40_SEQ_MODE_1010      0              7239   2088  FALL       1
generator_inst1.counter_3_LC_11_17_2/carryout  LogicCell40_SEQ_MODE_1010    196              7436   2088  FALL       2
I__151/I                                       InMux                          0              7436   2088  FALL       1
I__151/O                                       InMux                        320              7756   2088  FALL       1
generator_inst1.counter_4_LC_11_17_3/in3       LogicCell40_SEQ_MODE_1010      0              7756   2088  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_2_LC_11_17_1/lcout
Path End         : generator_inst1.counter_3_LC_11_17_2/in3
Capture Clock    : generator_inst1.counter_3_LC_11_17_2/clk
Hold Constraint  : 0p
Path slack       : 2088p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1292
---------------------------------------   ---- 
End-of-path arrival time (ps)             7756
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_2_LC_11_17_1/lcout     LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__267/I                                       LocalMux                       0              6464   1571  FALL       1
I__267/O                                       LocalMux                     455              6919   1571  FALL       1
I__269/I                                       InMux                          0              6919   1571  FALL       1
I__269/O                                       InMux                        320              7239   1571  FALL       1
I__271/I                                       CascadeMux                     0              7239   1571  FALL       1
I__271/O                                       CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_2_LC_11_17_1/in2       LogicCell40_SEQ_MODE_1010      0              7239   2088  FALL       1
generator_inst1.counter_2_LC_11_17_1/carryout  LogicCell40_SEQ_MODE_1010    196              7436   2088  FALL       2
I__64/I                                        InMux                          0              7436   2088  FALL       1
I__64/O                                        InMux                        320              7756   2088  FALL       1
generator_inst1.counter_3_LC_11_17_2/in3       LogicCell40_SEQ_MODE_1010      0              7756   2088  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_3_LC_11_17_2/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_0_LC_10_17_3/lcout
Path End         : generator_inst1.counter_1_LC_12_17_0/in1
Capture Clock    : generator_inst1.counter_1_LC_12_17_0/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             7787
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_0_LC_10_17_3/lcout  LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       3
I__246/I                                    Odrv4                          0              6464   2119  FALL       1
I__246/O                                    Odrv4                        548              7012   2119  FALL       1
I__249/I                                    LocalMux                       0              7012   2119  FALL       1
I__249/O                                    LocalMux                     455              7467   2119  FALL       1
I__252/I                                    InMux                          0              7467   2119  FALL       1
I__252/O                                    InMux                        320              7787   2119  FALL       1
generator_inst1.counter_1_LC_12_17_0/in1    LogicCell40_SEQ_MODE_1010      0              7787   2119  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_15_LC_11_18_6/in3
Capture Clock    : generator_inst1.counter_15_LC_11_18_6/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1447
---------------------------------------   ---- 
End-of-path arrival time (ps)             7911
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout     LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__187/I                                        LocalMux                       0              6464   1571  FALL       1
I__187/O                                        LocalMux                     455              6919   1571  FALL       1
I__189/I                                        InMux                          0              6919   1571  FALL       1
I__189/O                                        InMux                        320              7239   1571  FALL       1
I__191/I                                        CascadeMux                     0              7239   1571  FALL       1
I__191/O                                        CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_13_LC_11_18_4/in2       LogicCell40_SEQ_MODE_1010      0              7239   2088  FALL       1
generator_inst1.counter_13_LC_11_18_4/carryout  LogicCell40_SEQ_MODE_1010    196              7436   2088  FALL       2
generator_inst1.counter_14_LC_11_18_5/carryin   LogicCell40_SEQ_MODE_1010      0              7436   2243  FALL       1
generator_inst1.counter_14_LC_11_18_5/carryout  LogicCell40_SEQ_MODE_1010    155              7591   2243  FALL       2
I__184/I                                        InMux                          0              7591   2243  FALL       1
I__184/O                                        InMux                        320              7911   2243  FALL       1
generator_inst1.counter_15_LC_11_18_6/in3       LogicCell40_SEQ_MODE_1010      0              7911   2243  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_15_LC_11_18_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_11_LC_11_18_2/in3
Capture Clock    : generator_inst1.counter_11_LC_11_18_2/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1447
---------------------------------------   ---- 
End-of-path arrival time (ps)             7911
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2088  FALL       2
I__124/I                                             LocalMux                       0              6464   2088  FALL       1
I__124/O                                             LocalMux                     455              6919   2088  FALL       1
I__126/I                                             InMux                          0              6919   2088  FALL       1
I__126/O                                             InMux                        320              7239   2088  FALL       1
I__128/I                                             CascadeMux                     0              7239   2088  FALL       1
I__128/O                                             CascadeMux                     0              7239   2088  FALL       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/in2       LogicCell40_SEQ_MODE_0000      0              7239   2088  FALL       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/carryout  LogicCell40_SEQ_MODE_0000    196              7436   2088  FALL       2
generator_inst1.counter_10_LC_11_18_1/carryin        LogicCell40_SEQ_MODE_1010      0              7436   2243  FALL       1
generator_inst1.counter_10_LC_11_18_1/carryout       LogicCell40_SEQ_MODE_1010    155              7591   2243  FALL       2
I__114/I                                             InMux                          0              7591   2243  FALL       1
I__114/O                                             InMux                        320              7911   2243  FALL       1
generator_inst1.counter_11_LC_11_18_2/in3            LogicCell40_SEQ_MODE_1010      0              7911   2243  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_11_LC_11_18_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_3_LC_11_17_2/lcout
Path End         : generator_inst1.counter_5_LC_11_17_4/in3
Capture Clock    : generator_inst1.counter_5_LC_11_17_4/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1447
---------------------------------------   ---- 
End-of-path arrival time (ps)             7911
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_3_LC_11_17_2/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_3_LC_11_17_2/lcout     LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__279/I                                       LocalMux                       0              6464   1571  FALL       1
I__279/O                                       LocalMux                     455              6919   1571  FALL       1
I__281/I                                       InMux                          0              6919   1571  FALL       1
I__281/O                                       InMux                        320              7239   1571  FALL       1
I__283/I                                       CascadeMux                     0              7239   1571  FALL       1
I__283/O                                       CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_3_LC_11_17_2/in2       LogicCell40_SEQ_MODE_1010      0              7239   2088  FALL       1
generator_inst1.counter_3_LC_11_17_2/carryout  LogicCell40_SEQ_MODE_1010    196              7436   2088  FALL       2
generator_inst1.counter_4_LC_11_17_3/carryin   LogicCell40_SEQ_MODE_1010      0              7436   2243  FALL       1
generator_inst1.counter_4_LC_11_17_3/carryout  LogicCell40_SEQ_MODE_1010    155              7591   2243  FALL       2
I__146/I                                       InMux                          0              7591   2243  FALL       1
I__146/O                                       InMux                        320              7911   2243  FALL       1
generator_inst1.counter_5_LC_11_17_4/in3       LogicCell40_SEQ_MODE_1010      0              7911   2243  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_5_LC_11_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_11_LC_11_18_2/lcout
Path End         : generator_inst1.counter_13_LC_11_18_4/in3
Capture Clock    : generator_inst1.counter_13_LC_11_18_4/clk
Hold Constraint  : 0p
Path slack       : 2243p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1447
---------------------------------------   ---- 
End-of-path arrival time (ps)             7911
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_11_LC_11_18_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_11_LC_11_18_2/lcout           LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__285/I                                              LocalMux                       0              6464   1571  FALL       1
I__285/O                                              LocalMux                     455              6919   1571  FALL       1
I__287/I                                              InMux                          0              6919   1571  FALL       1
I__287/O                                              InMux                        320              7239   1571  FALL       1
I__289/I                                              CascadeMux                     0              7239   1571  FALL       1
I__289/O                                              CascadeMux                     0              7239   1571  FALL       1
generator_inst1.counter_11_LC_11_18_2/in2             LogicCell40_SEQ_MODE_1010      0              7239   2243  FALL       1
generator_inst1.counter_11_LC_11_18_2/carryout        LogicCell40_SEQ_MODE_1010    196              7436   2243  FALL       2
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryin   LogicCell40_SEQ_MODE_0000      0              7436   2243  FALL       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/carryout  LogicCell40_SEQ_MODE_0000    155              7591   2243  FALL       2
I__186/I                                              InMux                          0              7591   2243  FALL       1
I__186/O                                              InMux                        320              7911   2243  FALL       1
generator_inst1.counter_13_LC_11_18_4/in3             LogicCell40_SEQ_MODE_1010      0              7911   2243  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_17_LC_10_19_4/lcout
Path End         : generator_inst1.counter_18_LC_11_19_1/in3
Capture Clock    : generator_inst1.counter_18_LC_11_19_1/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1458
---------------------------------------   ---- 
End-of-path arrival time (ps)             7922
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_17_LC_10_19_4/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__175/I                                              LocalMux                       0              6464   2253  FALL       1
I__175/O                                              LocalMux                     455              6919   2253  FALL       1
I__177/I                                              InMux                          0              6919   2253  FALL       1
I__177/O                                              InMux                        320              7239   2253  FALL       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/in1       LogicCell40_SEQ_MODE_0000      0              7239   2253  FALL       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/carryout  LogicCell40_SEQ_MODE_0000    362              7601   2253  FALL       2
I__170/I                                              InMux                          0              7601   2253  FALL       1
I__170/O                                              InMux                        320              7922   2253  FALL       1
generator_inst1.counter_18_LC_11_19_1/in3             LogicCell40_SEQ_MODE_1010      0              7922   2253  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.counter_23_LC_11_19_6/in3
Capture Clock    : generator_inst1.counter_23_LC_11_19_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1458
---------------------------------------   ---- 
End-of-path arrival time (ps)             7922
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                              model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout           LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__301/I                                              LocalMux                       0              6464   2253  FALL       1
I__301/O                                              LocalMux                     455              6919   2253  FALL       1
I__303/I                                              InMux                          0              6919   2253  FALL       1
I__303/O                                              InMux                        320              7239   2253  FALL       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/in1       LogicCell40_SEQ_MODE_0000      0              7239   2253  FALL       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/carryout  LogicCell40_SEQ_MODE_0000    362              7601   2253  FALL       1
I__296/I                                              InMux                          0              7601   2253  FALL       1
I__296/O                                              InMux                        320              7922   2253  FALL       1
generator_inst1.counter_23_LC_11_19_6/in3             LogicCell40_SEQ_MODE_1010      0              7922   2253  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_23_LC_11_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_7_LC_11_17_6/lcout
Path End         : generator_inst1.counter_8_LC_11_17_7/in3
Capture Clock    : generator_inst1.counter_8_LC_11_17_7/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1458
---------------------------------------   ---- 
End-of-path arrival time (ps)             7922
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_7_LC_11_17_6/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_7_LC_11_17_6/lcout     LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__136/I                                       LocalMux                       0              6464   1571  FALL       1
I__136/O                                       LocalMux                     455              6919   1571  FALL       1
I__138/I                                       InMux                          0              6919   1571  FALL       1
I__138/O                                       InMux                        320              7239   1571  FALL       1
generator_inst1.counter_7_LC_11_17_6/in1       LogicCell40_SEQ_MODE_1010      0              7239   2253  FALL       1
generator_inst1.counter_7_LC_11_17_6/carryout  LogicCell40_SEQ_MODE_1010    362              7601   2253  FALL       2
I__130/I                                       InMux                          0              7601   2253  FALL       1
I__130/O                                       InMux                        320              7922   2253  FALL       1
generator_inst1.counter_8_LC_11_17_7/in3       LogicCell40_SEQ_MODE_1010      0              7922   2253  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_8_LC_11_17_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_6_LC_11_17_5/lcout
Path End         : generator_inst1.counter_7_LC_11_17_6/in3
Capture Clock    : generator_inst1.counter_7_LC_11_17_6/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1458
---------------------------------------   ---- 
End-of-path arrival time (ps)             7922
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_6_LC_11_17_5/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_6_LC_11_17_5/lcout     LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__141/I                                       LocalMux                       0              6464   1571  FALL       1
I__141/O                                       LocalMux                     455              6919   1571  FALL       1
I__143/I                                       InMux                          0              6919   1571  FALL       1
I__143/O                                       InMux                        320              7239   1571  FALL       1
generator_inst1.counter_6_LC_11_17_5/in1       LogicCell40_SEQ_MODE_1010      0              7239   2253  FALL       1
generator_inst1.counter_6_LC_11_17_5/carryout  LogicCell40_SEQ_MODE_1010    362              7601   2253  FALL       2
I__135/I                                       InMux                          0              7601   2253  FALL       1
I__135/O                                       InMux                        320              7922   2253  FALL       1
generator_inst1.counter_7_LC_11_17_6/in3       LogicCell40_SEQ_MODE_1010      0              7922   2253  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_7_LC_11_17_6/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_5_LC_11_17_4/lcout
Path End         : generator_inst1.counter_6_LC_11_17_5/in3
Capture Clock    : generator_inst1.counter_6_LC_11_17_5/clk
Hold Constraint  : 0p
Path slack       : 2254p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         1458
---------------------------------------   ---- 
End-of-path arrival time (ps)             7922
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_5_LC_11_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_5_LC_11_17_4/lcout     LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__147/I                                       LocalMux                       0              6464   1571  FALL       1
I__147/O                                       LocalMux                     455              6919   1571  FALL       1
I__149/I                                       InMux                          0              6919   1571  FALL       1
I__149/O                                       InMux                        320              7239   1571  FALL       1
generator_inst1.counter_5_LC_11_17_4/in1       LogicCell40_SEQ_MODE_1010      0              7239   2253  FALL       1
generator_inst1.counter_5_LC_11_17_4/carryout  LogicCell40_SEQ_MODE_1010    362              7601   2253  FALL       2
I__140/I                                       InMux                          0              7601   2253  FALL       1
I__140/O                                       InMux                        320              7922   2253  FALL       1
generator_inst1.counter_6_LC_11_17_5/in3       LogicCell40_SEQ_MODE_1010      0              7922   2253  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_6_LC_11_17_5/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_9_LC_10_17_4/lcout
Path End         : generator_inst1.counter_9_LC_10_17_4/in3
Capture Clock    : generator_inst1.counter_9_LC_10_17_4/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_9_LC_10_17_4/lcout        LogicCell40_SEQ_MODE_1010    796              6464   2088  FALL       2
I__124/I                                          LocalMux                       0              6464   2088  FALL       1
I__124/O                                          LocalMux                     455              6919   2088  FALL       1
I__126/I                                          InMux                          0              6919   2088  FALL       1
I__126/O                                          InMux                        320              7239   2088  FALL       1
I__128/I                                          CascadeMux                     0              7239   2088  FALL       1
I__128/O                                          CascadeMux                     0              7239   2088  FALL       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/in2    LogicCell40_SEQ_MODE_0000      0              7239   2088  FALL       1
generator_inst1.counter_RNO_0_9_LC_11_18_0/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       1
I__122/I                                          LocalMux                       0              7756   2863  FALL       1
I__122/O                                          LocalMux                     455              8211   2863  FALL       1
I__123/I                                          InMux                          0              8211   2863  FALL       1
I__123/O                                          InMux                        320              8531   2863  FALL       1
generator_inst1.counter_9_LC_10_17_4/in3          LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_20_LC_10_19_6/lcout
Path End         : generator_inst1.counter_20_LC_10_19_6/in3
Capture Clock    : generator_inst1.counter_20_LC_10_19_6/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_20_LC_10_19_6/lcout        LogicCell40_SEQ_MODE_1010    796              6464   2398  FALL       2
I__155/I                                           LocalMux                       0              6464   2398  FALL       1
I__155/O                                           LocalMux                     455              6919   2398  FALL       1
I__157/I                                           InMux                          0              6919   2398  FALL       1
I__157/O                                           InMux                        320              7239   2398  FALL       1
I__159/I                                           CascadeMux                     0              7239   2398  FALL       1
I__159/O                                           CascadeMux                     0              7239   2398  FALL       1
generator_inst1.counter_RNO_0_20_LC_11_19_3/in2    LogicCell40_SEQ_MODE_0000      0              7239   2398  FALL       1
generator_inst1.counter_RNO_0_20_LC_11_19_3/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       1
I__153/I                                           LocalMux                       0              7756   2863  FALL       1
I__153/O                                           LocalMux                     455              8211   2863  FALL       1
I__154/I                                           InMux                          0              8211   2863  FALL       1
I__154/O                                           InMux                        320              8531   2863  FALL       1
generator_inst1.counter_20_LC_10_19_6/in3          LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_19_LC_10_19_5/lcout
Path End         : generator_inst1.counter_19_LC_10_19_5/in2
Capture Clock    : generator_inst1.counter_19_LC_10_19_5/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_19_LC_10_19_5/lcout        LogicCell40_SEQ_MODE_1010    796              6464   2553  FALL       2
I__165/I                                           LocalMux                       0              6464   2553  FALL       1
I__165/O                                           LocalMux                     455              6919   2553  FALL       1
I__167/I                                           InMux                          0              6919   2553  FALL       1
I__167/O                                           InMux                        320              7239   2553  FALL       1
I__169/I                                           CascadeMux                     0              7239   2553  FALL       1
I__169/O                                           CascadeMux                     0              7239   2553  FALL       1
generator_inst1.counter_RNO_0_19_LC_11_19_2/in2    LogicCell40_SEQ_MODE_0000      0              7239   2553  FALL       1
generator_inst1.counter_RNO_0_19_LC_11_19_2/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       1
I__162/I                                           LocalMux                       0              7756   2863  FALL       1
I__162/O                                           LocalMux                     455              8211   2863  FALL       1
I__163/I                                           InMux                          0              8211   2863  FALL       1
I__163/O                                           InMux                        320              8531   2863  FALL       1
I__164/I                                           CascadeMux                     0              8531   2863  FALL       1
I__164/O                                           CascadeMux                     0              8531   2863  FALL       1
generator_inst1.counter_19_LC_10_19_5/in2          LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_0_LC_10_17_3/in1
Capture Clock    : generator_inst1.counter_0_LC_10_17_3/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__188/I                                             LocalMux                       0              6464   2863  FALL       1
I__188/O                                             LocalMux                     455              6919   2863  FALL       1
I__190/I                                             InMux                          0              6919   2863  FALL       1
I__190/O                                             InMux                        320              7239   2863  FALL       1
I__192/I                                             CascadeMux                     0              7239   2863  FALL       1
I__192/O                                             CascadeMux                     0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in2    LogicCell40_SEQ_MODE_0000      0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       9
I__95/I                                              LocalMux                       0              7756   2863  FALL       1
I__95/O                                              LocalMux                     455              8211   2863  FALL       1
I__97/I                                              InMux                          0              8211   2863  FALL       1
I__97/O                                              InMux                        320              8531   2863  FALL       1
generator_inst1.counter_0_LC_10_17_3/in1             LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_12_LC_10_19_3/in1
Capture Clock    : generator_inst1.counter_12_LC_10_19_3/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__188/I                                             LocalMux                       0              6464   2863  FALL       1
I__188/O                                             LocalMux                     455              6919   2863  FALL       1
I__190/I                                             InMux                          0              6919   2863  FALL       1
I__190/O                                             InMux                        320              7239   2863  FALL       1
I__192/I                                             CascadeMux                     0              7239   2863  FALL       1
I__192/O                                             CascadeMux                     0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in2    LogicCell40_SEQ_MODE_0000      0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       9
I__96/I                                              LocalMux                       0              7756   2863  FALL       1
I__96/O                                              LocalMux                     455              8211   2863  FALL       1
I__99/I                                              InMux                          0              8211   2863  FALL       1
I__99/O                                              InMux                        320              8531   2863  FALL       1
generator_inst1.counter_12_LC_10_19_3/in1            LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_9_LC_10_17_4/in0
Capture Clock    : generator_inst1.counter_9_LC_10_17_4/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__188/I                                             LocalMux                       0              6464   2863  FALL       1
I__188/O                                             LocalMux                     455              6919   2863  FALL       1
I__190/I                                             InMux                          0              6919   2863  FALL       1
I__190/O                                             InMux                        320              7239   2863  FALL       1
I__192/I                                             CascadeMux                     0              7239   2863  FALL       1
I__192/O                                             CascadeMux                     0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in2    LogicCell40_SEQ_MODE_0000      0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       9
I__95/I                                              LocalMux                       0              7756   2863  FALL       1
I__95/O                                              LocalMux                     455              8211   2863  FALL       1
I__98/I                                              InMux                          0              8211   2863  FALL       1
I__98/O                                              InMux                        320              8531   2863  FALL       1
generator_inst1.counter_9_LC_10_17_4/in0             LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_17_LC_10_19_4/in0
Capture Clock    : generator_inst1.counter_17_LC_10_19_4/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__188/I                                             LocalMux                       0              6464   2863  FALL       1
I__188/O                                             LocalMux                     455              6919   2863  FALL       1
I__190/I                                             InMux                          0              6919   2863  FALL       1
I__190/O                                             InMux                        320              7239   2863  FALL       1
I__192/I                                             CascadeMux                     0              7239   2863  FALL       1
I__192/O                                             CascadeMux                     0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in2    LogicCell40_SEQ_MODE_0000      0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       9
I__96/I                                              LocalMux                       0              7756   2863  FALL       1
I__96/O                                              LocalMux                     455              8211   2863  FALL       1
I__100/I                                             InMux                          0              8211   2863  FALL       1
I__100/O                                             InMux                        320              8531   2863  FALL       1
generator_inst1.counter_17_LC_10_19_4/in0            LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_19_LC_10_19_5/in1
Capture Clock    : generator_inst1.counter_19_LC_10_19_5/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__188/I                                             LocalMux                       0              6464   2863  FALL       1
I__188/O                                             LocalMux                     455              6919   2863  FALL       1
I__190/I                                             InMux                          0              6919   2863  FALL       1
I__190/O                                             InMux                        320              7239   2863  FALL       1
I__192/I                                             CascadeMux                     0              7239   2863  FALL       1
I__192/O                                             CascadeMux                     0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in2    LogicCell40_SEQ_MODE_0000      0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       9
I__96/I                                              LocalMux                       0              7756   2863  FALL       1
I__96/O                                              LocalMux                     455              8211   2863  FALL       1
I__101/I                                             InMux                          0              8211   2863  FALL       1
I__101/O                                             InMux                        320              8531   2863  FALL       1
generator_inst1.counter_19_LC_10_19_5/in1            LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_20_LC_10_19_6/in0
Capture Clock    : generator_inst1.counter_20_LC_10_19_6/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__188/I                                             LocalMux                       0              6464   2863  FALL       1
I__188/O                                             LocalMux                     455              6919   2863  FALL       1
I__190/I                                             InMux                          0              6919   2863  FALL       1
I__190/O                                             InMux                        320              7239   2863  FALL       1
I__192/I                                             CascadeMux                     0              7239   2863  FALL       1
I__192/O                                             CascadeMux                     0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in2    LogicCell40_SEQ_MODE_0000      0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       9
I__96/I                                              LocalMux                       0              7756   2863  FALL       1
I__96/O                                              LocalMux                     455              8211   2863  FALL       1
I__102/I                                             InMux                          0              8211   2863  FALL       1
I__102/O                                             InMux                        320              8531   2863  FALL       1
generator_inst1.counter_20_LC_10_19_6/in0            LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_21_LC_10_19_1/in1
Capture Clock    : generator_inst1.counter_21_LC_10_19_1/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__188/I                                             LocalMux                       0              6464   2863  FALL       1
I__188/O                                             LocalMux                     455              6919   2863  FALL       1
I__190/I                                             InMux                          0              6919   2863  FALL       1
I__190/O                                             InMux                        320              7239   2863  FALL       1
I__192/I                                             CascadeMux                     0              7239   2863  FALL       1
I__192/O                                             CascadeMux                     0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in2    LogicCell40_SEQ_MODE_0000      0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       9
I__96/I                                              LocalMux                       0              7756   2863  FALL       1
I__96/O                                              LocalMux                     455              8211   2863  FALL       1
I__103/I                                             InMux                          0              8211   2863  FALL       1
I__103/O                                             InMux                        320              8531   2863  FALL       1
generator_inst1.counter_21_LC_10_19_1/in1            LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.counter_22_LC_10_19_2/in0
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__188/I                                             LocalMux                       0              6464   2863  FALL       1
I__188/O                                             LocalMux                     455              6919   2863  FALL       1
I__190/I                                             InMux                          0              6919   2863  FALL       1
I__190/O                                             InMux                        320              7239   2863  FALL       1
I__192/I                                             CascadeMux                     0              7239   2863  FALL       1
I__192/O                                             CascadeMux                     0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in2    LogicCell40_SEQ_MODE_0000      0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       9
I__96/I                                              LocalMux                       0              7756   2863  FALL       1
I__96/O                                              LocalMux                     455              8211   2863  FALL       1
I__104/I                                             InMux                          0              8211   2863  FALL       1
I__104/O                                             InMux                        320              8531   2863  FALL       1
generator_inst1.counter_22_LC_10_19_2/in0            LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_13_LC_11_18_4/lcout
Path End         : generator_inst1.signal_out_LC_10_19_0/in0
Capture Clock    : generator_inst1.signal_out_LC_10_19_0/clk
Hold Constraint  : 0p
Path slack       : 2863p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2067
---------------------------------------   ---- 
End-of-path arrival time (ps)             8531
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_13_LC_11_18_4/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__188/I                                             LocalMux                       0              6464   2863  FALL       1
I__188/O                                             LocalMux                     455              6919   2863  FALL       1
I__190/I                                             InMux                          0              6919   2863  FALL       1
I__190/O                                             InMux                        320              7239   2863  FALL       1
I__192/I                                             CascadeMux                     0              7239   2863  FALL       1
I__192/O                                             CascadeMux                     0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/in2    LogicCell40_SEQ_MODE_0000      0              7239   2863  FALL       1
generator_inst1.counter_RNIM0V51_6_LC_10_18_4/lcout  LogicCell40_SEQ_MODE_0000    517              7756   2863  FALL       9
I__96/I                                              LocalMux                       0              7756   2863  FALL       1
I__96/O                                              LocalMux                     455              8211   2863  FALL       1
I__105/I                                             InMux                          0              8211   2863  FALL       1
I__105/O                                             InMux                        320              8531   2863  FALL       1
generator_inst1.signal_out_LC_10_19_0/in0            LogicCell40_SEQ_MODE_1010      0              8531   2863  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.counter_22_LC_10_19_2/in3
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2109
---------------------------------------   ---- 
End-of-path arrival time (ps)             8573
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout        LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__301/I                                           LocalMux                       0              6464   2253  FALL       1
I__301/O                                           LocalMux                     455              6919   2253  FALL       1
I__303/I                                           InMux                          0              6919   2253  FALL       1
I__303/O                                           InMux                        320              7239   2253  FALL       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/in1    LogicCell40_SEQ_MODE_0000      0              7239   2253  FALL       1
generator_inst1.counter_RNO_0_22_LC_11_19_5/lcout  LogicCell40_SEQ_MODE_0000    558              7798   2905  FALL       1
I__298/I                                           LocalMux                       0              7798   2905  FALL       1
I__298/O                                           LocalMux                     455              8252   2905  FALL       1
I__299/I                                           InMux                          0              8252   2905  FALL       1
I__299/O                                           InMux                        320              8573   2905  FALL       1
generator_inst1.counter_22_LC_10_19_2/in3          LogicCell40_SEQ_MODE_1010      0              8573   2905  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_17_LC_10_19_4/lcout
Path End         : generator_inst1.counter_17_LC_10_19_4/in3
Capture Clock    : generator_inst1.counter_17_LC_10_19_4/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2109
---------------------------------------   ---- 
End-of-path arrival time (ps)             8573
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_17_LC_10_19_4/lcout        LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__175/I                                           LocalMux                       0              6464   2253  FALL       1
I__175/O                                           LocalMux                     455              6919   2253  FALL       1
I__177/I                                           InMux                          0              6919   2253  FALL       1
I__177/O                                           InMux                        320              7239   2253  FALL       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/in1    LogicCell40_SEQ_MODE_0000      0              7239   2253  FALL       1
generator_inst1.counter_RNO_0_17_LC_11_19_0/lcout  LogicCell40_SEQ_MODE_0000    558              7798   2905  FALL       1
I__172/I                                           LocalMux                       0              7798   2905  FALL       1
I__172/O                                           LocalMux                     455              8252   2905  FALL       1
I__173/I                                           InMux                          0              8252   2905  FALL       1
I__173/O                                           InMux                        320              8573   2905  FALL       1
generator_inst1.counter_17_LC_10_19_4/in3          LogicCell40_SEQ_MODE_1010      0              8573   2905  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_12_LC_10_19_3/lcout
Path End         : generator_inst1.counter_12_LC_10_19_3/in2
Capture Clock    : generator_inst1.counter_12_LC_10_19_3/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2109
---------------------------------------   ---- 
End-of-path arrival time (ps)             8573
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_12_LC_10_19_3/lcout        LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__110/I                                           LocalMux                       0              6464   2253  FALL       1
I__110/O                                           LocalMux                     455              6919   2253  FALL       1
I__112/I                                           InMux                          0              6919   2253  FALL       1
I__112/O                                           InMux                        320              7239   2253  FALL       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/in1    LogicCell40_SEQ_MODE_0000      0              7239   2253  FALL       1
generator_inst1.counter_RNO_0_12_LC_11_18_3/lcout  LogicCell40_SEQ_MODE_0000    558              7798   2905  FALL       1
I__107/I                                           LocalMux                       0              7798   2905  FALL       1
I__107/O                                           LocalMux                     455              8252   2905  FALL       1
I__108/I                                           InMux                          0              8252   2905  FALL       1
I__108/O                                           InMux                        320              8573   2905  FALL       1
I__109/I                                           CascadeMux                     0              8573   2905  FALL       1
I__109/O                                           CascadeMux                     0              8573   2905  FALL       1
generator_inst1.counter_12_LC_10_19_3/in2          LogicCell40_SEQ_MODE_1010      0              8573   2905  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_21_LC_10_19_1/lcout
Path End         : generator_inst1.counter_21_LC_10_19_1/in3
Capture Clock    : generator_inst1.counter_21_LC_10_19_1/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2109
---------------------------------------   ---- 
End-of-path arrival time (ps)             8573
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                           model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_21_LC_10_19_1/lcout        LogicCell40_SEQ_MODE_1010    796              6464   2409  FALL       2
I__307/I                                           LocalMux                       0              6464   2409  FALL       1
I__307/O                                           LocalMux                     455              6919   2409  FALL       1
I__309/I                                           InMux                          0              6919   2409  FALL       1
I__309/O                                           InMux                        320              7239   2409  FALL       1
generator_inst1.counter_RNO_0_21_LC_11_19_4/in1    LogicCell40_SEQ_MODE_0000      0              7239   2409  FALL       1
generator_inst1.counter_RNO_0_21_LC_11_19_4/lcout  LogicCell40_SEQ_MODE_0000    558              7798   2905  FALL       1
I__305/I                                           LocalMux                       0              7798   2905  FALL       1
I__305/O                                           LocalMux                     455              8252   2905  FALL       1
I__306/I                                           InMux                          0              8252   2905  FALL       1
I__306/O                                           InMux                        320              8573   2905  FALL       1
generator_inst1.counter_21_LC_10_19_1/in3          LogicCell40_SEQ_MODE_1010      0              8573   2905  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.counter_17_LC_10_19_4/in2
Capture Clock    : generator_inst1.counter_17_LC_10_19_4/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             8924
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout          LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__300/I                                             LocalMux                       0              6464   3256  FALL       1
I__300/O                                             LocalMux                     455              6919   3256  FALL       1
I__302/I                                             InMux                          0              6919   3256  FALL       1
I__302/O                                             InMux                        320              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/in3    LogicCell40_SEQ_MODE_0000      0              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/ltout  LogicCell40_SEQ_MODE_0000    393              7632   3256  RISE       1
I__61/I                                              CascadeMux                     0              7632   3256  RISE       1
I__61/O                                              CascadeMux                     0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    517              8149   3256  FALL       9
I__77/I                                              LocalMux                       0              8149   3256  FALL       1
I__77/O                                              LocalMux                     455              8604   3256  FALL       1
I__80/I                                              InMux                          0              8604   3256  FALL       1
I__80/O                                              InMux                        320              8924   3256  FALL       1
I__89/I                                              CascadeMux                     0              8924   3256  FALL       1
I__89/O                                              CascadeMux                     0              8924   3256  FALL       1
generator_inst1.counter_17_LC_10_19_4/in2            LogicCell40_SEQ_MODE_1010      0              8924   3256  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.counter_9_LC_10_17_4/in2
Capture Clock    : generator_inst1.counter_9_LC_10_17_4/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             8924
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout          LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__300/I                                             LocalMux                       0              6464   3256  FALL       1
I__300/O                                             LocalMux                     455              6919   3256  FALL       1
I__302/I                                             InMux                          0              6919   3256  FALL       1
I__302/O                                             InMux                        320              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/in3    LogicCell40_SEQ_MODE_0000      0              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/ltout  LogicCell40_SEQ_MODE_0000    393              7632   3256  RISE       1
I__61/I                                              CascadeMux                     0              7632   3256  RISE       1
I__61/O                                              CascadeMux                     0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    517              8149   3256  FALL       9
I__78/I                                              LocalMux                       0              8149   3256  FALL       1
I__78/O                                              LocalMux                     455              8604   3256  FALL       1
I__86/I                                              InMux                          0              8604   3256  FALL       1
I__86/O                                              InMux                        320              8924   3256  FALL       1
I__93/I                                              CascadeMux                     0              8924   3256  FALL       1
I__93/O                                              CascadeMux                     0              8924   3256  FALL       1
generator_inst1.counter_9_LC_10_17_4/in2             LogicCell40_SEQ_MODE_1010      0              8924   3256  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.counter_21_LC_10_19_1/in2
Capture Clock    : generator_inst1.counter_21_LC_10_19_1/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             8924
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout          LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__300/I                                             LocalMux                       0              6464   3256  FALL       1
I__300/O                                             LocalMux                     455              6919   3256  FALL       1
I__302/I                                             InMux                          0              6919   3256  FALL       1
I__302/O                                             InMux                        320              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/in3    LogicCell40_SEQ_MODE_0000      0              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/ltout  LogicCell40_SEQ_MODE_0000    393              7632   3256  RISE       1
I__61/I                                              CascadeMux                     0              7632   3256  RISE       1
I__61/O                                              CascadeMux                     0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    517              8149   3256  FALL       9
I__79/I                                              LocalMux                       0              8149   3256  FALL       1
I__79/O                                              LocalMux                     455              8604   3256  FALL       1
I__88/I                                              InMux                          0              8604   3256  FALL       1
I__88/O                                              InMux                        320              8924   3256  FALL       1
I__94/I                                              CascadeMux                     0              8924   3256  FALL       1
I__94/O                                              CascadeMux                     0              8924   3256  FALL       1
generator_inst1.counter_21_LC_10_19_1/in2            LogicCell40_SEQ_MODE_1010      0              8924   3256  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.counter_20_LC_10_19_6/in2
Capture Clock    : generator_inst1.counter_20_LC_10_19_6/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             8924
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout          LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__300/I                                             LocalMux                       0              6464   3256  FALL       1
I__300/O                                             LocalMux                     455              6919   3256  FALL       1
I__302/I                                             InMux                          0              6919   3256  FALL       1
I__302/O                                             InMux                        320              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/in3    LogicCell40_SEQ_MODE_0000      0              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/ltout  LogicCell40_SEQ_MODE_0000    393              7632   3256  RISE       1
I__61/I                                              CascadeMux                     0              7632   3256  RISE       1
I__61/O                                              CascadeMux                     0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    517              8149   3256  FALL       9
I__77/I                                              LocalMux                       0              8149   3256  FALL       1
I__77/O                                              LocalMux                     455              8604   3256  FALL       1
I__81/I                                              InMux                          0              8604   3256  FALL       1
I__81/O                                              InMux                        320              8924   3256  FALL       1
I__90/I                                              CascadeMux                     0              8924   3256  FALL       1
I__90/O                                              CascadeMux                     0              8924   3256  FALL       1
generator_inst1.counter_20_LC_10_19_6/in2            LogicCell40_SEQ_MODE_1010      0              8924   3256  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.counter_22_LC_10_19_2/in2
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             8924
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout          LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__300/I                                             LocalMux                       0              6464   3256  FALL       1
I__300/O                                             LocalMux                     455              6919   3256  FALL       1
I__302/I                                             InMux                          0              6919   3256  FALL       1
I__302/O                                             InMux                        320              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/in3    LogicCell40_SEQ_MODE_0000      0              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/ltout  LogicCell40_SEQ_MODE_0000    393              7632   3256  RISE       1
I__61/I                                              CascadeMux                     0              7632   3256  RISE       1
I__61/O                                              CascadeMux                     0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    517              8149   3256  FALL       9
I__77/I                                              LocalMux                       0              8149   3256  FALL       1
I__77/O                                              LocalMux                     455              8604   3256  FALL       1
I__82/I                                              InMux                          0              8604   3256  FALL       1
I__82/O                                              InMux                        320              8924   3256  FALL       1
I__91/I                                              CascadeMux                     0              8924   3256  FALL       1
I__91/O                                              CascadeMux                     0              8924   3256  FALL       1
generator_inst1.counter_22_LC_10_19_2/in2            LogicCell40_SEQ_MODE_1010      0              8924   3256  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.signal_out_LC_10_19_0/in2
Capture Clock    : generator_inst1.signal_out_LC_10_19_0/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             8924
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout          LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__300/I                                             LocalMux                       0              6464   3256  FALL       1
I__300/O                                             LocalMux                     455              6919   3256  FALL       1
I__302/I                                             InMux                          0              6919   3256  FALL       1
I__302/O                                             InMux                        320              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/in3    LogicCell40_SEQ_MODE_0000      0              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/ltout  LogicCell40_SEQ_MODE_0000    393              7632   3256  RISE       1
I__61/I                                              CascadeMux                     0              7632   3256  RISE       1
I__61/O                                              CascadeMux                     0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    517              8149   3256  FALL       9
I__77/I                                              LocalMux                       0              8149   3256  FALL       1
I__77/O                                              LocalMux                     455              8604   3256  FALL       1
I__83/I                                              InMux                          0              8604   3256  FALL       1
I__83/O                                              InMux                        320              8924   3256  FALL       1
I__92/I                                              CascadeMux                     0              8924   3256  FALL       1
I__92/O                                              CascadeMux                     0              8924   3256  FALL       1
generator_inst1.signal_out_LC_10_19_0/in2            LogicCell40_SEQ_MODE_1010      0              8924   3256  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.counter_12_LC_10_19_3/in3
Capture Clock    : generator_inst1.counter_12_LC_10_19_3/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             8924
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout          LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__300/I                                             LocalMux                       0              6464   3256  FALL       1
I__300/O                                             LocalMux                     455              6919   3256  FALL       1
I__302/I                                             InMux                          0              6919   3256  FALL       1
I__302/O                                             InMux                        320              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/in3    LogicCell40_SEQ_MODE_0000      0              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/ltout  LogicCell40_SEQ_MODE_0000    393              7632   3256  RISE       1
I__61/I                                              CascadeMux                     0              7632   3256  RISE       1
I__61/O                                              CascadeMux                     0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    517              8149   3256  FALL       9
I__77/I                                              LocalMux                       0              8149   3256  FALL       1
I__77/O                                              LocalMux                     455              8604   3256  FALL       1
I__84/I                                              InMux                          0              8604   3256  FALL       1
I__84/O                                              InMux                        320              8924   3256  FALL       1
generator_inst1.counter_12_LC_10_19_3/in3            LogicCell40_SEQ_MODE_1010      0              8924   3256  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.counter_19_LC_10_19_5/in3
Capture Clock    : generator_inst1.counter_19_LC_10_19_5/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             8924
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout          LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__300/I                                             LocalMux                       0              6464   3256  FALL       1
I__300/O                                             LocalMux                     455              6919   3256  FALL       1
I__302/I                                             InMux                          0              6919   3256  FALL       1
I__302/O                                             InMux                        320              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/in3    LogicCell40_SEQ_MODE_0000      0              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/ltout  LogicCell40_SEQ_MODE_0000    393              7632   3256  RISE       1
I__61/I                                              CascadeMux                     0              7632   3256  RISE       1
I__61/O                                              CascadeMux                     0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    517              8149   3256  FALL       9
I__77/I                                              LocalMux                       0              8149   3256  FALL       1
I__77/O                                              LocalMux                     455              8604   3256  FALL       1
I__85/I                                              InMux                          0              8604   3256  FALL       1
I__85/O                                              InMux                        320              8924   3256  FALL       1
generator_inst1.counter_19_LC_10_19_5/in3            LogicCell40_SEQ_MODE_1010      0              8924   3256  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_22_LC_10_19_2/lcout
Path End         : generator_inst1.counter_0_LC_10_17_3/in3
Capture Clock    : generator_inst1.counter_0_LC_10_17_3/clk
Hold Constraint  : 0p
Path slack       : 3256p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2460
---------------------------------------   ---- 
End-of-path arrival time (ps)             8924
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_22_LC_10_19_2/lcout          LogicCell40_SEQ_MODE_1010    796              6464   2253  FALL       2
I__300/I                                             LocalMux                       0              6464   3256  FALL       1
I__300/O                                             LocalMux                     455              6919   3256  FALL       1
I__302/I                                             InMux                          0              6919   3256  FALL       1
I__302/O                                             InMux                        320              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/in3    LogicCell40_SEQ_MODE_0000      0              7239   3256  FALL       1
generator_inst1.counter_RNICPIG1_8_LC_10_18_5/ltout  LogicCell40_SEQ_MODE_0000    393              7632   3256  RISE       1
I__61/I                                              CascadeMux                     0              7632   3256  RISE       1
I__61/O                                              CascadeMux                     0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/in2    LogicCell40_SEQ_MODE_0000      0              7632   3256  RISE       1
generator_inst1.counter_RNITVOK5_1_LC_10_18_6/lcout  LogicCell40_SEQ_MODE_0000    517              8149   3256  FALL       9
I__78/I                                              LocalMux                       0              8149   3256  FALL       1
I__78/O                                              LocalMux                     455              8604   3256  FALL       1
I__87/I                                              InMux                          0              8604   3256  FALL       1
I__87/O                                              InMux                        320              8924   3256  FALL       1
generator_inst1.counter_0_LC_10_17_3/in3             LogicCell40_SEQ_MODE_1010      0              8924   3256  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.counter_12_LC_10_19_3/in0
Capture Clock    : generator_inst1.counter_12_LC_10_19_3/clk
Hold Constraint  : 0p
Path slack       : 3411p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2615
---------------------------------------   ---- 
End-of-path arrival time (ps)             9079
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__274/I                                             LocalMux                       0              6464   3411  FALL       1
I__274/O                                             LocalMux                     455              6919   3411  FALL       1
I__276/I                                             InMux                          0              6919   3411  FALL       1
I__276/O                                             InMux                        320              7239   3411  FALL       1
I__278/I                                             CascadeMux                     0              7239   3411  FALL       1
I__278/O                                             CascadeMux                     0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in2    LogicCell40_SEQ_MODE_0000      0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    517              7756   3411  FALL       9
I__254/I                                             Odrv4                          0              7756   3411  FALL       1
I__254/O                                             Odrv4                        548              8304   3411  FALL       1
I__256/I                                             LocalMux                       0              8304   3411  FALL       1
I__256/O                                             LocalMux                     455              8759   3411  FALL       1
I__258/I                                             InMux                          0              8759   3411  FALL       1
I__258/O                                             InMux                        320              9079   3411  FALL       1
generator_inst1.counter_12_LC_10_19_3/in0            LogicCell40_SEQ_MODE_1010      0              9079   3411  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.counter_0_LC_10_17_3/in0
Capture Clock    : generator_inst1.counter_0_LC_10_17_3/clk
Hold Constraint  : 0p
Path slack       : 3411p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2615
---------------------------------------   ---- 
End-of-path arrival time (ps)             9079
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__274/I                                             LocalMux                       0              6464   3411  FALL       1
I__274/O                                             LocalMux                     455              6919   3411  FALL       1
I__276/I                                             InMux                          0              6919   3411  FALL       1
I__276/O                                             InMux                        320              7239   3411  FALL       1
I__278/I                                             CascadeMux                     0              7239   3411  FALL       1
I__278/O                                             CascadeMux                     0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in2    LogicCell40_SEQ_MODE_0000      0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    517              7756   3411  FALL       9
I__255/I                                             Odrv4                          0              7756   3411  FALL       1
I__255/O                                             Odrv4                        548              8304   3411  FALL       1
I__257/I                                             LocalMux                       0              8304   3411  FALL       1
I__257/O                                             LocalMux                     455              8759   3411  FALL       1
I__265/I                                             InMux                          0              8759   3411  FALL       1
I__265/O                                             InMux                        320              9079   3411  FALL       1
generator_inst1.counter_0_LC_10_17_3/in0             LogicCell40_SEQ_MODE_1010      0              9079   3411  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.counter_17_LC_10_19_4/in1
Capture Clock    : generator_inst1.counter_17_LC_10_19_4/clk
Hold Constraint  : 0p
Path slack       : 3411p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2615
---------------------------------------   ---- 
End-of-path arrival time (ps)             9079
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__274/I                                             LocalMux                       0              6464   3411  FALL       1
I__274/O                                             LocalMux                     455              6919   3411  FALL       1
I__276/I                                             InMux                          0              6919   3411  FALL       1
I__276/O                                             InMux                        320              7239   3411  FALL       1
I__278/I                                             CascadeMux                     0              7239   3411  FALL       1
I__278/O                                             CascadeMux                     0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in2    LogicCell40_SEQ_MODE_0000      0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    517              7756   3411  FALL       9
I__254/I                                             Odrv4                          0              7756   3411  FALL       1
I__254/O                                             Odrv4                        548              8304   3411  FALL       1
I__256/I                                             LocalMux                       0              8304   3411  FALL       1
I__256/O                                             LocalMux                     455              8759   3411  FALL       1
I__259/I                                             InMux                          0              8759   3411  FALL       1
I__259/O                                             InMux                        320              9079   3411  FALL       1
generator_inst1.counter_17_LC_10_19_4/in1            LogicCell40_SEQ_MODE_1010      0              9079   3411  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.counter_19_LC_10_19_5/in0
Capture Clock    : generator_inst1.counter_19_LC_10_19_5/clk
Hold Constraint  : 0p
Path slack       : 3411p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2615
---------------------------------------   ---- 
End-of-path arrival time (ps)             9079
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__274/I                                             LocalMux                       0              6464   3411  FALL       1
I__274/O                                             LocalMux                     455              6919   3411  FALL       1
I__276/I                                             InMux                          0              6919   3411  FALL       1
I__276/O                                             InMux                        320              7239   3411  FALL       1
I__278/I                                             CascadeMux                     0              7239   3411  FALL       1
I__278/O                                             CascadeMux                     0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in2    LogicCell40_SEQ_MODE_0000      0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    517              7756   3411  FALL       9
I__254/I                                             Odrv4                          0              7756   3411  FALL       1
I__254/O                                             Odrv4                        548              8304   3411  FALL       1
I__256/I                                             LocalMux                       0              8304   3411  FALL       1
I__256/O                                             LocalMux                     455              8759   3411  FALL       1
I__260/I                                             InMux                          0              8759   3411  FALL       1
I__260/O                                             InMux                        320              9079   3411  FALL       1
generator_inst1.counter_19_LC_10_19_5/in0            LogicCell40_SEQ_MODE_1010      0              9079   3411  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.counter_20_LC_10_19_6/in1
Capture Clock    : generator_inst1.counter_20_LC_10_19_6/clk
Hold Constraint  : 0p
Path slack       : 3411p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2615
---------------------------------------   ---- 
End-of-path arrival time (ps)             9079
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__274/I                                             LocalMux                       0              6464   3411  FALL       1
I__274/O                                             LocalMux                     455              6919   3411  FALL       1
I__276/I                                             InMux                          0              6919   3411  FALL       1
I__276/O                                             InMux                        320              7239   3411  FALL       1
I__278/I                                             CascadeMux                     0              7239   3411  FALL       1
I__278/O                                             CascadeMux                     0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in2    LogicCell40_SEQ_MODE_0000      0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    517              7756   3411  FALL       9
I__254/I                                             Odrv4                          0              7756   3411  FALL       1
I__254/O                                             Odrv4                        548              8304   3411  FALL       1
I__256/I                                             LocalMux                       0              8304   3411  FALL       1
I__256/O                                             LocalMux                     455              8759   3411  FALL       1
I__261/I                                             InMux                          0              8759   3411  FALL       1
I__261/O                                             InMux                        320              9079   3411  FALL       1
generator_inst1.counter_20_LC_10_19_6/in1            LogicCell40_SEQ_MODE_1010      0              9079   3411  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.counter_21_LC_10_19_1/in0
Capture Clock    : generator_inst1.counter_21_LC_10_19_1/clk
Hold Constraint  : 0p
Path slack       : 3411p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2615
---------------------------------------   ---- 
End-of-path arrival time (ps)             9079
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__274/I                                             LocalMux                       0              6464   3411  FALL       1
I__274/O                                             LocalMux                     455              6919   3411  FALL       1
I__276/I                                             InMux                          0              6919   3411  FALL       1
I__276/O                                             InMux                        320              7239   3411  FALL       1
I__278/I                                             CascadeMux                     0              7239   3411  FALL       1
I__278/O                                             CascadeMux                     0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in2    LogicCell40_SEQ_MODE_0000      0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    517              7756   3411  FALL       9
I__254/I                                             Odrv4                          0              7756   3411  FALL       1
I__254/O                                             Odrv4                        548              8304   3411  FALL       1
I__256/I                                             LocalMux                       0              8304   3411  FALL       1
I__256/O                                             LocalMux                     455              8759   3411  FALL       1
I__262/I                                             InMux                          0              8759   3411  FALL       1
I__262/O                                             InMux                        320              9079   3411  FALL       1
generator_inst1.counter_21_LC_10_19_1/in0            LogicCell40_SEQ_MODE_1010      0              9079   3411  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.counter_22_LC_10_19_2/in1
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Hold Constraint  : 0p
Path slack       : 3411p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2615
---------------------------------------   ---- 
End-of-path arrival time (ps)             9079
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__274/I                                             LocalMux                       0              6464   3411  FALL       1
I__274/O                                             LocalMux                     455              6919   3411  FALL       1
I__276/I                                             InMux                          0              6919   3411  FALL       1
I__276/O                                             InMux                        320              7239   3411  FALL       1
I__278/I                                             CascadeMux                     0              7239   3411  FALL       1
I__278/O                                             CascadeMux                     0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in2    LogicCell40_SEQ_MODE_0000      0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    517              7756   3411  FALL       9
I__254/I                                             Odrv4                          0              7756   3411  FALL       1
I__254/O                                             Odrv4                        548              8304   3411  FALL       1
I__256/I                                             LocalMux                       0              8304   3411  FALL       1
I__256/O                                             LocalMux                     455              8759   3411  FALL       1
I__263/I                                             InMux                          0              8759   3411  FALL       1
I__263/O                                             InMux                        320              9079   3411  FALL       1
generator_inst1.counter_22_LC_10_19_2/in1            LogicCell40_SEQ_MODE_1010      0              9079   3411  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.signal_out_LC_10_19_0/in3
Capture Clock    : generator_inst1.signal_out_LC_10_19_0/clk
Hold Constraint  : 0p
Path slack       : 3411p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2615
---------------------------------------   ---- 
End-of-path arrival time (ps)             9079
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__274/I                                             LocalMux                       0              6464   3411  FALL       1
I__274/O                                             LocalMux                     455              6919   3411  FALL       1
I__276/I                                             InMux                          0              6919   3411  FALL       1
I__276/O                                             InMux                        320              7239   3411  FALL       1
I__278/I                                             CascadeMux                     0              7239   3411  FALL       1
I__278/O                                             CascadeMux                     0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in2    LogicCell40_SEQ_MODE_0000      0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    517              7756   3411  FALL       9
I__254/I                                             Odrv4                          0              7756   3411  FALL       1
I__254/O                                             Odrv4                        548              8304   3411  FALL       1
I__256/I                                             LocalMux                       0              8304   3411  FALL       1
I__256/O                                             LocalMux                     455              8759   3411  FALL       1
I__264/I                                             InMux                          0              8759   3411  FALL       1
I__264/O                                             InMux                        320              9079   3411  FALL       1
generator_inst1.signal_out_LC_10_19_0/in3            LogicCell40_SEQ_MODE_1010      0              9079   3411  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : generator_inst1.counter_18_LC_11_19_1/lcout
Path End         : generator_inst1.counter_9_LC_10_17_4/in1
Capture Clock    : generator_inst1.counter_9_LC_10_17_4/clk
Hold Constraint  : 0p
Path slack       : 3411p

Capture Clock Arrival Time (top|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 5668
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             5668

Launch Clock Arrival Time (top|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 5668
+ Clock To Q                               796
+ Data Path Delay                         2615
---------------------------------------   ---- 
End-of-path arrival time (ps)             9079
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
generator_inst1.counter_18_LC_11_19_1/lcout          LogicCell40_SEQ_MODE_1010    796              6464   1571  FALL       2
I__274/I                                             LocalMux                       0              6464   3411  FALL       1
I__274/O                                             LocalMux                     455              6919   3411  FALL       1
I__276/I                                             InMux                          0              6919   3411  FALL       1
I__276/O                                             InMux                        320              7239   3411  FALL       1
I__278/I                                             CascadeMux                     0              7239   3411  FALL       1
I__278/O                                             CascadeMux                     0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/in2    LogicCell40_SEQ_MODE_0000      0              7239   3411  FALL       1
generator_inst1.counter_RNISM7B1_2_LC_11_20_0/lcout  LogicCell40_SEQ_MODE_0000    517              7756   3411  FALL       9
I__255/I                                             Odrv4                          0              7756   3411  FALL       1
I__255/O                                             Odrv4                        548              8304   3411  FALL       1
I__257/I                                             LocalMux                       0              8304   3411  FALL       1
I__257/O                                             LocalMux                     455              8759   3411  FALL       1
I__266/I                                             InMux                          0              8759   3411  FALL       1
I__266/O                                             InMux                        320              9079   3411  FALL       1
generator_inst1.counter_9_LC_10_17_4/in1             LogicCell40_SEQ_MODE_1010      0              9079   3411  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_9_LC_10_17_4/sr
Capture Clock    : generator_inst1.counter_9_LC_10_17_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__231/I                                       SRMux                          0             10258   +INF  FALL       1
I__231/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_9_LC_10_17_4/sr        LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_9_LC_10_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_0_LC_10_17_3/sr
Capture Clock    : generator_inst1.counter_0_LC_10_17_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10735
---------------------------------------   ----- 
End-of-path arrival time (ps)             10735
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       460               460   +INF  FALL       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__202/I                                       Odrv12                         0              1142   +INF  FALL       1
I__202/O                                       Odrv12                       796              1938   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1938   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2734   +INF  FALL       1
I__204/I                                       LocalMux                       0              2734   +INF  FALL       1
I__204/O                                       LocalMux                     455              3189   +INF  FALL       1
I__205/I                                       InMux                          0              3189   +INF  FALL       1
I__205/O                                       InMux                        320              3509   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3509   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3933   +INF  FALL       1
I__193/I                                       Odrv12                         0              3933   +INF  FALL       1
I__193/O                                       Odrv12                       796              4729   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4729   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5525   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5525   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6321   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6321   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7117   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7117   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7779   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7779   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8244   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8244   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8492   +INF  FALL       1
I__200/I                                       LocalMux                       0              8492   +INF  FALL       1
I__200/O                                       LocalMux                     455              8947   +INF  FALL       1
I__201/I                                       IoInMux                        0              8947   +INF  FALL       1
I__201/O                                       IoInMux                      320              9267   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9267   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10094   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10094   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10094   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10094   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10208   +INF  FALL       1
I__231/I                                       SRMux                          0             10208   +INF  FALL       1
I__231/O                                       SRMux                        527             10735   +INF  FALL       1
generator_inst1.counter_0_LC_10_17_3/sr        LogicCell40_SEQ_MODE_1010      0             10735   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__239/I                                    ClkMux                         0              5213  RISE       1
I__239/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_0_LC_10_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : receptor_inst1.signal_out_LC_10_19_7/lcout
Path End         : signal_out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5668
+ Clock To Q                                796
+ Data Path Delay                         10251
---------------------------------------   ----- 
End-of-path arrival time (ps)             16715
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
receptor_inst1.signal_out_LC_10_19_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
receptor_inst1.signal_out_LC_10_19_7/lcout  LogicCell40_SEQ_MODE_1010    796              6464   +INF  RISE       1
I__66/I                                     Odrv12                         0              6464   +INF  RISE       1
I__66/O                                     Odrv12                       724              7188   +INF  RISE       1
I__67/I                                     Span12Mux_h                    0              7188   +INF  RISE       1
I__67/O                                     Span12Mux_h                  724              7911   +INF  RISE       1
I__68/I                                     Span12Mux_v                    0              7911   +INF  RISE       1
I__68/O                                     Span12Mux_v                  724              8635   +INF  RISE       1
I__69/I                                     Sp12to4                        0              8635   +INF  RISE       1
I__69/O                                     Sp12to4                      631              9265   +INF  RISE       1
I__70/I                                     Span4Mux_s2_v                  0              9265   +INF  RISE       1
I__70/O                                     Span4Mux_s2_v                372              9638   +INF  RISE       1
I__71/I                                     IoSpan4Mux                     0              9638   +INF  RISE       1
I__71/O                                     IoSpan4Mux                   424             10061   +INF  RISE       1
I__72/I                                     LocalMux                       0             10061   +INF  RISE       1
I__72/O                                     LocalMux                     486             10547   +INF  RISE       1
I__73/I                                     IoInMux                        0             10547   +INF  RISE       1
I__73/O                                     IoInMux                      382             10930   +INF  RISE       1
signal_out_obuf_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             10930   +INF  RISE       1
signal_out_obuf_preio/PADOUT                PRE_IO_PIN_TYPE_011001      3297             14227   +INF  FALL       1
signal_out_obuf_iopad/DIN                   IO_PAD                         0             14227   +INF  FALL       1
signal_out_obuf_iopad/PACKAGEPIN:out        IO_PAD                      2488             16715   +INF  FALL       1
signal_out                                  top                            0             16715   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_8_LC_11_17_7/sr
Capture Clock    : generator_inst1.counter_8_LC_11_17_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__232/I                                       SRMux                          0             10258   +INF  FALL       1
I__232/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_8_LC_11_17_7/sr        LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_8_LC_11_17_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_7_LC_11_17_6/sr
Capture Clock    : generator_inst1.counter_7_LC_11_17_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__232/I                                       SRMux                          0             10258   +INF  FALL       1
I__232/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_7_LC_11_17_6/sr        LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_7_LC_11_17_6/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_6_LC_11_17_5/sr
Capture Clock    : generator_inst1.counter_6_LC_11_17_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__232/I                                       SRMux                          0             10258   +INF  FALL       1
I__232/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_6_LC_11_17_5/sr        LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_6_LC_11_17_5/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_5_LC_11_17_4/sr
Capture Clock    : generator_inst1.counter_5_LC_11_17_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__232/I                                       SRMux                          0             10258   +INF  FALL       1
I__232/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_5_LC_11_17_4/sr        LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_5_LC_11_17_4/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_4_LC_11_17_3/sr
Capture Clock    : generator_inst1.counter_4_LC_11_17_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__232/I                                       SRMux                          0             10258   +INF  FALL       1
I__232/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_4_LC_11_17_3/sr        LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_4_LC_11_17_3/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_3_LC_11_17_2/sr
Capture Clock    : generator_inst1.counter_3_LC_11_17_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__232/I                                       SRMux                          0             10258   +INF  FALL       1
I__232/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_3_LC_11_17_2/sr        LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_3_LC_11_17_2/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_2_LC_11_17_1/sr
Capture Clock    : generator_inst1.counter_2_LC_11_17_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__232/I                                       SRMux                          0             10258   +INF  FALL       1
I__232/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_2_LC_11_17_1/sr        LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__240/I                                    ClkMux                         0              5213  RISE       1
I__240/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_2_LC_11_17_1/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : receptor_inst1.signal_out_LC_10_19_7/sr
Capture Clock    : receptor_inst1.signal_out_LC_10_19_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__233/I                                       SRMux                          0             10258   +INF  FALL       1
I__233/O                                       SRMux                        527             10785   +INF  FALL       1
receptor_inst1.signal_out_LC_10_19_7/sr        LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
receptor_inst1.signal_out_LC_10_19_7/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_20_LC_10_19_6/sr
Capture Clock    : generator_inst1.counter_20_LC_10_19_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__233/I                                       SRMux                          0             10258   +INF  FALL       1
I__233/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_20_LC_10_19_6/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_20_LC_10_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_19_LC_10_19_5/sr
Capture Clock    : generator_inst1.counter_19_LC_10_19_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__233/I                                       SRMux                          0             10258   +INF  FALL       1
I__233/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_19_LC_10_19_5/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_19_LC_10_19_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_17_LC_10_19_4/sr
Capture Clock    : generator_inst1.counter_17_LC_10_19_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__233/I                                       SRMux                          0             10258   +INF  FALL       1
I__233/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_17_LC_10_19_4/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_17_LC_10_19_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_12_LC_10_19_3/sr
Capture Clock    : generator_inst1.counter_12_LC_10_19_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__233/I                                       SRMux                          0             10258   +INF  FALL       1
I__233/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_12_LC_10_19_3/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_12_LC_10_19_3/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_22_LC_10_19_2/sr
Capture Clock    : generator_inst1.counter_22_LC_10_19_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__233/I                                       SRMux                          0             10258   +INF  FALL       1
I__233/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_22_LC_10_19_2/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_22_LC_10_19_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_21_LC_10_19_1/sr
Capture Clock    : generator_inst1.counter_21_LC_10_19_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__233/I                                       SRMux                          0             10258   +INF  FALL       1
I__233/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_21_LC_10_19_1/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_21_LC_10_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.signal_out_LC_10_19_0/sr
Capture Clock    : generator_inst1.signal_out_LC_10_19_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__233/I                                       SRMux                          0             10258   +INF  FALL       1
I__233/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.signal_out_LC_10_19_0/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__242/I                                    ClkMux                         0              5213  RISE       1
I__242/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.signal_out_LC_10_19_0/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_16_LC_11_18_7/sr
Capture Clock    : generator_inst1.counter_16_LC_11_18_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__234/I                                       SRMux                          0             10258   +INF  FALL       1
I__234/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_16_LC_11_18_7/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_16_LC_11_18_7/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_15_LC_11_18_6/sr
Capture Clock    : generator_inst1.counter_15_LC_11_18_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__234/I                                       SRMux                          0             10258   +INF  FALL       1
I__234/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_15_LC_11_18_6/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_15_LC_11_18_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_14_LC_11_18_5/sr
Capture Clock    : generator_inst1.counter_14_LC_11_18_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__234/I                                       SRMux                          0             10258   +INF  FALL       1
I__234/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_14_LC_11_18_5/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_14_LC_11_18_5/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_13_LC_11_18_4/sr
Capture Clock    : generator_inst1.counter_13_LC_11_18_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__234/I                                       SRMux                          0             10258   +INF  FALL       1
I__234/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_13_LC_11_18_4/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_13_LC_11_18_4/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_11_LC_11_18_2/sr
Capture Clock    : generator_inst1.counter_11_LC_11_18_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__234/I                                       SRMux                          0             10258   +INF  FALL       1
I__234/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_11_LC_11_18_2/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_11_LC_11_18_2/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_10_LC_11_18_1/sr
Capture Clock    : generator_inst1.counter_10_LC_11_18_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__234/I                                       SRMux                          0             10258   +INF  FALL       1
I__234/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_10_LC_11_18_1/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__243/I                                    ClkMux                         0              5213  RISE       1
I__243/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_10_LC_11_18_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_1_LC_12_17_0/sr
Capture Clock    : generator_inst1.counter_1_LC_12_17_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__235/I                                       SRMux                          0             10258   +INF  FALL       1
I__235/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_1_LC_12_17_0/sr        LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__241/I                                    ClkMux                         0              5213  RISE       1
I__241/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_1_LC_12_17_0/clk    LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_23_LC_11_19_6/sr
Capture Clock    : generator_inst1.counter_23_LC_11_19_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__236/I                                       SRMux                          0             10258   +INF  FALL       1
I__236/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_23_LC_11_19_6/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_23_LC_11_19_6/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : generator_inst1.counter_18_LC_11_19_1/sr
Capture Clock    : generator_inst1.counter_18_LC_11_19_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5668
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10785
---------------------------------------   ----- 
End-of-path arrival time (ps)             10785
 
Data path
pin name                                       model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                                          top                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in                 IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT                          IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN                         PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0                          PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__202/I                                       Odrv12                         0              1192   +INF  FALL       1
I__202/O                                       Odrv12                       796              1988   +INF  FALL       1
I__203/I                                       Span12Mux_v                    0              1988   +INF  FALL       1
I__203/O                                       Span12Mux_v                  796              2784   +INF  FALL       1
I__204/I                                       LocalMux                       0              2784   +INF  FALL       1
I__204/O                                       LocalMux                     455              3239   +INF  FALL       1
I__205/I                                       InMux                          0              3239   +INF  FALL       1
I__205/O                                       InMux                        320              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/in3              LogicCell40_SEQ_MODE_0000      0              3559   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_30_10_4/lcout            LogicCell40_SEQ_MODE_0000    424              3983   +INF  FALL       1
I__193/I                                       Odrv12                         0              3983   +INF  FALL       1
I__193/O                                       Odrv12                       796              4779   +INF  FALL       1
I__194/I                                       Span12Mux_h                    0              4779   +INF  FALL       1
I__194/O                                       Span12Mux_h                  796              5575   +INF  FALL       1
I__195/I                                       Span12Mux_h                    0              5575   +INF  FALL       1
I__195/O                                       Span12Mux_h                  796              6371   +INF  FALL       1
I__196/I                                       Span12Mux_v                    0              6371   +INF  FALL       1
I__196/O                                       Span12Mux_v                  796              7167   +INF  FALL       1
I__197/I                                       Sp12to4                        0              7167   +INF  FALL       1
I__197/O                                       Sp12to4                      662              7829   +INF  FALL       1
I__198/I                                       Span4Mux_h                     0              7829   +INF  FALL       1
I__198/O                                       Span4Mux_h                   465              8294   +INF  FALL       1
I__199/I                                       Span4Mux_s1_h                  0              8294   +INF  FALL       1
I__199/O                                       Span4Mux_s1_h                248              8542   +INF  FALL       1
I__200/I                                       LocalMux                       0              8542   +INF  FALL       1
I__200/O                                       LocalMux                     455              8997   +INF  FALL       1
I__201/I                                       IoInMux                        0              8997   +INF  FALL       1
I__201/O                                       IoInMux                      320              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              9317   +INF  FALL       1
RST_N_ibuf_RNIBJGC_0/GLOBALBUFFEROUTPUT        ICE_GB                       827             10144   +INF  FALL      26
I__229/I                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__229/O                                       gio2CtrlBuf                    0             10144   +INF  FALL       1
I__230/I                                       GlobalMux                      0             10144   +INF  FALL       1
I__230/O                                       GlobalMux                    114             10258   +INF  FALL       1
I__236/I                                       SRMux                          0             10258   +INF  FALL       1
I__236/O                                       SRMux                        527             10785   +INF  FALL       1
generator_inst1.counter_18_LC_11_19_1/sr       LogicCell40_SEQ_MODE_1010      0             10785   +INF  FALL       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                         top                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
CLK_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__53/I                                     Odrv4                          0              1420  RISE       1
I__53/O                                     Odrv4                        517              1936  RISE       1
I__54/I                                     IoSpan4Mux                     0              1936  RISE       1
I__54/O                                     IoSpan4Mux                   424              2360  RISE       1
I__55/I                                     IoSpan4Mux                     0              2360  RISE       1
I__55/O                                     IoSpan4Mux                   424              2784  RISE       1
I__56/I                                     IoSpan4Mux                     0              2784  RISE       1
I__56/O                                     IoSpan4Mux                   424              3208  RISE       1
I__57/I                                     LocalMux                       0              3208  RISE       1
I__57/O                                     LocalMux                     486              3694  RISE       1
I__58/I                                     IoInMux                        0              3694  RISE       1
I__58/O                                     IoInMux                      382              4076  RISE       1
CLK_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4076  RISE       1
CLK_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              4986  RISE      26
I__237/I                                    gio2CtrlBuf                    0              4986  RISE       1
I__237/O                                    gio2CtrlBuf                    0              4986  RISE       1
I__238/I                                    GlobalMux                      0              4986  RISE       1
I__238/O                                    GlobalMux                    227              5213  RISE       1
I__244/I                                    ClkMux                         0              5213  RISE       1
I__244/O                                    ClkMux                       455              5668  RISE       1
generator_inst1.counter_18_LC_11_19_1/clk   LogicCell40_SEQ_MODE_1010      0              5668  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

