$date
	Tue Oct  1 03:14:21 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! y_xor $end
$var wire 1 " y_xnor $end
$var wire 1 # y_or $end
$var wire 1 $ y_not $end
$var wire 1 % y_nor $end
$var wire 1 & y_nand $end
$var wire 1 ' y_and $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module uut $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 ' y_and $end
$var wire 1 & y_nand $end
$var wire 1 % y_nor $end
$var wire 1 $ y_not $end
$var wire 1 # y_or $end
$var wire 1 " y_xnor $end
$var wire 1 ! y_xor $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0)
0(
0'
1&
1%
1$
0#
1"
0!
$end
#5
1#
0%
1!
0"
0$
1(
#10
1$
0(
1)
#15
1'
0&
0!
1"
0$
1(
#20
1$
0'
0#
1%
1&
0(
0)
#25
1#
0%
1!
0"
0$
1(
#30
1$
0(
1)
#35
1'
0&
0!
1"
0$
1(
#40
1$
0'
0#
1%
1&
0(
0)
#45
1#
0%
1!
0"
0$
1(
#50
1$
0(
1)
