Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Mon Dec  2 21:55:34 2024
| Host         : Tim-Workstation running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (36)
7. checking multiple_clock (42)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (42)
-------------------------------
 There are 42 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.037        0.000                      0                   88        0.028        0.000                      0                   88        1.056        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
clk                                    {0.000 41.666}       83.333          12.000          
  clk_out1_clock_wizard_clk_wiz_0_0    {0.000 2.000}        4.000           250.001         
  clkfbout_clock_wizard_clk_wiz_0_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin                            {0.000 41.660}       83.330          12.000          
  clk_out1_clock_wizard_clk_wiz_0_0_1  {0.000 2.000}        4.000           250.010         
  clkfbout_clock_wizard_clk_wiz_0_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                     16.667        0.000                       0                     1  
  clk_out1_clock_wizard_clk_wiz_0_0          1.037        0.000                      0                   88        0.246        0.000                      0                   88        1.056        0.000                       0                    44  
  clkfbout_clock_wizard_clk_wiz_0_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                             16.670        0.000                       0                     1  
  clk_out1_clock_wizard_clk_wiz_0_0_1        1.056        0.000                      0                   88        0.246        0.000                      0                   88        1.056        0.000                       0                    44  
  clkfbout_clock_wizard_clk_wiz_0_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clock_wizard_clk_wiz_0_0_1  clk_out1_clock_wizard_clk_wiz_0_0          1.037        0.000                      0                   88        0.028        0.000                      0                   88  
clk_out1_clock_wizard_clk_wiz_0_0    clk_out1_clock_wizard_clk_wiz_0_0_1        1.037        0.000                      0                   88        0.028        0.000                      0                   88  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                           From Clock                           To Clock                           
----------                           ----------                           --------                           
(none)                               clk_out1_clock_wizard_clk_wiz_0_0                                         
(none)                               clk_out1_clock_wizard_clk_wiz_0_0_1                                       
(none)                               clkfbout_clock_wizard_clk_wiz_0_0                                         
(none)                               clkfbout_clock_wizard_clk_wiz_0_0_1                                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.016ns (72.280%)  route 0.773ns (27.720%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.068 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.068    counter_reg[28]_i_1_n_6
    SLICE_X34Y36         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[29]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.995ns (72.069%)  route 0.773ns (27.931%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.047 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.047    counter_reg[28]_i_1_n_4
    SLICE_X34Y36         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[31]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.921ns (71.302%)  route 0.773ns (28.698%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.973 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    counter_reg[28]_i_1_n_5
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 1.905ns (71.131%)  route 0.773ns (28.869%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.957 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    counter_reg[28]_i_1_n_7
    SLICE_X34Y36         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[28]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.902ns (71.098%)  route 0.773ns (28.902%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.954 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    counter_reg[24]_i_1_n_6
    SLICE_X34Y35         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[25]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.881ns (70.870%)  route 0.773ns (29.130%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    counter_reg[24]_i_1_n_4
    SLICE_X34Y35         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[27]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.631%)  route 1.474ns (76.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 2.648 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  addr_reg[5]/Q
                         net (fo=4, routed)           1.474     1.209    u_RAM_2Port/out[5]
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.482     2.648    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                         clock pessimism              0.573     3.221    
                         clock uncertainty           -0.218     3.003    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     2.437    u_RAM_2Port/r_Mem_reg
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.611%)  route 1.475ns (76.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 2.651 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  addr_reg[5]/Q
                         net (fo=4, routed)           1.475     1.210    u_RAM_2Port/out[5]
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.485     2.651    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
                         clock pessimism              0.573     3.224    
                         clock uncertainty           -0.218     3.006    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     2.440    u_RAM_2Port/r_Mem_reg
  -------------------------------------------------------------------
                         required time                          2.440    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.807ns (70.034%)  route 0.773ns (29.966%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.859 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    counter_reg[24]_i_1_n_5
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 1.791ns (69.847%)  route 0.773ns (30.153%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.843 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    counter_reg[24]_i_1_n_7
    SLICE_X34Y35         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[24]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                  1.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.507    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  addr_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.195    addr_reg[6]
    SLICE_X35Y29         LUT3 (Prop_lut3_I1_O)        0.042    -0.153 r  addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    p_0_in[7]
    SLICE_X35Y29         FDRE                                         r  addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.852    -0.741    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[7]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.107    -0.400    addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.506    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.182    addr_reg[1]
    SLICE_X35Y30         LUT3 (Prop_lut3_I1_O)        0.042    -0.140 r  addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    p_0_in[2]
    SLICE_X35Y30         FDRE                                         r  addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.740    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[2]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.107    -0.399    addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.507    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  addr_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.195    addr_reg[6]
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.150 r  addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    p_0_in[6]
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.852    -0.741    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.091    -0.416    addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.506    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.182    addr_reg[1]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.137 r  addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    p_0_in[1]
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.740    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.091    -0.415    addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.117%)  route 0.135ns (34.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.135    -0.226    counter_reg[26]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.115 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.115    counter_reg[24]_i_1_n_5
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.858    -0.735    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.233    -0.502    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.105    -0.397    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.504    clk_250M
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.136    -0.227    counter_reg[14]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.116 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    counter_reg[12]_i_1_n_5
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.738    clk_250M
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.234    -0.504    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.105    -0.399    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.503    clk_250M
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.136    -0.226    counter_reg[18]
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.115 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.115    counter_reg[16]_i_1_n_5
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.737    clk_250M
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.234    -0.503    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.105    -0.398    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.136    -0.225    counter_reg[22]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.114 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.114    counter_reg[20]_i_1_n_5
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.736    clk_250M
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.105    -0.397    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.136    -0.225    counter_reg[30]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.114 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.114    counter_reg[28]_i_1_n_5
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.858    -0.735    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.233    -0.502    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.105    -0.397    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.505    clk_250M
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.136    -0.228    counter_reg[10]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.117 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.117    counter_reg[8]_i_1_n_5
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.739    clk_250M
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.105    -0.400    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X2Y12     u_RAM_2Port/r_Mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         4.000       1.056      RAMB18_X2Y12     u_RAM_2Port/r_Mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y31     addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y30     addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y30     addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y30     addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y30     addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y30     addr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y31     addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y31     addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y31     addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y31     addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  clkfbout_clock_wizard_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_wizard_clk_wiz_0_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.016ns (72.280%)  route 0.773ns (27.720%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.068 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.068    counter_reg[28]_i_1_n_6
    SLICE_X34Y36         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.124    counter_reg[29]
  -------------------------------------------------------------------
                         required time                          3.124    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.995ns (72.069%)  route 0.773ns (27.931%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.047 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.047    counter_reg[28]_i_1_n_4
    SLICE_X34Y36         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.124    counter_reg[31]
  -------------------------------------------------------------------
                         required time                          3.124    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.921ns (71.302%)  route 0.773ns (28.698%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.973 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    counter_reg[28]_i_1_n_5
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.124    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          3.124    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 1.905ns (71.131%)  route 0.773ns (28.869%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.957 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    counter_reg[28]_i_1_n_7
    SLICE_X34Y36         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.124    counter_reg[28]
  -------------------------------------------------------------------
                         required time                          3.124    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.170ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.902ns (71.098%)  route 0.773ns (28.902%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.954 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    counter_reg[24]_i_1_n_6
    SLICE_X34Y35         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.124    counter_reg[25]
  -------------------------------------------------------------------
                         required time                          3.124    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.191ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.881ns (70.870%)  route 0.773ns (29.130%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    counter_reg[24]_i_1_n_4
    SLICE_X34Y35         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.124    counter_reg[27]
  -------------------------------------------------------------------
                         required time                          3.124    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  1.191    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.631%)  route 1.474ns (76.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 2.648 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  addr_reg[5]/Q
                         net (fo=4, routed)           1.474     1.209    u_RAM_2Port/out[5]
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.482     2.648    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                         clock pessimism              0.573     3.221    
                         clock uncertainty           -0.199     3.021    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     2.455    u_RAM_2Port/r_Mem_reg
  -------------------------------------------------------------------
                         required time                          2.455    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.248ns  (required time - arrival time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.611%)  route 1.475ns (76.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 2.651 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  addr_reg[5]/Q
                         net (fo=4, routed)           1.475     1.210    u_RAM_2Port/out[5]
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.485     2.651    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
                         clock pessimism              0.573     3.224    
                         clock uncertainty           -0.199     3.024    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     2.458    u_RAM_2Port/r_Mem_reg
  -------------------------------------------------------------------
                         required time                          2.458    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  1.248    

Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.807ns (70.034%)  route 0.773ns (29.966%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.859 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    counter_reg[24]_i_1_n_5
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.124    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          3.124    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                  1.265    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 1.791ns (69.847%)  route 0.773ns (30.153%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.843 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    counter_reg[24]_i_1_n_7
    SLICE_X34Y35         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.199     3.062    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.124    counter_reg[24]
  -------------------------------------------------------------------
                         required time                          3.124    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                  1.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.507    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  addr_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.195    addr_reg[6]
    SLICE_X35Y29         LUT3 (Prop_lut3_I1_O)        0.042    -0.153 r  addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    p_0_in[7]
    SLICE_X35Y29         FDRE                                         r  addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.852    -0.741    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[7]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.107    -0.400    addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.506    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.182    addr_reg[1]
    SLICE_X35Y30         LUT3 (Prop_lut3_I1_O)        0.042    -0.140 r  addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    p_0_in[2]
    SLICE_X35Y30         FDRE                                         r  addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.740    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[2]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.107    -0.399    addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.507    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  addr_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.195    addr_reg[6]
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.150 r  addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    p_0_in[6]
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.852    -0.741    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
                         clock pessimism              0.234    -0.507    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.091    -0.416    addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.506    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.182    addr_reg[1]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.137 r  addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    p_0_in[1]
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.740    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
                         clock pessimism              0.234    -0.506    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.091    -0.415    addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.117%)  route 0.135ns (34.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.135    -0.226    counter_reg[26]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.115 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.115    counter_reg[24]_i_1_n_5
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.858    -0.735    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.233    -0.502    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.105    -0.397    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.504    clk_250M
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.136    -0.227    counter_reg[14]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.116 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    counter_reg[12]_i_1_n_5
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.738    clk_250M
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.234    -0.504    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.105    -0.399    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.503    clk_250M
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.136    -0.226    counter_reg[18]
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.115 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.115    counter_reg[16]_i_1_n_5
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.737    clk_250M
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.234    -0.503    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.105    -0.398    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.136    -0.225    counter_reg[22]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.114 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.114    counter_reg[20]_i_1_n_5
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.736    clk_250M
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.234    -0.502    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.105    -0.397    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.136    -0.225    counter_reg[30]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.114 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.114    counter_reg[28]_i_1_n_5
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.858    -0.735    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.233    -0.502    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.105    -0.397    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.505    clk_250M
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.136    -0.228    counter_reg[10]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.117 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.117    counter_reg[8]_i_1_n_5
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.739    clk_250M
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.234    -0.505    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.105    -0.400    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_wizard_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X2Y12     u_RAM_2Port/r_Mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         4.000       1.056      RAMB18_X2Y12     u_RAM_2Port/r_Mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y31     addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y30     addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y30     addr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y30     addr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y30     addr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y30     addr_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y31     addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y31     addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y31     addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y31     addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X35Y30     addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0_1
  To Clock:  clkfbout_clock_wizard_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_wizard_clk_wiz_0_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.016ns (72.280%)  route 0.773ns (27.720%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.068 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.068    counter_reg[28]_i_1_n_6
    SLICE_X34Y36         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[29]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.995ns (72.069%)  route 0.773ns (27.931%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.047 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.047    counter_reg[28]_i_1_n_4
    SLICE_X34Y36         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[31]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.921ns (71.302%)  route 0.773ns (28.698%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.973 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    counter_reg[28]_i_1_n_5
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 1.905ns (71.131%)  route 0.773ns (28.869%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.957 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    counter_reg[28]_i_1_n_7
    SLICE_X34Y36         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[28]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.902ns (71.098%)  route 0.773ns (28.902%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.954 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    counter_reg[24]_i_1_n_6
    SLICE_X34Y35         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[25]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.881ns (70.870%)  route 0.773ns (29.130%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    counter_reg[24]_i_1_n_4
    SLICE_X34Y35         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[27]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.631%)  route 1.474ns (76.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 2.648 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  addr_reg[5]/Q
                         net (fo=4, routed)           1.474     1.209    u_RAM_2Port/out[5]
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.482     2.648    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                         clock pessimism              0.573     3.221    
                         clock uncertainty           -0.218     3.003    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     2.437    u_RAM_2Port/r_Mem_reg
  -------------------------------------------------------------------
                         required time                          2.437    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.611%)  route 1.475ns (76.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 2.651 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  addr_reg[5]/Q
                         net (fo=4, routed)           1.475     1.210    u_RAM_2Port/out[5]
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.485     2.651    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
                         clock pessimism              0.573     3.224    
                         clock uncertainty           -0.218     3.006    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     2.440    u_RAM_2Port/r_Mem_reg
  -------------------------------------------------------------------
                         required time                          2.440    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.807ns (70.034%)  route 0.773ns (29.966%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.859 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    counter_reg[24]_i_1_n_5
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 1.791ns (69.847%)  route 0.773ns (30.153%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.843 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    counter_reg[24]_i_1_n_7
    SLICE_X34Y35         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.676    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[24]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                  1.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.507    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  addr_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.195    addr_reg[6]
    SLICE_X35Y29         LUT3 (Prop_lut3_I1_O)        0.042    -0.153 r  addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    p_0_in[7]
    SLICE_X35Y29         FDRE                                         r  addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.852    -0.741    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[7]/C
                         clock pessimism              0.234    -0.507    
                         clock uncertainty            0.218    -0.289    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.107    -0.182    addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.506    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.182    addr_reg[1]
    SLICE_X35Y30         LUT3 (Prop_lut3_I1_O)        0.042    -0.140 r  addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    p_0_in[2]
    SLICE_X35Y30         FDRE                                         r  addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.740    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[2]/C
                         clock pessimism              0.234    -0.506    
                         clock uncertainty            0.218    -0.288    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.107    -0.181    addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.507    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  addr_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.195    addr_reg[6]
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.150 r  addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    p_0_in[6]
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.852    -0.741    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
                         clock pessimism              0.234    -0.507    
                         clock uncertainty            0.218    -0.289    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.091    -0.198    addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.506    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.182    addr_reg[1]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.137 r  addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    p_0_in[1]
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.740    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
                         clock pessimism              0.234    -0.506    
                         clock uncertainty            0.218    -0.288    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.091    -0.197    addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.117%)  route 0.135ns (34.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.135    -0.226    counter_reg[26]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.115 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.115    counter_reg[24]_i_1_n_5
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.858    -0.735    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.233    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.105    -0.179    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.504    clk_250M
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.136    -0.227    counter_reg[14]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.116 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    counter_reg[12]_i_1_n_5
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.738    clk_250M
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.234    -0.504    
                         clock uncertainty            0.218    -0.286    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.105    -0.181    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.503    clk_250M
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.136    -0.226    counter_reg[18]
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.115 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.115    counter_reg[16]_i_1_n_5
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.737    clk_250M
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.234    -0.503    
                         clock uncertainty            0.218    -0.285    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.105    -0.180    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.136    -0.225    counter_reg[22]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.114 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.114    counter_reg[20]_i_1_n_5
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.736    clk_250M
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.105    -0.179    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.136    -0.225    counter_reg[30]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.114 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.114    counter_reg[28]_i_1_n_5
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.858    -0.735    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.233    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.105    -0.179    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.505    clk_250M
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.136    -0.228    counter_reg[10]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.117 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.117    counter_reg[8]_i_1_n_5
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.739    clk_250M
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.234    -0.505    
                         clock uncertainty            0.218    -0.287    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.105    -0.182    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.016ns (72.280%)  route 0.773ns (27.720%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.068 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.068    counter_reg[28]_i_1_n_6
    SLICE_X34Y36         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[29]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 1.995ns (72.069%)  route 0.773ns (27.931%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.047 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.047    counter_reg[28]_i_1_n_4
    SLICE_X34Y36         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[31]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -2.047    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.132ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.694ns  (logic 1.921ns (71.302%)  route 0.773ns (28.698%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.973 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    counter_reg[28]_i_1_n_5
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.973    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.678ns  (logic 1.905ns (71.131%)  route 0.773ns (28.869%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.734 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.734    counter_reg[24]_i_1_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.957 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.957    counter_reg[28]_i_1_n_7
    SLICE_X34Y36         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y36         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[28]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 1.902ns (71.098%)  route 0.773ns (28.902%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.954 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.954    counter_reg[24]_i_1_n_6
    SLICE_X34Y35         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[25]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.954    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.654ns  (logic 1.881ns (70.870%)  route 0.773ns (29.130%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.933 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    counter_reg[24]_i_1_n_4
    SLICE_X34Y35         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[27]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.933    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.930ns  (logic 0.456ns (23.631%)  route 1.474ns (76.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 2.648 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  addr_reg[5]/Q
                         net (fo=4, routed)           1.474     1.209    u_RAM_2Port/out[5]
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.482     2.648    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                         clock pessimism              0.573     3.221    
                         clock uncertainty           -0.218     3.002    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566     2.436    u_RAM_2Port/r_Mem_reg
  -------------------------------------------------------------------
                         required time                          2.436    
                         arrival time                          -1.209    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_RAM_2Port/r_Mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.456ns (23.611%)  route 1.475ns (76.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 2.651 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.573ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  addr_reg[5]/Q
                         net (fo=4, routed)           1.475     1.210    u_RAM_2Port/out[5]
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.485     2.651    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
                         clock pessimism              0.573     3.224    
                         clock uncertainty           -0.218     3.005    
    RAMB18_X2Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566     2.439    u_RAM_2Port/r_Mem_reg
  -------------------------------------------------------------------
                         required time                          2.439    
                         arrival time                          -1.210    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.246ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.807ns (70.034%)  route 0.773ns (29.966%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.859 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    counter_reg[24]_i_1_n_5
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.859    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@4.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 1.791ns (69.847%)  route 0.773ns (30.153%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.675 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.620    -0.721    clk_250M
    SLICE_X34Y30         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.265 r  counter_reg[4]/Q
                         net (fo=2, routed)           0.773     0.508    counter_reg[4]
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.164 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.164    counter_reg[4]_i_1_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.278 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.278    counter_reg[8]_i_1_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.392 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.392    counter_reg[12]_i_1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.506 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.506    counter_reg[16]_i_1_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.620 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.620    counter_reg[20]_i_1_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.843 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    counter_reg[24]_i_1_n_7
    SLICE_X34Y35         FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    M9                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     5.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.556    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -0.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.075    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.166 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.509     2.675    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.586     3.261    
                         clock uncertainty           -0.218     3.043    
    SLICE_X34Y35         FDRE (Setup_fdre_C_D)        0.062     3.105    counter_reg[24]
  -------------------------------------------------------------------
                         required time                          3.105    
                         arrival time                          -1.843    
  -------------------------------------------------------------------
                         slack                                  1.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.507    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  addr_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.195    addr_reg[6]
    SLICE_X35Y29         LUT3 (Prop_lut3_I1_O)        0.042    -0.153 r  addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    p_0_in[7]
    SLICE_X35Y29         FDRE                                         r  addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.852    -0.741    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[7]/C
                         clock pessimism              0.234    -0.507    
                         clock uncertainty            0.218    -0.289    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.107    -0.182    addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.506    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.182    addr_reg[1]
    SLICE_X35Y30         LUT3 (Prop_lut3_I1_O)        0.042    -0.140 r  addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    p_0_in[2]
    SLICE_X35Y30         FDRE                                         r  addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.740    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[2]/C
                         clock pessimism              0.234    -0.506    
                         clock uncertainty            0.218    -0.288    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.107    -0.181    addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.583    -0.507    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  addr_reg[6]/Q
                         net (fo=4, routed)           0.170    -0.195    addr_reg[6]
    SLICE_X35Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.150 r  addr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    p_0_in[6]
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.852    -0.741    clk_250M
    SLICE_X35Y29         FDRE                                         r  addr_reg[6]/C
                         clock pessimism              0.234    -0.507    
                         clock uncertainty            0.218    -0.289    
    SLICE_X35Y29         FDRE (Hold_fdre_C_D)         0.091    -0.198    addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.584    -0.506    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.183    -0.182    addr_reg[1]
    SLICE_X35Y30         LUT2 (Prop_lut2_I1_O)        0.045    -0.137 r  addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.137    p_0_in[1]
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.853    -0.740    clk_250M
    SLICE_X35Y30         FDRE                                         r  addr_reg[1]/C
                         clock pessimism              0.234    -0.506    
                         clock uncertainty            0.218    -0.288    
    SLICE_X35Y30         FDRE (Hold_fdre_C_D)         0.091    -0.197    addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.117%)  route 0.135ns (34.883%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[26]/Q
                         net (fo=2, routed)           0.135    -0.226    counter_reg[26]
    SLICE_X34Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.115 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.115    counter_reg[24]_i_1_n_5
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.858    -0.735    clk_250M
    SLICE_X34Y35         FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.233    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.105    -0.179    counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.586    -0.504    clk_250M
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.136    -0.227    counter_reg[14]
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.116 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.116    counter_reg[12]_i_1_n_5
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.855    -0.738    clk_250M
    SLICE_X34Y32         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.234    -0.504    
                         clock uncertainty            0.218    -0.286    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.105    -0.181    counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.587    -0.503    clk_250M
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.136    -0.226    counter_reg[18]
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.115 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.115    counter_reg[16]_i_1_n_5
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.856    -0.737    clk_250M
    SLICE_X34Y33         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.234    -0.503    
                         clock uncertainty            0.218    -0.285    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.105    -0.180    counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.136    -0.225    counter_reg[22]
    SLICE_X34Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.114 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.114    counter_reg[20]_i_1_n_5
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.857    -0.736    clk_250M
    SLICE_X34Y34         FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.234    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.105    -0.179    counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.588    -0.502    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.136    -0.225    counter_reg[30]
    SLICE_X34Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.114 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.114    counter_reg[28]_i_1_n_5
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.858    -0.735    clk_250M
    SLICE_X34Y36         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.233    -0.502    
                         clock uncertainty            0.218    -0.284    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.105    -0.179    counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clock_wizard_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_wizard_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_wizard_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.252ns (64.978%)  route 0.136ns (35.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.585    -0.505    clk_250M
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.136    -0.228    counter_reg[10]
    SLICE_X34Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.117 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.117    counter_reg[8]_i_1_n_5
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.854    -0.739    clk_250M
    SLICE_X34Y31         FDRE                                         r  counter_reg[10]/C
                         clock pessimism              0.234    -0.505    
                         clock uncertainty            0.218    -0.287    
    SLICE_X34Y31         FDRE (Hold_fdre_C_D)         0.105    -0.182    counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.065    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.780ns  (logic 5.940ns (60.738%)  route 3.840ns (39.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    -0.741    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.713 r  u_RAM_2Port/r_Mem_reg/DOBDO[4]
                         net (fo=1, routed)           3.840     5.553    pio_OBUF[22]
    J11                  OBUF (Prop_obuf_I_O)         3.486     9.039 r  pio_OBUF[22]_inst/O
                         net (fo=0)                   0.000     9.039    pio[22]
    J11                                                               r  pio[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 5.958ns (62.092%)  route 3.637ns (37.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    -0.741    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.713 r  u_RAM_2Port/r_Mem_reg/DOBDO[1]
                         net (fo=1, routed)           3.637     5.350    pio_OBUF[19]
    J15                  OBUF (Prop_obuf_I_O)         3.504     8.853 r  pio_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.853    pio[19]
    J15                                                               r  pio[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 5.978ns (63.213%)  route 3.479ns (36.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    -0.741    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.713 r  u_RAM_2Port/r_Mem_reg/DOBDO[0]
                         net (fo=1, routed)           3.479     5.191    pio_OBUF[18]
    K14                  OBUF (Prop_obuf_I_O)         3.524     8.715 r  pio_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.715    pio[18]
    K14                                                               r  pio[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.435ns  (logic 5.975ns (63.325%)  route 3.460ns (36.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOPADOP[0]
                         net (fo=1, routed)           3.460     5.176    pio_OBUF[16]
    L15                  OBUF (Prop_obuf_I_O)         3.521     8.697 r  pio_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.697    pio[16]
    L15                                                               r  pio[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 5.982ns (63.671%)  route 3.413ns (36.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOADO[11]
                         net (fo=1, routed)           3.413     5.129    pio_OBUF[11]
    N13                  OBUF (Prop_obuf_I_O)         3.528     8.657 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.657    pio[11]
    N13                                                               r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.393ns  (logic 5.984ns (63.714%)  route 3.408ns (36.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOADO[10]
                         net (fo=1, routed)           3.408     5.124    pio_OBUF[10]
    P15                  OBUF (Prop_obuf_I_O)         3.530     8.654 r  pio_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.654    pio[10]
    P15                                                               r  pio[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 5.971ns (64.310%)  route 3.314ns (35.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    -0.741    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.713 r  u_RAM_2Port/r_Mem_reg/DOBDO[2]
                         net (fo=1, routed)           3.314     5.026    pio_OBUF[20]
    L13                  OBUF (Prop_obuf_I_O)         3.517     8.543 r  pio_OBUF[20]_inst/O
                         net (fo=0)                   0.000     8.543    pio[20]
    L13                                                               r  pio[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 5.985ns (64.758%)  route 3.257ns (35.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOADO[9]
                         net (fo=1, routed)           3.257     4.973    pio_OBUF[9]
    P14                  OBUF (Prop_obuf_I_O)         3.531     8.503 r  pio_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.503    pio[9]
    P14                                                               r  pio[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 5.979ns (64.736%)  route 3.257ns (35.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOADO[12]
                         net (fo=1, routed)           3.257     4.973    pio_OBUF[12]
    N15                  OBUF (Prop_obuf_I_O)         3.525     8.497 r  pio_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.497    pio[12]
    N15                                                               r  pio[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.234ns  (logic 5.970ns (64.653%)  route 3.264ns (35.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOPADOP[1]
                         net (fo=1, routed)           3.264     4.980    pio_OBUF[17]
    L14                  OBUF (Prop_obuf_I_O)         3.516     8.496 r  pio_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.496    pio[17]
    L14                                                               r  pio[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.813ns (74.940%)  route 0.606ns (25.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg/DOADO[0]
                         net (fo=2, routed)           0.606     0.704    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.932 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.932    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.814ns (73.340%)  route 0.659ns (26.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg/DOADO[3]
                         net (fo=2, routed)           0.659     0.757    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     1.986 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.986    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.822ns (72.713%)  route 0.684ns (27.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[9]
                         net (fo=1, routed)           0.684     0.779    pio_OBUF[27]
    C1                   OBUF (Prop_obuf_I_O)         1.237     2.016 r  pio_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.016    pio[27]
    C1                                                                r  pio[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.844ns (73.438%)  route 0.667ns (26.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[5]
                         net (fo=1, routed)           0.667     0.763    pio_OBUF[23]
    C5                   OBUF (Prop_obuf_I_O)         1.259     2.021 r  pio_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.021    pio[23]
    C5                                                                r  pio[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.815ns (72.158%)  route 0.700ns (27.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[10]
                         net (fo=1, routed)           0.700     0.796    pio_OBUF[28]
    B3                   OBUF (Prop_obuf_I_O)         1.230     2.026 r  pio_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.026    pio[28]
    B3                                                                r  pio[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.798ns (71.173%)  route 0.728ns (28.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg/DOADO[1]
                         net (fo=2, routed)           0.728     0.826    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.213     2.040 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.040    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.822ns (71.356%)  route 0.731ns (28.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[8]
                         net (fo=1, routed)           0.731     0.827    pio_OBUF[26]
    B1                   OBUF (Prop_obuf_I_O)         1.237     2.064 r  pio_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.064    pio[26]
    B1                                                                r  pio[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.818ns (70.786%)  route 0.750ns (29.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[12]
                         net (fo=1, routed)           0.750     0.846    pio_OBUF[30]
    A3                   OBUF (Prop_obuf_I_O)         1.233     2.078 r  pio_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.078    pio[30]
    A3                                                                r  pio[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.821ns (70.731%)  route 0.753ns (29.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[11]
                         net (fo=1, routed)           0.753     0.849    pio_OBUF[29]
    B4                   OBUF (Prop_obuf_I_O)         1.236     2.085 r  pio_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.085    pio[29]
    B4                                                                r  pio[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.824ns (70.757%)  route 0.754ns (29.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.885ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.430ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[7]
                         net (fo=1, routed)           0.754     0.850    pio_OBUF[25]
    B2                   OBUF (Prop_obuf_I_O)         1.239     2.088 r  pio_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.088    pio[25]
    B2                                                                r  pio[25] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clock_wizard_clk_wiz_0_0_1
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.780ns  (logic 5.940ns (60.738%)  route 3.840ns (39.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    -0.741    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     1.713 r  u_RAM_2Port/r_Mem_reg/DOBDO[4]
                         net (fo=1, routed)           3.840     5.553    pio_OBUF[22]
    J11                  OBUF (Prop_obuf_I_O)         3.486     9.039 r  pio_OBUF[22]_inst/O
                         net (fo=0)                   0.000     9.039    pio[22]
    J11                                                               r  pio[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.595ns  (logic 5.958ns (62.092%)  route 3.637ns (37.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    -0.741    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.713 r  u_RAM_2Port/r_Mem_reg/DOBDO[1]
                         net (fo=1, routed)           3.637     5.350    pio_OBUF[19]
    J15                  OBUF (Prop_obuf_I_O)         3.504     8.853 r  pio_OBUF[19]_inst/O
                         net (fo=0)                   0.000     8.853    pio[19]
    J15                                                               r  pio[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 5.978ns (63.213%)  route 3.479ns (36.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    -0.741    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     1.713 r  u_RAM_2Port/r_Mem_reg/DOBDO[0]
                         net (fo=1, routed)           3.479     5.191    pio_OBUF[18]
    K14                  OBUF (Prop_obuf_I_O)         3.524     8.715 r  pio_OBUF[18]_inst/O
                         net (fo=0)                   0.000     8.715    pio[18]
    K14                                                               r  pio[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.435ns  (logic 5.975ns (63.325%)  route 3.460ns (36.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[0])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOPADOP[0]
                         net (fo=1, routed)           3.460     5.176    pio_OBUF[16]
    L15                  OBUF (Prop_obuf_I_O)         3.521     8.697 r  pio_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.697    pio[16]
    L15                                                               r  pio[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.396ns  (logic 5.982ns (63.671%)  route 3.413ns (36.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOADO[11]
                         net (fo=1, routed)           3.413     5.129    pio_OBUF[11]
    N13                  OBUF (Prop_obuf_I_O)         3.528     8.657 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.657    pio[11]
    N13                                                               r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.393ns  (logic 5.984ns (63.714%)  route 3.408ns (36.286%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOADO[10]
                         net (fo=1, routed)           3.408     5.124    pio_OBUF[10]
    P15                  OBUF (Prop_obuf_I_O)         3.530     8.654 r  pio_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.654    pio[10]
    P15                                                               r  pio[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 5.971ns (64.310%)  route 3.314ns (35.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.600    -0.741    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     1.713 r  u_RAM_2Port/r_Mem_reg/DOBDO[2]
                         net (fo=1, routed)           3.314     5.026    pio_OBUF[20]
    L13                  OBUF (Prop_obuf_I_O)         3.517     8.543 r  pio_OBUF[20]_inst/O
                         net (fo=0)                   0.000     8.543    pio[20]
    L13                                                               r  pio[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 5.985ns (64.758%)  route 3.257ns (35.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOADO[9]
                         net (fo=1, routed)           3.257     4.973    pio_OBUF[9]
    P14                  OBUF (Prop_obuf_I_O)         3.531     8.503 r  pio_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.503    pio[9]
    P14                                                               r  pio[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 5.979ns (64.736%)  route 3.257ns (35.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOADO[12]
                         net (fo=1, routed)           3.257     4.973    pio_OBUF[12]
    N15                  OBUF (Prop_obuf_I_O)         3.525     8.497 r  pio_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.497    pio[12]
    N15                                                               r  pio[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.234ns  (logic 5.970ns (64.653%)  route 3.264ns (35.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          1.603    -0.738    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOPADOP[1])
                                                      2.454     1.716 r  u_RAM_2Port/r_Mem_reg/DOPADOP[1]
                         net (fo=1, routed)           3.264     4.980    pio_OBUF[17]
    L14                  OBUF (Prop_obuf_I_O)         3.516     8.496 r  pio_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.496    pio[17]
    L14                                                               r  pio[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.813ns (74.940%)  route 0.606ns (25.060%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg/DOADO[0]
                         net (fo=2, routed)           0.606     0.704    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     1.932 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.932    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.814ns (73.340%)  route 0.659ns (26.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg/DOADO[3]
                         net (fo=2, routed)           0.659     0.757    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     1.986 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.986    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.822ns (72.713%)  route 0.684ns (27.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[9])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[9]
                         net (fo=1, routed)           0.684     0.779    pio_OBUF[27]
    C1                   OBUF (Prop_obuf_I_O)         1.237     2.016 r  pio_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.016    pio[27]
    C1                                                                r  pio[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.844ns (73.438%)  route 0.667ns (26.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[5]
                         net (fo=1, routed)           0.667     0.763    pio_OBUF[23]
    C5                   OBUF (Prop_obuf_I_O)         1.259     2.021 r  pio_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.021    pio[23]
    C5                                                                r  pio[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.815ns (72.158%)  route 0.700ns (27.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[10])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[10]
                         net (fo=1, routed)           0.700     0.796    pio_OBUF[28]
    B3                   OBUF (Prop_obuf_I_O)         1.230     2.026 r  pio_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.026    pio[28]
    B3                                                                r  pio[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.798ns (71.173%)  route 0.728ns (28.827%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.602    -0.487    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.585     0.098 r  u_RAM_2Port/r_Mem_reg/DOADO[1]
                         net (fo=2, routed)           0.728     0.826    led_OBUF[1]
    K1                   OBUF (Prop_obuf_I_O)         1.213     2.040 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.040    led[1]
    K1                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.822ns (71.356%)  route 0.731ns (28.644%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[8])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[8]
                         net (fo=1, routed)           0.731     0.827    pio_OBUF[26]
    B1                   OBUF (Prop_obuf_I_O)         1.237     2.064 r  pio_OBUF[26]_inst/O
                         net (fo=0)                   0.000     2.064    pio[26]
    B1                                                                r  pio[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.818ns (70.786%)  route 0.750ns (29.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[12])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[12]
                         net (fo=1, routed)           0.750     0.846    pio_OBUF[30]
    A3                   OBUF (Prop_obuf_I_O)         1.233     2.078 r  pio_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.078    pio[30]
    A3                                                                r  pio[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.574ns  (logic 1.821ns (70.731%)  route 0.753ns (29.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[11]
                         net (fo=1, routed)           0.753     0.849    pio_OBUF[29]
    B4                   OBUF (Prop_obuf_I_O)         1.236     2.085 r  pio_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.085    pio[29]
    B4                                                                r  pio[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_RAM_2Port/r_Mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clock_wizard_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            pio[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.824ns (70.757%)  route 0.754ns (29.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.866ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.392ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_out1_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=42, routed)          0.600    -0.489    u_RAM_2Port/clk_out1
    RAMB18_X2Y12         RAMB18E1                                     r  u_RAM_2Port/r_Mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y12         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.585     0.096 r  u_RAM_2Port/r_Mem_reg/DOBDO[7]
                         net (fo=1, routed)           0.754     0.850    pio_OBUF[25]
    B2                   OBUF (Prop_obuf_I_O)         1.239     2.088 r  pio_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.088    pio[25]
    B2                                                                r  pio[25] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0 fall edge)
                                                     41.667    41.667 f  
    M9                                                0.000    41.667 f  clk (IN)
                         net (fo=0)                   0.000    41.667    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.132 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.365    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.569 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.229    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.325 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.893    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_wizard_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.096ns (2.888%)  route 3.228ns (97.112%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0_1 fall edge)
                                                     41.665    41.665 f  
    M9                                                0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.130 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.363    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.796    37.567 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.660    39.228    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    39.324 f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    40.891    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_wizard_clk_wiz_0_0_1'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.838ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.336ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_wizard_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.557    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clk_in1_clock_wizard_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -4.506 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.925    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_clock_wizard_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.834 r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -1.384    u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/clkfbout_buf_clock_wizard_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clock_wizard_wrapper/clock_wizard_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





