<?xml version="1.0" encoding="UTF-8" standalone="no" ?>

<ExampleDesign>

  <Vendor>xilinx.com</Vendor>

  <Library>design</Library>

  <Name>multirate_gty</Name>
  
  <DisplayName>Multi-Rate GTY</DisplayName>
  
  <Description>This design demonstrates the usage of the Versal GTY on Xilinx VCK190 and VMK180 boards. The design implements multi-rate GTY at 10G and 25G switchable line rates and communicates through SFP connector. Reset, rate switching, and status ports are connected to VIO core to control and monitor GTY on hardware.</Description>

  <Version>1.0</Version>

  <Design>init.tcl</Design>
  
  <Image>multirate_gty.png</Image>

</ExampleDesign>

