\hypertarget{struct_l_p_t_i_m___type_def}{}\section{L\+P\+T\+I\+M\+\_\+\+Type\+Def Struct Reference}
\label{struct_l_p_t_i_m___type_def}\index{L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}


L\+P\+T\+I\+M\+ER.  




{\ttfamily \#include $<$stm32f410cx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{C\+F\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}{C\+MP}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{A\+RR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{C\+NT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{OR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
L\+P\+T\+I\+M\+ER. 

Definition at line 563 of file stm32f410cx.\+h.



\subsection{Field Documentation}
\index{L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}!A\+RR@{A\+RR}}
\index{A\+RR@{A\+RR}!L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{A\+RR}{ARR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+RR}\hypertarget{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{}\label{struct_l_p_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}
L\+P\+T\+IM Autoreload register, Address offset\+: 0x18 

Definition at line 571 of file stm32f410cx.\+h.

\index{L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}!C\+F\+GR@{C\+F\+GR}}
\index{C\+F\+GR@{C\+F\+GR}!L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+F\+GR}{CFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+GR}\hypertarget{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{}\label{struct_l_p_t_i_m___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}
L\+P\+T\+IM Configuration register, Address offset\+: 0x0C 

Definition at line 568 of file stm32f410cx.\+h.

\index{L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}!C\+MP@{C\+MP}}
\index{C\+MP@{C\+MP}!L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+MP}{CMP}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+MP}\hypertarget{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}{}\label{struct_l_p_t_i_m___type_def_a12521d40371a2f123a6834c74f2b2041}
L\+P\+T\+IM Compare register, Address offset\+: 0x14 

Definition at line 570 of file stm32f410cx.\+h.

\index{L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}!C\+NT@{C\+NT}}
\index{C\+NT@{C\+NT}!L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+NT}{CNT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+NT}\hypertarget{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{}\label{struct_l_p_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}
L\+P\+T\+IM Counter register, Address offset\+: 0x1C 

Definition at line 572 of file stm32f410cx.\+h.

\index{L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_l_p_t_i_m___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
L\+P\+T\+IM Control register, Address offset\+: 0x10 

Definition at line 569 of file stm32f410cx.\+h.

\index{L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+CR}{ICR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+CR}\hypertarget{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{}\label{struct_l_p_t_i_m___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}
L\+P\+T\+IM Interrupt Clear register, Address offset\+: 0x04 

Definition at line 566 of file stm32f410cx.\+h.

\index{L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ER}\hypertarget{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{}\label{struct_l_p_t_i_m___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}
L\+P\+T\+IM Interrupt Enable register, Address offset\+: 0x08 

Definition at line 567 of file stm32f410cx.\+h.

\index{L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+SR}{ISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}\hypertarget{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{}\label{struct_l_p_t_i_m___type_def_ab3c49a96815fcbee63d95e1e74f20e75}
L\+P\+T\+IM Interrupt and Status register, Address offset\+: 0x00 

Definition at line 565 of file stm32f410cx.\+h.

\index{L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}!OR@{OR}}
\index{OR@{OR}!L\+P\+T\+I\+M\+\_\+\+Type\+Def@{L\+P\+T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{OR}{OR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t OR}\hypertarget{struct_l_p_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}{}\label{struct_l_p_t_i_m___type_def_a75ade4a9b3d40781fd80ce3e6589e98b}
L\+P\+T\+IM Option register, Address offset\+: 0x20 

Definition at line 573 of file stm32f410cx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}\end{DoxyCompactItemize}
