#include !"global.csv"

//Code replication DDS parameters.
CA_F_RES,1,C/A upsampler clock generator resolution.

CA_ACC_WIDTH,max_width(F_S/CA_F_RES),C/A clock generator accumulator width.
CA_ACC_RANGE,CA_ACC_WIDTH-1:0,C/A clock generator accumulator range.

CA_PHASE_INC_WIDTH,max_width(round((2^CA_ACC_WIDTH)*F_CA/F_S*((F_S*T_CA_CODE+1)/(F_S*T_CA_CODE)))),C/A clock phase increment width.\nMaximum expected phase increment compensates for maximum trackable code shift.
CA_PHASE_INC_RANGE,CA_PHASE_INC_WIDTH-1:0,C/A clock phase increment range.
CA_RATE_INC,CA_PHASE_INC_WIDTH'dround((2^CA_ACC_WIDTH)*F_CA/F_S),C/A code clock phase increment for\nDDS to yeild F_CA from F_S.

//Early/late generation parameters.
CHIPS_EML_UP,CHIPS_EML/F_CA*F_S,Upsampled chips between early and late subchannels (float).
CHIPS_LEAD_LAG,floor(CHIPS_EML_UP/2),Upsampled chip lead/lag for early and late subchannels
CS_RESET_VALUE,CS_WIDTH'd(MAX_CS_VALUE-CHIPS_LEAD_LAG+1),Code shift reset value (resets to early at 0).