Cycle,Instr,Op,Fct3,Rd,Rs1,Rs2,RegWrite,ALUSrc,FwdA,FwdB,MemRd,MemWr,WBSel,bne
0,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
1,0x00052383,0x03,2,7,10,0,True,True,,,True,False,1,False
2,0x0043a403,0x03,2,8,7,4,True,True,EX,,True,False,1,False
3,0x0083a483,0x03,2,9,7,8,True,True,MEM,,True,False,1,False
4,0x00130513,0x13,0,10,6,1,True,True,,,False,False,0,False
5,0x00140593,0x13,0,11,8,1,True,True,,,False,False,0,False
6,0x00148613,0x13,0,12,9,1,True,True,,,False,False,0,False
7,0x00a3a023,0x23,2,0,7,10,False,True,,,False,True,0,False
8,0x00b3a023,0x23,2,0,7,11,False,True,,,False,True,0,False
9,0x00c3a023,0x23,2,0,7,12,False,True,,,False,True,0,False
10,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
11,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
12,0x00000000,0x00,0,0,0,0,False,False,,,False,False,0,False
