<annotationInfo>
<item  id="14" filename="mnist_fp32_naive/unpacker.h" linenumber="12" name="exitcond" contextFuncName="unpacker&lt;float, 32, 784&gt;" moduleName="unpacker" rtlName="exitcond_fu_108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="15" filename="mnist_fp32_naive/unpacker.h" linenumber="12" name="i_1" contextFuncName="unpacker&lt;float, 32, 784&gt;" moduleName="unpacker" rtlName="i_1_fu_114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="24" filename="/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/utils/x_hls_utils.h" linenumber="464" name="tmp" contextFuncName="to_float" moduleName="unpacker" rtlName="stream_out_V_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="74" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="24" name="exitcond5" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="exitcond5_fu_1343_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="75" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="24" name="ii_2" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="ii_2_fu_1349_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="83" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_s" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_s_fu_1355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="86" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_137" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_137_fu_1360_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="87" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_9" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_9_fu_1994_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="88" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U22" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="89" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_0_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U9" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="90" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_1_reg_2440" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="91" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_4" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_4_fu_1998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="92" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U23" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="93" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_1_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U10" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="94" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_10" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_10_reg_2445" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="95" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_11" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_11_fu_2002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="96" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_2" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="97" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_2_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U11" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="98" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_12" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_12_reg_2450" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="99" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_13_fu_2006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="100" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_3" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="101" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_3_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U12" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="102" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_14" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_14_reg_2455" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="103" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_15" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_15_fu_2010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="104" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_4" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U26" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="105" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_4_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U13" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="106" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_16" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_16_reg_2460" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="107" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_17" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_17_fu_2014_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="108" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_5" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U27" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="109" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_5_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U14" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="110" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_18" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_18_reg_2465" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="111" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_19" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_19_fu_2018_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="112" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_6" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U28" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="113" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_6_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U15" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="114" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_20" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_20_reg_2470" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="115" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_21" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_21_fu_2022_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="116" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_7" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U29" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="117" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_7_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U16" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="118" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_22" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_22_reg_2475" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="119" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_23" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_23_fu_2026_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="120" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_8" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U30" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="121" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_8_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U17" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="122" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_24" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_24_reg_2480" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="123" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_25" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_25_fu_2030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="124" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_9" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="125" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_9_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U18" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="126" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_26" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_26_reg_2485" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="127" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_27" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_27_fu_2034_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="128" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_s" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U32" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="129" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_10_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U19" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="130" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_28" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_28_reg_2490" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="131" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_29" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_29_fu_2038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="132" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_10" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U33" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="133" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_11_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U20" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="134" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_30" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_30_reg_2495" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="135" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_31" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_31_fu_2042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="136" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_11" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U34" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="137" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_12_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U21" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="138" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_32" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_32_reg_2500" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="139" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_33" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_33_fu_2046_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="140" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_12" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U22" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="141" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_13_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U9" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="142" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_34" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_34_reg_2505" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="143" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_35" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_35_fu_2050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="144" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_13" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U23" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="145" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_14_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U10" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="146" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_36" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_36_reg_2510" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="147" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_37" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_37_fu_2054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="148" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_14" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="149" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_15_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U11" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="150" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_38" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_38_reg_2515" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="151" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_39" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_39_fu_2058_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="152" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_15" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="153" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_16_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U12" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="154" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_40" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_40_reg_2520" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="155" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_41" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_41_fu_2062_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="156" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_16" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U26" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="157" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_17_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U13" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="158" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_42" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_42_reg_2525" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="159" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_43" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_43_fu_2066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="160" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_17" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U27" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="161" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_18_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U14" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="162" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_44" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_44_reg_2530" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="163" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_45" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_45_fu_2070_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="164" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_18" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U28" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="165" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_19_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U15" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="166" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_46" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_46_reg_2535" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="167" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_47" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_47_fu_2074_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="168" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_19" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U29" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="169" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_20_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U16" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="170" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_48" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_48_reg_2540" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="171" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_49" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_49_fu_2078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="172" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_20" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U30" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="173" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_21_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U17" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="174" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_50" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_50_reg_2545" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="175" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_51" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_51_fu_2082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="176" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_21" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="177" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_22_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U18" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="178" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_52" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_52_reg_2550" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="179" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_53" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_53_fu_2086_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="180" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_22" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U32" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="181" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_23_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U19" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="182" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_54" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_54_reg_2555" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="183" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_55" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_55_fu_2090_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="184" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_23" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U33" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="185" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_24_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U20" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="186" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_56" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_56_reg_2560" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="187" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_57" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_57_fu_2094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="188" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_24" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U34" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="189" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_25_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U21" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="190" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_58" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_58_reg_2565" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="191" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_59" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_59_fu_2098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="192" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_25" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U22" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="193" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_26_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U9" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="194" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_60" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_60_reg_2570" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="195" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_61" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_61_fu_2102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="196" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_26" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U23" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="197" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_27_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U10" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="198" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_62" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_62_reg_2575" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="199" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_63" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_63_fu_2106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="200" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_27" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="201" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_28_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U11" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="202" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_64" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_64_reg_2580" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="203" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_65" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_65_fu_2110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="204" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_28" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="205" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_29_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U12" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="206" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_66" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_66_reg_2585" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="207" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_67" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_67_fu_2114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="208" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_29" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U26" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="209" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_30_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U13" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="210" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_68" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_68_reg_2590" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="211" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_69" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_69_fu_2118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="212" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_30" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U27" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="213" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_31_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U14" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="214" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_70" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_70_reg_2595" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="215" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_71" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_71_fu_2122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="216" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_31" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U28" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="217" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_32_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U15" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="218" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_72" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_72_reg_2600" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="219" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_73" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_73_fu_2126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="220" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_32" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U29" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="221" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_33_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U16" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="222" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_74" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_74_reg_2605" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="223" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_75" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_75_fu_2130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="224" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_33" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U30" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="225" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_34_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U17" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="226" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_76" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_76_reg_2610" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="227" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_77" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_77_fu_2134_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="228" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_34" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="229" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_35_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U18" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="230" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_78" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_78_reg_2615" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="231" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_79" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_79_fu_2138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="232" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_35" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U32" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="233" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_36_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U19" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="234" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_80" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_80_reg_2620" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="235" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_81" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_81_fu_2142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="236" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_36" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U33" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="237" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_37_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U20" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="238" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_82" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_82_reg_2625" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="239" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_83" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_83_fu_2146_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="240" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_37" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U34" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="241" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_38_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U21" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="242" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_84" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_84_reg_2630" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="243" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_85" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_85_fu_2150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="244" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_38" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U22" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="245" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_39_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U9" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="246" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_86" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_86_reg_2635" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="247" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_87" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_87_fu_2154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="248" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_39" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U23" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="249" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_40_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U10" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="250" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_88" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_88_reg_2640" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="251" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_89" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_89_fu_2158_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="252" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_40" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="253" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_41_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U11" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="254" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_90" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_90_reg_2645" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="255" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_91" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_91_fu_2162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="256" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_41" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="257" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_42_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U12" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="258" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_92" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_92_reg_2650" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="259" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_93" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_93_fu_2166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="260" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_42" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U26" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="261" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_43_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U13" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="262" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_94" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_94_reg_2655" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="263" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_95" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_95_fu_2170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="264" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_43" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U27" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="265" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_44_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U14" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="266" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_96" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_96_reg_2660" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="267" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_97" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_97_fu_2174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="268" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_44" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U28" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="269" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_45_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U15" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="270" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_98" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_98_reg_2665" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="271" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_99" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_99_fu_2178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="272" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_45" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U29" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="273" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_46_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U16" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="274" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_100" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_100_reg_2670" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="275" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_101" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_101_fu_2182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="276" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_46" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U30" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="277" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_47_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U17" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="278" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_102" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_102_reg_2675" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="279" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_103" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_103_fu_2186_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="280" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_47" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="281" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_48_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U18" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="282" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_104" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_104_reg_2680" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="283" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_105" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_105_fu_2190_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="284" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_48" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U32" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="285" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_49_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U19" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="286" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_106" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_106_reg_2685" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="287" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_107" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_107_fu_2194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="288" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_49" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U33" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="289" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_50_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U20" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="290" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_108" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_108_reg_2690" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="291" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_109" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_109_fu_2198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="292" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_50" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U34" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="293" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_51_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U21" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="294" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_110" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_110_reg_2695" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="295" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_111" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_111_fu_2202_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="296" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_51" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U22" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="297" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_52_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U9" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="298" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_112" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_112_reg_2700" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="299" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_113" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_113_fu_2206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="300" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_52" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U23" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="301" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_53_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U10" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="302" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_114" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_114_reg_2705" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="303" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_115" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_115_fu_2210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="304" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_53" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U24" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="305" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_54_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U11" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="306" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_116" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_116_reg_2710" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="307" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_117" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_117_fu_2214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="308" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_54" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U25" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="309" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_55_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U12" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="310" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_118" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_118_reg_2715" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="311" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_119" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_119_fu_2218_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="312" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_55" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U26" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="313" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_56_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U13" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="314" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_120" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_120_reg_2720" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="315" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_121" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_121_fu_2222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="316" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_56" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U27" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="317" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_57_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U14" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="318" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_122" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_122_reg_2725" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="319" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_123" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_123_fu_2226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="320" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_57" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U28" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="321" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_58_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U15" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="322" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_124" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_124_reg_2730" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="323" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_125" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_125_fu_2230_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="324" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_58" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U29" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="325" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_59_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U16" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="326" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_126" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_126_reg_2735" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="327" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_127" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_127_fu_2234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="328" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_59" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U30" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="329" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_60_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U17" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="330" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_128" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_128_reg_2740" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="331" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_129" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_129_fu_2238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="332" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_60" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U31" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="333" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_61_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U18" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="334" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_130" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_130_reg_2745" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="335" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_131" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_131_fu_2242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="336" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_61" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U32" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="337" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_62_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U19" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="338" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_132" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_132_reg_2750" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="339" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_133" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_133_fu_2246_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="340" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5_62" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_eOg_U33" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="341" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_63_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U20" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="348" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="33" name="exitcond" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="exitcond_fu_2250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="349" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="33" name="ires_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="ires_1_fu_2256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="356" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="35" name="tmp_2" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_2_fu_2262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="357" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="33" name="tmp_138" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="tmp_138_fu_2267_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="358" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_135" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_fYi_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="361" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="35" name="tmp_3" contextFuncName="linear_activation&lt;float, float, float, float, float, 784, 64&gt;" moduleName="linear_activation" rtlName="mnist_fp32_naive_dEe_U9" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="8" filename="mnist_fp32_naive/relu_activation.hpp" linenumber="7" name="exitcond" contextFuncName="relu&lt;float, float, 64&gt;" moduleName="relu" rtlName="exitcond_fu_94_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="10" filename="mnist_fp32_naive/relu_activation.hpp" linenumber="7" name="ii_1" contextFuncName="relu&lt;float, float, 64&gt;" moduleName="relu" rtlName="ii_1_fu_100_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="14" filename="mnist_fp32_naive/relu_activation.hpp" linenumber="8" name="data_to_int" contextFuncName="relu&lt;float, float, 64&gt;" moduleName="relu" rtlName="data_to_int_fu_106_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="15" filename="mnist_fp32_naive/relu_activation.hpp" linenumber="8" name="tmp_4" contextFuncName="relu&lt;float, float, 64&gt;" moduleName="relu" rtlName="tmp_4_fu_109_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="16" filename="mnist_fp32_naive/relu_activation.hpp" linenumber="8" name="tmp" contextFuncName="relu&lt;float, float, 64&gt;" moduleName="relu" rtlName="tmp_fu_119_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="17" filename="mnist_fp32_naive/relu_activation.hpp" linenumber="8" name="notlhs" contextFuncName="relu&lt;float, float, 64&gt;" moduleName="relu" rtlName="notlhs_fu_123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="18" filename="mnist_fp32_naive/relu_activation.hpp" linenumber="8" name="notrhs" contextFuncName="relu&lt;float, float, 64&gt;" moduleName="relu" rtlName="notrhs_fu_129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="19" filename="mnist_fp32_naive/relu_activation.hpp" linenumber="8" name="tmp_7" contextFuncName="relu&lt;float, float, 64&gt;" moduleName="relu" rtlName="tmp_7_fu_135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="20" filename="mnist_fp32_naive/relu_activation.hpp" linenumber="9" name="tmp_8" contextFuncName="relu&lt;float, float, 64&gt;" moduleName="relu" rtlName="mnist_fp32_naive_g8j_U43" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="21" filename="mnist_fp32_naive/relu_activation.hpp" linenumber="9" name="tmp_9" contextFuncName="relu&lt;float, float, 64&gt;" moduleName="relu" rtlName="tmp_9_fu_141_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="20" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="24" name="exitcond5" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="exitcond5_fu_338_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="21" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="24" name="ii_2" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="ii_2_fu_344_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="29" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_s" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_s_fu_350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="32" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_8" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_8_fu_355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="33" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_3" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_3_fu_449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="34" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_4" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_eOg_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="35" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_0_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="36" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_5" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_5_reg_557" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="37" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_6" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_6_fu_453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="38" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_eOg_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="39" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_1_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="40" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_7" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_7_reg_562" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="41" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_2" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_2_fu_457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="42" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13_2" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_eOg_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="43" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_2_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="44" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_10" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_10_reg_567" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="45" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_11" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_11_fu_461_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="46" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13_3" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_eOg_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="47" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_3_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="48" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_12" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_12_reg_572" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="49" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_13_fu_465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="50" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13_4" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_eOg_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="51" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_4_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="52" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_14" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_14_reg_577" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="53" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_15" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_15_fu_469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="54" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13_5" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_eOg_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="55" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_5_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="56" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_16" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_16_reg_582" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="57" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_17" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_17_fu_473_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="58" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13_6" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_eOg_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="59" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_6_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="60" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_18" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_18_reg_587" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="61" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_19" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_19_fu_477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="62" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13_7" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_eOg_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="63" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_7_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="64" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_20" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_20_reg_592" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="65" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_21" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_21_fu_481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="66" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13_8" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_eOg_U49" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="67" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_8_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="68" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_22" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_22_reg_597" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="69" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_23" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_23_fu_485_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="70" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_13_9" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_eOg_U50" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="71" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="acc_9_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U48" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="78" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="33" name="exitcond" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="exitcond_fu_489_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="79" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="33" name="ires_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="ires_1_fu_495_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="86" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="35" name="tmp_9" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="tmp_9_fu_501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="87" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="29" name="tmp_25" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_jbC_U51" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="90" filename="mnist_fp32_naive/linear_activation.hpp" linenumber="35" name="tmp_1" contextFuncName="linear_activation&lt;float, float, float, float, float, 64, 10&gt;" moduleName="linear_activation.1" rtlName="mnist_fp32_naive_dEe_U47" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="11" filename="mnist_fp32_naive/packer.h" linenumber="11" name="packet_user_V" contextFuncName="packer&lt;float, 32, 10&gt;" moduleName="packer" rtlName="packet_user_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="12" filename="mnist_fp32_naive/packer.h" linenumber="11" name="packet_id_V" contextFuncName="packer&lt;float, 32, 10&gt;" moduleName="packer" rtlName="packet_id_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="13" filename="mnist_fp32_naive/packer.h" linenumber="11" name="packet_dest_V" contextFuncName="packer&lt;float, 32, 10&gt;" moduleName="packer" rtlName="packet_dest_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="17" filename="mnist_fp32_naive/packer.h" linenumber="13" name="exitcond" contextFuncName="packer&lt;float, 32, 10&gt;" moduleName="packer" rtlName="exitcond_fu_172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="18" filename="mnist_fp32_naive/packer.h" linenumber="13" name="i_2" contextFuncName="packer&lt;float, 32, 10&gt;" moduleName="packer" rtlName="i_2_fu_178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="26" filename="mnist_fp32_naive/packer.h" linenumber="15" name="tmp_s" contextFuncName="packer&lt;float, 32, 10&gt;" moduleName="packer" rtlName="tmp_s_fu_184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="27" filename="/opt/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/utils/x_hls_utils.h" linenumber="426" name="tmp_data_V" contextFuncName="fp_struct" moduleName="packer" rtlName="tmp_data_V_fu_197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="28" filename="mnist_fp32_naive/packer.h" linenumber="20" name="tmp_last_V" contextFuncName="packer&lt;float, 32, 10&gt;" moduleName="packer" rtlName="tmp_last_V_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="35" filename="mnist_fp32_naive/mnist_fp32_naive.cpp" linenumber="23" name="data_in_V" contextFuncName="mnist_fp32_naive" moduleName="mnist_fp32_naive" rtlName="data_in_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="38" filename="mnist_fp32_naive/mnist_fp32_naive.cpp" linenumber="24" name="data_out_V" contextFuncName="mnist_fp32_naive" moduleName="mnist_fp32_naive" rtlName="data_out_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="41" filename="mnist_fp32_naive/mnist_fp32_naive.cpp" linenumber="30" name="l1_result_V" contextFuncName="mnist_fp32_naive" moduleName="mnist_fp32_naive" rtlName="l1_result_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="44" filename="mnist_fp32_naive/mnist_fp32_naive.cpp" linenumber="30" name="l1_relu_V" contextFuncName="mnist_fp32_naive" moduleName="mnist_fp32_naive" rtlName="l1_relu_V_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="50" filename="mnist_fp32_naive/mnist_fp32_naive.cpp" linenumber="27" name="" contextFuncName="mnist_fp32_naive" moduleName="mnist_fp32_naive" rtlName="unpacker_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="52" filename="mnist_fp32_naive/mnist_fp32_naive.cpp" linenumber="32" name="" contextFuncName="mnist_fp32_naive" moduleName="mnist_fp32_naive" rtlName="relu_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
<item  id="54" filename="mnist_fp32_naive/mnist_fp32_naive.cpp" linenumber="38" name="" contextFuncName="mnist_fp32_naive" moduleName="mnist_fp32_naive" rtlName="packer_U0" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/xbili/Code/FPGA/deep-learning-fpga/src/hls"></item>
</annotationInfo>
