// Seed: 1927064085
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wor id_4, id_5, id_6 = id_2 + id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(negedge id_1 < 1) id_6 <= id_1;
  always disable id_7;
  assign id_7 = id_7 ? id_7 == id_1 : 1;
  initial begin
    id_2 <= (1);
  end
  reg id_8;
  assign id_7 = ~id_1;
  module_0(
      id_3, id_7, id_5
  );
  assign {id_8, id_1} = id_1;
  wand id_9;
  static reg id_10;
  always @(posedge id_9) id_2 <= id_10;
  assign id_1 = id_1;
  tri0 id_11;
  always @(posedge 1) begin
    fork
      $display(1, id_7);
      id_12;
      begin
        id_10 <= 1'b0;
        id_5 = $display(id_11 !=? id_7, 1, id_9);
      end
    join
  end
endmodule
