/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:53:50 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_cap_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:57p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_CAP_0_H__
#define BCHP_CAP_0_H__

/***************************************************************************
 *CAP_0 - Capture 0 Registers
 ***************************************************************************/
#define BCHP_CAP_0_REVISION                      0x00140000 /* Capture Engine Revision ID */
#define BCHP_CAP_0_PIC_SIZE                      0x00140004 /* Capture Vertical and Horizontal Size */
#define BCHP_CAP_0_PIC_OFFSET                    0x00140008 /* Capture Vertical and Horizontal Start Offset */
#define BCHP_CAP_0_BVB_IN_SIZE                   0x0014000c /* Capture BVB Source Vertical and Horizontal Size */
#define BCHP_CAP_0_MSTART                        0x00140010 /* Capture Memory Buffer Starting Address */
#define BCHP_CAP_0_PITCH                         0x00140014 /* Capture Memory Buffer Pitch */
#define BCHP_CAP_0_CTRL                          0x00140018 /* Capture Control */
#define BCHP_CAP_0_BYTE_ORDER                    0x00140024 /* Capture Byte Order Control */
#define BCHP_CAP_0_RX_CTRL                       0x00140028 /* Capture BVB Receiver Control */
#define BCHP_CAP_0_TRIG_CTRL                     0x0014002c /* Capture RDMA Trigger Control */
#define BCHP_CAP_0_BVB_TRIG_0_CFG                0x00140030 /* Capture BVB Trigger 0 Configuration */
#define BCHP_CAP_0_BVB_TRIG_1_CFG                0x00140034 /* Capture BVB Trigger 1 Configuration */
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG           0x00140038 /* Capture Line Compare Trigger 0 Configuration */
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG           0x0014003c /* Capture Line Compare Trigger 1 Configuration */
#define BCHP_CAP_0_STATUS                        0x00140040 /* Capture Engine Status */
#define BCHP_CAP_0_BVB_STATUS                    0x00140044 /* Capture BVB Status */
#define BCHP_CAP_0_BVB_STATUS_CLEAR              0x00140048 /* Capture BVB Status Clear */
#define BCHP_CAP_0_FIFO_STATUS                   0x0014004c /* Capture FIFO Status */
#define BCHP_CAP_0_FIFO_STATUS_CLEAR             0x00140050 /* Capture FIFO Status Clear */
#define BCHP_CAP_0_SCRATCH                       0x0014007c /* Scratch Register */

/***************************************************************************
 *REVISION - Capture Engine Revision ID
 ***************************************************************************/
/* CAP_0 :: REVISION :: reserved0 [31:16] */
#define BCHP_CAP_0_REVISION_reserved0_MASK                         0xffff0000
#define BCHP_CAP_0_REVISION_reserved0_SHIFT                        16

/* CAP_0 :: REVISION :: MAJOR [15:08] */
#define BCHP_CAP_0_REVISION_MAJOR_MASK                             0x0000ff00
#define BCHP_CAP_0_REVISION_MAJOR_SHIFT                            8

/* CAP_0 :: REVISION :: MINOR [07:00] */
#define BCHP_CAP_0_REVISION_MINOR_MASK                             0x000000ff
#define BCHP_CAP_0_REVISION_MINOR_SHIFT                            0

/***************************************************************************
 *PIC_SIZE - Capture Vertical and Horizontal Size
 ***************************************************************************/
/* CAP_0 :: PIC_SIZE :: reserved0 [31:27] */
#define BCHP_CAP_0_PIC_SIZE_reserved0_MASK                         0xf8000000
#define BCHP_CAP_0_PIC_SIZE_reserved0_SHIFT                        27

/* CAP_0 :: PIC_SIZE :: HSIZE [26:16] */
#define BCHP_CAP_0_PIC_SIZE_HSIZE_MASK                             0x07ff0000
#define BCHP_CAP_0_PIC_SIZE_HSIZE_SHIFT                            16

/* CAP_0 :: PIC_SIZE :: reserved1 [15:11] */
#define BCHP_CAP_0_PIC_SIZE_reserved1_MASK                         0x0000f800
#define BCHP_CAP_0_PIC_SIZE_reserved1_SHIFT                        11

/* CAP_0 :: PIC_SIZE :: VSIZE [10:00] */
#define BCHP_CAP_0_PIC_SIZE_VSIZE_MASK                             0x000007ff
#define BCHP_CAP_0_PIC_SIZE_VSIZE_SHIFT                            0

/***************************************************************************
 *PIC_OFFSET - Capture Vertical and Horizontal Start Offset
 ***************************************************************************/
/* CAP_0 :: PIC_OFFSET :: reserved0 [31:27] */
#define BCHP_CAP_0_PIC_OFFSET_reserved0_MASK                       0xf8000000
#define BCHP_CAP_0_PIC_OFFSET_reserved0_SHIFT                      27

/* CAP_0 :: PIC_OFFSET :: HSIZE [26:16] */
#define BCHP_CAP_0_PIC_OFFSET_HSIZE_MASK                           0x07ff0000
#define BCHP_CAP_0_PIC_OFFSET_HSIZE_SHIFT                          16

/* CAP_0 :: PIC_OFFSET :: reserved1 [15:11] */
#define BCHP_CAP_0_PIC_OFFSET_reserved1_MASK                       0x0000f800
#define BCHP_CAP_0_PIC_OFFSET_reserved1_SHIFT                      11

/* CAP_0 :: PIC_OFFSET :: VSIZE [10:00] */
#define BCHP_CAP_0_PIC_OFFSET_VSIZE_MASK                           0x000007ff
#define BCHP_CAP_0_PIC_OFFSET_VSIZE_SHIFT                          0

/***************************************************************************
 *BVB_IN_SIZE - Capture BVB Source Vertical and Horizontal Size
 ***************************************************************************/
/* CAP_0 :: BVB_IN_SIZE :: reserved0 [31:27] */
#define BCHP_CAP_0_BVB_IN_SIZE_reserved0_MASK                      0xf8000000
#define BCHP_CAP_0_BVB_IN_SIZE_reserved0_SHIFT                     27

/* CAP_0 :: BVB_IN_SIZE :: HSIZE [26:16] */
#define BCHP_CAP_0_BVB_IN_SIZE_HSIZE_MASK                          0x07ff0000
#define BCHP_CAP_0_BVB_IN_SIZE_HSIZE_SHIFT                         16

/* CAP_0 :: BVB_IN_SIZE :: reserved1 [15:11] */
#define BCHP_CAP_0_BVB_IN_SIZE_reserved1_MASK                      0x0000f800
#define BCHP_CAP_0_BVB_IN_SIZE_reserved1_SHIFT                     11

/* CAP_0 :: BVB_IN_SIZE :: VSIZE [10:00] */
#define BCHP_CAP_0_BVB_IN_SIZE_VSIZE_MASK                          0x000007ff
#define BCHP_CAP_0_BVB_IN_SIZE_VSIZE_SHIFT                         0

/***************************************************************************
 *MSTART - Capture Memory Buffer Starting Address
 ***************************************************************************/
/* CAP_0 :: MSTART :: MSTART [31:00] */
#define BCHP_CAP_0_MSTART_MSTART_MASK                              0xffffffff
#define BCHP_CAP_0_MSTART_MSTART_SHIFT                             0

/***************************************************************************
 *PITCH - Capture Memory Buffer Pitch
 ***************************************************************************/
/* CAP_0 :: PITCH :: reserved0 [31:16] */
#define BCHP_CAP_0_PITCH_reserved0_MASK                            0xffff0000
#define BCHP_CAP_0_PITCH_reserved0_SHIFT                           16

/* CAP_0 :: PITCH :: PITCH [15:00] */
#define BCHP_CAP_0_PITCH_PITCH_MASK                                0x0000ffff
#define BCHP_CAP_0_PITCH_PITCH_SHIFT                               0

/***************************************************************************
 *CTRL - Capture Control
 ***************************************************************************/
/* CAP_0 :: CTRL :: reserved0 [31:02] */
#define BCHP_CAP_0_CTRL_reserved0_MASK                             0xfffffffc
#define BCHP_CAP_0_CTRL_reserved0_SHIFT                            2

/* CAP_0 :: CTRL :: FIFO_STALL_BVB [01:01] */
#define BCHP_CAP_0_CTRL_FIFO_STALL_BVB_MASK                        0x00000002
#define BCHP_CAP_0_CTRL_FIFO_STALL_BVB_SHIFT                       1
#define BCHP_CAP_0_CTRL_FIFO_STALL_BVB_DISABLE                     0
#define BCHP_CAP_0_CTRL_FIFO_STALL_BVB_ENABLE                      1

/* CAP_0 :: CTRL :: CAP_ENABLE [00:00] */
#define BCHP_CAP_0_CTRL_CAP_ENABLE_MASK                            0x00000001
#define BCHP_CAP_0_CTRL_CAP_ENABLE_SHIFT                           0
#define BCHP_CAP_0_CTRL_CAP_ENABLE_DISABLE                         0
#define BCHP_CAP_0_CTRL_CAP_ENABLE_ENABLE                          1

/***************************************************************************
 *BYTE_ORDER - Capture Byte Order Control
 ***************************************************************************/
/* CAP_0 :: BYTE_ORDER :: reserved0 [31:08] */
#define BCHP_CAP_0_BYTE_ORDER_reserved0_MASK                       0xffffff00
#define BCHP_CAP_0_BYTE_ORDER_reserved0_SHIFT                      8

/* CAP_0 :: BYTE_ORDER :: BYTE_3_SEL [07:06] */
#define BCHP_CAP_0_BYTE_ORDER_BYTE_3_SEL_MASK                      0x000000c0
#define BCHP_CAP_0_BYTE_ORDER_BYTE_3_SEL_SHIFT                     6
#define BCHP_CAP_0_BYTE_ORDER_BYTE_3_SEL_CB                        0
#define BCHP_CAP_0_BYTE_ORDER_BYTE_3_SEL_Y0                        1
#define BCHP_CAP_0_BYTE_ORDER_BYTE_3_SEL_CR                        2
#define BCHP_CAP_0_BYTE_ORDER_BYTE_3_SEL_Y1                        3

/* CAP_0 :: BYTE_ORDER :: BYTE_2_SEL [05:04] */
#define BCHP_CAP_0_BYTE_ORDER_BYTE_2_SEL_MASK                      0x00000030
#define BCHP_CAP_0_BYTE_ORDER_BYTE_2_SEL_SHIFT                     4
#define BCHP_CAP_0_BYTE_ORDER_BYTE_2_SEL_CB                        0
#define BCHP_CAP_0_BYTE_ORDER_BYTE_2_SEL_Y0                        1
#define BCHP_CAP_0_BYTE_ORDER_BYTE_2_SEL_CR                        2
#define BCHP_CAP_0_BYTE_ORDER_BYTE_2_SEL_Y1                        3

/* CAP_0 :: BYTE_ORDER :: BYTE_1_SEL [03:02] */
#define BCHP_CAP_0_BYTE_ORDER_BYTE_1_SEL_MASK                      0x0000000c
#define BCHP_CAP_0_BYTE_ORDER_BYTE_1_SEL_SHIFT                     2
#define BCHP_CAP_0_BYTE_ORDER_BYTE_1_SEL_CB                        0
#define BCHP_CAP_0_BYTE_ORDER_BYTE_1_SEL_Y0                        1
#define BCHP_CAP_0_BYTE_ORDER_BYTE_1_SEL_CR                        2
#define BCHP_CAP_0_BYTE_ORDER_BYTE_1_SEL_Y1                        3

/* CAP_0 :: BYTE_ORDER :: BYTE_0_SEL [01:00] */
#define BCHP_CAP_0_BYTE_ORDER_BYTE_0_SEL_MASK                      0x00000003
#define BCHP_CAP_0_BYTE_ORDER_BYTE_0_SEL_SHIFT                     0
#define BCHP_CAP_0_BYTE_ORDER_BYTE_0_SEL_CB                        0
#define BCHP_CAP_0_BYTE_ORDER_BYTE_0_SEL_Y0                        1
#define BCHP_CAP_0_BYTE_ORDER_BYTE_0_SEL_CR                        2
#define BCHP_CAP_0_BYTE_ORDER_BYTE_0_SEL_Y1                        3

/***************************************************************************
 *RX_CTRL - Capture BVB Receiver Control
 ***************************************************************************/
/* CAP_0 :: RX_CTRL :: reserved0 [31:01] */
#define BCHP_CAP_0_RX_CTRL_reserved0_MASK                          0xfffffffe
#define BCHP_CAP_0_RX_CTRL_reserved0_SHIFT                         1

/* CAP_0 :: RX_CTRL :: PADDING_MODE [00:00] */
#define BCHP_CAP_0_RX_CTRL_PADDING_MODE_MASK                       0x00000001
#define BCHP_CAP_0_RX_CTRL_PADDING_MODE_SHIFT                      0
#define BCHP_CAP_0_RX_CTRL_PADDING_MODE_DISABLE                    0
#define BCHP_CAP_0_RX_CTRL_PADDING_MODE_ENABLE                     1

/***************************************************************************
 *TRIG_CTRL - Capture RDMA Trigger Control
 ***************************************************************************/
/* CAP_0 :: TRIG_CTRL :: reserved0 [31:04] */
#define BCHP_CAP_0_TRIG_CTRL_reserved0_MASK                        0xfffffff0
#define BCHP_CAP_0_TRIG_CTRL_reserved0_SHIFT                       4

/* CAP_0 :: TRIG_CTRL :: TRIG_1_SEL [03:02] */
#define BCHP_CAP_0_TRIG_CTRL_TRIG_1_SEL_MASK                       0x0000000c
#define BCHP_CAP_0_TRIG_CTRL_TRIG_1_SEL_SHIFT                      2
#define BCHP_CAP_0_TRIG_CTRL_TRIG_1_SEL_TRIG_DISABLE               0
#define BCHP_CAP_0_TRIG_CTRL_TRIG_1_SEL_BVB_TRIGGER                1
#define BCHP_CAP_0_TRIG_CTRL_TRIG_1_SEL_LINE_COMPARE               2

/* CAP_0 :: TRIG_CTRL :: TRIG_0_SEL [01:00] */
#define BCHP_CAP_0_TRIG_CTRL_TRIG_0_SEL_MASK                       0x00000003
#define BCHP_CAP_0_TRIG_CTRL_TRIG_0_SEL_SHIFT                      0
#define BCHP_CAP_0_TRIG_CTRL_TRIG_0_SEL_TRIG_DISABLE               0
#define BCHP_CAP_0_TRIG_CTRL_TRIG_0_SEL_BVB_TRIGGER                1
#define BCHP_CAP_0_TRIG_CTRL_TRIG_0_SEL_LINE_COMPARE               2

/***************************************************************************
 *BVB_TRIG_0_CFG - Capture BVB Trigger 0 Configuration
 ***************************************************************************/
/* CAP_0 :: BVB_TRIG_0_CFG :: reserved0 [31:01] */
#define BCHP_CAP_0_BVB_TRIG_0_CFG_reserved0_MASK                   0xfffffffe
#define BCHP_CAP_0_BVB_TRIG_0_CFG_reserved0_SHIFT                  1

/* CAP_0 :: BVB_TRIG_0_CFG :: TRIG_CFG [00:00] */
#define BCHP_CAP_0_BVB_TRIG_0_CFG_TRIG_CFG_MASK                    0x00000001
#define BCHP_CAP_0_BVB_TRIG_0_CFG_TRIG_CFG_SHIFT                   0
#define BCHP_CAP_0_BVB_TRIG_0_CFG_TRIG_CFG_START_OF_PICTURE        0
#define BCHP_CAP_0_BVB_TRIG_0_CFG_TRIG_CFG_END_OF_PICTURE          1

/***************************************************************************
 *BVB_TRIG_1_CFG - Capture BVB Trigger 1 Configuration
 ***************************************************************************/
/* CAP_0 :: BVB_TRIG_1_CFG :: reserved0 [31:01] */
#define BCHP_CAP_0_BVB_TRIG_1_CFG_reserved0_MASK                   0xfffffffe
#define BCHP_CAP_0_BVB_TRIG_1_CFG_reserved0_SHIFT                  1

/* CAP_0 :: BVB_TRIG_1_CFG :: TRIG_CFG [00:00] */
#define BCHP_CAP_0_BVB_TRIG_1_CFG_TRIG_CFG_MASK                    0x00000001
#define BCHP_CAP_0_BVB_TRIG_1_CFG_TRIG_CFG_SHIFT                   0
#define BCHP_CAP_0_BVB_TRIG_1_CFG_TRIG_CFG_START_OF_PICTURE        0
#define BCHP_CAP_0_BVB_TRIG_1_CFG_TRIG_CFG_END_OF_PICTURE          1

/***************************************************************************
 *LINE_CMP_TRIG_0_CFG - Capture Line Compare Trigger 0 Configuration
 ***************************************************************************/
/* CAP_0 :: LINE_CMP_TRIG_0_CFG :: reserved0 [31:27] */
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG_reserved0_MASK              0xf8000000
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG_reserved0_SHIFT             27

/* CAP_0 :: LINE_CMP_TRIG_0_CFG :: MASK [26:16] */
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG_MASK_MASK                   0x07ff0000
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG_MASK_SHIFT                  16
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG_MASK_COMPARE_POS            0
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG_MASK_MASK_POS               1

/* CAP_0 :: LINE_CMP_TRIG_0_CFG :: reserved1 [15:11] */
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG_reserved1_MASK              0x0000f800
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG_reserved1_SHIFT             11

/* CAP_0 :: LINE_CMP_TRIG_0_CFG :: POS [10:00] */
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG_POS_MASK                    0x000007ff
#define BCHP_CAP_0_LINE_CMP_TRIG_0_CFG_POS_SHIFT                   0

/***************************************************************************
 *LINE_CMP_TRIG_1_CFG - Capture Line Compare Trigger 1 Configuration
 ***************************************************************************/
/* CAP_0 :: LINE_CMP_TRIG_1_CFG :: reserved0 [31:27] */
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG_reserved0_MASK              0xf8000000
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG_reserved0_SHIFT             27

/* CAP_0 :: LINE_CMP_TRIG_1_CFG :: MASK [26:16] */
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG_MASK_MASK                   0x07ff0000
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG_MASK_SHIFT                  16
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG_MASK_COMPARE_POS            0
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG_MASK_MASK_POS               1

/* CAP_0 :: LINE_CMP_TRIG_1_CFG :: reserved1 [15:11] */
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG_reserved1_MASK              0x0000f800
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG_reserved1_SHIFT             11

/* CAP_0 :: LINE_CMP_TRIG_1_CFG :: POS [10:00] */
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG_POS_MASK                    0x000007ff
#define BCHP_CAP_0_LINE_CMP_TRIG_1_CFG_POS_SHIFT                   0

/***************************************************************************
 *STATUS - Capture Engine Status
 ***************************************************************************/
/* CAP_0 :: STATUS :: BUSY [31:31] */
#define BCHP_CAP_0_STATUS_BUSY_MASK                                0x80000000
#define BCHP_CAP_0_STATUS_BUSY_SHIFT                               31

/* CAP_0 :: STATUS :: reserved0 [30:11] */
#define BCHP_CAP_0_STATUS_reserved0_MASK                           0x7ffff800
#define BCHP_CAP_0_STATUS_reserved0_SHIFT                          11

/* CAP_0 :: STATUS :: CUR_CAP_LINE [10:00] */
#define BCHP_CAP_0_STATUS_CUR_CAP_LINE_MASK                        0x000007ff
#define BCHP_CAP_0_STATUS_CUR_CAP_LINE_SHIFT                       0

/***************************************************************************
 *BVB_STATUS - Capture BVB Status
 ***************************************************************************/
/* CAP_0 :: BVB_STATUS :: reserved0 [31:05] */
#define BCHP_CAP_0_BVB_STATUS_reserved0_MASK                       0xffffffe0
#define BCHP_CAP_0_BVB_STATUS_reserved0_SHIFT                      5

/* CAP_0 :: BVB_STATUS :: MISSING_SYNC [04:04] */
#define BCHP_CAP_0_BVB_STATUS_MISSING_SYNC_MASK                    0x00000010
#define BCHP_CAP_0_BVB_STATUS_MISSING_SYNC_SHIFT                   4

/* CAP_0 :: BVB_STATUS :: LONG_SOURCE [03:03] */
#define BCHP_CAP_0_BVB_STATUS_LONG_SOURCE_MASK                     0x00000008
#define BCHP_CAP_0_BVB_STATUS_LONG_SOURCE_SHIFT                    3

/* CAP_0 :: BVB_STATUS :: SHORT_SOURCE [02:02] */
#define BCHP_CAP_0_BVB_STATUS_SHORT_SOURCE_MASK                    0x00000004
#define BCHP_CAP_0_BVB_STATUS_SHORT_SOURCE_SHIFT                   2

/* CAP_0 :: BVB_STATUS :: LONG_LINE [01:01] */
#define BCHP_CAP_0_BVB_STATUS_LONG_LINE_MASK                       0x00000002
#define BCHP_CAP_0_BVB_STATUS_LONG_LINE_SHIFT                      1

/* CAP_0 :: BVB_STATUS :: SHORT_LINE [00:00] */
#define BCHP_CAP_0_BVB_STATUS_SHORT_LINE_MASK                      0x00000001
#define BCHP_CAP_0_BVB_STATUS_SHORT_LINE_SHIFT                     0

/***************************************************************************
 *BVB_STATUS_CLEAR - Capture BVB Status Clear
 ***************************************************************************/
/* CAP_0 :: BVB_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_reserved0_MASK                 0xffffffe0
#define BCHP_CAP_0_BVB_STATUS_CLEAR_reserved0_SHIFT                5

/* CAP_0 :: BVB_STATUS_CLEAR :: MISSING_SYNC [04:04] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_MISSING_SYNC_MASK              0x00000010
#define BCHP_CAP_0_BVB_STATUS_CLEAR_MISSING_SYNC_SHIFT             4

/* CAP_0 :: BVB_STATUS_CLEAR :: LONG_SOURCE [03:03] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_LONG_SOURCE_MASK               0x00000008
#define BCHP_CAP_0_BVB_STATUS_CLEAR_LONG_SOURCE_SHIFT              3

/* CAP_0 :: BVB_STATUS_CLEAR :: SHORT_SOURCE [02:02] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_SHORT_SOURCE_MASK              0x00000004
#define BCHP_CAP_0_BVB_STATUS_CLEAR_SHORT_SOURCE_SHIFT             2

/* CAP_0 :: BVB_STATUS_CLEAR :: LONG_LINE [01:01] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_LONG_LINE_MASK                 0x00000002
#define BCHP_CAP_0_BVB_STATUS_CLEAR_LONG_LINE_SHIFT                1

/* CAP_0 :: BVB_STATUS_CLEAR :: SHORT_LINE [00:00] */
#define BCHP_CAP_0_BVB_STATUS_CLEAR_SHORT_LINE_MASK                0x00000001
#define BCHP_CAP_0_BVB_STATUS_CLEAR_SHORT_LINE_SHIFT               0

/***************************************************************************
 *FIFO_STATUS - Capture FIFO Status
 ***************************************************************************/
/* CAP_0 :: FIFO_STATUS :: reserved0 [31:03] */
#define BCHP_CAP_0_FIFO_STATUS_reserved0_MASK                      0xfffffff8
#define BCHP_CAP_0_FIFO_STATUS_reserved0_SHIFT                     3

/* CAP_0 :: FIFO_STATUS :: FIFO_STALL_BVB [02:02] */
#define BCHP_CAP_0_FIFO_STATUS_FIFO_STALL_BVB_MASK                 0x00000004
#define BCHP_CAP_0_FIFO_STATUS_FIFO_STALL_BVB_SHIFT                2

/* CAP_0 :: FIFO_STATUS :: OVERFLOW [01:01] */
#define BCHP_CAP_0_FIFO_STATUS_OVERFLOW_MASK                       0x00000002
#define BCHP_CAP_0_FIFO_STATUS_OVERFLOW_SHIFT                      1

/* CAP_0 :: FIFO_STATUS :: UNDERFLOW [00:00] */
#define BCHP_CAP_0_FIFO_STATUS_UNDERFLOW_MASK                      0x00000001
#define BCHP_CAP_0_FIFO_STATUS_UNDERFLOW_SHIFT                     0

/***************************************************************************
 *FIFO_STATUS_CLEAR - Capture FIFO Status Clear
 ***************************************************************************/
/* CAP_0 :: FIFO_STATUS_CLEAR :: reserved0 [31:03] */
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_reserved0_MASK                0xfffffff8
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_reserved0_SHIFT               3

/* CAP_0 :: FIFO_STATUS_CLEAR :: FIFO_STALL_BVB [02:02] */
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_FIFO_STALL_BVB_MASK           0x00000004
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_FIFO_STALL_BVB_SHIFT          2

/* CAP_0 :: FIFO_STATUS_CLEAR :: OVERFLOW [01:01] */
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_OVERFLOW_MASK                 0x00000002
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_OVERFLOW_SHIFT                1

/* CAP_0 :: FIFO_STATUS_CLEAR :: UNDERFLOW [00:00] */
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_UNDERFLOW_MASK                0x00000001
#define BCHP_CAP_0_FIFO_STATUS_CLEAR_UNDERFLOW_SHIFT               0

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* CAP_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_CAP_0_SCRATCH_VALUE_MASK                              0xffffffff
#define BCHP_CAP_0_SCRATCH_VALUE_SHIFT                             0

#endif /* #ifndef BCHP_CAP_0_H__ */

/* End of File */
