ARM GAS  /tmp/ccjKwL4t.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB151:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include <string.h>
  25:Core/Src/main.c **** #include "messages.h"
  26:Core/Src/main.c **** #include "platform.h"
  27:Core/Src/main.c **** #include "dataFormats.h"
  28:Core/Src/main.c **** #include "uart.h"
  29:Core/Src/main.c **** /* USER CODE END Includes */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
ARM GAS  /tmp/ccjKwL4t.s 			page 2


  32:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  33:Core/Src/main.c **** typedef struct
  34:Core/Src/main.c **** {
  35:Core/Src/main.c ****   FLASH_DATA fob_info;
  36:Core/Src/main.c ****   uint8_t feature3[64];
  37:Core/Src/main.c ****   uint8_t feature2[64];
  38:Core/Src/main.c ****   uint8_t feature1[64];
  39:Core/Src/main.c ****   uint8_t unlock[64];
  40:Core/Src/main.c **** } device_config_t;
  41:Core/Src/main.c **** /* USER CODE END PTD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PD */
  45:Core/Src/main.c **** #define CONFIG_FLASH_SECTOR   FLASH_SECTOR_7
  46:Core/Src/main.c **** #define CONFIG_FLASH_BASE     0x080E0000UL
  47:Core/Src/main.c **** #define CONFIG_FLASH_SIZE     (128 * 1024)
  48:Core/Src/main.c **** #define DEVICE_CONFIG_BYTES         \
  49:Core/Src/main.c ****   (sizeof(device_config_t) % 4 == 0) \
  50:Core/Src/main.c ****       ? sizeof(device_config_t)      \
  51:Core/Src/main.c ****       : sizeof(device_config_t) + (4 - (sizeof(device_config_t) % 4))
  52:Core/Src/main.c **** #define DEVICE_CONFIG_WORDS (DEVICE_CONFIG_BYTES / 4)
  53:Core/Src/main.c **** /* USER CODE END PD */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  56:Core/Src/main.c **** /* USER CODE BEGIN PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PM */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  61:Core/Src/main.c **** UART_HandleTypeDef huart1;
  62:Core/Src/main.c **** UART_HandleTypeDef huart2;
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE BEGIN PV */
  65:Core/Src/main.c **** static UART_HandleTypeDef* const uart_base[2] = { [HOST_UART] = &huart2, [BOARD_UART] = &huart1 };
  66:Core/Src/main.c **** /* USER CODE END PV */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  69:Core/Src/main.c **** void SystemClock_Config(void);
  70:Core/Src/main.c **** static void MX_GPIO_Init(void);
  71:Core/Src/main.c **** static void MX_USART1_UART_Init(void);
  72:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  73:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* USER CODE END PFP */
  76:Core/Src/main.c **** 
  77:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  78:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  79:Core/Src/main.c **** static void initHardware(int argc, char ** argv)
  80:Core/Src/main.c **** {
  81:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  82:Core/Src/main.c ****   HAL_Init();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* Configure the system clock */
  85:Core/Src/main.c ****   SystemClock_Config();
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* Initialize all configured peripherals */
  88:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  /tmp/ccjKwL4t.s 			page 3


  89:Core/Src/main.c ****   
  90:Core/Src/main.c ****   //setup_board_link();
  91:Core/Src/main.c ****   uart_init(BOARD_UART);
  92:Core/Src/main.c ****   //uart_init();
  93:Core/Src/main.c ****   uart_init(HOST_UART);
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   setLED(OFF);
  96:Core/Src/main.c **** }
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** void initHardware_car(int argc, char ** argv)
  99:Core/Src/main.c **** {
 100:Core/Src/main.c ****   initHardware(argc, argv);
 101:Core/Src/main.c **** }
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** void initHardware_fob(int argc, char ** argv)
 104:Core/Src/main.c **** {
 105:Core/Src/main.c ****   initHardware(argc, argv);
 106:Core/Src/main.c **** }
 107:Core/Src/main.c **** 
 108:Core/Src/main.c **** void readVar(uint8_t* dest, char * var)
 109:Core/Src/main.c **** {
 110:Core/Src/main.c ****   device_config_t* data = (device_config_t*)CONFIG_FLASH_BASE;
 111:Core/Src/main.c ****   if(!strcmp(var, "unlock")) memcpy(dest, &(data->unlock), UNLOCK_SIZE);
 112:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, &(data->feature1), FEATURE_SIZE);
 113:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, &(data->feature2), FEATURE_SIZE);
 114:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, &(data->feature3), FEATURE_SIZE);
 115:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 116:Core/Src/main.c **** }
 117:Core/Src/main.c **** 
 118:Core/Src/main.c **** void saveFobState(FLASH_DATA *flash_data)
 119:Core/Src/main.c **** {
 120:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 121:Core/Src/main.c ****   {
 122:Core/Src/main.c ****       .TypeErase    = FLASH_TYPEERASE_SECTORS,
 123:Core/Src/main.c ****       .Sector       = CONFIG_FLASH_SECTOR,
 124:Core/Src/main.c ****       .NbSectors    = 1,
 125:Core/Src/main.c ****       .VoltageRange = FLASH_VOLTAGE_RANGE_3,
 126:Core/Src/main.c ****   };
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   uint32_t padded_data[DEVICE_CONFIG_WORDS];
 129:Core/Src/main.c ****   memset(padded_data, 0xFF, sizeof(padded_data));
 130:Core/Src/main.c ****   memcpy(padded_data, (uint8_t*)CONFIG_FLASH_BASE, sizeof(device_config_t));
 131:Core/Src/main.c ****   memcpy((device_config_t*)(&padded_data), flash_data, sizeof(FLASH_DATA));
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   uint32_t sector_error;
 134:Core/Src/main.c ****   HAL_FLASH_Unlock();
 135:Core/Src/main.c ****   HAL_FLASHEx_Erase(&erase, &sector_error);
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   uint32_t dst = CONFIG_FLASH_BASE;
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   for (size_t i = 0; i < DEVICE_CONFIG_WORDS; i++)
 140:Core/Src/main.c ****   {
 141:Core/Src/main.c ****       HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, dst, padded_data[i]);
 142:Core/Src/main.c ****       dst += 4;
 143:Core/Src/main.c ****   }
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   HAL_FLASH_Lock();
ARM GAS  /tmp/ccjKwL4t.s 			page 4


 146:Core/Src/main.c **** }
 147:Core/Src/main.c **** 
 148:Core/Src/main.c **** void setLED(led_color_t color)
 149:Core/Src/main.c **** {
 150:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 151:Core/Src/main.c **** }
 152:Core/Src/main.c **** 
 153:Core/Src/main.c **** bool buttonPressed(void)
 154:Core/Src/main.c **** {
 155:Core/Src/main.c ****     static uint32_t history = 0;
 156:Core/Src/main.c ****     static bool latched = false;
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****     history = (history << 1) |
 159:Core/Src/main.c ****               (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****     if (history == 0xFFFFFFFF && !latched) {
 162:Core/Src/main.c ****         latched = true;
 163:Core/Src/main.c ****         return true;        // button just pressed
 164:Core/Src/main.c ****     }
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****     if (history == 0x00000000) {
 167:Core/Src/main.c ****         latched = false;    // fully released
 168:Core/Src/main.c ****     }
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****     return false;
 171:Core/Src/main.c **** }
 172:Core/Src/main.c **** 
 173:Core/Src/main.c **** /**
 174:Core/Src/main.c ****  * @brief Initialize the UART interfaces.
 175:Core/Src/main.c ****  *
 176:Core/Src/main.c ****  * UART 0 is used to communicate with the host computer.
 177:Core/Src/main.c ****  */
 178:Core/Src/main.c **** void uart_init(hw_uart_t uart)
 179:Core/Src/main.c **** {
 180:Core/Src/main.c ****   switch(uart)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****   case HOST_UART:
 183:Core/Src/main.c ****     MX_USART2_UART_Init();
 184:Core/Src/main.c ****     break;
 185:Core/Src/main.c ****   case BOARD_UART:
 186:Core/Src/main.c ****     MX_USART1_UART_Init();
 187:Core/Src/main.c ****     break;
 188:Core/Src/main.c ****   }
 189:Core/Src/main.c **** }
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** /**
 192:Core/Src/main.c ****  * @brief Check if there are characters available on a UART interface.
 193:Core/Src/main.c ****  *
 194:Core/Src/main.c ****  * @param uart is the base address of the UART port.
 195:Core/Src/main.c ****  * @return true if there is data available.
 196:Core/Src/main.c ****  * @return false if there is no data available.
 197:Core/Src/main.c ****  */
 198:Core/Src/main.c **** bool uart_avail(hw_uart_t uart) { return (__HAL_UART_GET_FLAG(uart_base[uart], UART_FLAG_RXNE) != R
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /**
 201:Core/Src/main.c ****  * @brief Read a byte from a UART interface.
 202:Core/Src/main.c ****  *
ARM GAS  /tmp/ccjKwL4t.s 			page 5


 203:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 204:Core/Src/main.c ****  * @return the character read from the interface.
 205:Core/Src/main.c ****  */
 206:Core/Src/main.c **** int32_t uart_readb(hw_uart_t uart)
 207:Core/Src/main.c **** {
 208:Core/Src/main.c ****   int32_t c;
 209:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 210:Core/Src/main.c ****   return c;
 211:Core/Src/main.c **** }
 212:Core/Src/main.c **** 
 213:Core/Src/main.c **** /**
 214:Core/Src/main.c ****  * @brief Read a sequence of bytes from a UART interface.
 215:Core/Src/main.c ****  *
 216:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 217:Core/Src/main.c ****  * @param buf is a pointer to the destination for the received data.
 218:Core/Src/main.c ****  * @param n is the number of bytes to read.
 219:Core/Src/main.c ****  * @return the number of bytes read from the UART interface.
 220:Core/Src/main.c ****  */
 221:Core/Src/main.c **** uint32_t uart_read(hw_uart_t uart, uint8_t *buf, uint32_t n)
 222:Core/Src/main.c **** {
 223:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 224:Core/Src/main.c ****   return n;
 225:Core/Src/main.c **** }
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****  * @brief Read a line (terminated with '\n') from a UART interface.
 229:Core/Src/main.c ****  *
 230:Core/Src/main.c ****  * @param uart is the base address of the UART port to read from.
 231:Core/Src/main.c ****  * @param buf is a pointer to the destination for the received data.
 232:Core/Src/main.c ****  * @return the number of bytes read from the UART interface.
 233:Core/Src/main.c ****  */
 234:Core/Src/main.c **** uint32_t uart_readline(hw_uart_t uart, uint8_t *buf) {
 235:Core/Src/main.c ****   uint32_t read = 0;
 236:Core/Src/main.c ****   uint8_t c;
 237:Core/Src/main.c ****   UART_HandleTypeDef* base = uart_base[uart];
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   do
 240:Core/Src/main.c ****   {
 241:Core/Src/main.c ****     HAL_UART_Receive(base, &c, 1, HAL_MAX_DELAY);
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****     if ((c != '\r') && (c != '\n') && (c != 0xD))
 244:Core/Src/main.c ****     {
 245:Core/Src/main.c ****       buf[read] = c;
 246:Core/Src/main.c ****       read++;
 247:Core/Src/main.c ****     }
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   } while ((c != '\n') && (c != 0xD));
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   buf[read] = '\0';
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   return read;
 254:Core/Src/main.c **** }
 255:Core/Src/main.c **** 
 256:Core/Src/main.c **** /**
 257:Core/Src/main.c ****  * @brief Write a byte to a UART interface.
 258:Core/Src/main.c ****  *
 259:Core/Src/main.c ****  * @param uart is the base address of the UART port to write to.
ARM GAS  /tmp/ccjKwL4t.s 			page 6


 260:Core/Src/main.c ****  * @param data is the byte value to write.
 261:Core/Src/main.c ****  */
 262:Core/Src/main.c **** void uart_writeb(hw_uart_t uart, uint8_t data) { HAL_UART_Transmit(uart_base[uart], &data, 1, HAL_M
 263:Core/Src/main.c **** 
 264:Core/Src/main.c **** /**
 265:Core/Src/main.c ****  * @brief Write a sequence of bytes to a UART interface.
 266:Core/Src/main.c ****  *
 267:Core/Src/main.c ****  * @param uart is the base address of the UART port to write to.
 268:Core/Src/main.c ****  * @param buf is a pointer to the data to send.
 269:Core/Src/main.c ****  * @param len is the number of bytes to send.
 270:Core/Src/main.c ****  * @return the number of bytes written.
 271:Core/Src/main.c ****  */
 272:Core/Src/main.c **** uint32_t uart_write(hw_uart_t uart, uint8_t *buf, uint32_t len)
 273:Core/Src/main.c **** {
 274:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 275:Core/Src/main.c ****   return len;
 276:Core/Src/main.c **** }
 277:Core/Src/main.c **** /* USER CODE END 0 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c **** /**
 280:Core/Src/main.c ****   * @brief  The application entry point.
 281:Core/Src/main.c ****   * @retval int
 282:Core/Src/main.c ****   */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** /**
 285:Core/Src/main.c ****   * @brief System Clock Configuration
 286:Core/Src/main.c ****   * @retval None
 287:Core/Src/main.c ****   */
 288:Core/Src/main.c **** void SystemClock_Config(void)
 289:Core/Src/main.c **** {
 290:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 291:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 294:Core/Src/main.c ****   */
 295:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 296:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 299:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 300:Core/Src/main.c ****   */
 301:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 302:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 303:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 304:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 305:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 306:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 307:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 308:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 309:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 310:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 311:Core/Src/main.c ****   {
 312:Core/Src/main.c ****     Error_Handler();
 313:Core/Src/main.c ****   }
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 316:Core/Src/main.c ****   */
ARM GAS  /tmp/ccjKwL4t.s 			page 7


 317:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 318:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 319:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 320:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 321:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 322:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 325:Core/Src/main.c ****   {
 326:Core/Src/main.c ****     Error_Handler();
 327:Core/Src/main.c ****   }
 328:Core/Src/main.c **** }
 329:Core/Src/main.c **** 
 330:Core/Src/main.c **** /**
 331:Core/Src/main.c ****   * @brief USART1 Initialization Function
 332:Core/Src/main.c ****   * @param None
 333:Core/Src/main.c ****   * @retval None
 334:Core/Src/main.c ****   */
 335:Core/Src/main.c **** static void MX_USART1_UART_Init(void)
 336:Core/Src/main.c **** {
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 0 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END USART1_Init 0 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 1 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END USART1_Init 1 */
 345:Core/Src/main.c ****   huart1.Instance = USART1;
 346:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 347:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 348:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 349:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 350:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 351:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 352:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 353:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 354:Core/Src/main.c ****   {
 355:Core/Src/main.c ****     Error_Handler();
 356:Core/Src/main.c ****   }
 357:Core/Src/main.c ****   /* USER CODE BEGIN USART1_Init 2 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c ****   /* USER CODE END USART1_Init 2 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c **** }
 362:Core/Src/main.c **** 
 363:Core/Src/main.c **** /**
 364:Core/Src/main.c ****   * @brief USART2 Initialization Function
 365:Core/Src/main.c ****   * @param None
 366:Core/Src/main.c ****   * @retval None
 367:Core/Src/main.c ****   */
 368:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 369:Core/Src/main.c **** {
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
ARM GAS  /tmp/ccjKwL4t.s 			page 8


 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 378:Core/Src/main.c ****   huart2.Instance = USART2;
 379:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 380:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 381:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 382:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 383:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 384:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 385:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 386:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 387:Core/Src/main.c ****   {
 388:Core/Src/main.c ****     Error_Handler();
 389:Core/Src/main.c ****   }
 390:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 391:Core/Src/main.c **** 
 392:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c **** }
 395:Core/Src/main.c **** 
 396:Core/Src/main.c **** /**
 397:Core/Src/main.c ****   * @brief GPIO Initialization Function
 398:Core/Src/main.c ****   * @param None
 399:Core/Src/main.c ****   * @retval None
 400:Core/Src/main.c ****   */
 401:Core/Src/main.c **** static void MX_GPIO_Init(void)
 402:Core/Src/main.c **** {
  28              		.loc 1 402 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 403:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 403 3 view .LVU1
  42              		.loc 1 403 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 404:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 407:Core/Src/main.c **** 
 408:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 409:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
ARM GAS  /tmp/ccjKwL4t.s 			page 9


  49              		.loc 1 409 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 409 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 409 3 view .LVU5
  54 0012 224B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 409 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00402 		and	r2, r2, #4
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 409 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 409 3 view .LVU8
 410:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 410 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 410 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 410 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F08002 		orr	r2, r2, #128
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 410 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F08002 		and	r2, r2, #128
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 410 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 410 3 view .LVU14
 411:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 411 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 411 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 411 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 411 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 411 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 411 3 view .LVU20
 412:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 412 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 412 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 412 3 view .LVU23
ARM GAS  /tmp/ccjKwL4t.s 			page 10


 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 412 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 412 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 412 3 view .LVU26
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 415:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 114              		.loc 1 415 3 view .LVU27
 115 0062 0F4D     		ldr	r5, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 2021     		movs	r1, #32
 118 0068 2846     		mov	r0, r5
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 418:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 121              		.loc 1 418 3 view .LVU28
 122              		.loc 1 418 23 is_stmt 0 view .LVU29
 123 006e 4FF40053 		mov	r3, #8192
 124 0072 0593     		str	r3, [sp, #20]
 419:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 125              		.loc 1 419 3 is_stmt 1 view .LVU30
 126              		.loc 1 419 24 is_stmt 0 view .LVU31
 127 0074 4FF40413 		mov	r3, #2162688
 128 0078 0693     		str	r3, [sp, #24]
 420:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 420 3 is_stmt 1 view .LVU32
 130              		.loc 1 420 24 is_stmt 0 view .LVU33
 131 007a 0794     		str	r4, [sp, #28]
 421:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 132              		.loc 1 421 3 is_stmt 1 view .LVU34
 133 007c 05A9     		add	r1, sp, #20
 134 007e 0948     		ldr	r0, .L3+8
 135 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL1:
 422:Core/Src/main.c **** 
 423:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 424:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 137              		.loc 1 424 3 view .LVU35
 138              		.loc 1 424 23 is_stmt 0 view .LVU36
 139 0084 2023     		movs	r3, #32
 140 0086 0593     		str	r3, [sp, #20]
 425:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 141              		.loc 1 425 3 is_stmt 1 view .LVU37
 142              		.loc 1 425 24 is_stmt 0 view .LVU38
 143 0088 0123     		movs	r3, #1
 144 008a 0693     		str	r3, [sp, #24]
 426:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 426 3 is_stmt 1 view .LVU39
ARM GAS  /tmp/ccjKwL4t.s 			page 11


 146              		.loc 1 426 24 is_stmt 0 view .LVU40
 147 008c 0794     		str	r4, [sp, #28]
 427:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 427 3 is_stmt 1 view .LVU41
 149              		.loc 1 427 25 is_stmt 0 view .LVU42
 150 008e 0894     		str	r4, [sp, #32]
 428:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 151              		.loc 1 428 3 is_stmt 1 view .LVU43
 152 0090 05A9     		add	r1, sp, #20
 153 0092 2846     		mov	r0, r5
 154 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 431:Core/Src/main.c **** 
 432:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 433:Core/Src/main.c **** }
 156              		.loc 1 433 1 is_stmt 0 view .LVU44
 157 0098 0BB0     		add	sp, sp, #44
 158              	.LCFI2:
 159              		.cfi_def_cfa_offset 12
 160              		@ sp needed
 161 009a 30BD     		pop	{r4, r5, pc}
 162              	.L4:
 163              		.align	2
 164              	.L3:
 165 009c 00380240 		.word	1073887232
 166 00a0 00000240 		.word	1073872896
 167 00a4 00080240 		.word	1073874944
 168              		.cfi_endproc
 169              	.LFE151:
 171              		.section	.rodata.readVar.str1.4,"aMS",%progbits,1
 172              		.align	2
 173              	.LC0:
 174 0000 756E6C6F 		.ascii	"unlock\000"
 174      636B00
 175 0007 00       		.align	2
 176              	.LC1:
 177 0008 66656174 		.ascii	"feature1\000"
 177      75726531 
 177      00
 178 0011 000000   		.align	2
 179              	.LC2:
 180 0014 66656174 		.ascii	"feature2\000"
 180      75726532 
 180      00
 181 001d 000000   		.align	2
 182              	.LC3:
 183 0020 66656174 		.ascii	"feature3\000"
 183      75726533 
 183      00
 184 0029 000000   		.align	2
 185              	.LC4:
 186 002c 666F625F 		.ascii	"fob_state\000"
 186      73746174 
 186      6500
 187              		.section	.text.readVar,"ax",%progbits
ARM GAS  /tmp/ccjKwL4t.s 			page 12


 188              		.align	1
 189              		.global	readVar
 190              		.syntax unified
 191              		.thumb
 192              		.thumb_func
 193              		.fpu fpv4-sp-d16
 195              	readVar:
 196              	.LVL3:
 197              	.LFB137:
 109:Core/Src/main.c ****   device_config_t* data = (device_config_t*)CONFIG_FLASH_BASE;
 198              		.loc 1 109 1 is_stmt 1 view -0
 199              		.cfi_startproc
 200              		@ args = 0, pretend = 0, frame = 0
 201              		@ frame_needed = 0, uses_anonymous_args = 0
 109:Core/Src/main.c ****   device_config_t* data = (device_config_t*)CONFIG_FLASH_BASE;
 202              		.loc 1 109 1 is_stmt 0 view .LVU46
 203 0000 38B5     		push	{r3, r4, r5, lr}
 204              	.LCFI3:
 205              		.cfi_def_cfa_offset 16
 206              		.cfi_offset 3, -16
 207              		.cfi_offset 4, -12
 208              		.cfi_offset 5, -8
 209              		.cfi_offset 14, -4
 210 0002 0546     		mov	r5, r0
 211 0004 0C46     		mov	r4, r1
 110:Core/Src/main.c ****   if(!strcmp(var, "unlock")) memcpy(dest, &(data->unlock), UNLOCK_SIZE);
 212              		.loc 1 110 3 is_stmt 1 view .LVU47
 213              	.LVL4:
 111:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, &(data->feature1), FEATURE_SIZE);
 214              		.loc 1 111 3 view .LVU48
 111:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, &(data->feature1), FEATURE_SIZE);
 215              		.loc 1 111 7 is_stmt 0 view .LVU49
 216 0006 3B49     		ldr	r1, .L21
 217              	.LVL5:
 111:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, &(data->feature1), FEATURE_SIZE);
 218              		.loc 1 111 7 view .LVU50
 219 0008 2046     		mov	r0, r4
 220              	.LVL6:
 111:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, &(data->feature1), FEATURE_SIZE);
 221              		.loc 1 111 7 view .LVU51
 222 000a FFF7FEFF 		bl	strcmp
 223              	.LVL7:
 111:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, &(data->feature1), FEATURE_SIZE);
 224              		.loc 1 111 5 view .LVU52
 225 000e 58B3     		cbz	r0, .L17
 112:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, &(data->feature2), FEATURE_SIZE);
 226              		.loc 1 112 8 is_stmt 1 view .LVU53
 112:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, &(data->feature2), FEATURE_SIZE);
 227              		.loc 1 112 12 is_stmt 0 view .LVU54
 228 0010 3949     		ldr	r1, .L21+4
 229 0012 2046     		mov	r0, r4
 230 0014 FFF7FEFF 		bl	strcmp
 231              	.LVL8:
 112:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, &(data->feature2), FEATURE_SIZE);
 232              		.loc 1 112 10 view .LVU55
 233 0018 0028     		cmp	r0, #0
 234 001a 38D0     		beq	.L18
ARM GAS  /tmp/ccjKwL4t.s 			page 13


 113:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, &(data->feature3), FEATURE_SIZE);
 235              		.loc 1 113 8 is_stmt 1 view .LVU56
 113:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, &(data->feature3), FEATURE_SIZE);
 236              		.loc 1 113 12 is_stmt 0 view .LVU57
 237 001c 3749     		ldr	r1, .L21+8
 238 001e 2046     		mov	r0, r4
 239 0020 FFF7FEFF 		bl	strcmp
 240              	.LVL9:
 113:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, &(data->feature3), FEATURE_SIZE);
 241              		.loc 1 113 10 view .LVU58
 242 0024 0028     		cmp	r0, #0
 243 0026 43D0     		beq	.L19
 114:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 244              		.loc 1 114 8 is_stmt 1 view .LVU59
 114:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 245              		.loc 1 114 12 is_stmt 0 view .LVU60
 246 0028 3549     		ldr	r1, .L21+12
 247 002a 2046     		mov	r0, r4
 248 002c FFF7FEFF 		bl	strcmp
 249              	.LVL10:
 114:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 250              		.loc 1 114 10 view .LVU61
 251 0030 0028     		cmp	r0, #0
 252 0032 4ED0     		beq	.L20
 115:Core/Src/main.c **** }
 253              		.loc 1 115 8 is_stmt 1 view .LVU62
 115:Core/Src/main.c **** }
 254              		.loc 1 115 12 is_stmt 0 view .LVU63
 255 0034 3349     		ldr	r1, .L21+16
 256 0036 2046     		mov	r0, r4
 257 0038 FFF7FEFF 		bl	strcmp
 258              	.LVL11:
 115:Core/Src/main.c **** }
 259              		.loc 1 115 10 view .LVU64
 260 003c 30BB     		cbnz	r0, .L5
 115:Core/Src/main.c **** }
 261              		.loc 1 115 38 is_stmt 1 discriminator 1 view .LVU65
 115:Core/Src/main.c **** }
 262              		.loc 1 115 51 is_stmt 0 discriminator 1 view .LVU66
 263 003e 324B     		ldr	r3, .L21+20
 115:Core/Src/main.c **** }
 264              		.loc 1 115 38 discriminator 1 view .LVU67
 265 0040 2846     		mov	r0, r5
 266 0042 03F1200C 		add	ip, r3, #32
 267              	.LVL12:
 268              	.L15:
 115:Core/Src/main.c **** }
 269              		.loc 1 115 38 discriminator 1 view .LVU68
 270 0046 1D68     		ldr	r5, [r3]	@ unaligned
 271 0048 5C68     		ldr	r4, [r3, #4]	@ unaligned
 272 004a 9968     		ldr	r1, [r3, #8]	@ unaligned
 273 004c DA68     		ldr	r2, [r3, #12]	@ unaligned
 274 004e 0560     		str	r5, [r0]	@ unaligned
 275 0050 4460     		str	r4, [r0, #4]	@ unaligned
 276 0052 8160     		str	r1, [r0, #8]	@ unaligned
 277 0054 C260     		str	r2, [r0, #12]	@ unaligned
 278 0056 1033     		adds	r3, r3, #16
ARM GAS  /tmp/ccjKwL4t.s 			page 14


 279 0058 1030     		adds	r0, r0, #16
 280 005a 6345     		cmp	r3, ip
 281 005c F3D1     		bne	.L15
 282 005e 1A68     		ldr	r2, [r3]	@ unaligned
 283 0060 0260     		str	r2, [r0]	@ unaligned
 284 0062 1B79     		ldrb	r3, [r3, #4]	@ zero_extendqisi2
 285 0064 0371     		strb	r3, [r0, #4]
 116:Core/Src/main.c **** 
 286              		.loc 1 116 1 discriminator 1 view .LVU69
 287 0066 11E0     		b	.L5
 288              	.LVL13:
 289              	.L17:
 111:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, &(data->feature1), FEATURE_SIZE);
 290              		.loc 1 111 30 is_stmt 1 discriminator 1 view .LVU70
 111:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, &(data->feature1), FEATURE_SIZE);
 291              		.loc 1 111 43 is_stmt 0 discriminator 1 view .LVU71
 292 0068 284B     		ldr	r3, .L21+24
 111:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, &(data->feature1), FEATURE_SIZE);
 293              		.loc 1 111 30 discriminator 1 view .LVU72
 294 006a 2846     		mov	r0, r5
 295 006c 03F14005 		add	r5, r3, #64
 296              	.LVL14:
 297              	.L7:
 111:Core/Src/main.c ****   else if(!strcmp(var, "feature1")) memcpy(dest, &(data->feature1), FEATURE_SIZE);
 298              		.loc 1 111 30 discriminator 1 view .LVU73
 299 0070 D3F800C0 		ldr	ip, [r3]	@ unaligned
 300 0074 5C68     		ldr	r4, [r3, #4]	@ unaligned
 301 0076 9968     		ldr	r1, [r3, #8]	@ unaligned
 302 0078 DA68     		ldr	r2, [r3, #12]	@ unaligned
 303 007a C0F800C0 		str	ip, [r0]	@ unaligned
 304 007e 4460     		str	r4, [r0, #4]	@ unaligned
 305 0080 8160     		str	r1, [r0, #8]	@ unaligned
 306 0082 C260     		str	r2, [r0, #12]	@ unaligned
 307 0084 1033     		adds	r3, r3, #16
 308 0086 1030     		adds	r0, r0, #16
 309 0088 AB42     		cmp	r3, r5
 310 008a F1D1     		bne	.L7
 311              	.L5:
 116:Core/Src/main.c **** 
 312              		.loc 1 116 1 view .LVU74
 313 008c 38BD     		pop	{r3, r4, r5, pc}
 314              	.LVL15:
 315              	.L18:
 112:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, &(data->feature2), FEATURE_SIZE);
 316              		.loc 1 112 37 is_stmt 1 discriminator 1 view .LVU75
 112:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, &(data->feature2), FEATURE_SIZE);
 317              		.loc 1 112 50 is_stmt 0 discriminator 1 view .LVU76
 318 008e 204B     		ldr	r3, .L21+28
 112:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, &(data->feature2), FEATURE_SIZE);
 319              		.loc 1 112 37 discriminator 1 view .LVU77
 320 0090 2846     		mov	r0, r5
 321 0092 03F1400C 		add	ip, r3, #64
 322              	.LVL16:
 323              	.L10:
 112:Core/Src/main.c ****   else if(!strcmp(var, "feature2")) memcpy(dest, &(data->feature2), FEATURE_SIZE);
 324              		.loc 1 112 37 discriminator 1 view .LVU78
 325 0096 1D68     		ldr	r5, [r3]	@ unaligned
ARM GAS  /tmp/ccjKwL4t.s 			page 15


 326 0098 5C68     		ldr	r4, [r3, #4]	@ unaligned
 327 009a 9968     		ldr	r1, [r3, #8]	@ unaligned
 328 009c DA68     		ldr	r2, [r3, #12]	@ unaligned
 329 009e 0560     		str	r5, [r0]	@ unaligned
 330 00a0 4460     		str	r4, [r0, #4]	@ unaligned
 331 00a2 8160     		str	r1, [r0, #8]	@ unaligned
 332 00a4 C260     		str	r2, [r0, #12]	@ unaligned
 333 00a6 1033     		adds	r3, r3, #16
 334 00a8 1030     		adds	r0, r0, #16
 335 00aa 6345     		cmp	r3, ip
 336 00ac F3D1     		bne	.L10
 337 00ae EDE7     		b	.L5
 338              	.LVL17:
 339              	.L19:
 113:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, &(data->feature3), FEATURE_SIZE);
 340              		.loc 1 113 37 is_stmt 1 discriminator 1 view .LVU79
 113:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, &(data->feature3), FEATURE_SIZE);
 341              		.loc 1 113 50 is_stmt 0 discriminator 1 view .LVU80
 342 00b0 184B     		ldr	r3, .L21+32
 113:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, &(data->feature3), FEATURE_SIZE);
 343              		.loc 1 113 37 discriminator 1 view .LVU81
 344 00b2 2846     		mov	r0, r5
 345 00b4 03F1400C 		add	ip, r3, #64
 346              	.LVL18:
 347              	.L12:
 113:Core/Src/main.c ****   else if(!strcmp(var, "feature3")) memcpy(dest, &(data->feature3), FEATURE_SIZE);
 348              		.loc 1 113 37 discriminator 1 view .LVU82
 349 00b8 1D68     		ldr	r5, [r3]	@ unaligned
 350 00ba 5C68     		ldr	r4, [r3, #4]	@ unaligned
 351 00bc 9968     		ldr	r1, [r3, #8]	@ unaligned
 352 00be DA68     		ldr	r2, [r3, #12]	@ unaligned
 353 00c0 0560     		str	r5, [r0]	@ unaligned
 354 00c2 4460     		str	r4, [r0, #4]	@ unaligned
 355 00c4 8160     		str	r1, [r0, #8]	@ unaligned
 356 00c6 C260     		str	r2, [r0, #12]	@ unaligned
 357 00c8 1033     		adds	r3, r3, #16
 358 00ca 1030     		adds	r0, r0, #16
 359 00cc 6345     		cmp	r3, ip
 360 00ce F3D1     		bne	.L12
 361 00d0 DCE7     		b	.L5
 362              	.LVL19:
 363              	.L20:
 114:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 364              		.loc 1 114 37 is_stmt 1 discriminator 1 view .LVU83
 114:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 365              		.loc 1 114 50 is_stmt 0 discriminator 1 view .LVU84
 366 00d2 114B     		ldr	r3, .L21+36
 114:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 367              		.loc 1 114 37 discriminator 1 view .LVU85
 368 00d4 2846     		mov	r0, r5
 369 00d6 03F1400C 		add	ip, r3, #64
 370              	.LVL20:
 371              	.L14:
 114:Core/Src/main.c ****   else if(!strcmp(var, "fob_state")) memcpy(dest, &(data->fob_info), sizeof(FLASH_DATA));
 372              		.loc 1 114 37 discriminator 1 view .LVU86
 373 00da 1D68     		ldr	r5, [r3]	@ unaligned
 374 00dc 5C68     		ldr	r4, [r3, #4]	@ unaligned
ARM GAS  /tmp/ccjKwL4t.s 			page 16


 375 00de 9968     		ldr	r1, [r3, #8]	@ unaligned
 376 00e0 DA68     		ldr	r2, [r3, #12]	@ unaligned
 377 00e2 0560     		str	r5, [r0]	@ unaligned
 378 00e4 4460     		str	r4, [r0, #4]	@ unaligned
 379 00e6 8160     		str	r1, [r0, #8]	@ unaligned
 380 00e8 C260     		str	r2, [r0, #12]	@ unaligned
 381 00ea 1033     		adds	r3, r3, #16
 382 00ec 1030     		adds	r0, r0, #16
 383 00ee 6345     		cmp	r3, ip
 384 00f0 F3D1     		bne	.L14
 385 00f2 CBE7     		b	.L5
 386              	.L22:
 387              		.align	2
 388              	.L21:
 389 00f4 00000000 		.word	.LC0
 390 00f8 08000000 		.word	.LC1
 391 00fc 14000000 		.word	.LC2
 392 0100 20000000 		.word	.LC3
 393 0104 2C000000 		.word	.LC4
 394 0108 00000E08 		.word	135135232
 395 010c E5000E08 		.word	135135461
 396 0110 A5000E08 		.word	135135397
 397 0114 65000E08 		.word	135135333
 398 0118 25000E08 		.word	135135269
 399              		.cfi_endproc
 400              	.LFE137:
 402              		.section	.text.saveFobState,"ax",%progbits
 403              		.align	1
 404              		.global	saveFobState
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 408              		.fpu fpv4-sp-d16
 410              	saveFobState:
 411              	.LVL21:
 412              	.LFB138:
 119:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 413              		.loc 1 119 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 1200
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 119:Core/Src/main.c ****   FLASH_EraseInitTypeDef erase =
 417              		.loc 1 119 1 is_stmt 0 view .LVU88
 418 0000 30B5     		push	{r4, r5, lr}
 419              	.LCFI4:
 420              		.cfi_def_cfa_offset 12
 421              		.cfi_offset 4, -12
 422              		.cfi_offset 5, -8
 423              		.cfi_offset 14, -4
 424 0002 ADF2B44D 		subw	sp, sp, #1204
 425              	.LCFI5:
 426              		.cfi_def_cfa_offset 1216
 427 0006 0546     		mov	r5, r0
 120:Core/Src/main.c ****   {
 428              		.loc 1 120 3 is_stmt 1 view .LVU89
 120:Core/Src/main.c ****   {
 429              		.loc 1 120 26 is_stmt 0 view .LVU90
ARM GAS  /tmp/ccjKwL4t.s 			page 17


 430 0008 0023     		movs	r3, #0
 431 000a CDF89C34 		str	r3, [sp, #1180]
 432 000e CDF8A034 		str	r3, [sp, #1184]
 433 0012 CDF8A434 		str	r3, [sp, #1188]
 434 0016 CDF8A834 		str	r3, [sp, #1192]
 435 001a CDF8AC34 		str	r3, [sp, #1196]
 436 001e 0723     		movs	r3, #7
 437 0020 CDF8A434 		str	r3, [sp, #1188]
 438 0024 0123     		movs	r3, #1
 439 0026 CDF8A834 		str	r3, [sp, #1192]
 440 002a 0223     		movs	r3, #2
 441 002c CDF8AC34 		str	r3, [sp, #1196]
 128:Core/Src/main.c ****   memset(padded_data, 0xFF, sizeof(padded_data));
 442              		.loc 1 128 3 is_stmt 1 view .LVU91
 129:Core/Src/main.c ****   memcpy(padded_data, (uint8_t*)CONFIG_FLASH_BASE, sizeof(device_config_t));
 443              		.loc 1 129 3 view .LVU92
 444 0030 40F29442 		movw	r2, #1172
 445 0034 FF21     		movs	r1, #255
 446 0036 02A8     		add	r0, sp, #8
 447              	.LVL22:
 129:Core/Src/main.c ****   memcpy(padded_data, (uint8_t*)CONFIG_FLASH_BASE, sizeof(device_config_t));
 448              		.loc 1 129 3 is_stmt 0 view .LVU93
 449 0038 FFF7FEFF 		bl	memset
 450              	.LVL23:
 130:Core/Src/main.c ****   memcpy((device_config_t*)(&padded_data), flash_data, sizeof(FLASH_DATA));
 451              		.loc 1 130 3 is_stmt 1 view .LVU94
 452 003c 40F22512 		movw	r2, #293
 453 0040 1949     		ldr	r1, .L28
 454 0042 02A8     		add	r0, sp, #8
 455 0044 FFF7FEFF 		bl	memcpy
 456              	.LVL24:
 131:Core/Src/main.c **** 
 457              		.loc 1 131 3 view .LVU95
 458 0048 2C46     		mov	r4, r5
 459 004a 0DF1080C 		add	ip, sp, #8
 460 004e 05F1200E 		add	lr, r5, #32
 461              	.LVL25:
 462              	.L24:
 131:Core/Src/main.c **** 
 463              		.loc 1 131 3 is_stmt 0 view .LVU96
 464 0052 6546     		mov	r5, ip
 465 0054 2068     		ldr	r0, [r4]	@ unaligned
 466 0056 6168     		ldr	r1, [r4, #4]	@ unaligned
 467 0058 A268     		ldr	r2, [r4, #8]	@ unaligned
 468 005a E368     		ldr	r3, [r4, #12]	@ unaligned
 469 005c 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 470 005e 1034     		adds	r4, r4, #16
 471 0060 AC46     		mov	ip, r5
 472 0062 7445     		cmp	r4, lr
 473 0064 F5D1     		bne	.L24
 474 0066 2068     		ldr	r0, [r4]	@ unaligned
 475 0068 2860     		str	r0, [r5]
 476 006a 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 477 006c 2B71     		strb	r3, [r5, #4]
 133:Core/Src/main.c ****   HAL_FLASH_Unlock();
 478              		.loc 1 133 3 is_stmt 1 view .LVU97
 134:Core/Src/main.c ****   HAL_FLASHEx_Erase(&erase, &sector_error);
ARM GAS  /tmp/ccjKwL4t.s 			page 18


 479              		.loc 1 134 3 view .LVU98
 480 006e FFF7FEFF 		bl	HAL_FLASH_Unlock
 481              	.LVL26:
 135:Core/Src/main.c **** 
 482              		.loc 1 135 3 view .LVU99
 483 0072 01A9     		add	r1, sp, #4
 484 0074 0DF29C40 		addw	r0, sp, #1180
 485 0078 FFF7FEFF 		bl	HAL_FLASHEx_Erase
 486              	.LVL27:
 137:Core/Src/main.c **** 
 487              		.loc 1 137 3 view .LVU100
 139:Core/Src/main.c ****   {
 488              		.loc 1 139 3 view .LVU101
 489              	.LBB8:
 139:Core/Src/main.c ****   {
 490              		.loc 1 139 8 view .LVU102
 139:Core/Src/main.c ****   {
 491              		.loc 1 139 15 is_stmt 0 view .LVU103
 492 007c 0024     		movs	r4, #0
 493              	.LBE8:
 137:Core/Src/main.c **** 
 494              		.loc 1 137 12 view .LVU104
 495 007e 0A4D     		ldr	r5, .L28
 496              	.LBB9:
 139:Core/Src/main.c ****   {
 497              		.loc 1 139 3 view .LVU105
 498 0080 09E0     		b	.L25
 499              	.LVL28:
 500              	.L26:
 141:Core/Src/main.c ****       dst += 4;
 501              		.loc 1 141 7 is_stmt 1 discriminator 3 view .LVU106
 502 0082 02AB     		add	r3, sp, #8
 503 0084 53F82420 		ldr	r2, [r3, r4, lsl #2]
 504 0088 0023     		movs	r3, #0
 505 008a 2946     		mov	r1, r5
 506 008c 0220     		movs	r0, #2
 507 008e FFF7FEFF 		bl	HAL_FLASH_Program
 508              	.LVL29:
 142:Core/Src/main.c ****   }
 509              		.loc 1 142 7 discriminator 3 view .LVU107
 142:Core/Src/main.c ****   }
 510              		.loc 1 142 11 is_stmt 0 discriminator 3 view .LVU108
 511 0092 0435     		adds	r5, r5, #4
 512              	.LVL30:
 139:Core/Src/main.c ****   {
 513              		.loc 1 139 47 is_stmt 1 discriminator 3 view .LVU109
 139:Core/Src/main.c ****   {
 514              		.loc 1 139 48 is_stmt 0 discriminator 3 view .LVU110
 515 0094 0134     		adds	r4, r4, #1
 516              	.LVL31:
 517              	.L25:
 139:Core/Src/main.c ****   {
 518              		.loc 1 139 22 is_stmt 1 discriminator 1 view .LVU111
 139:Core/Src/main.c ****   {
 519              		.loc 1 139 3 is_stmt 0 discriminator 1 view .LVU112
 520 0096 B4F5927F 		cmp	r4, #292
 521 009a F2D9     		bls	.L26
ARM GAS  /tmp/ccjKwL4t.s 			page 19


 522              	.LBE9:
 145:Core/Src/main.c **** }
 523              		.loc 1 145 3 is_stmt 1 view .LVU113
 524 009c FFF7FEFF 		bl	HAL_FLASH_Lock
 525              	.LVL32:
 146:Core/Src/main.c **** 
 526              		.loc 1 146 1 is_stmt 0 view .LVU114
 527 00a0 0DF2B44D 		addw	sp, sp, #1204
 528              	.LCFI6:
 529              		.cfi_def_cfa_offset 12
 530              		@ sp needed
 531 00a4 30BD     		pop	{r4, r5, pc}
 532              	.LVL33:
 533              	.L29:
 146:Core/Src/main.c **** 
 534              		.loc 1 146 1 view .LVU115
 535 00a6 00BF     		.align	2
 536              	.L28:
 537 00a8 00000E08 		.word	135135232
 538              		.cfi_endproc
 539              	.LFE138:
 541              		.section	.text.setLED,"ax",%progbits
 542              		.align	1
 543              		.global	setLED
 544              		.syntax unified
 545              		.thumb
 546              		.thumb_func
 547              		.fpu fpv4-sp-d16
 549              	setLED:
 550              	.LVL34:
 551              	.LFB139:
 149:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 552              		.loc 1 149 1 is_stmt 1 view -0
 553              		.cfi_startproc
 554              		@ args = 0, pretend = 0, frame = 0
 555              		@ frame_needed = 0, uses_anonymous_args = 0
 149:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, color == GREEN);
 556              		.loc 1 149 1 is_stmt 0 view .LVU117
 557 0000 08B5     		push	{r3, lr}
 558              	.LCFI7:
 559              		.cfi_def_cfa_offset 8
 560              		.cfi_offset 3, -8
 561              		.cfi_offset 14, -4
 150:Core/Src/main.c **** }
 562              		.loc 1 150 3 is_stmt 1 view .LVU118
 563 0002 0228     		cmp	r0, #2
 564 0004 14BF     		ite	ne
 565 0006 0022     		movne	r2, #0
 566 0008 0122     		moveq	r2, #1
 567 000a 2021     		movs	r1, #32
 568 000c 0148     		ldr	r0, .L32
 569              	.LVL35:
 150:Core/Src/main.c **** }
 570              		.loc 1 150 3 is_stmt 0 view .LVU119
 571 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 572              	.LVL36:
 151:Core/Src/main.c **** 
ARM GAS  /tmp/ccjKwL4t.s 			page 20


 573              		.loc 1 151 1 view .LVU120
 574 0012 08BD     		pop	{r3, pc}
 575              	.L33:
 576              		.align	2
 577              	.L32:
 578 0014 00000240 		.word	1073872896
 579              		.cfi_endproc
 580              	.LFE139:
 582              		.section	.text.buttonPressed,"ax",%progbits
 583              		.align	1
 584              		.global	buttonPressed
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 588              		.fpu fpv4-sp-d16
 590              	buttonPressed:
 591              	.LFB140:
 154:Core/Src/main.c ****     static uint32_t history = 0;
 592              		.loc 1 154 1 is_stmt 1 view -0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 0
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596 0000 38B5     		push	{r3, r4, r5, lr}
 597              	.LCFI8:
 598              		.cfi_def_cfa_offset 16
 599              		.cfi_offset 3, -16
 600              		.cfi_offset 4, -12
 601              		.cfi_offset 5, -8
 602              		.cfi_offset 14, -4
 155:Core/Src/main.c ****     static bool latched = false;
 603              		.loc 1 155 5 view .LVU122
 156:Core/Src/main.c **** 
 604              		.loc 1 156 5 view .LVU123
 158:Core/Src/main.c ****               (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 605              		.loc 1 158 5 view .LVU124
 158:Core/Src/main.c ****               (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 606              		.loc 1 158 24 is_stmt 0 view .LVU125
 607 0002 0F4D     		ldr	r5, .L40
 608 0004 2B68     		ldr	r3, [r5]
 609 0006 5C00     		lsls	r4, r3, #1
 159:Core/Src/main.c **** 
 610              		.loc 1 159 16 view .LVU126
 611 0008 4FF40051 		mov	r1, #8192
 612 000c 0D48     		ldr	r0, .L40+4
 613 000e FFF7FEFF 		bl	HAL_GPIO_ReadPin
 614              	.LVL37:
 158:Core/Src/main.c ****               (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 615              		.loc 1 158 30 view .LVU127
 616 0012 0128     		cmp	r0, #1
 617 0014 08BF     		it	eq
 618 0016 44F00104 		orreq	r4, r4, #1
 158:Core/Src/main.c ****               (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_SET);
 619              		.loc 1 158 13 view .LVU128
 620 001a 2C60     		str	r4, [r5]
 161:Core/Src/main.c ****         latched = true;
 621              		.loc 1 161 5 is_stmt 1 view .LVU129
 161:Core/Src/main.c ****         latched = true;
ARM GAS  /tmp/ccjKwL4t.s 			page 21


 622              		.loc 1 161 8 is_stmt 0 view .LVU130
 623 001c B4F1FF3F 		cmp	r4, #-1
 624 0020 04D0     		beq	.L39
 625              	.L35:
 166:Core/Src/main.c ****         latched = false;    // fully released
 626              		.loc 1 166 5 is_stmt 1 view .LVU131
 166:Core/Src/main.c ****         latched = false;    // fully released
 627              		.loc 1 166 8 is_stmt 0 view .LVU132
 628 0022 5CB9     		cbnz	r4, .L37
 167:Core/Src/main.c ****     }
 629              		.loc 1 167 9 is_stmt 1 view .LVU133
 167:Core/Src/main.c ****     }
 630              		.loc 1 167 17 is_stmt 0 view .LVU134
 631 0024 0020     		movs	r0, #0
 632 0026 084B     		ldr	r3, .L40+8
 633 0028 1870     		strb	r0, [r3]
 634              	.L36:
 171:Core/Src/main.c **** 
 635              		.loc 1 171 1 view .LVU135
 636 002a 38BD     		pop	{r3, r4, r5, pc}
 637              	.L39:
 161:Core/Src/main.c ****         latched = true;
 638              		.loc 1 161 34 discriminator 1 view .LVU136
 639 002c 064A     		ldr	r2, .L40+8
 640 002e 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 161:Core/Src/main.c ****         latched = true;
 641              		.loc 1 161 31 discriminator 1 view .LVU137
 642 0030 002A     		cmp	r2, #0
 643 0032 F6D1     		bne	.L35
 162:Core/Src/main.c ****         return true;        // button just pressed
 644              		.loc 1 162 9 is_stmt 1 view .LVU138
 162:Core/Src/main.c ****         return true;        // button just pressed
 645              		.loc 1 162 17 is_stmt 0 view .LVU139
 646 0034 0120     		movs	r0, #1
 647 0036 044B     		ldr	r3, .L40+8
 648 0038 1870     		strb	r0, [r3]
 163:Core/Src/main.c ****     }
 649              		.loc 1 163 9 is_stmt 1 view .LVU140
 163:Core/Src/main.c ****     }
 650              		.loc 1 163 16 is_stmt 0 view .LVU141
 651 003a F6E7     		b	.L36
 652              	.L37:
 170:Core/Src/main.c **** }
 653              		.loc 1 170 12 view .LVU142
 654 003c 0020     		movs	r0, #0
 655 003e F4E7     		b	.L36
 656              	.L41:
 657              		.align	2
 658              	.L40:
 659 0040 00000000 		.word	.LANCHOR0
 660 0044 00080240 		.word	1073874944
 661 0048 00000000 		.word	.LANCHOR1
 662              		.cfi_endproc
 663              	.LFE140:
 665              		.section	.text.uart_avail,"ax",%progbits
 666              		.align	1
 667              		.global	uart_avail
ARM GAS  /tmp/ccjKwL4t.s 			page 22


 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 671              		.fpu fpv4-sp-d16
 673              	uart_avail:
 674              	.LVL38:
 675              	.LFB142:
 198:Core/Src/main.c **** 
 676              		.loc 1 198 33 is_stmt 1 view -0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 0
 679              		@ frame_needed = 0, uses_anonymous_args = 0
 680              		@ link register save eliminated.
 198:Core/Src/main.c **** 
 681              		.loc 1 198 35 view .LVU144
 198:Core/Src/main.c **** 
 682              		.loc 1 198 43 is_stmt 0 view .LVU145
 683 0000 034B     		ldr	r3, .L43
 684 0002 53F82030 		ldr	r3, [r3, r0, lsl #2]
 685 0006 1B68     		ldr	r3, [r3]
 686 0008 1868     		ldr	r0, [r3]
 687              	.LVL39:
 198:Core/Src/main.c **** 
 688              		.loc 1 198 107 view .LVU146
 689 000a C0F34010 		ubfx	r0, r0, #5, #1
 690 000e 7047     		bx	lr
 691              	.L44:
 692              		.align	2
 693              	.L43:
 694 0010 00000000 		.word	.LANCHOR2
 695              		.cfi_endproc
 696              	.LFE142:
 698              		.section	.text.uart_readb,"ax",%progbits
 699              		.align	1
 700              		.global	uart_readb
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 704              		.fpu fpv4-sp-d16
 706              	uart_readb:
 707              	.LVL40:
 708              	.LFB143:
 207:Core/Src/main.c ****   int32_t c;
 709              		.loc 1 207 1 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 8
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 207:Core/Src/main.c ****   int32_t c;
 713              		.loc 1 207 1 is_stmt 0 view .LVU148
 714 0000 10B5     		push	{r4, lr}
 715              	.LCFI9:
 716              		.cfi_def_cfa_offset 8
 717              		.cfi_offset 4, -8
 718              		.cfi_offset 14, -4
 719 0002 82B0     		sub	sp, sp, #8
 720              	.LCFI10:
 721              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccjKwL4t.s 			page 23


 208:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], (uint8_t*)(&c), 1, HAL_MAX_DELAY);
 722              		.loc 1 208 3 is_stmt 1 view .LVU149
 209:Core/Src/main.c ****   return c;
 723              		.loc 1 209 3 view .LVU150
 724 0004 4FF0FF33 		mov	r3, #-1
 725 0008 0122     		movs	r2, #1
 726 000a 01A9     		add	r1, sp, #4
 727 000c 034C     		ldr	r4, .L47
 728 000e 54F82000 		ldr	r0, [r4, r0, lsl #2]
 729              	.LVL41:
 209:Core/Src/main.c ****   return c;
 730              		.loc 1 209 3 is_stmt 0 view .LVU151
 731 0012 FFF7FEFF 		bl	HAL_UART_Receive
 732              	.LVL42:
 210:Core/Src/main.c **** }
 733              		.loc 1 210 3 is_stmt 1 view .LVU152
 211:Core/Src/main.c **** 
 734              		.loc 1 211 1 is_stmt 0 view .LVU153
 735 0016 0198     		ldr	r0, [sp, #4]
 736 0018 02B0     		add	sp, sp, #8
 737              	.LCFI11:
 738              		.cfi_def_cfa_offset 8
 739              		@ sp needed
 740 001a 10BD     		pop	{r4, pc}
 741              	.L48:
 742              		.align	2
 743              	.L47:
 744 001c 00000000 		.word	.LANCHOR2
 745              		.cfi_endproc
 746              	.LFE143:
 748              		.section	.text.uart_read,"ax",%progbits
 749              		.align	1
 750              		.global	uart_read
 751              		.syntax unified
 752              		.thumb
 753              		.thumb_func
 754              		.fpu fpv4-sp-d16
 756              	uart_read:
 757              	.LVL43:
 758              	.LFB144:
 222:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 759              		.loc 1 222 1 is_stmt 1 view -0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 0
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 222:Core/Src/main.c ****   HAL_UART_Receive(uart_base[uart], buf, n, HAL_MAX_DELAY);
 763              		.loc 1 222 1 is_stmt 0 view .LVU155
 764 0000 38B5     		push	{r3, r4, r5, lr}
 765              	.LCFI12:
 766              		.cfi_def_cfa_offset 16
 767              		.cfi_offset 3, -16
 768              		.cfi_offset 4, -12
 769              		.cfi_offset 5, -8
 770              		.cfi_offset 14, -4
 771 0002 1446     		mov	r4, r2
 223:Core/Src/main.c ****   return n;
 772              		.loc 1 223 3 is_stmt 1 view .LVU156
ARM GAS  /tmp/ccjKwL4t.s 			page 24


 773 0004 4FF0FF33 		mov	r3, #-1
 774 0008 92B2     		uxth	r2, r2
 775              	.LVL44:
 223:Core/Src/main.c ****   return n;
 776              		.loc 1 223 3 is_stmt 0 view .LVU157
 777 000a 034D     		ldr	r5, .L51
 778 000c 55F82000 		ldr	r0, [r5, r0, lsl #2]
 779              	.LVL45:
 223:Core/Src/main.c ****   return n;
 780              		.loc 1 223 3 view .LVU158
 781 0010 FFF7FEFF 		bl	HAL_UART_Receive
 782              	.LVL46:
 224:Core/Src/main.c **** }
 783              		.loc 1 224 3 is_stmt 1 view .LVU159
 225:Core/Src/main.c **** 
 784              		.loc 1 225 1 is_stmt 0 view .LVU160
 785 0014 2046     		mov	r0, r4
 786 0016 38BD     		pop	{r3, r4, r5, pc}
 787              	.LVL47:
 788              	.L52:
 225:Core/Src/main.c **** 
 789              		.loc 1 225 1 view .LVU161
 790              		.align	2
 791              	.L51:
 792 0018 00000000 		.word	.LANCHOR2
 793              		.cfi_endproc
 794              	.LFE144:
 796              		.section	.text.uart_readline,"ax",%progbits
 797              		.align	1
 798              		.global	uart_readline
 799              		.syntax unified
 800              		.thumb
 801              		.thumb_func
 802              		.fpu fpv4-sp-d16
 804              	uart_readline:
 805              	.LVL48:
 806              	.LFB145:
 234:Core/Src/main.c ****   uint32_t read = 0;
 807              		.loc 1 234 54 is_stmt 1 view -0
 808              		.cfi_startproc
 809              		@ args = 0, pretend = 0, frame = 8
 810              		@ frame_needed = 0, uses_anonymous_args = 0
 234:Core/Src/main.c ****   uint32_t read = 0;
 811              		.loc 1 234 54 is_stmt 0 view .LVU163
 812 0000 70B5     		push	{r4, r5, r6, lr}
 813              	.LCFI13:
 814              		.cfi_def_cfa_offset 16
 815              		.cfi_offset 4, -16
 816              		.cfi_offset 5, -12
 817              		.cfi_offset 6, -8
 818              		.cfi_offset 14, -4
 819 0002 82B0     		sub	sp, sp, #8
 820              	.LCFI14:
 821              		.cfi_def_cfa_offset 24
 822 0004 0E46     		mov	r6, r1
 235:Core/Src/main.c ****   uint8_t c;
 823              		.loc 1 235 3 is_stmt 1 view .LVU164
ARM GAS  /tmp/ccjKwL4t.s 			page 25


 824              	.LVL49:
 236:Core/Src/main.c ****   UART_HandleTypeDef* base = uart_base[uart];
 825              		.loc 1 236 3 view .LVU165
 237:Core/Src/main.c **** 
 826              		.loc 1 237 3 view .LVU166
 237:Core/Src/main.c **** 
 827              		.loc 1 237 23 is_stmt 0 view .LVU167
 828 0006 104B     		ldr	r3, .L58
 829 0008 53F82050 		ldr	r5, [r3, r0, lsl #2]
 830              	.LVL50:
 235:Core/Src/main.c ****   uint8_t c;
 831              		.loc 1 235 12 view .LVU168
 832 000c 0024     		movs	r4, #0
 833 000e 05E0     		b	.L56
 834              	.LVL51:
 835              	.L54:
 249:Core/Src/main.c **** 
 836              		.loc 1 249 11 is_stmt 1 view .LVU169
 249:Core/Src/main.c **** 
 837              		.loc 1 249 15 is_stmt 0 view .LVU170
 838 0010 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 249:Core/Src/main.c **** 
 839              		.loc 1 249 3 view .LVU171
 840 0014 0A2B     		cmp	r3, #10
 841 0016 12D0     		beq	.L55
 249:Core/Src/main.c **** 
 842              		.loc 1 249 24 discriminator 1 view .LVU172
 843 0018 0D2B     		cmp	r3, #13
 844 001a 10D0     		beq	.L55
 845              	.LVL52:
 846              	.L56:
 239:Core/Src/main.c ****   {
 847              		.loc 1 239 3 is_stmt 1 view .LVU173
 241:Core/Src/main.c **** 
 848              		.loc 1 241 5 view .LVU174
 849 001c 4FF0FF33 		mov	r3, #-1
 850 0020 0122     		movs	r2, #1
 851 0022 0DF10701 		add	r1, sp, #7
 852 0026 2846     		mov	r0, r5
 853 0028 FFF7FEFF 		bl	HAL_UART_Receive
 854              	.LVL53:
 243:Core/Src/main.c ****     {
 855              		.loc 1 243 5 view .LVU175
 243:Core/Src/main.c ****     {
 856              		.loc 1 243 12 is_stmt 0 view .LVU176
 857 002c 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 243:Core/Src/main.c ****     {
 858              		.loc 1 243 8 view .LVU177
 859 0030 0D2B     		cmp	r3, #13
 860 0032 EDD0     		beq	.L54
 243:Core/Src/main.c ****     {
 861              		.loc 1 243 21 discriminator 1 view .LVU178
 862 0034 0A2B     		cmp	r3, #10
 863 0036 EBD0     		beq	.L54
 245:Core/Src/main.c ****       read++;
 864              		.loc 1 245 7 is_stmt 1 view .LVU179
 245:Core/Src/main.c ****       read++;
ARM GAS  /tmp/ccjKwL4t.s 			page 26


 865              		.loc 1 245 17 is_stmt 0 view .LVU180
 866 0038 3355     		strb	r3, [r6, r4]
 246:Core/Src/main.c ****     }
 867              		.loc 1 246 7 is_stmt 1 view .LVU181
 246:Core/Src/main.c ****     }
 868              		.loc 1 246 11 is_stmt 0 view .LVU182
 869 003a 0134     		adds	r4, r4, #1
 870              	.LVL54:
 246:Core/Src/main.c ****     }
 871              		.loc 1 246 11 view .LVU183
 872 003c E8E7     		b	.L54
 873              	.L55:
 251:Core/Src/main.c **** 
 874              		.loc 1 251 3 is_stmt 1 view .LVU184
 251:Core/Src/main.c **** 
 875              		.loc 1 251 13 is_stmt 0 view .LVU185
 876 003e 0023     		movs	r3, #0
 877 0040 3355     		strb	r3, [r6, r4]
 253:Core/Src/main.c **** }
 878              		.loc 1 253 3 is_stmt 1 view .LVU186
 254:Core/Src/main.c **** 
 879              		.loc 1 254 1 is_stmt 0 view .LVU187
 880 0042 2046     		mov	r0, r4
 881 0044 02B0     		add	sp, sp, #8
 882              	.LCFI15:
 883              		.cfi_def_cfa_offset 16
 884              		@ sp needed
 885 0046 70BD     		pop	{r4, r5, r6, pc}
 886              	.LVL55:
 887              	.L59:
 254:Core/Src/main.c **** 
 888              		.loc 1 254 1 view .LVU188
 889              		.align	2
 890              	.L58:
 891 0048 00000000 		.word	.LANCHOR2
 892              		.cfi_endproc
 893              	.LFE145:
 895              		.section	.text.uart_writeb,"ax",%progbits
 896              		.align	1
 897              		.global	uart_writeb
 898              		.syntax unified
 899              		.thumb
 900              		.thumb_func
 901              		.fpu fpv4-sp-d16
 903              	uart_writeb:
 904              	.LVL56:
 905              	.LFB146:
 262:Core/Src/main.c **** 
 906              		.loc 1 262 48 is_stmt 1 view -0
 907              		.cfi_startproc
 908              		@ args = 0, pretend = 0, frame = 8
 909              		@ frame_needed = 0, uses_anonymous_args = 0
 262:Core/Src/main.c **** 
 910              		.loc 1 262 48 is_stmt 0 view .LVU190
 911 0000 10B5     		push	{r4, lr}
 912              	.LCFI16:
 913              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccjKwL4t.s 			page 27


 914              		.cfi_offset 4, -8
 915              		.cfi_offset 14, -4
 916 0002 82B0     		sub	sp, sp, #8
 917              	.LCFI17:
 918              		.cfi_def_cfa_offset 16
 919 0004 8DF80710 		strb	r1, [sp, #7]
 262:Core/Src/main.c **** 
 920              		.loc 1 262 50 is_stmt 1 view .LVU191
 921 0008 4FF0FF33 		mov	r3, #-1
 922 000c 0122     		movs	r2, #1
 923 000e 0DF10701 		add	r1, sp, #7
 924              	.LVL57:
 262:Core/Src/main.c **** 
 925              		.loc 1 262 50 is_stmt 0 view .LVU192
 926 0012 034C     		ldr	r4, .L62
 927 0014 54F82000 		ldr	r0, [r4, r0, lsl #2]
 928              	.LVL58:
 262:Core/Src/main.c **** 
 929              		.loc 1 262 50 view .LVU193
 930 0018 FFF7FEFF 		bl	HAL_UART_Transmit
 931              	.LVL59:
 262:Core/Src/main.c **** 
 932              		.loc 1 262 111 view .LVU194
 933 001c 02B0     		add	sp, sp, #8
 934              	.LCFI18:
 935              		.cfi_def_cfa_offset 8
 936              		@ sp needed
 937 001e 10BD     		pop	{r4, pc}
 938              	.L63:
 939              		.align	2
 940              	.L62:
 941 0020 00000000 		.word	.LANCHOR2
 942              		.cfi_endproc
 943              	.LFE146:
 945              		.section	.text.uart_write,"ax",%progbits
 946              		.align	1
 947              		.global	uart_write
 948              		.syntax unified
 949              		.thumb
 950              		.thumb_func
 951              		.fpu fpv4-sp-d16
 953              	uart_write:
 954              	.LVL60:
 955              	.LFB147:
 273:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 956              		.loc 1 273 1 is_stmt 1 view -0
 957              		.cfi_startproc
 958              		@ args = 0, pretend = 0, frame = 0
 959              		@ frame_needed = 0, uses_anonymous_args = 0
 273:Core/Src/main.c ****   HAL_UART_Transmit(uart_base[uart], buf, len, HAL_MAX_DELAY);
 960              		.loc 1 273 1 is_stmt 0 view .LVU196
 961 0000 38B5     		push	{r3, r4, r5, lr}
 962              	.LCFI19:
 963              		.cfi_def_cfa_offset 16
 964              		.cfi_offset 3, -16
 965              		.cfi_offset 4, -12
 966              		.cfi_offset 5, -8
ARM GAS  /tmp/ccjKwL4t.s 			page 28


 967              		.cfi_offset 14, -4
 968 0002 1446     		mov	r4, r2
 274:Core/Src/main.c ****   return len;
 969              		.loc 1 274 3 is_stmt 1 view .LVU197
 970 0004 4FF0FF33 		mov	r3, #-1
 971 0008 92B2     		uxth	r2, r2
 972              	.LVL61:
 274:Core/Src/main.c ****   return len;
 973              		.loc 1 274 3 is_stmt 0 view .LVU198
 974 000a 034D     		ldr	r5, .L66
 975 000c 55F82000 		ldr	r0, [r5, r0, lsl #2]
 976              	.LVL62:
 274:Core/Src/main.c ****   return len;
 977              		.loc 1 274 3 view .LVU199
 978 0010 FFF7FEFF 		bl	HAL_UART_Transmit
 979              	.LVL63:
 275:Core/Src/main.c **** }
 980              		.loc 1 275 3 is_stmt 1 view .LVU200
 276:Core/Src/main.c **** /* USER CODE END 0 */
 981              		.loc 1 276 1 is_stmt 0 view .LVU201
 982 0014 2046     		mov	r0, r4
 983 0016 38BD     		pop	{r3, r4, r5, pc}
 984              	.LVL64:
 985              	.L67:
 276:Core/Src/main.c **** /* USER CODE END 0 */
 986              		.loc 1 276 1 view .LVU202
 987              		.align	2
 988              	.L66:
 989 0018 00000000 		.word	.LANCHOR2
 990              		.cfi_endproc
 991              	.LFE147:
 993              		.section	.text.Error_Handler,"ax",%progbits
 994              		.align	1
 995              		.global	Error_Handler
 996              		.syntax unified
 997              		.thumb
 998              		.thumb_func
 999              		.fpu fpv4-sp-d16
 1001              	Error_Handler:
 1002              	.LFB152:
 434:Core/Src/main.c **** 
 435:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 436:Core/Src/main.c **** 
 437:Core/Src/main.c **** /* USER CODE END 4 */
 438:Core/Src/main.c **** 
 439:Core/Src/main.c **** /**
 440:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 441:Core/Src/main.c ****   * @retval None
 442:Core/Src/main.c ****   */
 443:Core/Src/main.c **** void Error_Handler(void)
 444:Core/Src/main.c **** {
 1003              		.loc 1 444 1 is_stmt 1 view -0
 1004              		.cfi_startproc
 1005              		@ Volatile: function does not return.
 1006              		@ args = 0, pretend = 0, frame = 0
 1007              		@ frame_needed = 0, uses_anonymous_args = 0
 1008              		@ link register save eliminated.
ARM GAS  /tmp/ccjKwL4t.s 			page 29


 445:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 446:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 447:Core/Src/main.c ****   __disable_irq();
 1009              		.loc 1 447 3 view .LVU204
 1010              	.LBB10:
 1011              	.LBI10:
 1012              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
ARM GAS  /tmp/ccjKwL4t.s 			page 30


  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccjKwL4t.s 			page 31


 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccjKwL4t.s 			page 32


 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
ARM GAS  /tmp/ccjKwL4t.s 			page 33


 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
ARM GAS  /tmp/ccjKwL4t.s 			page 34


 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccjKwL4t.s 			page 35


 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccjKwL4t.s 			page 36


 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
ARM GAS  /tmp/ccjKwL4t.s 			page 37


 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /tmp/ccjKwL4t.s 			page 38


 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
ARM GAS  /tmp/ccjKwL4t.s 			page 39


 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
ARM GAS  /tmp/ccjKwL4t.s 			page 40


 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
ARM GAS  /tmp/ccjKwL4t.s 			page 41


 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
ARM GAS  /tmp/ccjKwL4t.s 			page 42


 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccjKwL4t.s 			page 43


 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
ARM GAS  /tmp/ccjKwL4t.s 			page 44


 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
ARM GAS  /tmp/ccjKwL4t.s 			page 45


 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1013              		.loc 2 960 27 view .LVU205
 1014              	.LBB11:
ARM GAS  /tmp/ccjKwL4t.s 			page 46


 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1015              		.loc 2 962 3 view .LVU206
 1016              		.syntax unified
 1017              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1018 0000 72B6     		cpsid i
 1019              	@ 0 "" 2
 1020              		.thumb
 1021              		.syntax unified
 1022              	.L69:
 1023              	.LBE11:
 1024              	.LBE10:
 448:Core/Src/main.c ****   while (1)
 1025              		.loc 1 448 3 discriminator 1 view .LVU207
 449:Core/Src/main.c ****   {
 450:Core/Src/main.c ****   }
 1026              		.loc 1 450 3 discriminator 1 view .LVU208
 448:Core/Src/main.c ****   while (1)
 1027              		.loc 1 448 9 discriminator 1 view .LVU209
 1028 0002 FEE7     		b	.L69
 1029              		.cfi_endproc
 1030              	.LFE152:
 1032              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 1033              		.align	1
 1034              		.syntax unified
 1035              		.thumb
 1036              		.thumb_func
 1037              		.fpu fpv4-sp-d16
 1039              	MX_USART2_UART_Init:
 1040              	.LFB150:
 369:Core/Src/main.c **** 
 1041              		.loc 1 369 1 view -0
 1042              		.cfi_startproc
 1043              		@ args = 0, pretend = 0, frame = 0
 1044              		@ frame_needed = 0, uses_anonymous_args = 0
 1045 0000 08B5     		push	{r3, lr}
 1046              	.LCFI20:
 1047              		.cfi_def_cfa_offset 8
 1048              		.cfi_offset 3, -8
 1049              		.cfi_offset 14, -4
 378:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1050              		.loc 1 378 3 view .LVU211
 378:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 1051              		.loc 1 378 19 is_stmt 0 view .LVU212
 1052 0002 0A48     		ldr	r0, .L74
 1053 0004 0A4B     		ldr	r3, .L74+4
 1054 0006 0360     		str	r3, [r0]
 379:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1055              		.loc 1 379 3 is_stmt 1 view .LVU213
 379:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 1056              		.loc 1 379 24 is_stmt 0 view .LVU214
 1057 0008 4FF4E133 		mov	r3, #115200
 1058 000c 4360     		str	r3, [r0, #4]
 380:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1059              		.loc 1 380 3 is_stmt 1 view .LVU215
 380:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 1060              		.loc 1 380 26 is_stmt 0 view .LVU216
ARM GAS  /tmp/ccjKwL4t.s 			page 47


 1061 000e 0023     		movs	r3, #0
 1062 0010 8360     		str	r3, [r0, #8]
 381:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1063              		.loc 1 381 3 is_stmt 1 view .LVU217
 381:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 1064              		.loc 1 381 24 is_stmt 0 view .LVU218
 1065 0012 C360     		str	r3, [r0, #12]
 382:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1066              		.loc 1 382 3 is_stmt 1 view .LVU219
 382:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 1067              		.loc 1 382 22 is_stmt 0 view .LVU220
 1068 0014 0361     		str	r3, [r0, #16]
 383:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1069              		.loc 1 383 3 is_stmt 1 view .LVU221
 383:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1070              		.loc 1 383 20 is_stmt 0 view .LVU222
 1071 0016 0C22     		movs	r2, #12
 1072 0018 4261     		str	r2, [r0, #20]
 384:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1073              		.loc 1 384 3 is_stmt 1 view .LVU223
 384:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 1074              		.loc 1 384 25 is_stmt 0 view .LVU224
 1075 001a 8361     		str	r3, [r0, #24]
 385:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1076              		.loc 1 385 3 is_stmt 1 view .LVU225
 385:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 1077              		.loc 1 385 28 is_stmt 0 view .LVU226
 1078 001c C361     		str	r3, [r0, #28]
 386:Core/Src/main.c ****   {
 1079              		.loc 1 386 3 is_stmt 1 view .LVU227
 386:Core/Src/main.c ****   {
 1080              		.loc 1 386 7 is_stmt 0 view .LVU228
 1081 001e FFF7FEFF 		bl	HAL_UART_Init
 1082              	.LVL65:
 386:Core/Src/main.c ****   {
 1083              		.loc 1 386 6 view .LVU229
 1084 0022 00B9     		cbnz	r0, .L73
 394:Core/Src/main.c **** 
 1085              		.loc 1 394 1 view .LVU230
 1086 0024 08BD     		pop	{r3, pc}
 1087              	.L73:
 388:Core/Src/main.c ****   }
 1088              		.loc 1 388 5 is_stmt 1 view .LVU231
 1089 0026 FFF7FEFF 		bl	Error_Handler
 1090              	.LVL66:
 1091              	.L75:
 1092 002a 00BF     		.align	2
 1093              	.L74:
 1094 002c 00000000 		.word	.LANCHOR3
 1095 0030 00440040 		.word	1073759232
 1096              		.cfi_endproc
 1097              	.LFE150:
 1099              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 1100              		.align	1
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
ARM GAS  /tmp/ccjKwL4t.s 			page 48


 1104              		.fpu fpv4-sp-d16
 1106              	MX_USART1_UART_Init:
 1107              	.LFB149:
 336:Core/Src/main.c **** 
 1108              		.loc 1 336 1 view -0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 0
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 1112 0000 08B5     		push	{r3, lr}
 1113              	.LCFI21:
 1114              		.cfi_def_cfa_offset 8
 1115              		.cfi_offset 3, -8
 1116              		.cfi_offset 14, -4
 345:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1117              		.loc 1 345 3 view .LVU233
 345:Core/Src/main.c ****   huart1.Init.BaudRate = 115200;
 1118              		.loc 1 345 19 is_stmt 0 view .LVU234
 1119 0002 0A48     		ldr	r0, .L80
 1120 0004 0A4B     		ldr	r3, .L80+4
 1121 0006 0360     		str	r3, [r0]
 346:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1122              		.loc 1 346 3 is_stmt 1 view .LVU235
 346:Core/Src/main.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 1123              		.loc 1 346 24 is_stmt 0 view .LVU236
 1124 0008 4FF4E133 		mov	r3, #115200
 1125 000c 4360     		str	r3, [r0, #4]
 347:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1126              		.loc 1 347 3 is_stmt 1 view .LVU237
 347:Core/Src/main.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 1127              		.loc 1 347 26 is_stmt 0 view .LVU238
 1128 000e 0023     		movs	r3, #0
 1129 0010 8360     		str	r3, [r0, #8]
 348:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1130              		.loc 1 348 3 is_stmt 1 view .LVU239
 348:Core/Src/main.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 1131              		.loc 1 348 24 is_stmt 0 view .LVU240
 1132 0012 C360     		str	r3, [r0, #12]
 349:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1133              		.loc 1 349 3 is_stmt 1 view .LVU241
 349:Core/Src/main.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 1134              		.loc 1 349 22 is_stmt 0 view .LVU242
 1135 0014 0361     		str	r3, [r0, #16]
 350:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1136              		.loc 1 350 3 is_stmt 1 view .LVU243
 350:Core/Src/main.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1137              		.loc 1 350 20 is_stmt 0 view .LVU244
 1138 0016 0C22     		movs	r2, #12
 1139 0018 4261     		str	r2, [r0, #20]
 351:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1140              		.loc 1 351 3 is_stmt 1 view .LVU245
 351:Core/Src/main.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 1141              		.loc 1 351 25 is_stmt 0 view .LVU246
 1142 001a 8361     		str	r3, [r0, #24]
 352:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1143              		.loc 1 352 3 is_stmt 1 view .LVU247
 352:Core/Src/main.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 1144              		.loc 1 352 28 is_stmt 0 view .LVU248
ARM GAS  /tmp/ccjKwL4t.s 			page 49


 1145 001c C361     		str	r3, [r0, #28]
 353:Core/Src/main.c ****   {
 1146              		.loc 1 353 3 is_stmt 1 view .LVU249
 353:Core/Src/main.c ****   {
 1147              		.loc 1 353 7 is_stmt 0 view .LVU250
 1148 001e FFF7FEFF 		bl	HAL_UART_Init
 1149              	.LVL67:
 353:Core/Src/main.c ****   {
 1150              		.loc 1 353 6 view .LVU251
 1151 0022 00B9     		cbnz	r0, .L79
 361:Core/Src/main.c **** 
 1152              		.loc 1 361 1 view .LVU252
 1153 0024 08BD     		pop	{r3, pc}
 1154              	.L79:
 355:Core/Src/main.c ****   }
 1155              		.loc 1 355 5 is_stmt 1 view .LVU253
 1156 0026 FFF7FEFF 		bl	Error_Handler
 1157              	.LVL68:
 1158              	.L81:
 1159 002a 00BF     		.align	2
 1160              	.L80:
 1161 002c 00000000 		.word	.LANCHOR4
 1162 0030 00100140 		.word	1073811456
 1163              		.cfi_endproc
 1164              	.LFE149:
 1166              		.section	.text.uart_init,"ax",%progbits
 1167              		.align	1
 1168              		.global	uart_init
 1169              		.syntax unified
 1170              		.thumb
 1171              		.thumb_func
 1172              		.fpu fpv4-sp-d16
 1174              	uart_init:
 1175              	.LVL69:
 1176              	.LFB141:
 179:Core/Src/main.c ****   switch(uart)
 1177              		.loc 1 179 1 view -0
 1178              		.cfi_startproc
 1179              		@ args = 0, pretend = 0, frame = 0
 1180              		@ frame_needed = 0, uses_anonymous_args = 0
 179:Core/Src/main.c ****   switch(uart)
 1181              		.loc 1 179 1 is_stmt 0 view .LVU255
 1182 0000 08B5     		push	{r3, lr}
 1183              	.LCFI22:
 1184              		.cfi_def_cfa_offset 8
 1185              		.cfi_offset 3, -8
 1186              		.cfi_offset 14, -4
 180:Core/Src/main.c ****   {
 1187              		.loc 1 180 3 is_stmt 1 view .LVU256
 1188 0002 10B1     		cbz	r0, .L83
 1189 0004 0128     		cmp	r0, #1
 1190 0006 03D0     		beq	.L84
 1191              	.LVL70:
 1192              	.L82:
 189:Core/Src/main.c **** 
 1193              		.loc 1 189 1 is_stmt 0 view .LVU257
 1194 0008 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccjKwL4t.s 			page 50


 1195              	.LVL71:
 1196              	.L83:
 183:Core/Src/main.c ****     break;
 1197              		.loc 1 183 5 is_stmt 1 view .LVU258
 1198 000a FFF7FEFF 		bl	MX_USART2_UART_Init
 1199              	.LVL72:
 184:Core/Src/main.c ****   case BOARD_UART:
 1200              		.loc 1 184 5 view .LVU259
 1201 000e FBE7     		b	.L82
 1202              	.LVL73:
 1203              	.L84:
 186:Core/Src/main.c ****     break;
 1204              		.loc 1 186 5 view .LVU260
 1205 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 1206              	.LVL74:
 187:Core/Src/main.c ****   }
 1207              		.loc 1 187 5 view .LVU261
 189:Core/Src/main.c **** 
 1208              		.loc 1 189 1 is_stmt 0 view .LVU262
 1209 0014 F8E7     		b	.L82
 1210              		.cfi_endproc
 1211              	.LFE141:
 1213              		.section	.text.SystemClock_Config,"ax",%progbits
 1214              		.align	1
 1215              		.global	SystemClock_Config
 1216              		.syntax unified
 1217              		.thumb
 1218              		.thumb_func
 1219              		.fpu fpv4-sp-d16
 1221              	SystemClock_Config:
 1222              	.LFB148:
 289:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1223              		.loc 1 289 1 is_stmt 1 view -0
 1224              		.cfi_startproc
 1225              		@ args = 0, pretend = 0, frame = 80
 1226              		@ frame_needed = 0, uses_anonymous_args = 0
 1227 0000 00B5     		push	{lr}
 1228              	.LCFI23:
 1229              		.cfi_def_cfa_offset 4
 1230              		.cfi_offset 14, -4
 1231 0002 95B0     		sub	sp, sp, #84
 1232              	.LCFI24:
 1233              		.cfi_def_cfa_offset 88
 290:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1234              		.loc 1 290 3 view .LVU264
 290:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1235              		.loc 1 290 22 is_stmt 0 view .LVU265
 1236 0004 3022     		movs	r2, #48
 1237 0006 0021     		movs	r1, #0
 1238 0008 08A8     		add	r0, sp, #32
 1239 000a FFF7FEFF 		bl	memset
 1240              	.LVL75:
 291:Core/Src/main.c **** 
 1241              		.loc 1 291 3 is_stmt 1 view .LVU266
 291:Core/Src/main.c **** 
 1242              		.loc 1 291 22 is_stmt 0 view .LVU267
 1243 000e 0023     		movs	r3, #0
ARM GAS  /tmp/ccjKwL4t.s 			page 51


 1244 0010 0393     		str	r3, [sp, #12]
 1245 0012 0493     		str	r3, [sp, #16]
 1246 0014 0593     		str	r3, [sp, #20]
 1247 0016 0693     		str	r3, [sp, #24]
 1248 0018 0793     		str	r3, [sp, #28]
 295:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1249              		.loc 1 295 3 is_stmt 1 view .LVU268
 1250              	.LBB12:
 295:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1251              		.loc 1 295 3 view .LVU269
 1252 001a 0193     		str	r3, [sp, #4]
 295:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1253              		.loc 1 295 3 view .LVU270
 1254 001c 1E4A     		ldr	r2, .L93
 1255 001e 116C     		ldr	r1, [r2, #64]
 1256 0020 41F08051 		orr	r1, r1, #268435456
 1257 0024 1164     		str	r1, [r2, #64]
 295:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1258              		.loc 1 295 3 view .LVU271
 1259 0026 126C     		ldr	r2, [r2, #64]
 1260 0028 02F08052 		and	r2, r2, #268435456
 1261 002c 0192     		str	r2, [sp, #4]
 295:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1262              		.loc 1 295 3 view .LVU272
 1263 002e 019A     		ldr	r2, [sp, #4]
 1264              	.LBE12:
 295:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1265              		.loc 1 295 3 view .LVU273
 296:Core/Src/main.c **** 
 1266              		.loc 1 296 3 view .LVU274
 1267              	.LBB13:
 296:Core/Src/main.c **** 
 1268              		.loc 1 296 3 view .LVU275
 1269 0030 0293     		str	r3, [sp, #8]
 296:Core/Src/main.c **** 
 1270              		.loc 1 296 3 view .LVU276
 1271 0032 1A4A     		ldr	r2, .L93+4
 1272 0034 1168     		ldr	r1, [r2]
 1273 0036 41F44041 		orr	r1, r1, #49152
 1274 003a 1160     		str	r1, [r2]
 296:Core/Src/main.c **** 
 1275              		.loc 1 296 3 view .LVU277
 1276 003c 1268     		ldr	r2, [r2]
 1277 003e 02F44042 		and	r2, r2, #49152
 1278 0042 0292     		str	r2, [sp, #8]
 296:Core/Src/main.c **** 
 1279              		.loc 1 296 3 view .LVU278
 1280 0044 029A     		ldr	r2, [sp, #8]
 1281              	.LBE13:
 296:Core/Src/main.c **** 
 1282              		.loc 1 296 3 view .LVU279
 301:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1283              		.loc 1 301 3 view .LVU280
 301:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1284              		.loc 1 301 36 is_stmt 0 view .LVU281
 1285 0046 0221     		movs	r1, #2
 1286 0048 0891     		str	r1, [sp, #32]
ARM GAS  /tmp/ccjKwL4t.s 			page 52


 302:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1287              		.loc 1 302 3 is_stmt 1 view .LVU282
 302:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1288              		.loc 1 302 30 is_stmt 0 view .LVU283
 1289 004a 0122     		movs	r2, #1
 1290 004c 0B92     		str	r2, [sp, #44]
 303:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1291              		.loc 1 303 3 is_stmt 1 view .LVU284
 303:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1292              		.loc 1 303 41 is_stmt 0 view .LVU285
 1293 004e 1022     		movs	r2, #16
 1294 0050 0C92     		str	r2, [sp, #48]
 304:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1295              		.loc 1 304 3 is_stmt 1 view .LVU286
 304:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1296              		.loc 1 304 34 is_stmt 0 view .LVU287
 1297 0052 0E91     		str	r1, [sp, #56]
 305:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 1298              		.loc 1 305 3 is_stmt 1 view .LVU288
 305:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 1299              		.loc 1 305 35 is_stmt 0 view .LVU289
 1300 0054 0F93     		str	r3, [sp, #60]
 306:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1301              		.loc 1 306 3 is_stmt 1 view .LVU290
 306:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1302              		.loc 1 306 30 is_stmt 0 view .LVU291
 1303 0056 1092     		str	r2, [sp, #64]
 307:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1304              		.loc 1 307 3 is_stmt 1 view .LVU292
 307:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1305              		.loc 1 307 30 is_stmt 0 view .LVU293
 1306 0058 4FF4A873 		mov	r3, #336
 1307 005c 1193     		str	r3, [sp, #68]
 308:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1308              		.loc 1 308 3 is_stmt 1 view .LVU294
 308:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1309              		.loc 1 308 30 is_stmt 0 view .LVU295
 1310 005e 0423     		movs	r3, #4
 1311 0060 1293     		str	r3, [sp, #72]
 309:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1312              		.loc 1 309 3 is_stmt 1 view .LVU296
 309:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1313              		.loc 1 309 30 is_stmt 0 view .LVU297
 1314 0062 1393     		str	r3, [sp, #76]
 310:Core/Src/main.c ****   {
 1315              		.loc 1 310 3 is_stmt 1 view .LVU298
 310:Core/Src/main.c ****   {
 1316              		.loc 1 310 7 is_stmt 0 view .LVU299
 1317 0064 08A8     		add	r0, sp, #32
 1318 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1319              	.LVL76:
 310:Core/Src/main.c ****   {
 1320              		.loc 1 310 6 view .LVU300
 1321 006a 80B9     		cbnz	r0, .L91
 317:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1322              		.loc 1 317 3 is_stmt 1 view .LVU301
 317:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  /tmp/ccjKwL4t.s 			page 53


 1323              		.loc 1 317 31 is_stmt 0 view .LVU302
 1324 006c 0F23     		movs	r3, #15
 1325 006e 0393     		str	r3, [sp, #12]
 319:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1326              		.loc 1 319 3 is_stmt 1 view .LVU303
 319:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1327              		.loc 1 319 34 is_stmt 0 view .LVU304
 1328 0070 0221     		movs	r1, #2
 1329 0072 0491     		str	r1, [sp, #16]
 320:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1330              		.loc 1 320 3 is_stmt 1 view .LVU305
 320:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1331              		.loc 1 320 35 is_stmt 0 view .LVU306
 1332 0074 0023     		movs	r3, #0
 1333 0076 0593     		str	r3, [sp, #20]
 321:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1334              		.loc 1 321 3 is_stmt 1 view .LVU307
 321:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1335              		.loc 1 321 36 is_stmt 0 view .LVU308
 1336 0078 4FF48052 		mov	r2, #4096
 1337 007c 0692     		str	r2, [sp, #24]
 322:Core/Src/main.c **** 
 1338              		.loc 1 322 3 is_stmt 1 view .LVU309
 322:Core/Src/main.c **** 
 1339              		.loc 1 322 36 is_stmt 0 view .LVU310
 1340 007e 0793     		str	r3, [sp, #28]
 324:Core/Src/main.c ****   {
 1341              		.loc 1 324 3 is_stmt 1 view .LVU311
 324:Core/Src/main.c ****   {
 1342              		.loc 1 324 7 is_stmt 0 view .LVU312
 1343 0080 03A8     		add	r0, sp, #12
 1344 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1345              	.LVL77:
 324:Core/Src/main.c ****   {
 1346              		.loc 1 324 6 view .LVU313
 1347 0086 20B9     		cbnz	r0, .L92
 328:Core/Src/main.c **** 
 1348              		.loc 1 328 1 view .LVU314
 1349 0088 15B0     		add	sp, sp, #84
 1350              	.LCFI25:
 1351              		.cfi_remember_state
 1352              		.cfi_def_cfa_offset 4
 1353              		@ sp needed
 1354 008a 5DF804FB 		ldr	pc, [sp], #4
 1355              	.L91:
 1356              	.LCFI26:
 1357              		.cfi_restore_state
 312:Core/Src/main.c ****   }
 1358              		.loc 1 312 5 is_stmt 1 view .LVU315
 1359 008e FFF7FEFF 		bl	Error_Handler
 1360              	.LVL78:
 1361              	.L92:
 326:Core/Src/main.c ****   }
 1362              		.loc 1 326 5 view .LVU316
 1363 0092 FFF7FEFF 		bl	Error_Handler
 1364              	.LVL79:
 1365              	.L94:
ARM GAS  /tmp/ccjKwL4t.s 			page 54


 1366 0096 00BF     		.align	2
 1367              	.L93:
 1368 0098 00380240 		.word	1073887232
 1369 009c 00700040 		.word	1073770496
 1370              		.cfi_endproc
 1371              	.LFE148:
 1373              		.section	.text.initHardware,"ax",%progbits
 1374              		.align	1
 1375              		.syntax unified
 1376              		.thumb
 1377              		.thumb_func
 1378              		.fpu fpv4-sp-d16
 1380              	initHardware:
 1381              	.LVL80:
 1382              	.LFB134:
  80:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 1383              		.loc 1 80 1 view -0
 1384              		.cfi_startproc
 1385              		@ args = 0, pretend = 0, frame = 0
 1386              		@ frame_needed = 0, uses_anonymous_args = 0
  80:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 1387              		.loc 1 80 1 is_stmt 0 view .LVU318
 1388 0000 08B5     		push	{r3, lr}
 1389              	.LCFI27:
 1390              		.cfi_def_cfa_offset 8
 1391              		.cfi_offset 3, -8
 1392              		.cfi_offset 14, -4
  82:Core/Src/main.c **** 
 1393              		.loc 1 82 3 is_stmt 1 view .LVU319
 1394 0002 FFF7FEFF 		bl	HAL_Init
 1395              	.LVL81:
  85:Core/Src/main.c **** 
 1396              		.loc 1 85 3 view .LVU320
 1397 0006 FFF7FEFF 		bl	SystemClock_Config
 1398              	.LVL82:
  88:Core/Src/main.c ****   
 1399              		.loc 1 88 3 view .LVU321
 1400 000a FFF7FEFF 		bl	MX_GPIO_Init
 1401              	.LVL83:
  91:Core/Src/main.c ****   //uart_init();
 1402              		.loc 1 91 3 view .LVU322
 1403 000e 0120     		movs	r0, #1
 1404 0010 FFF7FEFF 		bl	uart_init
 1405              	.LVL84:
  93:Core/Src/main.c **** 
 1406              		.loc 1 93 3 view .LVU323
 1407 0014 0020     		movs	r0, #0
 1408 0016 FFF7FEFF 		bl	uart_init
 1409              	.LVL85:
  95:Core/Src/main.c **** }
 1410              		.loc 1 95 3 view .LVU324
 1411 001a 0020     		movs	r0, #0
 1412 001c FFF7FEFF 		bl	setLED
 1413              	.LVL86:
  96:Core/Src/main.c **** 
 1414              		.loc 1 96 1 is_stmt 0 view .LVU325
 1415 0020 08BD     		pop	{r3, pc}
ARM GAS  /tmp/ccjKwL4t.s 			page 55


 1416              		.cfi_endproc
 1417              	.LFE134:
 1419              		.section	.text.initHardware_car,"ax",%progbits
 1420              		.align	1
 1421              		.global	initHardware_car
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
 1425              		.fpu fpv4-sp-d16
 1427              	initHardware_car:
 1428              	.LVL87:
 1429              	.LFB135:
  99:Core/Src/main.c ****   initHardware(argc, argv);
 1430              		.loc 1 99 1 is_stmt 1 view -0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
  99:Core/Src/main.c ****   initHardware(argc, argv);
 1434              		.loc 1 99 1 is_stmt 0 view .LVU327
 1435 0000 08B5     		push	{r3, lr}
 1436              	.LCFI28:
 1437              		.cfi_def_cfa_offset 8
 1438              		.cfi_offset 3, -8
 1439              		.cfi_offset 14, -4
 100:Core/Src/main.c **** }
 1440              		.loc 1 100 3 is_stmt 1 view .LVU328
 1441 0002 FFF7FEFF 		bl	initHardware
 1442              	.LVL88:
 101:Core/Src/main.c **** 
 1443              		.loc 1 101 1 is_stmt 0 view .LVU329
 1444 0006 08BD     		pop	{r3, pc}
 1445              		.cfi_endproc
 1446              	.LFE135:
 1448              		.section	.text.initHardware_fob,"ax",%progbits
 1449              		.align	1
 1450              		.global	initHardware_fob
 1451              		.syntax unified
 1452              		.thumb
 1453              		.thumb_func
 1454              		.fpu fpv4-sp-d16
 1456              	initHardware_fob:
 1457              	.LVL89:
 1458              	.LFB136:
 104:Core/Src/main.c ****   initHardware(argc, argv);
 1459              		.loc 1 104 1 is_stmt 1 view -0
 1460              		.cfi_startproc
 1461              		@ args = 0, pretend = 0, frame = 0
 1462              		@ frame_needed = 0, uses_anonymous_args = 0
 104:Core/Src/main.c ****   initHardware(argc, argv);
 1463              		.loc 1 104 1 is_stmt 0 view .LVU331
 1464 0000 08B5     		push	{r3, lr}
 1465              	.LCFI29:
 1466              		.cfi_def_cfa_offset 8
 1467              		.cfi_offset 3, -8
 1468              		.cfi_offset 14, -4
 105:Core/Src/main.c **** }
 1469              		.loc 1 105 3 is_stmt 1 view .LVU332
ARM GAS  /tmp/ccjKwL4t.s 			page 56


 1470 0002 FFF7FEFF 		bl	initHardware
 1471              	.LVL90:
 106:Core/Src/main.c **** 
 1472              		.loc 1 106 1 is_stmt 0 view .LVU333
 1473 0006 08BD     		pop	{r3, pc}
 1474              		.cfi_endproc
 1475              	.LFE136:
 1477              		.global	huart2
 1478              		.global	huart1
 1479              		.section	.bss.history.1,"aw",%nobits
 1480              		.align	2
 1481              		.set	.LANCHOR0,. + 0
 1484              	history.1:
 1485 0000 00000000 		.space	4
 1486              		.section	.bss.huart1,"aw",%nobits
 1487              		.align	2
 1488              		.set	.LANCHOR4,. + 0
 1491              	huart1:
 1492 0000 00000000 		.space	72
 1492      00000000 
 1492      00000000 
 1492      00000000 
 1492      00000000 
 1493              		.section	.bss.huart2,"aw",%nobits
 1494              		.align	2
 1495              		.set	.LANCHOR3,. + 0
 1498              	huart2:
 1499 0000 00000000 		.space	72
 1499      00000000 
 1499      00000000 
 1499      00000000 
 1499      00000000 
 1500              		.section	.bss.latched.0,"aw",%nobits
 1501              		.set	.LANCHOR1,. + 0
 1504              	latched.0:
 1505 0000 00       		.space	1
 1506              		.section	.rodata.uart_base,"a"
 1507              		.align	2
 1508              		.set	.LANCHOR2,. + 0
 1511              	uart_base:
 1512 0000 00000000 		.word	huart2
 1513 0004 00000000 		.word	huart1
 1514              		.text
 1515              	.Letext0:
 1516              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1517              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1518              		.file 5 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 1519              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1520              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1521              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1522              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1523              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1524              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1525              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h"
 1526              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1527              		.file 14 "../../application/inc/uart.h"
 1528              		.file 15 "../../application/inc/dataFormats.h"
ARM GAS  /tmp/ccjKwL4t.s 			page 57


 1529              		.file 16 "../../application/inc/platform.h"
 1530              		.file 17 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h"
 1531              		.file 18 "/usr/include/newlib/string.h"
 1532              		.file 19 "<built-in>"
 1533              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccjKwL4t.s 			page 58


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccjKwL4t.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccjKwL4t.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccjKwL4t.s:165    .text.MX_GPIO_Init:000000000000009c $d
     /tmp/ccjKwL4t.s:172    .rodata.readVar.str1.4:0000000000000000 $d
     /tmp/ccjKwL4t.s:188    .text.readVar:0000000000000000 $t
     /tmp/ccjKwL4t.s:195    .text.readVar:0000000000000000 readVar
     /tmp/ccjKwL4t.s:389    .text.readVar:00000000000000f4 $d
     /tmp/ccjKwL4t.s:403    .text.saveFobState:0000000000000000 $t
     /tmp/ccjKwL4t.s:410    .text.saveFobState:0000000000000000 saveFobState
     /tmp/ccjKwL4t.s:537    .text.saveFobState:00000000000000a8 $d
     /tmp/ccjKwL4t.s:542    .text.setLED:0000000000000000 $t
     /tmp/ccjKwL4t.s:549    .text.setLED:0000000000000000 setLED
     /tmp/ccjKwL4t.s:578    .text.setLED:0000000000000014 $d
     /tmp/ccjKwL4t.s:583    .text.buttonPressed:0000000000000000 $t
     /tmp/ccjKwL4t.s:590    .text.buttonPressed:0000000000000000 buttonPressed
     /tmp/ccjKwL4t.s:659    .text.buttonPressed:0000000000000040 $d
     /tmp/ccjKwL4t.s:666    .text.uart_avail:0000000000000000 $t
     /tmp/ccjKwL4t.s:673    .text.uart_avail:0000000000000000 uart_avail
     /tmp/ccjKwL4t.s:694    .text.uart_avail:0000000000000010 $d
     /tmp/ccjKwL4t.s:699    .text.uart_readb:0000000000000000 $t
     /tmp/ccjKwL4t.s:706    .text.uart_readb:0000000000000000 uart_readb
     /tmp/ccjKwL4t.s:744    .text.uart_readb:000000000000001c $d
     /tmp/ccjKwL4t.s:749    .text.uart_read:0000000000000000 $t
     /tmp/ccjKwL4t.s:756    .text.uart_read:0000000000000000 uart_read
     /tmp/ccjKwL4t.s:792    .text.uart_read:0000000000000018 $d
     /tmp/ccjKwL4t.s:797    .text.uart_readline:0000000000000000 $t
     /tmp/ccjKwL4t.s:804    .text.uart_readline:0000000000000000 uart_readline
     /tmp/ccjKwL4t.s:891    .text.uart_readline:0000000000000048 $d
     /tmp/ccjKwL4t.s:896    .text.uart_writeb:0000000000000000 $t
     /tmp/ccjKwL4t.s:903    .text.uart_writeb:0000000000000000 uart_writeb
     /tmp/ccjKwL4t.s:941    .text.uart_writeb:0000000000000020 $d
     /tmp/ccjKwL4t.s:946    .text.uart_write:0000000000000000 $t
     /tmp/ccjKwL4t.s:953    .text.uart_write:0000000000000000 uart_write
     /tmp/ccjKwL4t.s:989    .text.uart_write:0000000000000018 $d
     /tmp/ccjKwL4t.s:994    .text.Error_Handler:0000000000000000 $t
     /tmp/ccjKwL4t.s:1001   .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccjKwL4t.s:1033   .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccjKwL4t.s:1039   .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccjKwL4t.s:1094   .text.MX_USART2_UART_Init:000000000000002c $d
     /tmp/ccjKwL4t.s:1100   .text.MX_USART1_UART_Init:0000000000000000 $t
     /tmp/ccjKwL4t.s:1106   .text.MX_USART1_UART_Init:0000000000000000 MX_USART1_UART_Init
     /tmp/ccjKwL4t.s:1161   .text.MX_USART1_UART_Init:000000000000002c $d
     /tmp/ccjKwL4t.s:1167   .text.uart_init:0000000000000000 $t
     /tmp/ccjKwL4t.s:1174   .text.uart_init:0000000000000000 uart_init
     /tmp/ccjKwL4t.s:1214   .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccjKwL4t.s:1221   .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccjKwL4t.s:1368   .text.SystemClock_Config:0000000000000098 $d
     /tmp/ccjKwL4t.s:1374   .text.initHardware:0000000000000000 $t
     /tmp/ccjKwL4t.s:1380   .text.initHardware:0000000000000000 initHardware
     /tmp/ccjKwL4t.s:1420   .text.initHardware_car:0000000000000000 $t
     /tmp/ccjKwL4t.s:1427   .text.initHardware_car:0000000000000000 initHardware_car
     /tmp/ccjKwL4t.s:1449   .text.initHardware_fob:0000000000000000 $t
     /tmp/ccjKwL4t.s:1456   .text.initHardware_fob:0000000000000000 initHardware_fob
     /tmp/ccjKwL4t.s:1498   .bss.huart2:0000000000000000 huart2
     /tmp/ccjKwL4t.s:1491   .bss.huart1:0000000000000000 huart1
ARM GAS  /tmp/ccjKwL4t.s 			page 59


     /tmp/ccjKwL4t.s:1480   .bss.history.1:0000000000000000 $d
     /tmp/ccjKwL4t.s:1484   .bss.history.1:0000000000000000 history.1
     /tmp/ccjKwL4t.s:1487   .bss.huart1:0000000000000000 $d
     /tmp/ccjKwL4t.s:1494   .bss.huart2:0000000000000000 $d
     /tmp/ccjKwL4t.s:1504   .bss.latched.0:0000000000000000 latched.0
     /tmp/ccjKwL4t.s:1505   .bss.latched.0:0000000000000000 $d
     /tmp/ccjKwL4t.s:1507   .rodata.uart_base:0000000000000000 $d
     /tmp/ccjKwL4t.s:1511   .rodata.uart_base:0000000000000000 uart_base

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
strcmp
memset
memcpy
HAL_FLASH_Unlock
HAL_FLASHEx_Erase
HAL_FLASH_Program
HAL_FLASH_Lock
HAL_GPIO_ReadPin
HAL_UART_Receive
HAL_UART_Transmit
HAL_UART_Init
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
