Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a65216d8078a4bb6adff70654ed34c66 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot accQuant_testbench_func_impl xil_defaultlib.accQuant_testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'sel' is not connected on this instance [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/05_CNN_IP_core_z20/05_CNN_IP_core_z20.srcs/sim_1/new/accQuant_testbench.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.clock_divider_dens
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.clock_divider_max
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.ReLu
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module unisims_ver.DSP48E1(ALUMODEREG=0,BCASCREG=0,...
Compiling module xil_defaultlib.quantization
Compiling module xil_defaultlib.convolution
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.RAM64M(INIT_B=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64X1D
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111111111110...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111111111100...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b10000000000000...
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111100000000...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11000000111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11011111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111110000000...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111000000...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111000000000...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111100000000...
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111111111000...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111000000...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111111100000...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b11111111111111...
Compiling module unisims_ver.RAM64M(INIT_B=64'b01111111111111...
Compiling module unisims_ver.RAM64M(INIT_A=64'b01111111111111...
Compiling module xil_defaultlib.memory_image
Compiling module xil_defaultlib.maxpooling
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.counterPositionRstlMax
Compiling module xil_defaultlib.counterPositionRstlConv
Compiling module xil_defaultlib.counter_row_max
Compiling module xil_defaultlib.counter_col_max
Compiling module xil_defaultlib.controlMemoryAddressConv
Compiling module xil_defaultlib.counter_row
Compiling module xil_defaultlib.counter_col
Compiling module xil_defaultlib.controlMemoryAddressImg
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.memory_rstl_conv_1
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.memory_rstl_max_1
Compiling module xil_defaultlib.accQuant_cnn
Compiling module xil_defaultlib.accQuant_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot accQuant_testbench_func_impl
