Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Sat Aug 22 23:30:27 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.278        0.000                      0                37496        0.011        0.000                      0                37496       -1.242       -2.484                       2                 17242  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 15.625}       31.250          32.000          
RFADC0_CLK_dummy  {0.000 15.625}       31.250          32.000          
RFADC1_CLK        {0.000 15.625}       31.250          32.000          
RFADC1_CLK_dummy  {0.000 15.625}       31.250          32.000          
RFADC2_CLK        {0.000 15.625}       31.250          32.000          
RFADC2_CLK_dummy  {0.000 15.625}       31.250          32.000          
RFADC3_CLK        {0.000 15.625}       31.250          32.000          
RFADC3_CLK_dummy  {0.000 15.625}       31.250          32.000          
RFDAC0_CLK        {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC1_CLK        {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3    {0.000 5.000}        10.000          100.000         
clk_100_p         {0.000 3.906}        7.812           128.008         
  user_clk_mmcm   {0.000 0.976}        1.953           512.033         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          1.562        0.000                       0                     1  
  user_clk_mmcm        0.278        0.000                      0                 9521        0.015        0.000                      0                 9521       -1.242       -2.484                       2                  6259  
clk_pl_0               2.206        0.000                      0                24687        0.011        0.000                      0                24687        3.400        0.000                       0                 10982  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.372        0.000                      0                 3288        0.130        0.000                      0                 3288  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.812       6.741      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            2  Failing Endpoints,  Worst Slack       -1.242ns,  Total Violation       -2.484ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 0.277ns (20.029%)  route 1.106ns (79.971%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.233ns = ( 5.186 - 1.953 ) 
    Source Clock Delay      (SCD):    2.900ns
    Clock Pessimism Removal (CPR):    -0.350ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.665ns (routing 0.533ns, distribution 1.132ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.483ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.665     2.900    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X20Y32       DSP_OUTPUT                                   r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X20Y32       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.207     3.107 r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/P[12]
                         net (fo=2, routed)           0.526     3.633    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/edge_detect/edge_op/d0[0]
    SLICE_X108Y82        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     3.668 f  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=2, routed)           0.042     3.710    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/logical6/d1[0]
    SLICE_X108Y82        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     3.745 r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/logical6/y[0]_INST_0/O
                         net (fo=2, routed)           0.538     4.283    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
    DSP48E2_X20Y32       DSP_OUTPUT                                   r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.446     5.186    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X20Y32       DSP_OUTPUT                                   r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.350     4.836    
                         clock uncertainty           -0.057     4.780    
    DSP48E2_X20Y32       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     4.562    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.562    
                         arrival time                          -4.283    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.177ns (12.643%)  route 1.223ns (87.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 5.286 - 1.953 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.533ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.483ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.655     2.890    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/dest_clk
    SLICE_X114Y114       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.970 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/Q
                         net (fo=28, routed)          0.905     3.875    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/sysref_sync
    SLICE_X116Y181       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.972 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1/O
                         net (fo=16, routed)          0.318     4.290    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1_n_0
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.546     5.286    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/clk
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[10]/C
                         clock pessimism             -0.502     4.784    
                         clock uncertainty           -0.057     4.728    
    SLICE_X118Y182       FDCE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     4.667    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[10]
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.177ns (12.643%)  route 1.223ns (87.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 5.286 - 1.953 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.533ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.483ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.655     2.890    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/dest_clk
    SLICE_X114Y114       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.970 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/Q
                         net (fo=28, routed)          0.905     3.875    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/sysref_sync
    SLICE_X116Y181       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.972 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1/O
                         net (fo=16, routed)          0.318     4.290    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1_n_0
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.546     5.286    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/clk
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[12]/C
                         clock pessimism             -0.502     4.784    
                         clock uncertainty           -0.057     4.728    
    SLICE_X118Y182       FDCE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     4.667    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[12]
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.177ns (12.643%)  route 1.223ns (87.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 5.286 - 1.953 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.533ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.483ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.655     2.890    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/dest_clk
    SLICE_X114Y114       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.970 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/Q
                         net (fo=28, routed)          0.905     3.875    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/sysref_sync
    SLICE_X116Y181       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.972 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1/O
                         net (fo=16, routed)          0.318     4.290    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1_n_0
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.546     5.286    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/clk
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[8]/C
                         clock pessimism             -0.502     4.784    
                         clock uncertainty           -0.057     4.728    
    SLICE_X118Y182       FDCE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     4.667    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[8]
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.177ns (12.661%)  route 1.221ns (87.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 5.286 - 1.953 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.533ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.483ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.655     2.890    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/dest_clk
    SLICE_X114Y114       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.970 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/Q
                         net (fo=28, routed)          0.905     3.875    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/sysref_sync
    SLICE_X116Y181       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.972 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1/O
                         net (fo=16, routed)          0.316     4.288    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1_n_0
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.546     5.286    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/clk
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[11]/C
                         clock pessimism             -0.502     4.784    
                         clock uncertainty           -0.057     4.728    
    SLICE_X118Y182       FDCE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     4.667    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[11]
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.177ns (12.661%)  route 1.221ns (87.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 5.286 - 1.953 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.533ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.483ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.655     2.890    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/dest_clk
    SLICE_X114Y114       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.970 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/Q
                         net (fo=28, routed)          0.905     3.875    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/sysref_sync
    SLICE_X116Y181       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.972 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1/O
                         net (fo=16, routed)          0.316     4.288    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1_n_0
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.546     5.286    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/clk
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[7]/C
                         clock pessimism             -0.502     4.784    
                         clock uncertainty           -0.057     4.728    
    SLICE_X118Y182       FDCE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     4.667    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.177ns (12.661%)  route 1.221ns (87.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.333ns = ( 5.286 - 1.953 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.533ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.483ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.655     2.890    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/dest_clk
    SLICE_X114Y114       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.970 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/Q
                         net (fo=28, routed)          0.905     3.875    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/sysref_sync
    SLICE_X116Y181       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.972 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1/O
                         net (fo=16, routed)          0.316     4.288    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1_n_0
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.546     5.286    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/clk
    SLICE_X118Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[9]/C
                         clock pessimism             -0.502     4.784    
                         clock uncertainty           -0.057     4.728    
    SLICE_X118Y182       FDCE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     4.667    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[9]
  -------------------------------------------------------------------
                         required time                          4.667    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/sync_bypass/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[2].adc_gen.data_aligned_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.206ns (14.385%)  route 1.226ns (85.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 5.281 - 1.953 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.752ns (routing 0.533ns, distribution 1.219ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.483ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.752     2.987    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/sync_bypass/dest_clk
    SLICE_X116Y180       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/sync_bypass/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y180       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.068 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/sync_bypass/syncstages_ff_reg[4]/Q
                         net (fo=128, routed)         1.167     4.235    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/bypass_sync
    SLICE_X118Y186       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     4.360 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[2].adc_gen.data_aligned[45]_i_1__1/O
                         net (fo=1, routed)           0.059     4.419    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[2].adc_gen.data_aligned[45]_i_1__1_n_0
    SLICE_X118Y186       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[2].adc_gen.data_aligned_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.541     5.281    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/m3_axis_aclk
    SLICE_X118Y186       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[2].adc_gen.data_aligned_reg[45]/C
                         clock pessimism             -0.436     4.845    
                         clock uncertainty           -0.057     4.788    
    SLICE_X118Y186       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     4.813    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[2].adc_gen.data_aligned_reg[45]
  -------------------------------------------------------------------
                         required time                          4.813    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.177ns (12.854%)  route 1.200ns (87.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.328ns = ( 5.281 - 1.953 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.533ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.483ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.655     2.890    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/dest_clk
    SLICE_X114Y114       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y114       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     2.970 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst/syncstages_ff_reg[2]/Q
                         net (fo=28, routed)          0.905     3.875    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/sysref_sync
    SLICE_X116Y181       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.972 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1/O
                         net (fo=16, routed)          0.295     4.267    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff[15]_i_1_n_0
    SLICE_X117Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.541     5.281    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/clk
    SLICE_X117Y182       FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[14]/C
                         clock pessimism             -0.502     4.779    
                         clock uncertainty           -0.057     4.723    
    SLICE_X117Y182       FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     4.663    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_mrk_counter_adc32/mrk_cntr_ff_reg[14]
  -------------------------------------------------------------------
                         required time                          4.663    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[4].adc_gen.(null)[12].srl_delay_gen_1/D
                            (null)[12].srl_delay_gen_1
          (rising edge-triggered cell SRL16E clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.381ns (30.480%)  route 0.869ns (69.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 5.302 - 1.953 ) 
    Source Clock Delay      (SCD):    3.091ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.533ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.483ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.780     3.015    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/m3_axis_aclk
    HSADC_X0Y3           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     3.091 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[76])
                                                      0.381     3.472 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/DATA_ADC0[76]
                         net (fo=2, routed)           0.869     4.341    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[7].adc_gen.data_aligned_reg[127]_0[76]
    SLICE_X112Y181       SRL16E                                       r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[4].adc_gen.(null)[12].srl_delay_gen_1/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.562     5.302    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/m3_axis_aclk
    SLICE_X112Y181       SRL16E                                       r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[4].adc_gen.(null)[12].srl_delay_gen_1/CLK
                         clock pessimism             -0.436     4.866    
                         clock uncertainty           -0.057     4.809    
    SLICE_X112Y181       SRL16E (Setup_E6LUT_SLICEM_CLK_D)
                                                     -0.063     4.746    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/i_rf_conv_mt_data_align_adc30/genblk1[4].adc_gen.(null)[12].srl_delay_gen_1
  -------------------------------------------------------------------
                         required time                          4.746    
                         arrival time                          -4.341    
  -------------------------------------------------------------------
                         slack                                  0.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01_ss_ctrl/sBus_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.059ns (32.240%)  route 0.124ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.941ns
    Source Clock Delay      (SCD):    3.273ns
    Clock Pessimism Removal (CPR):    -0.440ns
  Clock Net Delay (Source):      1.486ns (routing 0.483ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.533ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     0.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.486     3.273    rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01_ss_ctrl/IP_CLK
    SLICE_X111Y56        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01_ss_ctrl/sBus_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.332 r  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_01_ss_ctrl/sBus_reg[2]/Q
                         net (fo=1, routed)           0.124     3.456    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X112Y56        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.706     2.941    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X112Y56        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.440     3.381    
    SLICE_X112Y56        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.441    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/basic_ctrl/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           3.456    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.645ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Net Delay (Source):      0.934ns (routing 0.294ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.057ns (routing 0.330ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        0.934     1.884    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/delay6/clk
    SLICE_X117Y24        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y24        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.923 r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/Q
                         net (fo=1, routed)           0.033     1.956    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/dat_del/d[8]
    SLICE_X117Y24        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.057     1.645    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/dat_del/clk
    SLICE_X117Y24        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][8]/C
                         clock pessimism              0.245     1.890    
    SLICE_X117Y24        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.937    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.639ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      0.929ns (routing 0.294ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.330ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        0.929     1.879    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X111Y51        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y51        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.918 r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=1, routed)           0.033     1.951    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[7]
    SLICE_X111Y51        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.051     1.639    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X111Y51        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                         clock pessimism              0.246     1.885    
    SLICE_X111Y51        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.932    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][26]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.642ns
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Net Delay (Source):      0.931ns (routing 0.294ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.330ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        0.931     1.881    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/delay6/clk
    SLICE_X111Y48        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.920 r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][26]/Q
                         net (fo=1, routed)           0.033     1.953    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/dat_del/d[26]
    SLICE_X111Y48        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.054     1.642    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/dat_del/clk
    SLICE_X111Y48        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][26]/C
                         clock pessimism              0.245     1.887    
    SLICE_X111Y48        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.934    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/dat_del/op_mem_20_24_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      0.925ns (routing 0.294ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.045ns (routing 0.330ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        0.925     1.875    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/delay6/clk
    SLICE_X117Y71        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y71        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.914 r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/Q
                         net (fo=1, routed)           0.033     1.947    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/dat_del/d[9]
    SLICE_X117Y71        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/dat_del/op_mem_20_24_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.045     1.633    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/dat_del/clk
    SLICE_X117Y71        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/dat_del/op_mem_20_24_reg[0][9]/C
                         clock pessimism              0.248     1.881    
    SLICE_X117Y71        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.928    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_23/ss/dat_del/op_mem_20_24_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45_ss_ctrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      0.891ns (routing 0.294ns, distribution 0.597ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.330ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        0.891     1.841    rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45_ss_ctrl/IP_CLK
    SLICE_X100Y74        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45_ss_ctrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y74        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.880 r  rfdc_multi_eight_adcs_4096gsps_mts_snapshot2_45_ss_ctrl/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     1.913    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X100Y74        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.008     1.596    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X100Y74        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.251     1.847    
    SLICE_X100Y74        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.894    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.870ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Net Delay (Source):      0.920ns (routing 0.294ns, distribution 0.626ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.330ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        0.920     1.870    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay6/clk
    SLICE_X116Y72        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y72        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.909 r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/Q
                         net (fo=1, routed)           0.033     1.942    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/dat_del/d[21]
    SLICE_X116Y72        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.040     1.628    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/dat_del/clk
    SLICE_X116Y72        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][21]/C
                         clock pessimism              0.248     1.876    
    SLICE_X116Y72        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.923    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/dat_del/op_mem_20_24_reg[0][21]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.604ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      0.897ns (routing 0.294ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.016ns (routing 0.330ns, distribution 0.686ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        0.897     1.847    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X102Y68        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y68        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.886 r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.033     1.919    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[0]
    SLICE_X102Y68        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.016     1.604    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X102Y68        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.249     1.853    
    SLICE_X102Y68        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.900    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.608ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      0.903ns (routing 0.294ns, distribution 0.609ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.330ns, distribution 0.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        0.903     1.853    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X106Y73        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y73        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.892 r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/Q
                         net (fo=1, routed)           0.033     1.925    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[10]
    SLICE_X106Y73        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.020     1.608    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X106Y73        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
                         clock pessimism              0.251     1.859    
    SLICE_X106Y73        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.906    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot2_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23_ss_ctrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      0.887ns (routing 0.294ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.330ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        0.887     1.837    rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23_ss_ctrl/IP_CLK
    SLICE_X100Y81        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23_ss_ctrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.876 r  rfdc_multi_eight_adcs_4096gsps_mts_snapshot3_23_ss_ctrl/sBus_reg[0]/Q
                         net (fo=1, routed)           0.033     1.909    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X100Y81        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y1 (CLOCK_ROOT)    net (fo=6417, routed)        1.004     1.592    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X100Y81        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.251     1.843    
    SLICE_X100Y81        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.890    rfdc_multi_eight_adcs_4096gsps_mts_inst/rfdc_multi_eight_adcs_4096gsps_mts_struct/snapshot3_23/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 0.977 }
Period(ns):         1.953
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         1.953       -1.242     BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_4096gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         1.953       -1.242     BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_4096gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         1.953       0.030      HSADC_X0Y0            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         1.953       0.030      HSADC_X0Y1            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         1.953       0.030      HSADC_X0Y2            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         1.953       0.030      HSADC_X0Y3            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         1.953       0.598      RAMB36_X11Y20         axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         1.953       0.598      RAMB36_X11Y19         axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         1.953       0.598      RAMB36_X11Y21         axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         1.953       0.598      RAMB36_X11Y6          axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            1.438         0.976       -0.462     BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_4096gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         0.976       -0.462     BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_4096gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         0.976       -0.462     BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_4096gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         0.977       -0.461     BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_4096gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         0.976       0.176      HSADC_X0Y0            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         0.976       0.176      HSADC_X0Y3            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         0.976       0.176      HSADC_X0Y1            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         0.976       0.176      HSADC_X0Y3            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y0            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y2            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Slow    FDRE/C              n/a            1.438         0.977       -0.462     BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_4096gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         0.977       -0.462     BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_4096gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         0.977       -0.461     BITSLICE_RX_TX_X0Y14  rfdc_multi_eight_adcs_4096gsps_mts_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         0.977       -0.461     BITSLICE_RX_TX_X0Y2   rfdc_multi_eight_adcs_4096gsps_mts_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         0.976       0.176      HSADC_X0Y1            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y0            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y1            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx1_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y2            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y2            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.177      HSADC_X0Y3            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/FABRIC_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.410ns (5.577%)  route 6.941ns (94.423%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 12.059 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.574ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.004     2.230    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y29         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.247     2.556    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     2.654 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.100     2.754    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X34Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.853 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.101     2.954    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.653     3.704    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X23Y42         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     3.741 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          5.840     9.581    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[7]
    RAMB36_X11Y28        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.877    12.059    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X11Y28        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.165    
                         clock uncertainty           -0.130    12.035    
    RAMB36_X11Y28        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.248    11.787    axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.787    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.410ns (5.683%)  route 6.804ns (94.317%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.013 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.574ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.004     2.230    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y29         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.247     2.556    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     2.654 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.100     2.754    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X34Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.853 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.101     2.954    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.654     3.705    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X23Y42         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     3.742 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=67, routed)          5.702     9.444    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[8]
    RAMB36_X10Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.831    12.013    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X10Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.119    
                         clock uncertainty           -0.130    11.989    
    RAMB36_X10Y30        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.261    11.728    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.728    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 0.423ns (5.894%)  route 6.754ns (94.106%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.013 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.574ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.004     2.230    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y29         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.247     2.556    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     2.654 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.100     2.754    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X34Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.853 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.101     2.954    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.681     3.732    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     3.782 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[12]_INST_0/O
                         net (fo=67, routed)          5.625     9.407    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[12]
    RAMB36_X10Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.831    12.013    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X10Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.119    
                         clock uncertainty           -0.130    11.989    
    RAMB36_X10Y30        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.237    11.752    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.752    
                         arrival time                          -9.407    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.412ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 0.410ns (5.775%)  route 6.689ns (94.225%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.013 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.574ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.004     2.230    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y29         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.247     2.556    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     2.654 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.100     2.754    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X34Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.853 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.101     2.954    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.653     3.704    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X23Y42         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     3.741 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          5.588     9.329    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[7]
    RAMB36_X10Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.831    12.013    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X10Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.119    
                         clock uncertainty           -0.130    11.989    
    RAMB36_X10Y30        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.248    11.741    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.741    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  2.412    

Slack (MET) :             2.421ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.082ns  (logic 0.410ns (5.789%)  route 6.672ns (94.211%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 12.018 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.574ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.004     2.230    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y29         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.247     2.556    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     2.654 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.100     2.754    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X34Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.853 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.101     2.954    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.654     3.705    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X23Y42         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     3.742 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=67, routed)          5.570     9.312    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[8]
    RAMB36_X10Y29        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.836    12.018    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X10Y29        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.124    
                         clock uncertainty           -0.130    11.994    
    RAMB36_X10Y29        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.261    11.733    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.446ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.081ns  (logic 0.423ns (5.974%)  route 6.658ns (94.026%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.018ns = ( 12.018 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.574ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.004     2.230    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y29         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.247     2.556    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     2.654 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.100     2.754    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X34Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.853 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.101     2.954    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.681     3.732    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y41         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     3.782 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[12]_INST_0/O
                         net (fo=67, routed)          5.529     9.311    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[12]
    RAMB36_X10Y29        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.836    12.018    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X10Y29        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.124    
                         clock uncertainty           -0.130    11.994    
    RAMB36_X10Y29        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.237    11.757    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.757    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  2.446    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[28]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 0.462ns (6.570%)  route 6.570ns (93.430%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.013 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.574ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.004     2.230    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y29         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.247     2.556    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     2.654 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.100     2.754    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X34Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.853 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.101     2.954    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.611     3.662    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y38         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     3.751 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[28]_INST_0/O
                         net (fo=67, routed)          5.511     9.262    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[28]
    RAMB36_X10Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.831    12.013    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X10Y30        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.119    
                         clock uncertainty           -0.130    11.989    
    RAMB36_X10Y30        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[28])
                                                     -0.242    11.747    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.747    
                         arrival time                          -9.262    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.507ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 0.410ns (5.835%)  route 6.616ns (94.165%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 12.035 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.574ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.004     2.230    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y29         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.247     2.556    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     2.654 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.100     2.754    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X34Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.853 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.101     2.954    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.653     3.704    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X23Y42         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     3.741 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          5.515     9.256    axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[7]
    RAMB36_X10Y27        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.853    12.035    axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X10Y27        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.141    
                         clock uncertainty           -0.130    12.011    
    RAMB36_X10Y27        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.248    11.763    axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.763    
                         arrival time                          -9.256    
  -------------------------------------------------------------------
                         slack                                  2.507    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_45_ss_ctrl][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.410ns (5.642%)  route 6.857ns (94.358%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.006ns = ( 12.006 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.824ns (routing 0.574ns, distribution 1.250ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.004     2.230    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y29         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.247     2.556    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     2.654 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.100     2.754    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X34Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.853 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.101     2.954    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.653     3.704    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X23Y42         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     3.741 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[7]_INST_0/O
                         net (fo=67, routed)          5.756     9.497    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_mosi[wdata][7]
    SLICE_X97Y121        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_45_ss_ctrl][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.824    12.006    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X97Y121        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_45_ss_ctrl][7]/C
                         clock pessimism              0.106    12.112    
                         clock uncertainty           -0.130    11.982    
    SLICE_X97Y121        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.007    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot5_45_ss_ctrl][7]
  -------------------------------------------------------------------
                         required time                         12.007    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.971ns  (logic 0.410ns (5.882%)  route 6.561ns (94.118%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 12.034 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.852ns (routing 0.574ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.004     2.230    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X33Y29         FDSE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.247     2.556    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X34Y27         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     2.654 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/current_word_1[1]_i_2/O
                         net (fo=4, routed)           0.100     2.754    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1_reg[1]
    SLICE_X34Y28         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.853 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3/O
                         net (fo=2, routed)           0.101     2.954    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_3_n_0
    SLICE_X33Y28         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     3.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.654     3.705    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X23Y42         LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     3.742 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=67, routed)          5.459     9.201    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/diA[8]
    RAMB36_X10Y28        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.852    12.034    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkA
    RAMB36_X10Y28        RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.106    12.140    
                         clock uncertainty           -0.130    12.010    
    RAMB36_X10Y28        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.261    11.749    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  2.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.061ns (47.287%)  route 0.068ns (52.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.975ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.793ns (routing 0.574ns, distribution 1.219ns)
  Clock Net Delay (Destination): 2.044ns (routing 0.632ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.793     1.975    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y26         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.036 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.068     2.104    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[4]
    SLICE_X32Y27         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.044     2.270    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y27         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.239     2.031    
    SLICE_X32Y27         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.093    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.082ns (49.102%)  route 0.085ns (50.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.815ns (routing 0.574ns, distribution 1.241ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.632ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.815     1.997    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X98Y124        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y124        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.056 f  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[26]/Q
                         net (fo=21, routed)          0.061     2.117    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_data_adc2[25]
    SLICE_X100Y123       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     2.140 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_i_1__1/O
                         net (fo=1, routed)           0.024     2.164    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_i_1__1_n_0
    SLICE_X100Y123       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.050     2.276    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/s_axi_aclk
    SLICE_X100Y123       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_reg/C
                         clock pessimism             -0.183     2.093    
    SLICE_X100Y123       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.153    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_reg
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.822ns (routing 0.574ns, distribution 1.248ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.632ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.822     2.004    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X100Y128       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y128       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     2.062 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/mem_data_adc2_reg[19]/Q
                         net (fo=16, routed)          0.117     2.179    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_data_adc2[19]
    SLICE_X101Y126       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.062     2.288    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/s_axi_aclk
    SLICE_X101Y126       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val_reg[19]/C
                         clock pessimism             -0.183     2.105    
    SLICE_X101Y126       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.167    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.265ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.795ns (routing 0.574ns, distribution 1.221ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.632ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.795     1.977    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y26         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.036 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=4, routed)           0.067     2.103    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[3]
    SLICE_X32Y27         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.039     2.265    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y27         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.239     2.026    
    SLICE_X32Y27         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.088    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.823ns (routing 0.574ns, distribution 1.249ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.632ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.823     2.005    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y19         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.063 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[14]/Q
                         net (fo=3, routed)           0.066     2.129    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[14]
    SLICE_X25Y20         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.065     2.291    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X25Y20         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]/C
                         clock pessimism             -0.239     2.052    
    SLICE_X25Y20         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.114    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[145]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    2.008ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.826ns (routing 0.574ns, distribution 1.252ns)
  Clock Net Delay (Destination): 2.071ns (routing 0.632ns, distribution 1.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.826     2.008    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y58         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.069 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.069     2.138    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X25Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.071     2.297    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X25Y57         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.237     2.060    
    SLICE_X25Y57         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.122    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/restart_fg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.090ns (54.545%)  route 0.075ns (45.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.183ns
  Clock Net Delay (Source):      1.816ns (routing 0.574ns, distribution 1.242ns)
  Clock Net Delay (Destination): 2.042ns (routing 0.632ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.816     1.998    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/s_axi_aclk
    SLICE_X100Y126       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/restart_fg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y126       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.056 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/restart_fg_reg[3]/Q
                         net (fo=5, routed)           0.065     2.121    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_2_in[3]
    SLICE_X98Y126        LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     2.153 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation[3]_i_1__2/O
                         net (fo=1, routed)           0.010     2.163    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation[3]_i_1__2_n_0
    SLICE_X98Y126        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.042     2.268    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/s_axi_aclk
    SLICE_X98Y126        FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation_reg[3]/C
                         clock pessimism             -0.183     2.085    
    SLICE_X98Y126        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.147    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.806ns (routing 0.574ns, distribution 1.232ns)
  Clock Net Delay (Destination): 2.036ns (routing 0.632ns, distribution 1.404ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.806     1.988    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X26Y39         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     2.047 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_mesg_i_reg[34]/Q
                         net (fo=4, routed)           0.102     2.149    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[18]
    SLICE_X27Y40         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.036     2.262    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X27Y40         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[18]/C
                         clock pessimism             -0.189     2.073    
    SLICE_X27Y40         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.133    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpdi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.081ns (42.857%)  route 0.108ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.350ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.867ns (routing 0.574ns, distribution 1.293ns)
  Clock Net Delay (Destination): 2.124ns (routing 0.632ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.867     2.049    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/s_axi_aclk
    SLICE_X109Y102       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y102       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     2.107 f  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1_reg[0]/Q
                         net (fo=12, routed)          0.078     2.185    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1_reg_n_0_[0]
    SLICE_X110Y101       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     2.208 r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpdi[0]_i_1/O
                         net (fo=1, routed)           0.030     2.238    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpdi[0]_i_1_n_0
    SLICE_X110Y101       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpdi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.124     2.350    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/s_axi_aclk
    SLICE_X110Y101       FDRE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpdi_reg[0]/C
                         clock pessimism             -0.189     2.161    
    SLICE_X110Y101       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.221    rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpdi_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.114ns (47.699%)  route 0.125ns (52.301%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.811ns (routing 0.574ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.632ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.811     1.993    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X23Y60         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.051 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[2].S_AXI_RDATA_II_reg[77]/Q
                         net (fo=1, routed)           0.091     2.142    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/p_1_in[77]
    SLICE_X23Y59         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.056     2.198 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rdata[77]_INST_0/O
                         net (fo=2, routed)           0.034     2.232    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[77]
    SLICE_X23Y59         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       2.050     2.276    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X23Y59         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[77]/C
                         clock pessimism             -0.124     2.152    
    SLICE_X23Y59         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.214    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[77]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.232    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_eight_adcs_4096gsps_mts_rfdc_V0_4/inst/ADC8_R2R_MTS_4096_rf_wrapper_i/tx1_u_dac/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.107ns (4.956%)  route 2.052ns (95.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.632ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.574ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.994     2.220    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.299 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.886     3.185    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.213 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.166     4.379    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aresetn
    SLICE_X73Y72         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.641    11.823    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aclk
    SLICE_X73Y72         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.124    11.947    
                         clock uncertainty           -0.130    11.817    
    SLICE_X73Y72         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.751    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.107ns (4.956%)  route 2.052ns (95.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.823ns = ( 11.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.632ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.574ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.994     2.220    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.299 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.886     3.185    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.213 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.166     4.379    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aresetn
    SLICE_X73Y72         FDCE                                         f  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.641    11.823    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axi4lite_aclk
    SLICE_X73Y72         FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]/C
                         clock pessimism              0.124    11.947    
                         clock uncertainty           -0.130    11.817    
    SLICE_X73Y72         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.751    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/FSM_sequential_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         11.751    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.107ns (4.835%)  route 2.106ns (95.165%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.005ns = ( 12.005 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.632ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.823ns (routing 0.574ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.994     2.220    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.299 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.886     3.185    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.213 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.220     4.433    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y141       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.823    12.005    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y141       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.106    12.111    
                         clock uncertainty           -0.130    11.981    
    SLICE_X104Y141       FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.915    axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         11.915    
                         arrival time                          -4.433    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.107ns (4.846%)  route 2.101ns (95.154%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 12.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.632ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.574ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.994     2.220    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.299 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.886     3.185    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.213 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.215     4.428    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y145       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.818    12.000    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y145       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/C
                         clock pessimism              0.106    12.106    
                         clock uncertainty           -0.130    11.976    
    SLICE_X104Y145       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.910    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.107ns (4.846%)  route 2.101ns (95.154%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 12.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.632ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.574ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.994     2.220    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.299 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.886     3.185    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.213 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.215     4.428    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y145       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.818    12.000    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y145       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/C
                         clock pessimism              0.106    12.106    
                         clock uncertainty           -0.130    11.976    
    SLICE_X104Y145       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.910    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.107ns (4.846%)  route 2.101ns (95.154%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 12.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.632ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.574ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.994     2.220    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.299 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.886     3.185    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.213 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.215     4.428    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y145       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.818    12.000    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y145       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][27]/C
                         clock pessimism              0.106    12.106    
                         clock uncertainty           -0.130    11.976    
    SLICE_X104Y145       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.910    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][27]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.107ns (4.846%)  route 2.101ns (95.154%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns = ( 12.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.632ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.574ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.994     2.220    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.299 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.886     3.185    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.213 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.215     4.428    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y145       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.818    12.000    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y145       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][9]/C
                         clock pessimism              0.106    12.106    
                         clock uncertainty           -0.130    11.976    
    SLICE_X104Y145       FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    11.910    axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][9]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][16]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.107ns (4.844%)  route 2.102ns (95.156%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.001 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.632ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.574ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.994     2.220    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.299 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.886     3.185    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.213 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.216     4.429    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y144       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.819    12.001    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y144       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][16]/C
                         clock pessimism              0.106    12.107    
                         clock uncertainty           -0.130    11.977    
    SLICE_X104Y144       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.911    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][16]
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][23]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.107ns (4.844%)  route 2.102ns (95.156%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.001 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.632ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.574ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.994     2.220    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.299 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.886     3.185    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.213 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.216     4.429    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y144       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][23]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.819    12.001    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y144       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][23]/C
                         clock pessimism              0.106    12.107    
                         clock uncertainty           -0.130    11.977    
    SLICE_X104Y144       FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.911    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][23]
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.107ns (4.844%)  route 2.102ns (95.156%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.001 - 10.000 ) 
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.994ns (routing 0.632ns, distribution 1.362ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.574ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.994     2.220    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X91Y52         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.299 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           0.886     3.185    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.213 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=3626, routed)        1.216     4.429    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X104Y144       FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.819    12.001    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X104Y144       FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]/C
                         clock pessimism              0.106    12.107    
                         clock uncertainty           -0.130    11.977    
    SLICE_X104Y144       FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.911    axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][24]
  -------------------------------------------------------------------
                         required time                         11.911    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  7.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.148ns (routing 0.341ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.382ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.148     1.268    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y54        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.306 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=120, routed)         0.086     1.392    rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/IP_RESET
    SLICE_X103Y54        FDCE                                         f  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.299     1.446    rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/IP_CLK
    SLICE_X103Y54        FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/sBusValid_reg/C
                         clock pessimism             -0.164     1.282    
    SLICE_X103Y54        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.262    rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.148ns (routing 0.341ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.382ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.148     1.268    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y54        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.306 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=120, routed)         0.086     1.392    rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/IP_RESET
    SLICE_X103Y54        FDCE                                         f  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.299     1.446    rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/IP_CLK
    SLICE_X103Y54        FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.164     1.282    
    SLICE_X103Y54        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.262    rfdc_multi_eight_adcs_4096gsps_mts_snapshot0_45_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.148ns (routing 0.341ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.382ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.148     1.268    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y54        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.306 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=120, routed)         0.086     1.392    rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/IP_RESET
    SLICE_X103Y54        FDCE                                         f  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.299     1.446    rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/IP_CLK
    SLICE_X103Y54        FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/sBusValid_reg/C
                         clock pessimism             -0.164     1.282    
    SLICE_X103Y54        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.262    rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.038ns (30.645%)  route 0.086ns (69.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.446ns
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.148ns (routing 0.341ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.382ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.148     1.268    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X103Y54        FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y54        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.306 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=120, routed)         0.086     1.392    rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/IP_RESET
    SLICE_X103Y54        FDCE                                         f  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.299     1.446    rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/IP_CLK
    SLICE_X103Y54        FDCE                                         r  rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.164     1.282    
    SLICE_X103Y54        FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.262    rfdc_multi_eight_adcs_4096gsps_mts_snapshot1_23_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.053ns (23.451%)  route 0.173ns (76.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.123ns (routing 0.341ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.382ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.123     1.243    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y36         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.282 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.338    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y34         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.352 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.117     1.469    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y34         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.264     1.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y34         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.126     1.285    
    SLICE_X27Y34         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     1.265    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.053ns (23.451%)  route 0.173ns (76.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.123ns (routing 0.341ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.382ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.123     1.243    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y36         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.282 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.338    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y34         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.352 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.117     1.469    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y34         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.264     1.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y34         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.126     1.285    
    SLICE_X27Y34         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.265    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.053ns (23.451%)  route 0.173ns (76.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.123ns (routing 0.341ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.382ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.123     1.243    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y36         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.282 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.338    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y34         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.352 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.117     1.469    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y34         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.264     1.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y34         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.126     1.285    
    SLICE_X27Y34         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.265    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.053ns (23.451%)  route 0.173ns (76.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.123ns (routing 0.341ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.382ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.123     1.243    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y36         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.282 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.338    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y34         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.352 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.117     1.469    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y34         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.264     1.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y34         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.126     1.285    
    SLICE_X27Y34         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.265    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.053ns (23.451%)  route 0.173ns (76.549%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.123ns (routing 0.341ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.264ns (routing 0.382ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.123     1.243    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X25Y36         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y36         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.282 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     1.338    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X25Y34         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     1.352 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.117     1.469    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y34         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.264     1.411    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y34         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.126     1.285    
    SLICE_X27Y34         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.265    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.469    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.063ns (27.155%)  route 0.169ns (72.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.408ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.123ns (routing 0.341ns, distribution 0.782ns)
  Clock Net Delay (Destination): 1.261ns (routing 0.382ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.123     1.243    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X32Y45         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.284 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.073     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X33Y45         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.379 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.096     1.475    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X33Y44         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=10982, routed)       1.261     1.408    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X33Y44         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.126     1.282    
    SLICE_X33Y44         FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     1.262    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.213    





