
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003475                       # Number of seconds simulated
sim_ticks                                  3475331793                       # Number of ticks simulated
final_tick                               575006369469                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 311924                       # Simulator instruction rate (inst/s)
host_op_rate                                   401192                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 252186                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933660                       # Number of bytes of host memory used
host_seconds                                 13780.80                       # Real time elapsed on the host
sim_insts                                  4298555502                       # Number of instructions simulated
sim_ops                                    5528752605                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       197760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       231936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        56576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       118656                       # Number of bytes read from this memory
system.physmem.bytes_read::total               625152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       203904                       # Number of bytes written to this memory
system.physmem.bytes_written::total            203904                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1545                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1812                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          442                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          927                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4884                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1593                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1593                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1473241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     56903919                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1546903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     66737801                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1325917                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16279309                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1473241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     34142352                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               179882681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1473241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1546903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1325917                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1473241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5819300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58671808                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58671808                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58671808                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1473241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     56903919                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1546903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     66737801                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1325917                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16279309                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1473241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     34142352                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              238554489                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8334130                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2852143                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2486601                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188891                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1442676                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383768                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200243                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5760                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497364                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15846437                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2852143                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584011                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3355367                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         873675                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        376271                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1719200                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90382                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7912758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.307241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.288005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4557391     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600552      7.59%     65.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          292897      3.70%     68.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          222661      2.81%     71.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182925      2.31%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158349      2.00%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54782      0.69%     76.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195436      2.47%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1647765     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7912758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.342224                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.901391                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3620745                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       352790                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3242277                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16151                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        680794                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313102                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2851                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17708080                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4398                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        680794                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3771273                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         170284                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        42640                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3106599                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       141161                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17151330                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           27                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70425                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58128                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22713825                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78092734                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78092734                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903406                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7810381                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2150                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1150                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           359750                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2620722                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595568                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7469                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       216373                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16127894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13762338                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18076                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4642476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12622285                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7912758                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.739259                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.856085                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2851317     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672651     21.14%     57.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       859720     10.86%     68.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1000431     12.64%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       739752      9.35%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477631      6.04%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       203686      2.57%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60885      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46685      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7912758                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58269     73.43%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.43% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12138     15.30%     88.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8951     11.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10800693     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109463      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359376     17.14%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       491810      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13762338                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.651323                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79358                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005766                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35534867                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20772650                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13279193                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13841696                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22252                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       732642                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155813                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        680794                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         110038                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7103                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16130054                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63460                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2620722                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595568                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1145                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3940                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95466                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206468                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13460112                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2256790                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302225                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735904                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2016750                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            479114                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.615059                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13304701                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13279193                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7992860                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19685930                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.593351                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.406019                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4759984                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2034                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187135                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7231964                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.572212                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.287781                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3396035     46.96%     46.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531840     21.18%     68.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837598     11.58%     79.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305394      4.22%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262277      3.63%     87.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117278      1.62%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281590      3.89%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77688      1.07%     94.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       422264      5.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7231964                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327829                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888074                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       422264                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22939764                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32942033                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 421372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.833413                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.833413                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.199885                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.199885                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62323031                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17431356                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18271452                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2028                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  11                       # Number of system calls
system.switch_cpus1.numCycles                 8334130                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2905150                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2358525                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       198218                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1205931                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1147456                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          308951                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8613                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3045837                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16029131                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2905150                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1456407                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3385695                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1042781                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        661715                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1499676                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        91938                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7933236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.314516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4547541     57.32%     57.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          212146      2.67%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242134      3.05%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          441353      5.56%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198064      2.50%     71.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          304082      3.83%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          165573      2.09%     77.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141540      1.78%     78.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1680803     21.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7933236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.348585                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.923312                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3214592                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       617092                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3230779                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32713                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        838055                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       493468                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1957                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19083971                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4628                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        838055                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3389631                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         130213                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       245960                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3084451                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       244921                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18339611                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3503                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132263                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71439                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          390                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25679115                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85440703                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85440703                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15793775                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9885337                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3926                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2391                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           630131                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1711258                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       875385                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12537                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       316590                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17227167                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3914                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13862900                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27494                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5816239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17450230                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          797                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7933236                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.747446                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916964                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2852482     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1647520     20.77%     56.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1148437     14.48%     71.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       785309      9.90%     81.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       647472      8.16%     89.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       355829      4.49%     93.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       348138      4.39%     98.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        79674      1.00%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68375      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7933236                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100604     77.04%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14244     10.91%     87.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15734     12.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11562054     83.40%     83.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       195961      1.41%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1528      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1380723      9.96%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       722634      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13862900                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.663389                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             130586                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009420                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35817116                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23047465                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13463575                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13993486                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26624                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       669638                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222748                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        838055                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          51939                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7874                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17231081                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59463                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1711258                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       875385                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2358                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5709                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       116849                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114052                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230901                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13603111                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1288777                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       259789                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1984716                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1926787                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            695939                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.632217                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13474077                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13463575                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8817282                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24745820                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.615475                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356314                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9257069                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11369575                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5861507                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3117                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200750                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7095180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.602436                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.151703                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2873610     40.50%     40.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1898547     26.76%     67.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       777981     10.96%     78.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       389068      5.48%     83.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       398532      5.62%     89.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       157706      2.22%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       172187      2.43%     93.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88310      1.24%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       339239      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7095180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9257069                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11369575                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1694257                       # Number of memory references committed
system.switch_cpus1.commit.loads              1041620                       # Number of loads committed
system.switch_cpus1.commit.membars               1550                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1634722                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10243036                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       231353                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       339239                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23986880                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35301045                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 400894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9257069                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11369575                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9257069                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.900299                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.900299                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.110742                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.110742                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61150522                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18612192                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17651200                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3112                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8334130                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3068121                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2500582                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       207813                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1251866                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1195079                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          324029                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9161                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3213930                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16739657                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3068121                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1519108                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3710212                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1068144                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        523897                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1574402                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        84226                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8306468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.492552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.319674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4596256     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          383893      4.62%     59.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          383639      4.62%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          475173      5.72%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          148354      1.79%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          187072      2.25%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          157128      1.89%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          143552      1.73%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1831401     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8306468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.368139                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.008567                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3370980                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       497039                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3547054                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33276                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        858118                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       518297                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          325                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19957743                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1932                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        858118                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3523356                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          46363                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       273921                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3425706                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       178995                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19271899                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        110740                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48843                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27066369                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     89790028                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     89790028                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16801742                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10264569                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3580                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1911                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           492554                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1784569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       923638                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8207                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       283031                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18115132                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3594                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14588294                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30382                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6038204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18230280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          186                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8306468                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.756257                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909111                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2990324     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1714379     20.64%     56.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1144281     13.78%     70.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       796778      9.59%     80.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       791462      9.53%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381118      4.59%     94.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       361455      4.35%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        58517      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68154      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8306468                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          92684     75.54%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15480     12.62%     88.15% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14539     11.85%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12192513     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       182624      1.25%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1443058      9.89%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       768432      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14588294                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.750428                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122703                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008411                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37636138                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24157049                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14182447                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14710997                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        18040                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       688154                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227486                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        858118                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24014                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4092                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18118726                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        39409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1784569                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       923638                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1897                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3210                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125794                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117464                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       243258                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14337908                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1348404                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       250383                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2091061                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2047556                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            742657                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.720384                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14198636                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14182447                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9208855                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25986219                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.701731                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354375                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9772696                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12046582                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6072156                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       209309                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7448350                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.617349                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.158328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2969036     39.86%     39.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2017997     27.09%     66.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       821508     11.03%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       446183      5.99%     83.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       390507      5.24%     89.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       159212      2.14%     91.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       178751      2.40%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       104822      1.41%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       360334      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7448350                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9772696                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12046582                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1792567                       # Number of memory references committed
system.switch_cpus2.commit.loads              1096415                       # Number of loads committed
system.switch_cpus2.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1747945                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10844549                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249000                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       360334                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25206585                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37096437                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  27662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9772696                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12046582                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9772696                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852797                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852797                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.172611                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.172611                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64359198                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19713355                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18435871                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3402                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8334130                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2971067                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2417536                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       200063                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1226490                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1151234                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          314211                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8884                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2968338                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16403477                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2971067                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1465445                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3611827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1072016                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        646487                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1453812                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8094864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.507388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.304005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4483037     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          316884      3.91%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          256717      3.17%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          620966      7.67%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          164751      2.04%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          224965      2.78%     74.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          155310      1.92%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           89814      1.11%     77.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1782420     22.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8094864                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.356494                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.968229                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3098226                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       633783                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3472649                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22262                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        867938                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       506889                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          283                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19647055                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1463                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        867938                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3325610                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         103749                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       202713                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3262852                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       331997                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18947582                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          164                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        132955                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       107874                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     26502795                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     88453489                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     88453489                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16266840                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10235920                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4090                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2499                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           929811                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1781144                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       923847                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18067                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       324737                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17894656                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4099                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14201177                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29057                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6155426                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18944946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          854                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8094864                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754344                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894509                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2853554     35.25%     35.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1724054     21.30%     56.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1126693     13.92%     70.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       832963     10.29%     80.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       724085      8.94%     89.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       376243      4.65%     94.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       323223      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        64437      0.80%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69612      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8094864                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          84063     69.68%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18337     15.20%     84.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18243     15.12%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11803882     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       197979      1.39%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1585      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1419465     10.00%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       778266      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14201177                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.703978                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             120645                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008495                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36646914                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24054378                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13835674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14321822                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        54832                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       703845                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          201                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       233241                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           49                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        867938                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58134                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7817                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17898756                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1781144                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       923847                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2481                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          201                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       121375                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       113944                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       235319                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13974575                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1329082                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       226596                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2087327                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1969707                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            758245                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.676789                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13845180                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13835674                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8996256                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25559907                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.660122                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351967                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9531803                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11715243                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6183613                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3245                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       203349                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7226926                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.621055                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142344                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2829052     39.15%     39.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1991405     27.56%     66.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       803820     11.12%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       461716      6.39%     84.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       369043      5.11%     89.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       155069      2.15%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       182729      2.53%     93.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        89577      1.24%     95.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       344515      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7226926                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9531803                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11715243                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1767902                       # Number of memory references committed
system.switch_cpus3.commit.loads              1077296                       # Number of loads committed
system.switch_cpus3.commit.membars               1612                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1680423                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10559026                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       238812                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       344515                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24781098                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36666269                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 239266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9531803                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11715243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9531803                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.874350                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.874350                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.143707                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.143707                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62868218                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19111345                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18119037                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3240                       # number of misc regfile writes
system.l20.replacements                          1585                       # number of replacements
system.l20.tagsinuse                      8191.328450                       # Cycle average of tags in use
system.l20.total_refs                          194273                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9777                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.870410                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          196.265261                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    36.739311                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   807.134632                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7151.189246                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023958                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004485                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.098527                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.872948                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999918                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3863                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3867                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1037                       # number of Writeback hits
system.l20.Writeback_hits::total                 1037                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3887                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3891                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3887                       # number of overall hits
system.l20.overall_hits::total                   3891                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1545                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1585                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1545                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1585                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1545                       # number of overall misses
system.l20.overall_misses::total                 1585                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     20190133                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    251007779                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      271197912                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     20190133                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    251007779                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       271197912                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     20190133                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    251007779                       # number of overall miss cycles
system.l20.overall_miss_latency::total      271197912                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5408                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5452                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1037                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1037                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5432                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5476                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5432                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5476                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.285688                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.290719                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.284426                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.289445                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.909091                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.284426                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.289445                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 504753.325000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 162464.581877                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 171102.783596                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 504753.325000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 162464.581877                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 171102.783596                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 504753.325000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 162464.581877                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 171102.783596                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 247                       # number of writebacks
system.l20.writebacks::total                      247                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1545                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1585                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1545                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1585                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1545                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1585                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     19732967                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    233379920                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    253112887                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     19732967                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    233379920                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    253112887                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     19732967                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    233379920                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    253112887                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.285688                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.290719                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.284426                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.289445                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.909091                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.284426                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.289445                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 493324.175000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 151054.964401                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 159692.673186                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 493324.175000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 151054.964401                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 159692.673186                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 493324.175000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 151054.964401                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 159692.673186                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1854                       # number of replacements
system.l21.tagsinuse                      8190.372416                       # Cycle average of tags in use
system.l21.total_refs                          731124                       # Total number of references to valid blocks.
system.l21.sampled_refs                         10046                       # Sample count of references to valid blocks.
system.l21.avg_refs                         72.777623                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          206.317124                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    36.810903                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   858.787731                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7088.456658                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025185                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004494                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.104832                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.865290                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         5071                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   5075                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1928                       # number of Writeback hits
system.l21.Writeback_hits::total                 1928                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   53                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         5124                       # number of demand (read+write) hits
system.l21.demand_hits::total                    5128                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         5124                       # number of overall hits
system.l21.overall_hits::total                   5128                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1812                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1854                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1812                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1854                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1812                       # number of overall misses
system.l21.overall_misses::total                 1854                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     20129530                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    322553469                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      342682999                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     20129530                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    322553469                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       342682999                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     20129530                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    322553469                       # number of overall miss cycles
system.l21.overall_miss_latency::total      342682999                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6883                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6929                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1928                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1928                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           53                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6936                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6982                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6936                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6982                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.263257                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.267571                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.261246                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.265540                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.261246                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.265540                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 479274.523810                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 178009.640728                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 184834.411543                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 479274.523810                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 178009.640728                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 184834.411543                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 479274.523810                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 178009.640728                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 184834.411543                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 388                       # number of writebacks
system.l21.writebacks::total                      388                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1812                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1854                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1812                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1854                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1812                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1854                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     19644490                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    301630763                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    321275253                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     19644490                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    301630763                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    321275253                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     19644490                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    301630763                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    321275253                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.263257                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.267571                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.261246                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.265540                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.261246                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.265540                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 467725.952381                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166462.893488                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 173287.622977                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 467725.952381                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 166462.893488                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 173287.622977                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 467725.952381                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 166462.893488                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 173287.622977                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           477                       # number of replacements
system.l22.tagsinuse                      8190.590749                       # Cycle average of tags in use
system.l22.total_refs                          352850                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8668                       # Sample count of references to valid blocks.
system.l22.avg_refs                         40.707199                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          382.497269                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    33.174559                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   217.745294                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7557.173627                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046692                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004050                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.026580                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.922507                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999828                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         3276                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   3277                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1031                       # number of Writeback hits
system.l22.Writeback_hits::total                 1031                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           36                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   36                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         3312                       # number of demand (read+write) hits
system.l22.demand_hits::total                    3313                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         3312                       # number of overall hits
system.l22.overall_hits::total                   3313                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          442                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  478                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          442                       # number of demand (read+write) misses
system.l22.demand_misses::total                   478                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          442                       # number of overall misses
system.l22.overall_misses::total                  478                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     14719042                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     76216407                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       90935449                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     14719042                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     76216407                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        90935449                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     14719042                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     76216407                       # number of overall miss cycles
system.l22.overall_miss_latency::total       90935449                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3718                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3755                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1031                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1031                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           36                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               36                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3754                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3791                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3754                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3791                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.118881                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.127297                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.117741                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.126088                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.117741                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.126088                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 408862.277778                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 172435.309955                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 190241.525105                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 408862.277778                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 172435.309955                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 190241.525105                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 408862.277778                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 172435.309955                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 190241.525105                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 306                       # number of writebacks
system.l22.writebacks::total                      306                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          442                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             478                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          442                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              478                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          442                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             478                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14311162                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     71163341                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     85474503                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14311162                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     71163341                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     85474503                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14311162                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     71163341                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     85474503                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.118881                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.127297                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.117741                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.126088                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.117741                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.126088                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 397532.277778                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 161003.033937                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 178816.951883                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 397532.277778                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 161003.033937                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 178816.951883                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 397532.277778                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 161003.033937                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 178816.951883                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           967                       # number of replacements
system.l23.tagsinuse                      8190.229854                       # Cycle average of tags in use
system.l23.total_refs                          562023                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9155                       # Sample count of references to valid blocks.
system.l23.avg_refs                         61.389732                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          516.251822                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    37.764034                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   476.975096                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7159.238902                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.063019                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004610                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.058224                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.873931                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999784                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         4388                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4389                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2593                       # number of Writeback hits
system.l23.Writeback_hits::total                 2593                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         4440                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4441                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         4440                       # number of overall hits
system.l23.overall_hits::total                   4441                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          927                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  967                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          927                       # number of demand (read+write) misses
system.l23.demand_misses::total                   967                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          927                       # number of overall misses
system.l23.overall_misses::total                  967                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     16920032                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    136624086                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      153544118                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     16920032                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    136624086                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       153544118                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     16920032                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    136624086                       # number of overall miss cycles
system.l23.overall_miss_latency::total      153544118                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5315                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5356                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2593                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2593                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5367                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5408                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5367                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5408                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.174412                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.180545                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.172722                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.178809                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.172722                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.178809                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 423000.800000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147383.048544                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 158783.989659                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 423000.800000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147383.048544                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 158783.989659                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 423000.800000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147383.048544                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 158783.989659                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 652                       # number of writebacks
system.l23.writebacks::total                      652                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          927                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             967                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          927                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              967                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          927                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             967                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     16464542                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    126039775                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    142504317                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     16464542                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    126039775                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    142504317                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     16464542                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    126039775                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    142504317                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.174412                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.180545                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.172722                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.178809                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.172722                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.178809                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 411613.550000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135965.237325                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 147367.442606                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 411613.550000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135965.237325                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 147367.442606                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 411613.550000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135965.237325                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 147367.442606                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               554.931184                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751656                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782476.256228                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.686369                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.244815                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063600                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825713                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.889313                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719135                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719135                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719135                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719135                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719135                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719135                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total           64                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25226032                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25226032                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25226032                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25226032                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25226032                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25226032                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719199                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719199                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719199                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719199                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719199                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719199                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 394156.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 394156.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 394156.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 394156.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 394156.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 394156.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       213513                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs        71171                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           20                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           20                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20389766                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20389766                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20389766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20389766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20389766                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20389766                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 463403.772727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 463403.772727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 463403.772727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 463403.772727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 463403.772727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 463403.772727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5432                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223250431                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5688                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39249.372539                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   202.409645                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    53.590355                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.790663                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.209337                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055978                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055978                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1124                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1124                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1014                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1014                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2493562                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2493562                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2493562                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2493562                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16905                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16905                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16977                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16977                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16977                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16977                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1600481094                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1600481094                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2095509                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2095509                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1602576603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1602576603                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1602576603                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1602576603                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2072883                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2072883                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1014                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2510539                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2510539                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2510539                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2510539                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008155                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008155                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006762                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006762                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006762                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006762                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 94675.012955                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 94675.012955                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 29104.291667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29104.291667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 94396.925429                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 94396.925429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 94396.925429                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 94396.925429                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1037                       # number of writebacks
system.cpu0.dcache.writebacks::total             1037                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11497                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11497                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11545                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11545                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11545                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11545                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5408                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5408                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5432                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5432                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5432                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    282058107                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    282058107                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       446106                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       446106                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    282504213                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    282504213                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    282504213                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    282504213                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002609                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 52155.715052                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52155.715052                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18587.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18587.750000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 52007.402982                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52007.402982                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 52007.402982                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52007.402982                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.144736                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088472957                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2101299.144788                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.144736                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065937                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822347                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1499606                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1499606                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1499606                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1499606                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1499606                       # number of overall hits
system.cpu1.icache.overall_hits::total        1499606                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           70                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           70                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           70                       # number of overall misses
system.cpu1.icache.overall_misses::total           70                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     33711283                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     33711283                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     33711283                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     33711283                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     33711283                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     33711283                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1499676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1499676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1499676                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1499676                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1499676                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1499676                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000047                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 481589.757143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 481589.757143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 481589.757143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 481589.757143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 481589.757143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 481589.757143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           24                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           24                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     20308228                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20308228                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     20308228                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20308228                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     20308228                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20308228                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 441483.217391                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 441483.217391                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 441483.217391                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 441483.217391                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 441483.217391                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 441483.217391                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6936                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177667640                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7192                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24703.509455                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.052074                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.947926                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886922                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113078                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1004762                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1004762                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       649273                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        649273                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2284                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2284                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1556                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1556                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1654035                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1654035                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1654035                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1654035                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13772                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13772                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          192                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          192                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13964                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13964                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13964                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13964                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    928774031                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    928774031                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7636215                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7636215                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    936410246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    936410246                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    936410246                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    936410246                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1018534                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1018534                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       649465                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       649465                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2284                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1556                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1556                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1667999                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1667999                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1667999                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1667999                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013521                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013521                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000296                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000296                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008372                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008372                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008372                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008372                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 67439.299376                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67439.299376                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39771.953125                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39771.953125                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67058.883271                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67058.883271                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67058.883271                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67058.883271                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1928                       # number of writebacks
system.cpu1.dcache.writebacks::total             1928                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6889                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6889                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          139                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7028                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7028                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6883                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6883                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6936                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6936                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6936                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    367156163                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    367156163                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1419222                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1419222                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    368575385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    368575385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    368575385                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    368575385                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004158                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004158                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004158                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004158                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53342.461572                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53342.461572                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26777.773585                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26777.773585                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53139.473039                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53139.473039                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53139.473039                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53139.473039                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.807351                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089535658                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2157496.352475                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    34.807351                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.055781                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805781                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1574349                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1574349                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1574349                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1574349                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1574349                       # number of overall hits
system.cpu2.icache.overall_hits::total        1574349                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     20928640                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     20928640                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     20928640                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     20928640                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     20928640                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     20928640                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1574402                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1574402                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1574402                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1574402                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1574402                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1574402                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       394880                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       394880                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       394880                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       394880                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       394880                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       394880                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     14817541                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     14817541                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     14817541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     14817541                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     14817541                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     14817541                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 400474.081081                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 400474.081081                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 400474.081081                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 400474.081081                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 400474.081081                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 400474.081081                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3754                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161271553                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4010                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40217.344888                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.192666                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.807334                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864034                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135966                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1057197                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1057197                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       692512                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        692512                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1846                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1846                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1701                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1701                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1749709                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1749709                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1749709                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1749709                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7282                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7282                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          129                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          129                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7411                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7411                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7411                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7411                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    296704877                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    296704877                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3835431                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3835431                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    300540308                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    300540308                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    300540308                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    300540308                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1064479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1064479                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       692641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       692641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1757120                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1757120                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1757120                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1757120                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006841                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006841                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000186                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000186                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004218                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004218                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004218                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004218                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40744.970750                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40744.970750                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 29732.023256                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 29732.023256                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40553.273242                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40553.273242                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40553.273242                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40553.273242                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1031                       # number of writebacks
system.cpu2.dcache.writebacks::total             1031                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3564                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3564                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           93                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           93                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3657                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3657                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3657                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3657                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3718                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3718                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           36                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           36                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3754                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3754                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3754                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3754                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    107050105                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    107050105                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       718568                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       718568                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    107768673                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    107768673                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    107768673                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    107768673                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003493                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002136                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002136                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002136                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002136                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28792.389726                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28792.389726                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 19960.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 19960.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28707.691263                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28707.691263                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28707.691263                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28707.691263                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.743736                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086539669                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109785.765049                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.743736                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062089                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821705                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1453753                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1453753                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1453753                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1453753                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1453753                       # number of overall hits
system.cpu3.icache.overall_hits::total        1453753                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           59                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           59                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           59                       # number of overall misses
system.cpu3.icache.overall_misses::total           59                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     26053109                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     26053109                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     26053109                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     26053109                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     26053109                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     26053109                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1453812                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1453812                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1453812                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1453812                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1453812                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1453812                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 441578.118644                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 441578.118644                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 441578.118644                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 441578.118644                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 441578.118644                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 441578.118644                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     17068316                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     17068316                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     17068316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     17068316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     17068316                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     17068316                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 416300.390244                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 416300.390244                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 416300.390244                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 416300.390244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 416300.390244                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 416300.390244                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5367                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170726162                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5623                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30362.113107                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.390611                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.609389                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880432                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119568                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1008416                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1008416                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       686807                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        686807                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1829                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1829                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1620                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1695223                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1695223                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1695223                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1695223                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13554                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13554                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          394                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          394                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13948                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13948                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13948                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13948                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    754739585                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    754739585                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     36500318                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     36500318                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    791239903                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    791239903                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    791239903                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    791239903                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1021970                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1021970                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       687201                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       687201                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1709171                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1709171                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1709171                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1709171                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013263                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013263                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000573                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000573                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008161                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008161                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008161                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008161                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55683.900325                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55683.900325                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 92640.401015                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92640.401015                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 56727.839332                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 56727.839332                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 56727.839332                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 56727.839332                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       213860                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       213860                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2593                       # number of writebacks
system.cpu3.dcache.writebacks::total             2593                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8239                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8239                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          342                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          342                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8581                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8581                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8581                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8581                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5315                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5315                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5367                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5367                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5367                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5367                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    175015067                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    175015067                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1144140                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1144140                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    176159207                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    176159207                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    176159207                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    176159207                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005201                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005201                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003140                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003140                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003140                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003140                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32928.516839                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32928.516839                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22002.692308                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22002.692308                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 32822.658282                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 32822.658282                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 32822.658282                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 32822.658282                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
