verilog xil_defaultlib  \
"../../../../RV-CCCPU.gen/sources_1/ip/Inst_mem/sim/Inst_mem.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
