* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Sep 9 2018 19:08:13

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : transmit_module.video_signal_controller.n14_cascade_
T_9_23_wire_logic_cluster/lc_5/ltout
T_9_23_wire_logic_cluster/lc_6/in_2

End 

Net : transmit_module.video_signal_controller.n8
T_9_21_wire_logic_cluster/lc_3/out
T_9_21_lc_trk_g0_3
T_9_21_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.n336
T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_9_23_lc_trk_g0_6
T_9_23_wire_logic_cluster/lc_5/in_3

T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_6_20_sp4_h_l_5
T_10_20_sp4_h_l_1
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_6_20_sp4_h_l_5
T_10_20_sp4_h_l_1
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_6_20_sp4_h_l_5
T_10_20_sp4_h_l_1
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_6_20_sp4_h_l_5
T_10_20_sp4_h_l_1
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_6_20_sp4_h_l_5
T_10_20_sp4_h_l_1
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_6_20_sp4_h_l_5
T_10_20_sp4_h_l_1
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_6_20_sp4_h_l_5
T_10_20_sp4_h_l_1
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_9_20_sp4_v_t_46
T_6_20_sp4_h_l_5
T_10_20_sp4_h_l_1
T_10_20_lc_trk_g0_4
T_10_20_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_17_sp4_v_t_40
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_17_sp4_v_t_40
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_17_sp4_v_t_40
T_10_21_lc_trk_g1_5
T_10_21_wire_logic_cluster/lc_5/s_r

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_7_21_sp4_h_l_11
T_10_21_sp4_v_t_46
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

T_9_21_wire_logic_cluster/lc_7/out
T_10_20_sp4_v_t_47
T_10_24_lc_trk_g0_2
T_10_24_wire_logic_cluster/lc_0/cen

End 

Net : transmit_module.video_signal_controller.n346
T_9_23_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_36
T_10_24_sp4_h_l_1
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_36
T_10_24_sp4_h_l_1
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_36
T_10_24_sp4_h_l_1
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_9_20_sp4_v_t_36
T_10_24_sp4_h_l_1
T_10_24_lc_trk_g0_4
T_10_24_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_5/s_r

T_9_23_wire_logic_cluster/lc_6/out
T_10_22_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_5/s_r

End 

Net : transmit_module.video_signal_controller.n547_cascade_
T_9_21_wire_logic_cluster/lc_6/ltout
T_9_21_wire_logic_cluster/lc_7/in_2

End 

Net : transmit_module.video_signal_controller.VGA_X_3
T_10_20_wire_logic_cluster/lc_3/out
T_10_17_sp4_v_t_46
T_9_21_lc_trk_g2_3
T_9_21_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_3/out
T_10_20_lc_trk_g1_3
T_10_20_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_3/out
T_8_20_sp4_h_l_3
T_7_20_sp4_v_t_38
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_0/in_3

T_10_20_wire_logic_cluster/lc_3/out
T_8_20_sp4_h_l_3
T_7_20_sp4_v_t_38
T_7_23_lc_trk_g0_6
T_7_23_wire_logic_cluster/lc_3/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_2
T_10_20_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_lc_trk_g1_2
T_10_20_wire_logic_cluster/lc_2/in_1

T_10_20_wire_logic_cluster/lc_2/out
T_10_20_sp4_h_l_9
T_9_20_sp4_v_t_38
T_9_24_lc_trk_g1_3
T_9_24_wire_logic_cluster/lc_1/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_4
T_10_20_wire_logic_cluster/lc_4/out
T_9_21_lc_trk_g1_4
T_9_21_input_2_3
T_9_21_wire_logic_cluster/lc_3/in_2

T_10_20_wire_logic_cluster/lc_4/out
T_10_20_lc_trk_g3_4
T_10_20_wire_logic_cluster/lc_4/in_1

T_10_20_wire_logic_cluster/lc_4/out
T_9_20_sp4_h_l_0
T_8_20_sp4_v_t_43
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_0/in_0

T_10_20_wire_logic_cluster/lc_4/out
T_9_20_sp4_h_l_0
T_8_20_sp4_v_t_43
T_7_21_lc_trk_g3_3
T_7_21_input_2_6
T_7_21_wire_logic_cluster/lc_6/in_2

T_10_20_wire_logic_cluster/lc_4/out
T_9_20_sp4_h_l_0
T_8_20_sp4_v_t_43
T_5_24_sp4_h_l_6
T_6_24_lc_trk_g2_6
T_6_24_wire_logic_cluster/lc_6/in_0

End 

Net : transmit_module.video_signal_controller.n1195_cascade_
T_9_21_wire_logic_cluster/lc_5/ltout
T_9_21_wire_logic_cluster/lc_6/in_2

End 

Net : transmit_module.video_signal_controller.VGA_X_7
T_10_20_wire_logic_cluster/lc_7/out
T_9_21_lc_trk_g0_7
T_9_21_wire_logic_cluster/lc_5/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_10_20_lc_trk_g3_7
T_10_20_wire_logic_cluster/lc_7/in_1

T_10_20_wire_logic_cluster/lc_7/out
T_9_21_lc_trk_g0_7
T_9_21_input_2_1
T_9_21_wire_logic_cluster/lc_1/in_2

T_10_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_6
T_8_20_sp4_v_t_37
T_7_21_lc_trk_g2_5
T_7_21_wire_logic_cluster/lc_7/in_0

T_10_20_wire_logic_cluster/lc_7/out
T_9_20_sp4_h_l_6
T_8_20_sp4_v_t_37
T_7_21_lc_trk_g2_5
T_7_21_wire_logic_cluster/lc_2/in_3

T_10_20_wire_logic_cluster/lc_7/out
T_11_19_sp4_v_t_47
T_11_23_sp4_v_t_36
T_11_26_lc_trk_g0_4
T_11_26_wire_logic_cluster/lc_1/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_6
T_10_20_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_6/out
T_10_20_lc_trk_g1_6
T_10_20_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_6/out
T_9_21_lc_trk_g0_6
T_9_21_wire_logic_cluster/lc_1/in_1

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_8_20_sp4_v_t_41
T_7_21_lc_trk_g3_1
T_7_21_wire_logic_cluster/lc_2/in_0

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp4_h_l_4
T_8_20_sp4_v_t_41
T_7_21_lc_trk_g3_1
T_7_21_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_6/out
T_10_19_sp4_v_t_44
T_10_23_sp4_v_t_37
T_10_27_lc_trk_g0_0
T_10_27_wire_logic_cluster/lc_3/in_1

End 

Net : transmit_module.video_signal_controller.VGA_X_5
T_10_20_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g1_5
T_9_21_wire_logic_cluster/lc_5/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_10_20_lc_trk_g1_5
T_10_20_wire_logic_cluster/lc_5/in_1

T_10_20_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g1_5
T_9_21_wire_logic_cluster/lc_1/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_10_20_sp12_h_l_1
T_9_20_sp12_v_t_22
T_9_22_lc_trk_g3_5
T_9_22_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_5/out
T_9_20_sp4_h_l_2
T_8_20_sp4_v_t_39
T_7_21_lc_trk_g2_7
T_7_21_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_5/out
T_9_20_sp4_h_l_2
T_8_20_sp4_v_t_39
T_7_21_lc_trk_g2_7
T_7_21_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_1
T_10_20_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g1_1
T_9_21_wire_logic_cluster/lc_6/in_0

T_10_20_wire_logic_cluster/lc_1/out
T_10_20_lc_trk_g3_1
T_10_20_wire_logic_cluster/lc_1/in_1

T_10_20_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_47
T_7_22_sp4_h_l_3
T_6_22_sp4_v_t_38
T_6_25_lc_trk_g0_6
T_6_25_wire_logic_cluster/lc_0/in_0

End 

Net : transmit_module.video_signal_controller.VGA_X_0
T_10_20_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g1_0
T_9_21_wire_logic_cluster/lc_6/in_1

T_10_20_wire_logic_cluster/lc_0/out
T_10_20_lc_trk_g3_0
T_10_20_wire_logic_cluster/lc_0/in_1

T_10_20_wire_logic_cluster/lc_0/out
T_10_16_sp12_v_t_23
T_10_24_sp4_v_t_37
T_9_27_lc_trk_g2_5
T_9_27_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_8
T_10_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_7/in_0

T_10_21_wire_logic_cluster/lc_0/out
T_10_21_lc_trk_g3_0
T_10_21_wire_logic_cluster/lc_0/in_1

T_10_21_wire_logic_cluster/lc_0/out
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_1/in_0

T_10_21_wire_logic_cluster/lc_0/out
T_7_21_sp12_h_l_0
T_7_21_lc_trk_g1_3
T_7_21_wire_logic_cluster/lc_1/in_3

End 

Net : transmit_module.video_signal_controller.VGA_X_9
T_10_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g3_1
T_9_21_wire_logic_cluster/lc_7/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_10_21_lc_trk_g3_1
T_10_21_wire_logic_cluster/lc_1/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_2/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g3_1
T_9_21_input_2_0
T_9_21_wire_logic_cluster/lc_0/in_2

T_10_21_wire_logic_cluster/lc_1/out
T_6_21_sp12_h_l_1
T_7_21_lc_trk_g1_5
T_7_21_wire_logic_cluster/lc_7/in_1

End 

Net : transmit_module.video_signal_controller.VGA_X_10
T_10_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g2_2
T_9_21_wire_logic_cluster/lc_7/in_3

T_10_21_wire_logic_cluster/lc_2/out
T_10_21_lc_trk_g3_2
T_10_21_wire_logic_cluster/lc_2/in_1

T_10_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g2_2
T_9_21_wire_logic_cluster/lc_2/in_0

T_10_21_wire_logic_cluster/lc_2/out
T_9_21_lc_trk_g2_2
T_9_21_wire_logic_cluster/lc_0/in_0

T_10_21_wire_logic_cluster/lc_2/out
T_8_21_sp4_h_l_1
T_7_21_lc_trk_g1_1
T_7_21_wire_logic_cluster/lc_7/in_3

End 

Net : transmit_module.video_signal_controller.n15_adj_282
T_9_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g2_1
T_9_23_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_11
T_10_24_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g3_3
T_9_23_wire_logic_cluster/lc_0/in_0

T_10_24_wire_logic_cluster/lc_3/out
T_10_24_lc_trk_g1_3
T_10_24_wire_logic_cluster/lc_3/in_1

T_10_24_wire_logic_cluster/lc_3/out
T_9_24_lc_trk_g3_3
T_9_24_wire_logic_cluster/lc_7/in_1

End 

Net : transmit_module.video_signal_controller.n1105_cascade_
T_9_23_wire_logic_cluster/lc_0/ltout
T_9_23_wire_logic_cluster/lc_1/in_2

End 

Net : transmit_module.video_signal_controller.VGA_Y_10
T_10_24_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g3_2
T_9_23_wire_logic_cluster/lc_0/in_1

T_10_24_wire_logic_cluster/lc_2/out
T_10_24_lc_trk_g1_2
T_10_24_wire_logic_cluster/lc_2/in_1

T_10_24_wire_logic_cluster/lc_2/out
T_9_24_lc_trk_g2_2
T_9_24_wire_logic_cluster/lc_7/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_8
T_10_24_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g2_0
T_9_23_input_2_0
T_9_23_wire_logic_cluster/lc_0/in_2

T_10_24_wire_logic_cluster/lc_0/out
T_10_24_lc_trk_g3_0
T_10_24_wire_logic_cluster/lc_0/in_1

T_10_24_wire_logic_cluster/lc_0/out
T_9_24_lc_trk_g3_0
T_9_24_wire_logic_cluster/lc_6/in_3

T_10_24_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g2_0
T_9_23_wire_logic_cluster/lc_4/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_3
T_10_23_wire_logic_cluster/lc_3/out
T_10_23_sp4_h_l_11
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_1/in_3

T_10_23_wire_logic_cluster/lc_3/out
T_10_23_lc_trk_g1_3
T_10_23_wire_logic_cluster/lc_3/in_1

T_10_23_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g2_3
T_9_23_input_2_3
T_9_23_wire_logic_cluster/lc_3/in_2

T_10_23_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_4/in_0

T_10_23_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_1/in_3

T_10_23_wire_logic_cluster/lc_3/out
T_10_22_sp12_v_t_22
T_10_27_lc_trk_g3_6
T_10_27_wire_logic_cluster/lc_4/in_3

T_10_23_wire_logic_cluster/lc_3/out
T_10_22_sp12_v_t_22
T_0_22_span12_horz_5
T_7_22_lc_trk_g0_2
T_7_22_wire_logic_cluster/lc_7/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_7
T_10_23_wire_logic_cluster/lc_7/out
T_9_23_lc_trk_g2_7
T_9_23_wire_logic_cluster/lc_0/in_3

T_10_23_wire_logic_cluster/lc_7/out
T_10_23_lc_trk_g3_7
T_10_23_wire_logic_cluster/lc_7/in_1

T_10_23_wire_logic_cluster/lc_7/out
T_9_23_lc_trk_g2_7
T_9_23_wire_logic_cluster/lc_4/in_3

T_10_23_wire_logic_cluster/lc_7/out
T_9_24_lc_trk_g1_7
T_9_24_wire_logic_cluster/lc_6/in_0

T_10_23_wire_logic_cluster/lc_7/out
T_10_18_sp12_v_t_22
T_10_30_lc_trk_g2_1
T_10_30_wire_logic_cluster/lc_4/in_3

T_10_23_wire_logic_cluster/lc_7/out
T_10_18_sp12_v_t_22
T_0_30_span12_horz_5
T_7_30_lc_trk_g0_2
T_7_30_wire_logic_cluster/lc_7/in_3

End 

Net : transmit_module.video_signal_controller.n1099
T_9_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g1_2
T_9_23_wire_logic_cluster/lc_6/in_1

T_9_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g1_2
T_9_23_wire_logic_cluster/lc_4/in_1

End 

Net : transmit_module.video_signal_controller.VGA_Y_5
T_10_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g2_5
T_9_23_wire_logic_cluster/lc_2/in_3

T_10_23_wire_logic_cluster/lc_5/out
T_10_23_lc_trk_g1_5
T_10_23_wire_logic_cluster/lc_5/in_1

T_10_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g3_5
T_9_23_wire_logic_cluster/lc_7/in_3

T_10_23_wire_logic_cluster/lc_5/out
T_8_23_sp4_h_l_7
T_7_23_sp4_v_t_36
T_6_25_lc_trk_g0_1
T_6_25_wire_logic_cluster/lc_6/in_1

T_10_23_wire_logic_cluster/lc_5/out
T_11_22_sp4_v_t_43
T_11_26_sp4_v_t_44
T_11_30_lc_trk_g0_1
T_11_30_wire_logic_cluster/lc_7/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_6
T_10_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g3_6
T_9_23_wire_logic_cluster/lc_2/in_1

T_10_23_wire_logic_cluster/lc_6/out
T_10_23_lc_trk_g1_6
T_10_23_wire_logic_cluster/lc_6/in_1

T_10_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g3_6
T_9_23_wire_logic_cluster/lc_7/in_0

T_10_23_wire_logic_cluster/lc_6/out
T_11_22_sp4_v_t_45
T_11_26_sp4_v_t_46
T_11_30_lc_trk_g0_3
T_11_30_wire_logic_cluster/lc_4/in_3

T_10_23_wire_logic_cluster/lc_6/out
T_11_22_sp4_v_t_45
T_11_26_sp4_v_t_46
T_8_30_sp4_h_l_4
T_7_30_lc_trk_g0_4
T_7_30_wire_logic_cluster/lc_1/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_0
T_10_23_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g3_0
T_9_23_wire_logic_cluster/lc_1/in_0

T_10_23_wire_logic_cluster/lc_0/out
T_10_23_lc_trk_g3_0
T_10_23_wire_logic_cluster/lc_0/in_1

T_10_23_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g3_0
T_9_22_input_2_7
T_9_22_wire_logic_cluster/lc_7/in_2

T_10_23_wire_logic_cluster/lc_0/out
T_10_23_sp4_h_l_5
T_9_23_sp4_v_t_46
T_9_27_lc_trk_g0_3
T_9_27_wire_logic_cluster/lc_7/in_0

T_10_23_wire_logic_cluster/lc_0/out
T_10_19_sp12_v_t_23
T_10_29_lc_trk_g3_4
T_10_29_wire_logic_cluster/lc_4/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_1
T_10_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_wire_logic_cluster/lc_1/in_1

T_10_23_wire_logic_cluster/lc_1/out
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_1/in_1

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_wire_logic_cluster/lc_3/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_input_2_4
T_9_22_wire_logic_cluster/lc_4/in_2

T_10_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_7/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_sp4_h_l_10
T_12_23_sp4_v_t_38
T_11_27_lc_trk_g1_3
T_11_27_wire_logic_cluster/lc_1/in_3

T_10_23_wire_logic_cluster/lc_1/out
T_9_23_sp4_h_l_10
T_8_23_sp4_v_t_41
T_7_27_lc_trk_g1_4
T_7_27_wire_logic_cluster/lc_4/in_3

End 

Net : receive_module.rx_counter.n7_cascade_
T_10_16_wire_logic_cluster/lc_0/ltout
T_10_16_wire_logic_cluster/lc_1/in_2

End 

Net : receive_module.rx_counter.n401
T_10_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_2
T_10_16_sp4_v_t_45
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_10_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_2
T_10_16_sp4_v_t_45
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_10_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_2
T_10_16_sp4_v_t_45
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_10_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_2
T_10_16_sp4_v_t_45
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_10_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_2
T_10_16_sp4_v_t_45
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_5/s_r

T_10_16_wire_logic_cluster/lc_1/out
T_11_16_sp4_h_l_2
T_10_16_sp4_v_t_45
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_5/s_r

End 

Net : TVP_VSYNC_c
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span4_vert_40
T_15_4_sp4_v_t_36
T_15_8_sp4_v_t_36
T_12_12_sp4_h_l_6
T_11_12_sp4_v_t_43
T_10_16_lc_trk_g1_6
T_10_16_wire_logic_cluster/lc_0/in_3

T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span4_vert_40
T_15_4_sp4_v_t_36
T_15_8_sp4_v_t_36
T_12_12_sp4_h_l_6
T_11_12_sp4_v_t_43
T_10_16_lc_trk_g1_6
T_10_16_wire_logic_cluster/lc_3/in_0

T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span4_vert_40
T_15_4_sp4_v_t_36
T_15_8_sp4_v_t_36
T_12_12_sp4_h_l_6
T_11_12_sp4_v_t_43
T_10_16_lc_trk_g1_6
T_10_16_wire_logic_cluster/lc_6/in_3

End 

Net : transmit_module.video_signal_controller.VGA_Y_9
T_10_24_wire_logic_cluster/lc_1/out
T_10_22_sp4_v_t_47
T_9_23_lc_trk_g3_7
T_9_23_wire_logic_cluster/lc_6/in_0

T_10_24_wire_logic_cluster/lc_1/out
T_10_24_lc_trk_g3_1
T_10_24_wire_logic_cluster/lc_1/in_1

T_10_24_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g2_1
T_9_24_wire_logic_cluster/lc_6/in_1

T_10_24_wire_logic_cluster/lc_1/out
T_10_20_sp4_v_t_39
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_5/in_3

T_10_24_wire_logic_cluster/lc_1/out
T_10_20_sp4_v_t_39
T_9_22_lc_trk_g0_2
T_9_22_wire_logic_cluster/lc_2/in_0

End 

Net : transmit_module.video_signal_controller.VGA_Y_4
T_10_23_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g3_4
T_9_23_wire_logic_cluster/lc_5/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_10_23_lc_trk_g3_4
T_10_23_wire_logic_cluster/lc_4/in_1

T_10_23_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g3_4
T_9_23_wire_logic_cluster/lc_3/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_4/in_1

T_10_23_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_1/in_0

T_10_23_wire_logic_cluster/lc_4/out
T_11_22_sp4_v_t_41
T_11_26_sp4_v_t_42
T_11_28_lc_trk_g3_7
T_11_28_wire_logic_cluster/lc_7/in_3

T_10_23_wire_logic_cluster/lc_4/out
T_8_23_sp4_h_l_5
T_7_23_sp4_v_t_46
T_6_25_lc_trk_g0_0
T_6_25_wire_logic_cluster/lc_3/in_1

End 

Net : transmit_module.video_signal_controller.VGA_Y_2
T_10_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g2_2
T_9_23_wire_logic_cluster/lc_5/in_1

T_10_23_wire_logic_cluster/lc_2/out
T_10_23_lc_trk_g1_2
T_10_23_wire_logic_cluster/lc_2/in_1

T_10_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g2_2
T_9_23_wire_logic_cluster/lc_3/in_1

T_10_23_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_4/in_3

T_10_23_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_0/in_3

T_10_23_wire_logic_cluster/lc_2/out
T_10_21_sp12_v_t_23
T_10_28_lc_trk_g3_3
T_10_28_wire_logic_cluster/lc_6/in_0

T_10_23_wire_logic_cluster/lc_2/out
T_10_22_sp4_v_t_36
T_7_22_sp4_h_l_7
T_6_22_lc_trk_g1_7
T_6_22_wire_logic_cluster/lc_3/in_3

End 

Net : transmit_module.video_signal_controller.n1024
T_10_24_wire_logic_cluster/lc_2/cout
T_10_24_wire_logic_cluster/lc_3/in_3

End 

Net : transmit_module.video_signal_controller.n1008
T_10_21_wire_logic_cluster/lc_1/cout
T_10_21_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.n1023
T_10_24_wire_logic_cluster/lc_1/cout
T_10_24_wire_logic_cluster/lc_2/in_3

Net : transmit_module.video_signal_controller.n1007
T_10_21_wire_logic_cluster/lc_0/cout
T_10_21_wire_logic_cluster/lc_1/in_3

Net : transmit_module.video_signal_controller.n1022
T_10_24_wire_logic_cluster/lc_0/cout
T_10_24_wire_logic_cluster/lc_1/in_3

Net : bfn_10_21_0_
T_10_21_wire_logic_cluster/carry_in_mux/cout
T_10_21_wire_logic_cluster/lc_0/in_3

Net : receive_module.rx_counter.n1197
T_10_16_wire_logic_cluster/lc_3/out
T_10_15_sp4_v_t_38
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_10_16_wire_logic_cluster/lc_3/out
T_10_15_sp4_v_t_38
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_10_16_wire_logic_cluster/lc_3/out
T_10_15_sp4_v_t_38
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_10_16_wire_logic_cluster/lc_3/out
T_10_15_sp4_v_t_38
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_10_16_wire_logic_cluster/lc_3/out
T_10_15_sp4_v_t_38
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_10_16_wire_logic_cluster/lc_3/out
T_10_15_sp4_v_t_38
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_5/cen

T_10_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

End 

Net : bfn_10_24_0_
T_10_24_wire_logic_cluster/carry_in_mux/cout
T_10_24_wire_logic_cluster/lc_0/in_3

Net : transmit_module.video_signal_controller.n1020
T_10_23_wire_logic_cluster/lc_6/cout
T_10_23_wire_logic_cluster/lc_7/in_3

Net : transmit_module.video_signal_controller.n1005
T_10_20_wire_logic_cluster/lc_6/cout
T_10_20_wire_logic_cluster/lc_7/in_3

Net : transmit_module.video_signal_controller.n1019
T_10_23_wire_logic_cluster/lc_5/cout
T_10_23_wire_logic_cluster/lc_6/in_3

Net : transmit_module.video_signal_controller.n1004
T_10_20_wire_logic_cluster/lc_5/cout
T_10_20_wire_logic_cluster/lc_6/in_3

Net : transmit_module.video_signal_controller.n1018
T_10_23_wire_logic_cluster/lc_4/cout
T_10_23_wire_logic_cluster/lc_5/in_3

Net : transmit_module.video_signal_controller.n1003
T_10_20_wire_logic_cluster/lc_4/cout
T_10_20_wire_logic_cluster/lc_5/in_3

Net : transmit_module.video_signal_controller.n1017
T_10_23_wire_logic_cluster/lc_3/cout
T_10_23_wire_logic_cluster/lc_4/in_3

Net : transmit_module.video_signal_controller.n1002
T_10_20_wire_logic_cluster/lc_3/cout
T_10_20_wire_logic_cluster/lc_4/in_3

Net : transmit_module.video_signal_controller.n1016
T_10_23_wire_logic_cluster/lc_2/cout
T_10_23_wire_logic_cluster/lc_3/in_3

Net : transmit_module.video_signal_controller.n1001
T_10_20_wire_logic_cluster/lc_2/cout
T_10_20_wire_logic_cluster/lc_3/in_3

Net : transmit_module.video_signal_controller.n1015
T_10_23_wire_logic_cluster/lc_1/cout
T_10_23_wire_logic_cluster/lc_2/in_3

Net : transmit_module.video_signal_controller.n1000
T_10_20_wire_logic_cluster/lc_1/cout
T_10_20_wire_logic_cluster/lc_2/in_3

Net : transmit_module.video_signal_controller.n1014
T_10_23_wire_logic_cluster/lc_0/cout
T_10_23_wire_logic_cluster/lc_1/in_3

Net : transmit_module.video_signal_controller.n999
T_10_20_wire_logic_cluster/lc_0/cout
T_10_20_wire_logic_cluster/lc_1/in_3

Net : receive_module.rx_counter.n982
T_10_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g1_7
T_10_16_wire_logic_cluster/lc_1/in_3

T_10_16_wire_logic_cluster/lc_7/out
T_9_16_lc_trk_g2_7
T_9_16_wire_logic_cluster/lc_2/in_3

End 

Net : receive_module.rx_counter.FRAME_COUNTER_4
T_10_17_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g1_4
T_10_16_wire_logic_cluster/lc_7/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g3_4
T_10_17_wire_logic_cluster/lc_4/in_1

End 

Net : receive_module.rx_counter.FRAME_COUNTER_3
T_10_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_7/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_1

End 

Net : receive_module.rx_counter.FRAME_COUNTER_0
T_10_17_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g0_0
T_10_16_wire_logic_cluster/lc_7/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g3_0
T_10_17_wire_logic_cluster/lc_0/in_1

End 

Net : receive_module.rx_counter.FRAME_COUNTER_5
T_10_17_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g1_5
T_10_16_wire_logic_cluster/lc_0/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g1_5
T_10_17_wire_logic_cluster/lc_5/in_1

End 

Net : receive_module.rx_counter.old_VS
T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g3_6
T_10_16_wire_logic_cluster/lc_0/in_1

T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g3_6
T_10_16_input_2_3
T_10_16_wire_logic_cluster/lc_3/in_2

End 

Net : receive_module.rx_counter.FRAME_COUNTER_2
T_10_17_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g1_2
T_10_16_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_2/out
T_10_16_lc_trk_g0_2
T_10_16_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_10_17_lc_trk_g1_2
T_10_17_wire_logic_cluster/lc_2/in_1

End 

Net : receive_module.rx_counter.FRAME_COUNTER_1
T_10_17_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g1_1
T_10_16_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_10_16_lc_trk_g1_1
T_10_16_wire_logic_cluster/lc_5/in_3

T_10_17_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_1/in_1

End 

Net : receive_module.rx_counter.n4
T_10_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_2/in_0

End 

Net : receive_module.rx_counter.n1013
T_10_17_wire_logic_cluster/lc_4/cout
T_10_17_wire_logic_cluster/lc_5/in_3

End 

Net : receive_module.rx_counter.n1012
T_10_17_wire_logic_cluster/lc_3/cout
T_10_17_wire_logic_cluster/lc_4/in_3

Net : receive_module.rx_counter.n1011
T_10_17_wire_logic_cluster/lc_2/cout
T_10_17_wire_logic_cluster/lc_3/in_3

Net : receive_module.rx_counter.n1010
T_10_17_wire_logic_cluster/lc_1/cout
T_10_17_wire_logic_cluster/lc_2/in_3

Net : receive_module.rx_counter.n1009
T_10_17_wire_logic_cluster/lc_0/cout
T_10_17_wire_logic_cluster/lc_1/in_3

Net : receive_module.rx_counter.PULSE_1HZ
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

T_9_16_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_3/in_3

End 

Net : ADV_B_c_0
T_10_29_wire_logic_cluster/lc_4/out
T_11_28_sp4_v_t_41
T_11_32_sp4_v_t_41
T_11_33_lc_trk_g0_1
T_11_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_1
T_11_27_wire_logic_cluster/lc_1/out
T_12_27_sp4_h_l_2
T_15_27_sp4_v_t_42
T_16_31_sp4_h_l_1
T_19_31_sp4_v_t_36
T_19_33_lc_trk_g0_1
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_2
T_10_28_wire_logic_cluster/lc_6/out
T_9_28_sp12_h_l_0
T_20_28_sp12_v_t_23
T_20_33_lc_trk_g0_7
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_3
T_10_27_wire_logic_cluster/lc_4/out
T_11_27_sp12_h_l_0
T_20_27_sp4_h_l_11
T_23_27_sp4_v_t_41
T_24_31_sp4_h_l_10
T_27_31_sp4_v_t_47
T_27_33_lc_trk_g0_2
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_B_c_4
T_11_28_wire_logic_cluster/lc_7/out
T_9_28_sp12_h_l_1
T_19_28_sp4_h_l_10
T_22_28_sp4_v_t_47
T_23_32_sp4_h_l_4
T_26_32_sp4_v_t_41
T_26_33_lc_trk_g0_1
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_6
T_11_30_wire_logic_cluster/lc_4/out
T_12_30_sp12_h_l_0
T_24_30_sp12_h_l_0
T_27_30_sp4_h_l_5
T_30_30_sp4_v_t_47
T_30_33_lc_trk_g0_7
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_7
T_10_30_wire_logic_cluster/lc_4/out
T_11_30_sp12_h_l_0
T_23_30_sp12_h_l_0
T_28_30_sp4_h_l_7
T_31_30_sp4_v_t_42
T_31_33_lc_trk_g1_2
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_CLK_c
T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_8
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_8
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_8
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_8
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_8
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_8
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_8
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_8
T_10_20_lc_trk_g2_0
T_10_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_21_sp4_v_t_39
T_13_21_sp4_h_l_8
T_9_21_sp4_h_l_8
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_21_sp4_v_t_39
T_13_21_sp4_h_l_8
T_9_21_sp4_h_l_8
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_21_sp4_v_t_39
T_13_21_sp4_h_l_8
T_9_21_sp4_h_l_8
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_19_sp4_v_t_41
T_13_23_sp4_h_l_9
T_9_23_sp4_h_l_0
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_19_sp4_v_t_41
T_13_23_sp4_h_l_9
T_9_23_sp4_h_l_0
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_19_sp4_v_t_41
T_13_23_sp4_h_l_9
T_9_23_sp4_h_l_0
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_19_sp4_v_t_41
T_13_23_sp4_h_l_9
T_9_23_sp4_h_l_0
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_19_sp4_v_t_41
T_13_23_sp4_h_l_9
T_9_23_sp4_h_l_0
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_19_sp4_v_t_41
T_13_23_sp4_h_l_9
T_9_23_sp4_h_l_0
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_19_sp4_v_t_41
T_13_23_sp4_h_l_9
T_9_23_sp4_h_l_0
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_16_19_sp4_v_t_41
T_13_23_sp4_h_l_9
T_9_23_sp4_h_l_0
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_16_20_sp4_v_t_40
T_13_24_sp4_h_l_5
T_9_24_sp4_h_l_8
T_10_24_lc_trk_g2_0
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_16_20_sp4_v_t_40
T_13_24_sp4_h_l_5
T_9_24_sp4_h_l_8
T_10_24_lc_trk_g2_0
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_16_20_sp4_v_t_40
T_13_24_sp4_h_l_5
T_9_24_sp4_h_l_8
T_10_24_lc_trk_g2_0
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_16_20_sp4_v_t_40
T_13_24_sp4_h_l_5
T_9_24_sp4_h_l_8
T_10_24_lc_trk_g2_0
T_10_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span4_vert_36
T_16_4_sp4_v_t_44
T_16_8_sp4_v_t_40
T_16_12_sp4_v_t_40
T_16_16_sp4_v_t_40
T_13_20_sp4_h_l_5
T_9_20_sp4_h_l_8
T_5_20_sp4_h_l_11
T_0_20_span4_horz_7
T_0_16_span4_vert_t_13
T_0_18_lc_trk_g1_1
T_0_18_wire_io_cluster/io_0/D_OUT_0

T_16_0_wire_io_cluster/io_1/D_IN_0
T_16_0_span12_vert_4
T_16_3_sp12_v_t_23
T_16_15_sp12_v_t_23
T_17_27_sp12_h_l_0
T_26_27_sp4_h_l_11
T_29_27_sp4_v_t_46
T_29_31_sp4_v_t_39
T_29_33_lc_trk_g1_2
T_29_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_B_c_5
T_11_30_wire_logic_cluster/lc_7/out
T_9_30_sp12_h_l_1
T_21_30_sp12_h_l_1
T_25_30_sp4_h_l_4
T_28_30_sp4_v_t_41
T_28_33_lc_trk_g0_1
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : bfn_10_23_0_
Net : bfn_10_20_0_
Net : transmit_module.video_signal_controller.VGA_VISIBLE
T_9_22_wire_logic_cluster/lc_2/out
T_9_21_sp4_v_t_36
T_9_24_lc_trk_g1_4
T_9_24_wire_logic_cluster/lc_1/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_1
T_7_22_lc_trk_g1_4
T_7_22_wire_logic_cluster/lc_7/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_1
T_6_22_lc_trk_g0_1
T_6_22_wire_logic_cluster/lc_3/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_8_22_sp4_v_t_44
T_7_23_lc_trk_g3_4
T_7_23_wire_logic_cluster/lc_3/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_20_sp12_v_t_23
T_9_27_lc_trk_g3_3
T_9_27_wire_logic_cluster/lc_2/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_20_sp12_v_t_23
T_9_27_lc_trk_g3_3
T_9_27_wire_logic_cluster/lc_7/in_1

T_9_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_1
T_6_22_sp4_v_t_36
T_6_24_lc_trk_g2_1
T_6_24_wire_logic_cluster/lc_6/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_37
T_10_25_sp4_v_t_45
T_10_27_lc_trk_g3_0
T_10_27_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_12_22_sp4_v_t_39
T_11_26_lc_trk_g1_2
T_11_26_wire_logic_cluster/lc_1/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_37
T_10_25_sp4_v_t_45
T_10_27_lc_trk_g3_0
T_10_27_wire_logic_cluster/lc_3/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_1
T_6_22_sp4_v_t_36
T_6_25_lc_trk_g1_4
T_6_25_wire_logic_cluster/lc_0/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_1
T_6_22_sp4_v_t_36
T_6_25_lc_trk_g1_4
T_6_25_wire_logic_cluster/lc_6/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_7_22_sp4_h_l_1
T_6_22_sp4_v_t_36
T_6_25_lc_trk_g1_4
T_6_25_wire_logic_cluster/lc_3/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_8_22_sp4_v_t_44
T_8_26_sp4_v_t_37
T_7_27_lc_trk_g2_5
T_7_27_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_37
T_10_25_sp4_v_t_45
T_10_28_lc_trk_g0_5
T_10_28_wire_logic_cluster/lc_6/in_3

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_12_22_sp4_v_t_39
T_12_26_sp4_v_t_40
T_11_27_lc_trk_g3_0
T_11_27_wire_logic_cluster/lc_1/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_37
T_10_25_sp4_v_t_45
T_10_29_lc_trk_g1_0
T_10_29_wire_logic_cluster/lc_4/in_1

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_12_22_sp4_v_t_39
T_12_26_sp4_v_t_40
T_11_28_lc_trk_g1_5
T_11_28_wire_logic_cluster/lc_7/in_1

T_9_22_wire_logic_cluster/lc_2/out
T_10_21_sp4_v_t_37
T_10_25_sp4_v_t_45
T_10_29_sp4_v_t_45
T_10_30_lc_trk_g3_5
T_10_30_wire_logic_cluster/lc_4/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_12_22_sp4_v_t_39
T_12_26_sp4_v_t_40
T_11_30_lc_trk_g1_5
T_11_30_wire_logic_cluster/lc_4/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_12_22_sp4_v_t_39
T_12_26_sp4_v_t_40
T_11_30_lc_trk_g1_5
T_11_30_wire_logic_cluster/lc_7/in_1

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_8_22_sp4_v_t_44
T_8_26_sp4_v_t_37
T_7_30_lc_trk_g1_0
T_7_30_wire_logic_cluster/lc_7/in_0

T_9_22_wire_logic_cluster/lc_2/out
T_9_22_sp4_h_l_9
T_8_22_sp4_v_t_44
T_8_26_sp4_v_t_37
T_7_30_lc_trk_g1_0
T_7_30_wire_logic_cluster/lc_1/in_0

End 

Net : transmit_module.video_signal_controller.VGA_VISIBLE_N_275
T_9_22_wire_logic_cluster/lc_5/out
T_9_21_lc_trk_g0_5
T_9_21_wire_logic_cluster/lc_0/in_3

End 

Net : transmit_module.video_signal_controller.VGA_VISIBLE_cascade_
T_9_22_wire_logic_cluster/lc_2/ltout
T_9_22_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_10_17_0_
Net : VGA_HS_N_267
T_7_21_wire_logic_cluster/lc_1/out
T_3_21_sp12_h_l_1
T_0_21_span12_horz_21
T_0_21_lc_trk_g1_5
T_0_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : GB_BUFFER_TVP_CLK_c_THRU_CO
T_16_1_wire_logic_cluster/lc_6/out
T_17_0_span4_vert_13
T_13_0_span4_horz_r_2
T_13_0_lc_trk_g1_2
T_16_0_wire_pll/REFERENCECLK

End 

Net : TVP_CLK_c
T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_16_1_glb2local_0
T_16_1_lc_trk_g0_4
T_16_1_wire_logic_cluster/lc_6/in_0

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_10_16_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_10_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_10_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_10_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_10_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_10_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_10_17_wire_logic_cluster/lc_3/clk

T_17_0_wire_io_cluster/io_0/gbout
T_16_0_wire_pll/outglobalb
T_0_0_glb_netwk_3
T_9_16_wire_logic_cluster/lc_3/clk

End 

Net : LED_c
T_9_15_wire_logic_cluster/lc_3/out
T_3_15_sp12_h_l_1
T_14_3_sp12_v_t_22
T_15_3_sp12_h_l_1
T_19_3_sp4_h_l_4
T_22_0_span4_vert_34
T_22_0_lc_trk_g1_2
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DEBUG_c_7
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_4
T_10_8_sp12_v_t_23
T_10_14_sp4_v_t_39
T_9_15_lc_trk_g2_7
T_9_15_wire_logic_cluster/lc_3/in_0

End 

Net : CONSTANT_ONE_NET
T_16_1_wire_logic_cluster/lc_5/out
T_17_1_sp4_h_l_10
T_20_0_span4_vert_10
T_20_0_lc_trk_g1_2
T_16_0_wire_pll/RESET

T_16_1_wire_logic_cluster/lc_5/out
T_16_0_span12_vert_10
T_16_6_sp12_v_t_22
T_16_18_sp12_v_t_22
T_16_25_sp4_v_t_38
T_17_29_sp4_h_l_9
T_20_29_sp4_v_t_44
T_20_33_lc_trk_g1_1
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_VSYNC_c
T_9_22_wire_logic_cluster/lc_1/out
T_5_22_sp12_h_l_1
T_0_22_span12_horz_17
T_0_22_lc_trk_g0_1
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_7
T_7_30_wire_logic_cluster/lc_7/out
T_0_30_span12_horz_9
T_0_30_lc_trk_g1_1
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_6
T_7_30_wire_logic_cluster/lc_1/out
T_3_30_sp12_h_l_1
T_0_30_span12_horz_21
T_0_30_lc_trk_g0_5
T_0_30_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_5
T_6_25_wire_logic_cluster/lc_6/out
T_0_25_span12_horz_8
T_0_25_lc_trk_g1_0
T_0_25_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_4
T_6_25_wire_logic_cluster/lc_3/out
T_0_25_span12_horz_2
T_0_25_lc_trk_g0_2
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_3
T_7_22_wire_logic_cluster/lc_7/out
T_7_21_sp4_v_t_46
T_4_21_sp4_h_l_11
T_0_21_span4_horz_18
T_0_21_lc_trk_g1_2
T_0_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : ADV_R_c_2
T_6_22_wire_logic_cluster/lc_3/out
T_0_22_span12_horz_2
T_0_22_lc_trk_g0_2
T_0_22_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_1
T_7_27_wire_logic_cluster/lc_4/out
T_0_27_span12_horz_3
T_0_27_lc_trk_g1_3
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_R_c_0
T_9_27_wire_logic_cluster/lc_7/out
T_0_27_span12_horz_5
T_0_27_lc_trk_g0_5
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n10_cascade_
T_9_22_wire_logic_cluster/lc_4/ltout
T_9_22_wire_logic_cluster/lc_5/in_2

End 

Net : transmit_module.video_signal_controller.n1105
T_9_23_wire_logic_cluster/lc_0/out
T_9_21_sp4_v_t_45
T_9_22_lc_trk_g2_5
T_9_22_wire_logic_cluster/lc_5/in_0

End 

Net : ADV_G_c_7
T_11_26_wire_logic_cluster/lc_1/out
T_11_23_sp12_v_t_22
T_11_33_lc_trk_g1_5
T_11_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n1119
T_9_24_wire_logic_cluster/lc_7/out
T_9_21_sp4_v_t_38
T_9_22_lc_trk_g2_6
T_9_22_input_2_0
T_9_22_wire_logic_cluster/lc_0/in_2

T_9_24_wire_logic_cluster/lc_7/out
T_9_19_sp12_v_t_22
T_9_21_lc_trk_g2_5
T_9_21_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.n1144_cascade_
T_7_21_wire_logic_cluster/lc_6/ltout
T_7_21_wire_logic_cluster/lc_7/in_2

End 

Net : transmit_module.video_signal_controller.n1175
T_9_24_wire_logic_cluster/lc_6/out
T_9_18_sp12_v_t_23
T_9_22_lc_trk_g2_0
T_9_22_wire_logic_cluster/lc_1/in_1

End 

Net : transmit_module.video_signal_controller.n1181
T_7_21_wire_logic_cluster/lc_7/out
T_7_21_lc_trk_g1_7
T_7_21_wire_logic_cluster/lc_1/in_1

End 

Net : ADV_G_c_6
T_10_27_wire_logic_cluster/lc_3/out
T_10_26_sp12_v_t_22
T_10_33_lc_trk_g1_2
T_10_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n1196
T_7_21_wire_logic_cluster/lc_2/out
T_7_21_lc_trk_g3_2
T_7_21_wire_logic_cluster/lc_1/in_0

End 

Net : transmit_module.video_signal_controller.n12_cascade_
T_7_21_wire_logic_cluster/lc_0/ltout
T_7_21_wire_logic_cluster/lc_1/in_2

End 

Net : ADV_G_c_5
T_9_22_wire_logic_cluster/lc_3/out
T_9_21_sp12_v_t_22
T_9_33_lc_trk_g1_1
T_9_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_4
T_6_24_wire_logic_cluster/lc_6/out
T_6_24_sp4_h_l_1
T_5_24_sp4_v_t_36
T_5_28_sp4_v_t_44
T_5_32_sp4_v_t_40
T_5_33_lc_trk_g0_0
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n15_cascade_
T_9_22_wire_logic_cluster/lc_0/ltout
T_9_22_wire_logic_cluster/lc_1/in_2

End 

Net : transmit_module.video_signal_controller.n18
T_9_21_wire_logic_cluster/lc_1/out
T_9_21_lc_trk_g0_1
T_9_21_wire_logic_cluster/lc_0/in_1

End 

Net : transmit_module.video_signal_controller.n18_cascade_
T_9_21_wire_logic_cluster/lc_1/ltout
T_9_21_wire_logic_cluster/lc_2/in_2

End 

Net : transmit_module.video_signal_controller.n22
T_9_22_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g2_7
T_9_22_wire_logic_cluster/lc_0/in_1

End 

Net : transmit_module.video_signal_controller.n318
T_9_23_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g1_7
T_9_22_wire_logic_cluster/lc_5/in_1

T_9_23_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g1_7
T_9_22_wire_logic_cluster/lc_0/in_0

End 

Net : ADV_G_c_3
T_7_23_wire_logic_cluster/lc_3/out
T_7_22_sp12_v_t_22
T_7_25_sp4_v_t_42
T_7_29_sp4_v_t_42
T_3_33_span4_horz_r_1
T_3_33_lc_trk_g1_1
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : ADV_G_c_2
T_9_24_wire_logic_cluster/lc_1/out
T_5_24_sp12_h_l_1
T_4_24_sp12_v_t_22
T_4_33_lc_trk_g0_6
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n534_cascade_
T_9_23_wire_logic_cluster/lc_3/ltout
T_9_23_wire_logic_cluster/lc_4/in_2

End 

Net : ADV_G_c_1
T_6_25_wire_logic_cluster/lc_0/out
T_6_25_sp4_h_l_5
T_5_25_sp4_v_t_46
T_5_29_sp4_v_t_42
T_1_33_span4_horz_r_1
T_3_33_lc_trk_g0_1
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n6
T_9_21_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g1_2
T_9_22_wire_logic_cluster/lc_2/in_3

End 

Net : transmit_module.video_signal_controller.n7
T_9_21_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g0_0
T_9_22_input_2_2
T_9_22_wire_logic_cluster/lc_2/in_2

End 

Net : ADV_G_c_0
T_9_27_wire_logic_cluster/lc_2/out
T_9_26_sp4_v_t_36
T_6_30_sp4_h_l_6
T_5_30_sp4_v_t_43
T_1_33_span4_horz_r_3
T_2_33_lc_trk_g1_7
T_2_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : transmit_module.video_signal_controller.n1125
T_9_23_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g1_4
T_9_22_wire_logic_cluster/lc_2/in_1

End 

