/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 344 240)
	(text "instruction_cache" (rect 5 0 91 12)(font "Arial" ))
	(text "inst" (rect 8 160 25 172)(font "Arial" ))
	(port
		(pt 280 152)
		(input)
		(text "mem_offset[15..0]" (rect 0 0 93 12)(font "Arial" ))
		(text "mem_offset[15..0]" (rect 162 144 255 156)(font "Arial" ))
		(line (pt 264 152)(pt 280 152)(line_width 3))
	)
	(port
		(pt 280 88)
		(input)
		(text "mem_inst_addr[5..0]" (rect 0 0 101 12)(font "Arial" ))
		(text "mem_inst_addr[5..0]" (rect 154 80 255 92)(font "Arial" ))
		(line (pt 264 88)(pt 280 88)(line_width 3))
	)
	(port
		(pt 280 136)
		(input)
		(text "mem_inst_bus[15..0]" (rect 0 0 103 12)(font "Arial" ))
		(text "mem_inst_bus[15..0]" (rect 152 128 255 140)(font "Arial" ))
		(line (pt 264 136)(pt 280 136)(line_width 3))
	)
	(port
		(pt 280 120)
		(input)
		(text "mem_we" (rect 0 0 43 12)(font "Arial" ))
		(text "mem_we" (rect 212 112 255 124)(font "Arial" ))
		(line (pt 264 120)(pt 280 120))
	)
	(port
		(pt 0 144)
		(input)
		(text "P_reg[15..0]" (rect 0 0 60 12)(font "Arial" ))
		(text "P_reg[15..0]" (rect 21 139 81 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "S_reg[15..0]" (rect 0 0 60 12)(font "Arial" ))
		(text "S_reg[15..0]" (rect 21 123 81 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 280 104)
		(input)
		(text "paging" (rect 0 0 31 12)(font "Arial" ))
		(text "paging" (rect 224 96 255 108)(font "Arial" ))
		(line (pt 264 104)(pt 280 104))
	)
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 25 12)(font "Arial" ))
		(text "clock" (rect 21 27 46 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 280 32)
		(output)
		(text "instruction[15..0]" (rect 0 0 82 12)(font "Arial" ))
		(text "instruction[15..0]" (rect 190 27 259 39)(font "Arial" ))
		(line (pt 280 32)(pt 264 32)(line_width 3))
	)
	(port
		(pt 0 104)
		(output)
		(text "bus[15..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "bus[15..0]" (rect 24 96 73 108)(font "Arial" ))
		(line (pt 16 104)(pt 0 104)(line_width 3))
	)
	(port
		(pt 280 48)
		(output)
		(text "double_increment" (rect 0 0 86 12)(font "Arial" ))
		(text "double_increment" (rect 187 43 259 55)(font "Arial" ))
		(line (pt 280 48)(pt 264 48))
	)
	(port
		(pt 0 80)
		(output)
		(text "mem_control_bus[3..0]" (rect 0 0 113 12)(font "Arial" ))
		(text "mem_control_bus[3..0]" (rect 24 72 137 84)(font "Arial" ))
		(line (pt 16 80)(pt 0 80)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 264 160))
	)
)
