================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                        | Instructions | Description                                                                            |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                             | 977          | After all functions are compiled and linked into a single design                       |
|               |                             |              |                                                                                        |
| Unroll/Inline |                             |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                  | 852          | user unroll pragmas are applied                                                        |
|               | (2) simplification          | 634          | simplification of applied user unroll pragmas                                          |
|               | (3) inline                  | 556          | user inline pragmas are applied                                                        |
|               | (4) simplification          | 554          | simplification of applied user inline pragmas                                          |
|               |                             |              |                                                                                        |
| Array/Struct  |                             |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition         | 544          | user array partition pragmas are applied                                               |
|               | (2) simplification          | 544          | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate  | 544          | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape           | 544          | apply array reshape pragmas                                                            |
|               | (5) access patterns         | 559          | array access pattern optmizations                                                      |
|               |                             |              |                                                                                        |
| Performance   |                             |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification     | 544          | loop and instruction simplification                                                    |
|               | (2) parallelization         | 544          | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) simplification          | 544          | simplification of design after performance transformations                             |
|               |                             |              |                                                                                        |
| HW Transforms |                             |              | After hardware transfomations                                                          |
|               | (1) lowering                | 595          | initial conversion to HW specific instructions                                         |
|               | (2) optimizations           | 775          | high level synthesis optimizations                                                     |
+---------------+-----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+------------------------------------+----------------+---------------+---------------+--------------+-------------+---------------+
| Function                           | Location       | Compile/Link  | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+------------------------------------+----------------+---------------+---------------+--------------+-------------+---------------+
| + backprop                         | backprop.c:330 | 977           | 554           | 559          | 544         | 775           |
|  + matrix_vector_product_with_b... | backprop.c:54  |  54           |  34           |  36          |  35         |  51           |
|     add_bias_to_activations        | backprop.c:43  |  19           |               |              |             |               |
|    RELU                            | backprop.c:33  |  90 (3 calls) |               |              |             |               |
|  + matrix_vector_product_with_b... | backprop.c:72  |  54           |  34           |  35          |  34         |  49           |
|     add_bias_to_activations        | backprop.c:43  |  19           |               |              |             |               |
|  + matrix_vector_product_with_b... | backprop.c:90  |  54           |  34           |  35          |  34         |  49           |
|     add_bias_to_activations        | backprop.c:43  |  19           |               |              |             |               |
|    soft_max                        | backprop.c:16  |  33           |               |              |             |               |
|    take_difference                 | backprop.c:108 |  24           |               |              |             |               |
|    get_delta_matrix_weights3       | backprop.c:120 |  29           |  20           |  20          |  20         |  29           |
|    get_oracle_activations2         | backprop.c:135 |  44           |  26           |  27          |  26         |  36           |
|    get_delta_matrix_weights2       | backprop.c:153 |  29           |  20           |  20          |  20         |  29           |
|    get_oracle_activations1         | backprop.c:168 |  44           |  26           |  27          |  26         |  36           |
|    get_delta_matrix_weights1       | backprop.c:186 |  29           |  20           |  21          |  21         |  31           |
|    update_weights                  | backprop.c:201 | 340           | 196           | 205          | 196         | 282           |
+------------------------------------+----------------+---------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


