Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  8 10:58:39 2024
| Host         : DESKTOP-ThD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SCPU_TOP_timing_summary_routed.rpt -pb SCPU_TOP_timing_summary_routed.pb -rpx SCPU_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SCPU_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: rstn (HIGH)

 There are 1154 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][11]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][12]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][13]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][14]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][15]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][16]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][17]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][17]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][18]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][18]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][19]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][19]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][20]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][20]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][21]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][21]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][22]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][22]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][23]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][23]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][24]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][24]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][25]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][25]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][26]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][26]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][27]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][27]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][28]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][28]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][29]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][29]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][30]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][31]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][31]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RF/rf_reg[31][9]_P/Q (HIGH)

 There are 1154 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 1154 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2372 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.553        0.000                      0                   51        0.252        0.000                      0                   51       49.500        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.553        0.000                      0                   51        0.252        0.000                      0                   51       49.500        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.553ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 1.247ns (23.155%)  route 4.138ns (76.845%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.616     5.218    u_seg7x16/CLK
    SLICE_X62Y103        FDCE                                         r  u_seg7x16/i_data_store_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDCE (Prop_fdce_C_Q)         0.518     5.736 r  u_seg7x16/i_data_store_reg[21]/Q
                         net (fo=2, routed)           1.359     7.095    u_seg7x16/data2[5]
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.219 r  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=1, routed)           0.588     7.807    u_seg7x16/o_seg_r[5]_i_4_n_0
    SLICE_X64Y100        LUT4 (Prop_lut4_I1_O)        0.124     7.931 r  u_seg7x16/o_seg_r[5]_i_2/O
                         net (fo=3, routed)           1.078     9.009    u_seg7x16/sel0[5]
    SLICE_X61Y100        LUT5 (Prop_lut5_I4_O)        0.149     9.158 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           1.114    10.272    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X62Y99         LUT4 (Prop_lut4_I1_O)        0.332    10.604 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000    10.604    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X62Y99         FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.512   104.935    u_seg7x16/CLK
    SLICE_X62Y99         FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.180   105.115    
                         clock uncertainty           -0.035   105.079    
    SLICE_X62Y99         FDPE (Setup_fdpe_C_D)        0.077   105.156    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.156    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                 94.553    

Slack (MET) :             94.580ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 1.247ns (23.263%)  route 4.113ns (76.737%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.616     5.218    u_seg7x16/CLK
    SLICE_X62Y103        FDCE                                         r  u_seg7x16/i_data_store_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDCE (Prop_fdce_C_Q)         0.518     5.736 r  u_seg7x16/i_data_store_reg[21]/Q
                         net (fo=2, routed)           1.359     7.095    u_seg7x16/data2[5]
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.219 r  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=1, routed)           0.588     7.807    u_seg7x16/o_seg_r[5]_i_4_n_0
    SLICE_X64Y100        LUT4 (Prop_lut4_I1_O)        0.124     7.931 r  u_seg7x16/o_seg_r[5]_i_2/O
                         net (fo=3, routed)           1.078     9.009    u_seg7x16/sel0[5]
    SLICE_X61Y100        LUT5 (Prop_lut5_I4_O)        0.149     9.158 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           1.089    10.247    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X62Y99         LUT4 (Prop_lut4_I2_O)        0.332    10.579 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.579    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X62Y99         FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.512   104.935    u_seg7x16/CLK
    SLICE_X62Y99         FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.180   105.115    
                         clock uncertainty           -0.035   105.079    
    SLICE_X62Y99         FDPE (Setup_fdpe_C_D)        0.079   105.158    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.158    
                         arrival time                         -10.579    
  -------------------------------------------------------------------
                         slack                                 94.580    

Slack (MET) :             94.750ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.244ns (23.920%)  route 3.957ns (76.080%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.616     5.218    u_seg7x16/CLK
    SLICE_X62Y103        FDCE                                         r  u_seg7x16/i_data_store_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDCE (Prop_fdce_C_Q)         0.518     5.736 r  u_seg7x16/i_data_store_reg[21]/Q
                         net (fo=2, routed)           1.227     6.963    u_seg7x16/data2[5]
    SLICE_X66Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.087 r  u_seg7x16/o_seg_r[6]_i_15/O
                         net (fo=1, routed)           0.466     7.553    u_seg7x16/o_seg_r[6]_i_15_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=7, routed)           1.462     9.139    u_seg7x16/sel0[1]
    SLICE_X60Y100        LUT4 (Prop_lut4_I0_O)        0.150     9.289 r  u_seg7x16/o_seg_r[5]_i_3/O
                         net (fo=1, routed)           0.802    10.091    u_seg7x16/o_seg_r[5]_i_3_n_0
    SLICE_X59Y100        LUT4 (Prop_lut4_I2_O)        0.328    10.419 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000    10.419    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X59Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.494   104.916    u_seg7x16/CLK
    SLICE_X59Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X59Y100        FDPE (Setup_fdpe_C_D)        0.029   105.169    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.169    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                 94.750    

Slack (MET) :             94.977ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.014ns (20.180%)  route 4.011ns (79.820%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.617     5.219    u_seg7x16/CLK
    SLICE_X62Y100        FDCE                                         r  u_seg7x16/i_data_store_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y100        FDCE (Prop_fdce_C_Q)         0.518     5.737 f  u_seg7x16/i_data_store_reg[19]/Q
                         net (fo=2, routed)           1.117     6.854    u_seg7x16/data2[3]
    SLICE_X65Y102        LUT6 (Prop_lut6_I5_O)        0.124     6.978 f  u_seg7x16/o_seg_r[6]_i_17/O
                         net (fo=1, routed)           0.641     7.619    u_seg7x16/o_seg_r[6]_i_17_n_0
    SLICE_X65Y101        LUT6 (Prop_lut6_I3_O)        0.124     7.743 f  u_seg7x16/o_seg_r[6]_i_10/O
                         net (fo=8, routed)           1.587     9.330    u_seg7x16/sel0[3]
    SLICE_X60Y100        LUT5 (Prop_lut5_I3_O)        0.124     9.454 r  u_seg7x16/o_seg_r[4]_i_3/O
                         net (fo=1, routed)           0.666    10.120    u_seg7x16/o_seg_r[4]_i_3_n_0
    SLICE_X60Y100        LUT4 (Prop_lut4_I2_O)        0.124    10.244 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000    10.244    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X60Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.494   104.916    u_seg7x16/CLK
    SLICE_X60Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X60Y100        FDPE (Setup_fdpe_C_D)        0.081   105.221    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.221    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                 94.977    

Slack (MET) :             95.000ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.000ns  (logic 1.014ns (20.278%)  route 3.986ns (79.722%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.616     5.218    u_seg7x16/CLK
    SLICE_X62Y103        FDCE                                         r  u_seg7x16/i_data_store_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDCE (Prop_fdce_C_Q)         0.518     5.736 r  u_seg7x16/i_data_store_reg[21]/Q
                         net (fo=2, routed)           1.227     6.963    u_seg7x16/data2[5]
    SLICE_X66Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.087 r  u_seg7x16/o_seg_r[6]_i_15/O
                         net (fo=1, routed)           0.466     7.553    u_seg7x16/o_seg_r[6]_i_15_n_0
    SLICE_X66Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.677 r  u_seg7x16/o_seg_r[6]_i_9/O
                         net (fo=7, routed)           1.462     9.139    u_seg7x16/sel0[1]
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.124     9.263 r  u_seg7x16/o_seg_r[3]_i_3/O
                         net (fo=1, routed)           0.831    10.095    u_seg7x16/o_seg_r[3]_i_3_n_0
    SLICE_X60Y101        LUT4 (Prop_lut4_I2_O)        0.124    10.219 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000    10.219    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X60Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.494   104.916    u_seg7x16/CLK
    SLICE_X60Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X60Y101        FDPE (Setup_fdpe_C_D)        0.079   105.219    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.219    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 95.000    

Slack (MET) :             95.027ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.974ns  (logic 1.247ns (25.071%)  route 3.727ns (74.929%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.616     5.218    u_seg7x16/CLK
    SLICE_X62Y103        FDCE                                         r  u_seg7x16/i_data_store_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDCE (Prop_fdce_C_Q)         0.518     5.736 r  u_seg7x16/i_data_store_reg[21]/Q
                         net (fo=2, routed)           1.359     7.095    u_seg7x16/data2[5]
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.219 r  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=1, routed)           0.588     7.807    u_seg7x16/o_seg_r[5]_i_4_n_0
    SLICE_X64Y100        LUT4 (Prop_lut4_I1_O)        0.124     7.931 r  u_seg7x16/o_seg_r[5]_i_2/O
                         net (fo=3, routed)           1.078     9.009    u_seg7x16/sel0[5]
    SLICE_X61Y100        LUT5 (Prop_lut5_I4_O)        0.149     9.158 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.702     9.860    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X60Y100        LUT4 (Prop_lut4_I1_O)        0.332    10.192 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000    10.192    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X60Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.494   104.916    u_seg7x16/CLK
    SLICE_X60Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X60Y100        FDPE (Setup_fdpe_C_D)        0.079   105.219    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.219    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                 95.027    

Slack (MET) :             95.186ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.247ns (26.163%)  route 3.519ns (73.837%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.616     5.218    u_seg7x16/CLK
    SLICE_X62Y103        FDCE                                         r  u_seg7x16/i_data_store_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y103        FDCE (Prop_fdce_C_Q)         0.518     5.736 r  u_seg7x16/i_data_store_reg[21]/Q
                         net (fo=2, routed)           1.359     7.095    u_seg7x16/data2[5]
    SLICE_X65Y102        LUT6 (Prop_lut6_I1_O)        0.124     7.219 r  u_seg7x16/o_seg_r[5]_i_4/O
                         net (fo=1, routed)           0.588     7.807    u_seg7x16/o_seg_r[5]_i_4_n_0
    SLICE_X64Y100        LUT4 (Prop_lut4_I1_O)        0.124     7.931 r  u_seg7x16/o_seg_r[5]_i_2/O
                         net (fo=3, routed)           1.078     9.009    u_seg7x16/sel0[5]
    SLICE_X61Y100        LUT5 (Prop_lut5_I4_O)        0.149     9.158 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=6, routed)           0.495     9.653    u_seg7x16/o_seg_r[6]_i_3_n_0
    SLICE_X61Y100        LUT4 (Prop_lut4_I1_O)        0.332     9.985 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.985    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X61Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.494   104.916    u_seg7x16/CLK
    SLICE_X61Y100        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.175    
                         clock uncertainty           -0.035   105.140    
    SLICE_X61Y100        FDPE (Setup_fdpe_C_D)        0.031   105.171    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.171    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 95.186    

Slack (MET) :             95.811ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.153ns (28.230%)  route 2.931ns (71.770%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 104.916 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.615     5.217    u_seg7x16/CLK
    SLICE_X60Y101        FDCE                                         r  u_seg7x16/i_data_store_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.518     5.735 r  u_seg7x16/i_data_store_reg[15]/Q
                         net (fo=2, routed)           1.199     6.935    u_seg7x16/data1[7]
    SLICE_X67Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.059 r  u_seg7x16/o_seg_r[7]_i_3/O
                         net (fo=1, routed)           0.000     7.059    u_seg7x16/o_seg_r[7]_i_3_n_0
    SLICE_X67Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     7.271 r  u_seg7x16/o_seg_r_reg[7]_i_2/O
                         net (fo=2, routed)           1.212     8.483    u_seg7x16/seg_data_r__63[7]
    SLICE_X61Y100        LUT2 (Prop_lut2_I0_O)        0.299     8.782 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=1, routed)           0.520     9.302    u_seg7x16/o_seg_r[7]_i_1_n_0
    SLICE_X61Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.494   104.916    u_seg7x16/CLK
    SLICE_X61Y101        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.279   105.195    
                         clock uncertainty           -0.035   105.160    
    SLICE_X61Y101        FDPE (Setup_fdpe_C_D)       -0.047   105.113    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        105.113    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                 95.811    

Slack (MET) :             97.489ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clkdiv_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.748 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.748    clkdiv_reg[24]_i_1_n_6
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                 97.489    

Slack (MET) :             97.510ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 2.013ns (80.730%)  route 0.480ns (19.270%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 104.935 - 100.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.631     5.234    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.456     5.690 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.480     6.170    clkdiv_reg_n_0_[1]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.844 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.844    clkdiv_reg[0]_i_1_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.958 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.958    clkdiv_reg[4]_i_1_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.072 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.072    clkdiv_reg[8]_i_1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    clkdiv_reg[12]_i_1_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.300    clkdiv_reg[16]_i_1_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.414 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.414    clkdiv_reg[20]_i_1_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.727 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.727    clkdiv_reg[24]_i_1_n_4
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         1.512   104.935    clk_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.276   105.211    
                         clock uncertainty           -0.035   105.175    
    SLICE_X51Y97         FDCE (Setup_fdce_C_D)        0.062   105.237    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.237    
                         arrival time                          -7.727    
  -------------------------------------------------------------------
                         slack                                 97.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_0_[11]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[8]_i_1_n_4
    SLICE_X51Y93         FDCE                                         r  clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y93         FDCE                                         r  clkdiv_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y93         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_0_[15]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[12]_i_1_n_4
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[19]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_0_[19]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[16]_i_1_n_4
    SLICE_X51Y95         FDCE                                         r  clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clkdiv_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clkdiv_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[23]/Q
                         net (fo=1, routed)           0.108     1.734    clkdiv_reg_n_0_[23]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    clkdiv_reg[20]_i_1_n_4
    SLICE_X51Y96         FDCE                                         r  clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  clkdiv_reg[23]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.108     1.733    clkdiv_reg_n_0_[3]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clkdiv_reg[0]_i_1_n_4
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  clkdiv_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y91         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.564     1.483    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.733    clkdiv_reg_n_0_[7]
    SLICE_X51Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clkdiv_reg[4]_i_1_n_4
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X51Y92         FDCE                                         r  clkdiv_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X51Y92         FDCE (Hold_fdce_C_D)         0.105     1.588    clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.567     1.486    u_seg7x16/CLK
    SLICE_X58Y97         FDCE                                         r  u_seg7x16/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  u_seg7x16/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.765    u_seg7x16/cnt_reg_n_0_[10]
    SLICE_X58Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  u_seg7x16/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    u_seg7x16/cnt_reg[8]_i_1_n_5
    SLICE_X58Y97         FDCE                                         r  u_seg7x16/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.838     2.003    u_seg7x16/CLK
    SLICE_X58Y97         FDCE                                         r  u_seg7x16/cnt_reg[10]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X58Y97         FDCE (Hold_fdce_C_D)         0.134     1.620    u_seg7x16/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_seg7x16/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.566     1.485    u_seg7x16/CLK
    SLICE_X58Y96         FDCE                                         r  u_seg7x16/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y96         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  u_seg7x16/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.764    u_seg7x16/cnt_reg_n_0_[6]
    SLICE_X58Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  u_seg7x16/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    u_seg7x16/cnt_reg[4]_i_1_n_5
    SLICE_X58Y96         FDCE                                         r  u_seg7x16/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.837     2.002    u_seg7x16/CLK
    SLICE_X58Y96         FDCE                                         r  u_seg7x16/cnt_reg[6]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X58Y96         FDCE (Hold_fdce_C_D)         0.134     1.619    u_seg7x16/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.105     1.731    clkdiv_reg_n_0_[12]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    clkdiv_reg[12]_i_1_n_7
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y94         FDCE                                         r  clkdiv_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clkdiv_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.105     1.731    clkdiv_reg_n_0_[16]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    clkdiv_reg[16]_i_1_n_7
    SLICE_X51Y95         FDCE                                         r  clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=115, routed)         0.835     2.000    clk_IBUF_BUFG
    SLICE_X51Y95         FDCE                                         r  clkdiv_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDCE (Hold_fdce_C_D)         0.105     1.589    clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y97    clkdiv_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y97    clkdiv_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y97    clkdiv_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y97    clkdiv_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y91    clkdiv_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y91    clkdiv_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y92    clkdiv_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y92    clkdiv_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X51Y92    clkdiv_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y97    clkdiv_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y97    clkdiv_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y97    clkdiv_reg[26]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y97    clkdiv_reg[27]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y91    clkdiv_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clkdiv_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clkdiv_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clkdiv_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X51Y92    clkdiv_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y102   u_seg7x16/i_data_store_reg[47]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y102   u_seg7x16/i_data_store_reg[49]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y102   u_seg7x16/i_data_store_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X67Y102   u_seg7x16/i_data_store_reg[52]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y102   u_seg7x16/i_data_store_reg[53]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X67Y102   u_seg7x16/i_data_store_reg[55]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X65Y102   u_seg7x16/i_data_store_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y102   u_seg7x16/i_data_store_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y102   u_seg7x16/i_data_store_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X64Y102   u_seg7x16/i_data_store_reg[33]/C



