# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica4.srcs/sources_1/new/alu1.vhd" \
"../../../../Practica4.srcs/sources_1/new/alun.vhd" \
"../../../../Practica4.srcs/sources_1/new/sum1.vhd" \
"../../../../Practica4.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
