
MassStorage.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800100  00001810  000018a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001810  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002d  00800144  00800144  000018e8  2**0
                  ALLOC
  3 .debug_aranges 00000358  00000000  00000000  000018e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000949  00000000  00000000  00001c40  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00006bf6  00000000  00000000  00002589  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001722  00000000  00000000  0000917f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00005504  00000000  00000000  0000a8a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004f0  00000000  00000000  0000fda8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000025be  00000000  00000000  00010298  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00002a09  00000000  00000000  00012856  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000004f8  00000000  00000000  0001525f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
 *  \param[in] BufferPtr     Pointer to the data source RAM buffer
 */
void DataflashManager_WriteBlocks_RAM(const uint32_t BlockAddress,
                                      uint16_t TotalBlocks,
                                      uint8_t* BufferPtr)
{
       0:	8b c0       	rjmp	.+278    	; 0x118 <__ctors_end>
	return true;
#endif
}

void Endpoint_ClearEndpoints(void)
{
       2:	00 00       	nop
	#if defined(USB_CAN_BE_BOTH)
	USB_CurrentMode = USB_MODE_None;
	#endif

	USB_IsInitialized = false;
}
       4:	a7 c0       	rjmp	.+334    	; 0x154 <__bad_interrupt>
uint8_t TEMPLATE_FUNC_NAME (const void* const Buffer,
                            uint16_t Length)
{
       6:	00 00       	nop
       8:	a5 c0       	rjmp	.+330    	; 0x154 <__bad_interrupt>
       a:	00 00       	nop
       c:	a3 c0       	rjmp	.+326    	; 0x154 <__bad_interrupt>
       e:	00 00       	nop
      10:	a1 c0       	rjmp	.+322    	; 0x154 <__bad_interrupt>
      12:	00 00       	nop
      14:	9f c0       	rjmp	.+318    	; 0x154 <__bad_interrupt>
      16:	00 00       	nop
      18:	9d c0       	rjmp	.+314    	; 0x154 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	9b c0       	rjmp	.+310    	; 0x154 <__bad_interrupt>
      1e:	00 00       	nop
      20:	99 c0       	rjmp	.+306    	; 0x154 <__bad_interrupt>
      22:	00 00       	nop
      24:	97 c0       	rjmp	.+302    	; 0x154 <__bad_interrupt>
      26:	00 00       	nop
      28:	e6 c7       	rjmp	.+4044   	; 0xff6 <__vector_10>
      2a:	00 00       	nop
      2c:	a7 c7       	rjmp	.+3918   	; 0xf7c <__vector_11>
      2e:	00 00       	nop
      30:	91 c0       	rjmp	.+290    	; 0x154 <__bad_interrupt>
      32:	00 00       	nop
      34:	8f c0       	rjmp	.+286    	; 0x154 <__bad_interrupt>
      36:	00 00       	nop
      38:	8d c0       	rjmp	.+282    	; 0x154 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	8b c0       	rjmp	.+278    	; 0x154 <__bad_interrupt>
      3e:	00 00       	nop
      40:	89 c0       	rjmp	.+274    	; 0x154 <__bad_interrupt>
      42:	00 00       	nop
      44:	87 c0       	rjmp	.+270    	; 0x154 <__bad_interrupt>
      46:	00 00       	nop
      48:	85 c0       	rjmp	.+266    	; 0x154 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	83 c0       	rjmp	.+262    	; 0x154 <__bad_interrupt>
      4e:	00 00       	nop
      50:	81 c0       	rjmp	.+258    	; 0x154 <__bad_interrupt>
      52:	00 00       	nop
      54:	7f c0       	rjmp	.+254    	; 0x154 <__bad_interrupt>
      56:	00 00       	nop
      58:	7d c0       	rjmp	.+250    	; 0x154 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	7b c0       	rjmp	.+246    	; 0x154 <__bad_interrupt>
      5e:	00 00       	nop
      60:	79 c0       	rjmp	.+242    	; 0x154 <__bad_interrupt>
      62:	00 00       	nop
      64:	77 c0       	rjmp	.+238    	; 0x154 <__bad_interrupt>
      66:	00 00       	nop
      68:	75 c0       	rjmp	.+234    	; 0x154 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	73 c0       	rjmp	.+230    	; 0x154 <__bad_interrupt>
      6e:	00 00       	nop
      70:	71 c0       	rjmp	.+226    	; 0x154 <__bad_interrupt>
      72:	00 00       	nop
      74:	6f c0       	rjmp	.+222    	; 0x154 <__bad_interrupt>
      76:	00 00       	nop
      78:	6d c0       	rjmp	.+218    	; 0x154 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	6b c0       	rjmp	.+214    	; 0x154 <__bad_interrupt>
      7e:	00 00       	nop
      80:	69 c0       	rjmp	.+210    	; 0x154 <__bad_interrupt>
      82:	00 00       	nop
      84:	67 c0       	rjmp	.+206    	; 0x154 <__bad_interrupt>
      86:	00 00       	nop
      88:	65 c0       	rjmp	.+202    	; 0x154 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	63 c0       	rjmp	.+198    	; 0x154 <__bad_interrupt>
      8e:	00 00       	nop
      90:	61 c0       	rjmp	.+194    	; 0x154 <__bad_interrupt>
      92:	00 00       	nop
      94:	5f c0       	rjmp	.+190    	; 0x154 <__bad_interrupt>
      96:	00 00       	nop

00000098 <DeviceDescriptor>:
      98:	12 01 10 01 00 00 00 08 eb 03 45 20 01 00 01 02     ..........E ....
      a8:	dc 01                                               ..

000000aa <ConfigurationDescriptor>:
      aa:	09 02 20 00 01 01 00 80 32 09 04 00 00 02 08 06     .. .....2.......
      ba:	50 00 07 05 83 02 40 00 01 07 05 04 02 40 00 01     P.....@......@..

000000ca <LanguageString>:
      ca:	04 03 09 04                                         ....

000000ce <ManufacturerString>:
      ce:	18 03 44 00 65 00 61 00 6e 00 20 00 43 00 61 00     ..D.e.a.n. .C.a.
      de:	6d 00 65 00 72 00 61 00 00 00                       m.e.r.a...

000000e8 <ProductString>:
      e8:	2e 03 4c 00 55 00 46 00 41 00 20 00 4d 00 61 00     ..L.U.F.A. .M.a.
      f8:	73 00 73 00 20 00 53 00 74 00 6f 00 72 00 61 00     s.s. .S.t.o.r.a.
     108:	67 00 65 00 20 00 44 00 65 00 6d 00 6f 00 00 00     g.e. .D.e.m.o...

00000118 <__ctors_end>:
     118:	11 24       	eor	r1, r1
     11a:	1f be       	out	0x3f, r1	; 63
     11c:	cf ef       	ldi	r28, 0xFF	; 255
     11e:	d0 e2       	ldi	r29, 0x20	; 32
     120:	de bf       	out	0x3e, r29	; 62
     122:	cd bf       	out	0x3d, r28	; 61

00000124 <__do_copy_data>:
     124:	11 e0       	ldi	r17, 0x01	; 1
     126:	a0 e0       	ldi	r26, 0x00	; 0
     128:	b1 e0       	ldi	r27, 0x01	; 1
     12a:	e0 e1       	ldi	r30, 0x10	; 16
     12c:	f8 e1       	ldi	r31, 0x18	; 24
     12e:	00 e0       	ldi	r16, 0x00	; 0
     130:	0b bf       	out	0x3b, r16	; 59
     132:	02 c0       	rjmp	.+4      	; 0x138 <__do_copy_data+0x14>
     134:	07 90       	elpm	r0, Z+
     136:	0d 92       	st	X+, r0
     138:	a4 34       	cpi	r26, 0x44	; 68
     13a:	b1 07       	cpc	r27, r17
     13c:	d9 f7       	brne	.-10     	; 0x134 <__do_copy_data+0x10>

0000013e <__do_clear_bss>:
     13e:	11 e0       	ldi	r17, 0x01	; 1
     140:	a4 e4       	ldi	r26, 0x44	; 68
     142:	b1 e0       	ldi	r27, 0x01	; 1
     144:	01 c0       	rjmp	.+2      	; 0x148 <.do_clear_bss_start>

00000146 <.do_clear_bss_loop>:
     146:	1d 92       	st	X+, r1

00000148 <.do_clear_bss_start>:
     148:	a1 37       	cpi	r26, 0x71	; 113
     14a:	b1 07       	cpc	r27, r17
     14c:	e1 f7       	brne	.-8      	; 0x146 <.do_clear_bss_loop>
     14e:	8d d1       	rcall	.+794    	; 0x46a <main>
     150:	0c 94 06 0c 	jmp	0x180c	; 0x180c <_exit>

00000154 <__bad_interrupt>:
     154:	55 cf       	rjmp	.-342    	; 0x0 <__vectors>

00000156 <EVENT_USB_Device_Connect>:
				PORTD &= ~LEDMask;
			}

			static inline void LEDs_SetAllLEDs(const uint8_t LEDMask)
			{
				PORTD = ((PORTD & ~LEDS_ALL_LEDS) | LEDMask);
     156:	8b b1       	in	r24, 0x0b	; 11
     158:	8f 70       	andi	r24, 0x0F	; 15
     15a:	80 6a       	ori	r24, 0xA0	; 160
     15c:	8b b9       	out	0x0b, r24	; 11
{
	/* Indicate USB enumerating */
	LEDs_SetAllLEDs(LEDMASK_USB_ENUMERATING);

	/* Reset the MSReset flag upon connection */
	IsMassStoreReset = false;
     15e:	10 92 44 01 	sts	0x0144, r1
}
     162:	08 95       	ret

00000164 <EVENT_USB_Device_Disconnect>:
     164:	8b b1       	in	r24, 0x0b	; 11
     166:	8f 70       	andi	r24, 0x0F	; 15
     168:	80 61       	ori	r24, 0x10	; 16
     16a:	8b b9       	out	0x0b, r24	; 11
 */
void EVENT_USB_Device_Disconnect(void)
{
	/* Indicate USB not ready */
	LEDs_SetAllLEDs(LEDMASK_USB_NOTREADY);
}
     16c:	08 95       	ret

0000016e <MassStorage_Task>:

/** Task to manage the Mass Storage interface, reading in Command Block Wrappers from the host, processing the SCSI commands they
 *  contain, and returning Command Status Wrappers back to the host to indicate the success or failure of the last issued command.
 */
void MassStorage_Task(void)
{
     16e:	0f 93       	push	r16
     170:	1f 93       	push	r17
     172:	df 93       	push	r29
     174:	cf 93       	push	r28
     176:	00 d0       	rcall	.+0      	; 0x178 <MassStorage_Task+0xa>
     178:	cd b7       	in	r28, 0x3d	; 61
     17a:	de b7       	in	r29, 0x3e	; 62
	/* Device must be connected and configured for the task to run */
	if (USB_DeviceState != DEVICE_STATE_Configured)
     17c:	80 91 68 01 	lds	r24, 0x0168
     180:	84 30       	cpi	r24, 0x04	; 4
     182:	09 f0       	breq	.+2      	; 0x186 <MassStorage_Task+0x18>
     184:	f9 c0       	rjmp	.+498    	; 0x378 <MassStorage_Task+0x20a>
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     186:	80 93 e9 00 	sts	0x00E9, r24
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
     18a:	80 91 e8 00 	lds	r24, 0x00E8

	/* Select the Data Out endpoint */
	Endpoint_SelectEndpoint(MASS_STORAGE_OUT_EPNUM);

	/* Abort if no command has been sent from the host */
	if (!(Endpoint_IsOUTReceived()))
     18e:	82 ff       	sbrs	r24, 2
     190:	c9 c0       	rjmp	.+402    	; 0x324 <MassStorage_Task+0x1b6>
	  return false;

	/* Read in command block header */
	BytesTransferred = 0;
     192:	1a 82       	std	Y+2, r1	; 0x02
     194:	19 82       	std	Y+1, r1	; 0x01
	while (Endpoint_Read_Stream_LE(&CommandBlock, (sizeof(CommandBlock) - sizeof(CommandBlock.SCSICommandData)),
     196:	8e 01       	movw	r16, r28
     198:	0f 5f       	subi	r16, 0xFF	; 255
     19a:	1f 4f       	sbci	r17, 0xFF	; 255
     19c:	05 c0       	rjmp	.+10     	; 0x1a8 <MassStorage_Task+0x3a>
	                               &BytesTransferred) == ENDPOINT_RWSTREAM_IncompleteTransfer)
	{
		/* Check if the current command is being aborted by the host */
		if (IsMassStoreReset)
     19e:	80 91 44 01 	lds	r24, 0x0144
     1a2:	88 23       	and	r24, r24
     1a4:	09 f0       	breq	.+2      	; 0x1a8 <MassStorage_Task+0x3a>
     1a6:	be c0       	rjmp	.+380    	; 0x324 <MassStorage_Task+0x1b6>
	if (!(Endpoint_IsOUTReceived()))
	  return false;

	/* Read in command block header */
	BytesTransferred = 0;
	while (Endpoint_Read_Stream_LE(&CommandBlock, (sizeof(CommandBlock) - sizeof(CommandBlock.SCSICommandData)),
     1a8:	85 e4       	ldi	r24, 0x45	; 69
     1aa:	91 e0       	ldi	r25, 0x01	; 1
     1ac:	6f e0       	ldi	r22, 0x0F	; 15
     1ae:	70 e0       	ldi	r23, 0x00	; 0
     1b0:	a8 01       	movw	r20, r16
     1b2:	0e 94 0f 0b 	call	0x161e	; 0x161e <Endpoint_Read_Stream_LE>
     1b6:	85 30       	cpi	r24, 0x05	; 5
     1b8:	91 f3       	breq	.-28     	; 0x19e <MassStorage_Task+0x30>
		if (IsMassStoreReset)
		  return false;
	}

	/* Verify the command block - abort if invalid */
	if ((CommandBlock.Signature         != MS_CBW_SIGNATURE) ||
     1ba:	80 91 45 01 	lds	r24, 0x0145
     1be:	90 91 46 01 	lds	r25, 0x0146
     1c2:	a0 91 47 01 	lds	r26, 0x0147
     1c6:	b0 91 48 01 	lds	r27, 0x0148
     1ca:	85 55       	subi	r24, 0x55	; 85
     1cc:	93 45       	sbci	r25, 0x53	; 83
     1ce:	a2 44       	sbci	r26, 0x42	; 66
     1d0:	b3 44       	sbci	r27, 0x43	; 67
     1d2:	89 f4       	brne	.+34     	; 0x1f6 <MassStorage_Task+0x88>
     1d4:	80 91 52 01 	lds	r24, 0x0152
     1d8:	88 23       	and	r24, r24
     1da:	69 f4       	brne	.+26     	; 0x1f6 <MassStorage_Task+0x88>
     1dc:	80 91 51 01 	lds	r24, 0x0151
     1e0:	90 e0       	ldi	r25, 0x00	; 0
     1e2:	8f 71       	andi	r24, 0x1F	; 31
     1e4:	90 70       	andi	r25, 0x00	; 0
     1e6:	89 2b       	or	r24, r25
     1e8:	31 f4       	brne	.+12     	; 0x1f6 <MassStorage_Task+0x88>
     1ea:	80 91 53 01 	lds	r24, 0x0153
     1ee:	88 23       	and	r24, r24
     1f0:	11 f0       	breq	.+4      	; 0x1f6 <MassStorage_Task+0x88>
     1f2:	81 31       	cpi	r24, 0x11	; 17
     1f4:	70 f0       	brcs	.+28     	; 0x212 <MassStorage_Task+0xa4>
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
     1f6:	80 91 eb 00 	lds	r24, 0x00EB
     1fa:	80 62       	ori	r24, 0x20	; 32
     1fc:	80 93 eb 00 	sts	0x00EB, r24
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     200:	83 e0       	ldi	r24, 0x03	; 3
     202:	80 93 e9 00 	sts	0x00E9, r24
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
     206:	80 91 eb 00 	lds	r24, 0x00EB
     20a:	80 62       	ori	r24, 0x20	; 32
     20c:	80 93 eb 00 	sts	0x00EB, r24
     210:	89 c0       	rjmp	.+274    	; 0x324 <MassStorage_Task+0x1b6>

		return false;
	}

	/* Read in command block command data */
	BytesTransferred = 0;
     212:	1a 82       	std	Y+2, r1	; 0x02
     214:	19 82       	std	Y+1, r1	; 0x01
	while (Endpoint_Read_Stream_LE(&CommandBlock.SCSICommandData, CommandBlock.SCSICommandLength,
     216:	8e 01       	movw	r16, r28
     218:	0f 5f       	subi	r16, 0xFF	; 255
     21a:	1f 4f       	sbci	r17, 0xFF	; 255
     21c:	05 c0       	rjmp	.+10     	; 0x228 <MassStorage_Task+0xba>
	                               &BytesTransferred) == ENDPOINT_RWSTREAM_IncompleteTransfer)
	{
		/* Check if the current command is being aborted by the host */
		if (IsMassStoreReset)
     21e:	80 91 44 01 	lds	r24, 0x0144
     222:	88 23       	and	r24, r24
     224:	09 f0       	breq	.+2      	; 0x228 <MassStorage_Task+0xba>
     226:	7e c0       	rjmp	.+252    	; 0x324 <MassStorage_Task+0x1b6>
		return false;
	}

	/* Read in command block command data */
	BytesTransferred = 0;
	while (Endpoint_Read_Stream_LE(&CommandBlock.SCSICommandData, CommandBlock.SCSICommandLength,
     228:	60 91 53 01 	lds	r22, 0x0153
     22c:	84 e5       	ldi	r24, 0x54	; 84
     22e:	91 e0       	ldi	r25, 0x01	; 1
     230:	70 e0       	ldi	r23, 0x00	; 0
     232:	a8 01       	movw	r20, r16
     234:	0e 94 0f 0b 	call	0x161e	; 0x161e <Endpoint_Read_Stream_LE>
     238:	85 30       	cpi	r24, 0x05	; 5
     23a:	89 f3       	breq	.-30     	; 0x21e <MassStorage_Task+0xb0>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
     23c:	80 91 e8 00 	lds	r24, 0x00E8
     240:	8b 77       	andi	r24, 0x7B	; 123
     242:	80 93 e8 00 	sts	0x00E8, r24
     246:	8b b1       	in	r24, 0x0b	; 11
     248:	8f 70       	andi	r24, 0x0F	; 15
     24a:	80 62       	ori	r24, 0x20	; 32
     24c:	8b b9       	out	0x0b, r24	; 11
	{
		/* Indicate busy */
		LEDs_SetAllLEDs(LEDMASK_USB_BUSY);

		/* Check direction of command, select Data IN endpoint if data is from the device */
		if (CommandBlock.Flags & MS_COMMAND_DIR_DATA_IN)
     24e:	80 91 51 01 	lds	r24, 0x0151
     252:	87 ff       	sbrs	r24, 7
     254:	03 c0       	rjmp	.+6      	; 0x25c <MassStorage_Task+0xee>
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     256:	83 e0       	ldi	r24, 0x03	; 3
     258:	80 93 e9 00 	sts	0x00E9, r24
		  Endpoint_SelectEndpoint(MASS_STORAGE_IN_EPNUM);

		/* Decode the received SCSI command, set returned status code */
		CommandStatus.Status = SCSI_DecodeSCSICommand() ? MS_SCSI_COMMAND_Pass : MS_SCSI_COMMAND_Fail;
     25c:	8e d4       	rcall	.+2332   	; 0xb7a <SCSI_DecodeSCSICommand>
     25e:	21 e0       	ldi	r18, 0x01	; 1
     260:	28 27       	eor	r18, r24
     262:	20 93 0c 01 	sts	0x010C, r18

		/* Load in the CBW tag into the CSW to link them together */
		CommandStatus.Tag = CommandBlock.Tag;
     266:	80 91 49 01 	lds	r24, 0x0149
     26a:	90 91 4a 01 	lds	r25, 0x014A
     26e:	a0 91 4b 01 	lds	r26, 0x014B
     272:	b0 91 4c 01 	lds	r27, 0x014C
     276:	80 93 04 01 	sts	0x0104, r24
     27a:	90 93 05 01 	sts	0x0105, r25
     27e:	a0 93 06 01 	sts	0x0106, r26
     282:	b0 93 07 01 	sts	0x0107, r27

		/* Load in the data residue counter into the CSW */
		CommandStatus.DataTransferResidue = CommandBlock.DataTransferLength;
     286:	80 91 4d 01 	lds	r24, 0x014D
     28a:	90 91 4e 01 	lds	r25, 0x014E
     28e:	a0 91 4f 01 	lds	r26, 0x014F
     292:	b0 91 50 01 	lds	r27, 0x0150
     296:	80 93 08 01 	sts	0x0108, r24
     29a:	90 93 09 01 	sts	0x0109, r25
     29e:	a0 93 0a 01 	sts	0x010A, r26
     2a2:	b0 93 0b 01 	sts	0x010B, r27

		/* Stall the selected data pipe if command failed (if data is still to be transferred) */
		if ((CommandStatus.Status == MS_SCSI_COMMAND_Fail) && (CommandStatus.DataTransferResidue))
     2a6:	21 30       	cpi	r18, 0x01	; 1
     2a8:	49 f4       	brne	.+18     	; 0x2bc <MassStorage_Task+0x14e>
     2aa:	00 97       	sbiw	r24, 0x00	; 0
     2ac:	a1 05       	cpc	r26, r1
     2ae:	b1 05       	cpc	r27, r1
     2b0:	29 f0       	breq	.+10     	; 0x2bc <MassStorage_Task+0x14e>
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
     2b2:	80 91 eb 00 	lds	r24, 0x00EB
     2b6:	80 62       	ori	r24, 0x20	; 32
     2b8:	80 93 eb 00 	sts	0x00EB, r24
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     2bc:	84 e0       	ldi	r24, 0x04	; 4
     2be:	80 93 e9 00 	sts	0x00E9, r24
     2c2:	04 c0       	rjmp	.+8      	; 0x2cc <MassStorage_Task+0x15e>

	/* While data pipe is stalled, wait until the host issues a control request to clear the stall */
	while (Endpoint_IsStalled())
	{
		/* Check if the current command is being aborted by the host */
		if (IsMassStoreReset)
     2c4:	80 91 44 01 	lds	r24, 0x0144
     2c8:	88 23       	and	r24, r24
     2ca:	41 f5       	brne	.+80     	; 0x31c <MassStorage_Task+0x1ae>
			 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
			 */
			static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsStalled(void)
			{
				return ((UECONX & (1 << STALLRQ)) ? true : false);
     2cc:	80 91 eb 00 	lds	r24, 0x00EB

	/* Select the Data Out endpoint */
	Endpoint_SelectEndpoint(MASS_STORAGE_OUT_EPNUM);

	/* While data pipe is stalled, wait until the host issues a control request to clear the stall */
	while (Endpoint_IsStalled())
     2d0:	85 fd       	sbrc	r24, 5
     2d2:	f8 cf       	rjmp	.-16     	; 0x2c4 <MassStorage_Task+0x156>
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     2d4:	83 e0       	ldi	r24, 0x03	; 3
     2d6:	80 93 e9 00 	sts	0x00E9, r24
     2da:	04 c0       	rjmp	.+8      	; 0x2e4 <MassStorage_Task+0x176>

	/* While data pipe is stalled, wait until the host issues a control request to clear the stall */
	while (Endpoint_IsStalled())
	{
		/* Check if the current command is being aborted by the host */
		if (IsMassStoreReset)
     2dc:	80 91 44 01 	lds	r24, 0x0144
     2e0:	88 23       	and	r24, r24
     2e2:	e1 f4       	brne	.+56     	; 0x31c <MassStorage_Task+0x1ae>
			 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
			 */
			static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsStalled(void)
			{
				return ((UECONX & (1 << STALLRQ)) ? true : false);
     2e4:	80 91 eb 00 	lds	r24, 0x00EB

	/* Select the Data In endpoint */
	Endpoint_SelectEndpoint(MASS_STORAGE_IN_EPNUM);

	/* While data pipe is stalled, wait until the host issues a control request to clear the stall */
	while (Endpoint_IsStalled())
     2e8:	85 fd       	sbrc	r24, 5
     2ea:	f8 cf       	rjmp	.-16     	; 0x2dc <MassStorage_Task+0x16e>
		if (IsMassStoreReset)
		  return;
	}

	/* Write the CSW to the endpoint */
	BytesTransferred = 0;
     2ec:	1a 82       	std	Y+2, r1	; 0x02
     2ee:	19 82       	std	Y+1, r1	; 0x01
	while (Endpoint_Write_Stream_LE(&CommandStatus, sizeof(CommandStatus),
     2f0:	8e 01       	movw	r16, r28
     2f2:	0f 5f       	subi	r16, 0xFF	; 255
     2f4:	1f 4f       	sbci	r17, 0xFF	; 255
     2f6:	04 c0       	rjmp	.+8      	; 0x300 <MassStorage_Task+0x192>
	                                &BytesTransferred) == ENDPOINT_RWSTREAM_IncompleteTransfer)
	{
		/* Check if the current command is being aborted by the host */
		if (IsMassStoreReset)
     2f8:	80 91 44 01 	lds	r24, 0x0144
     2fc:	88 23       	and	r24, r24
     2fe:	71 f4       	brne	.+28     	; 0x31c <MassStorage_Task+0x1ae>
		  return;
	}

	/* Write the CSW to the endpoint */
	BytesTransferred = 0;
	while (Endpoint_Write_Stream_LE(&CommandStatus, sizeof(CommandStatus),
     300:	80 e0       	ldi	r24, 0x00	; 0
     302:	91 e0       	ldi	r25, 0x01	; 1
     304:	6d e0       	ldi	r22, 0x0D	; 13
     306:	70 e0       	ldi	r23, 0x00	; 0
     308:	a8 01       	movw	r20, r16
     30a:	0e 94 60 0b 	call	0x16c0	; 0x16c0 <Endpoint_Write_Stream_LE>
     30e:	85 30       	cpi	r24, 0x05	; 5
     310:	99 f3       	breq	.-26     	; 0x2f8 <MassStorage_Task+0x18a>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
     312:	80 91 e8 00 	lds	r24, 0x00E8
     316:	8e 77       	andi	r24, 0x7E	; 126
     318:	80 93 e8 00 	sts	0x00E8, r24
     31c:	8b b1       	in	r24, 0x0b	; 11
     31e:	8f 70       	andi	r24, 0x0F	; 15
     320:	80 66       	ori	r24, 0x60	; 96
     322:	8b b9       	out	0x0b, r24	; 11
		/* Indicate ready */
		LEDs_SetAllLEDs(LEDMASK_USB_READY);
	}

	/* Check if a Mass Storage Reset occurred */
	if (IsMassStoreReset)
     324:	80 91 44 01 	lds	r24, 0x0144
     328:	88 23       	and	r24, r24
     32a:	31 f1       	breq	.+76     	; 0x378 <MassStorage_Task+0x20a>
			 *  \param[in] EndpointNumber Endpoint number whose FIFO buffers are to be reset.
			 */
			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber)
			{
				UERST = (1 << EndpointNumber);
     32c:	80 e1       	ldi	r24, 0x10	; 16
     32e:	80 93 ea 00 	sts	0x00EA, r24
				UERST = 0;
     332:	10 92 ea 00 	sts	0x00EA, r1
			 *  \param[in] EndpointNumber Endpoint number whose FIFO buffers are to be reset.
			 */
			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber)
			{
				UERST = (1 << EndpointNumber);
     336:	88 e0       	ldi	r24, 0x08	; 8
     338:	80 93 ea 00 	sts	0x00EA, r24
				UERST = 0;
     33c:	10 92 ea 00 	sts	0x00EA, r1
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     340:	84 e0       	ldi	r24, 0x04	; 4
     342:	80 93 e9 00 	sts	0x00E9, r24
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_ClearStall(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearStall(void)
			{
				UECONX |= (1 << STALLRQC);
     346:	80 91 eb 00 	lds	r24, 0x00EB
     34a:	80 61       	ori	r24, 0x10	; 16
     34c:	80 93 eb 00 	sts	0x00EB, r24

			/** Resets the data toggle of the currently selected endpoint. */
			static inline void Endpoint_ResetDataToggle(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetDataToggle(void)
			{
				UECONX |= (1 << RSTDT);
     350:	80 91 eb 00 	lds	r24, 0x00EB
     354:	88 60       	ori	r24, 0x08	; 8
     356:	80 93 eb 00 	sts	0x00EB, r24
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     35a:	83 e0       	ldi	r24, 0x03	; 3
     35c:	80 93 e9 00 	sts	0x00E9, r24
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_ClearStall(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearStall(void)
			{
				UECONX |= (1 << STALLRQC);
     360:	80 91 eb 00 	lds	r24, 0x00EB
     364:	80 61       	ori	r24, 0x10	; 16
     366:	80 93 eb 00 	sts	0x00EB, r24

			/** Resets the data toggle of the currently selected endpoint. */
			static inline void Endpoint_ResetDataToggle(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetDataToggle(void)
			{
				UECONX |= (1 << RSTDT);
     36a:	80 91 eb 00 	lds	r24, 0x00EB
     36e:	88 60       	ori	r24, 0x08	; 8
     370:	80 93 eb 00 	sts	0x00EB, r24
		Endpoint_SelectEndpoint(MASS_STORAGE_IN_EPNUM);
		Endpoint_ClearStall();
		Endpoint_ResetDataToggle();

		/* Clear the abort transfer flag */
		IsMassStoreReset = false;
     374:	10 92 44 01 	sts	0x0144, r1
	}
}
     378:	0f 90       	pop	r0
     37a:	0f 90       	pop	r0
     37c:	cf 91       	pop	r28
     37e:	df 91       	pop	r29
     380:	1f 91       	pop	r17
     382:	0f 91       	pop	r16
     384:	08 95       	ret

00000386 <EVENT_USB_Device_ControlRequest>:
 *  internally.
 */
void EVENT_USB_Device_ControlRequest(void)
{
	/* Process UFI specific control requests */
	switch (USB_ControlRequest.bRequest)
     386:	80 91 6a 01 	lds	r24, 0x016A
     38a:	8e 3f       	cpi	r24, 0xFE	; 254
     38c:	81 f0       	breq	.+32     	; 0x3ae <EVENT_USB_Device_ControlRequest+0x28>
     38e:	8f 3f       	cpi	r24, 0xFF	; 255
     390:	f9 f4       	brne	.+62     	; 0x3d0 <EVENT_USB_Device_ControlRequest+0x4a>
	{
		case MS_REQ_MassStorageReset:
			if (USB_ControlRequest.bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_CLASS | REQREC_INTERFACE))
     392:	80 91 69 01 	lds	r24, 0x0169
     396:	81 32       	cpi	r24, 0x21	; 33
     398:	d9 f4       	brne	.+54     	; 0x3d0 <EVENT_USB_Device_ControlRequest+0x4a>
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
     39a:	80 91 e8 00 	lds	r24, 0x00E8
     39e:	87 7f       	andi	r24, 0xF7	; 247
     3a0:	80 93 e8 00 	sts	0x00E8, r24
			{
				Endpoint_ClearSETUP();
				Endpoint_ClearStatusStage();
     3a4:	39 d5       	rcall	.+2674   	; 0xe18 <Endpoint_ClearStatusStage>

				/* Indicate that the current transfer should be aborted */
				IsMassStoreReset = true;
     3a6:	81 e0       	ldi	r24, 0x01	; 1
     3a8:	80 93 44 01 	sts	0x0144, r24
     3ac:	08 95       	ret
			}

			break;
		case MS_REQ_GetMaxLUN:
			if (USB_ControlRequest.bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_CLASS | REQREC_INTERFACE))
     3ae:	80 91 69 01 	lds	r24, 0x0169
     3b2:	81 3a       	cpi	r24, 0xA1	; 161
     3b4:	69 f4       	brne	.+26     	; 0x3d0 <EVENT_USB_Device_ControlRequest+0x4a>
     3b6:	80 91 e8 00 	lds	r24, 0x00E8
     3ba:	87 7f       	andi	r24, 0xF7	; 247
     3bc:	80 93 e8 00 	sts	0x00E8, r24
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
     3c0:	10 92 f1 00 	sts	0x00F1, r1
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
     3c4:	80 91 e8 00 	lds	r24, 0x00E8
     3c8:	8e 77       	andi	r24, 0x7E	; 126
     3ca:	80 93 e8 00 	sts	0x00E8, r24

				/* Indicate to the host the number of supported LUNs (virtual disks) on the device */
				Endpoint_Write_8(TOTAL_LUNS - 1);

				Endpoint_ClearIN();
				Endpoint_ClearStatusStage();
     3ce:	24 c5       	rjmp	.+2632   	; 0xe18 <Endpoint_ClearStatusStage>
     3d0:	08 95       	ret

000003d2 <EVENT_USB_Device_ConfigurationChanged>:

/** Event handler for the USB_ConfigurationChanged event. This is fired when the host set the current configuration
 *  of the USB device after enumeration - the device endpoints are configured and the Mass Storage management task started.
 */
void EVENT_USB_Device_ConfigurationChanged(void)
{
     3d2:	0f 93       	push	r16
     3d4:	1f 93       	push	r17
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, ((Type << EPTYPE0) | Direction),
     3d6:	83 e0       	ldi	r24, 0x03	; 3
     3d8:	61 e8       	ldi	r22, 0x81	; 129
     3da:	42 e3       	ldi	r20, 0x32	; 50
     3dc:	e8 d4       	rcall	.+2512   	; 0xdae <Endpoint_ConfigureEndpoint_Prv>
     3de:	08 2f       	mov	r16, r24
	                                            MASS_STORAGE_IO_EPSIZE, ENDPOINT_BANK_SINGLE);
	ConfigSuccess &= Endpoint_ConfigureEndpoint(MASS_STORAGE_OUT_EPNUM, EP_TYPE_BULK, ENDPOINT_DIR_OUT,
	                                            MASS_STORAGE_IO_EPSIZE, ENDPOINT_BANK_SINGLE);

	/* Indicate endpoint configuration success or failure */
	LEDs_SetAllLEDs(ConfigSuccess ? LEDMASK_USB_READY : LEDMASK_USB_ERROR);
     3e0:	84 e0       	ldi	r24, 0x04	; 4
     3e2:	60 e8       	ldi	r22, 0x80	; 128
     3e4:	42 e3       	ldi	r20, 0x32	; 50
     3e6:	e3 d4       	rcall	.+2502   	; 0xdae <Endpoint_ConfigureEndpoint_Prv>
     3e8:	10 e0       	ldi	r17, 0x00	; 0
     3ea:	90 e0       	ldi	r25, 0x00	; 0
     3ec:	08 23       	and	r16, r24
     3ee:	19 23       	and	r17, r25
     3f0:	00 ff       	sbrs	r16, 0
     3f2:	02 c0       	rjmp	.+4      	; 0x3f8 <EVENT_USB_Device_ConfigurationChanged+0x26>
     3f4:	90 e6       	ldi	r25, 0x60	; 96
     3f6:	01 c0       	rjmp	.+2      	; 0x3fa <EVENT_USB_Device_ConfigurationChanged+0x28>
     3f8:	90 e9       	ldi	r25, 0x90	; 144
     3fa:	8b b1       	in	r24, 0x0b	; 11
     3fc:	8f 70       	andi	r24, 0x0F	; 15
     3fe:	98 2b       	or	r25, r24
     400:	9b b9       	out	0x0b, r25	; 11
}
     402:	1f 91       	pop	r17
     404:	0f 91       	pop	r16
     406:	08 95       	ret

00000408 <SetupHardware>:

/** Configures the board hardware and chip peripherals for the demo's functionality. */
void SetupHardware(void)
{
	/* Disable watchdog if enabled by bootloader/fuses */
	MCUSR &= ~(1 << WDRF);
     408:	84 b7       	in	r24, 0x34	; 52
     40a:	87 7f       	andi	r24, 0xF7	; 247
     40c:	84 bf       	out	0x34, r24	; 52
	wdt_disable();
     40e:	88 e1       	ldi	r24, 0x18	; 24
     410:	0f b6       	in	r0, 0x3f	; 63
     412:	f8 94       	cli
     414:	80 93 60 00 	sts	0x0060, r24
     418:	10 92 60 00 	sts	0x0060, r1
     41c:	0f be       	out	0x3f, r0	; 63

	/* Disable clock division */
	clock_prescale_set(clock_div_1);
     41e:	80 e0       	ldi	r24, 0x00	; 0
     420:	90 e0       	ldi	r25, 0x00	; 0
     422:	20 e8       	ldi	r18, 0x80	; 128
     424:	0f b6       	in	r0, 0x3f	; 63
     426:	f8 94       	cli
     428:	20 93 61 00 	sts	0x0061, r18
     42c:	80 93 61 00 	sts	0x0061, r24
     430:	0f be       	out	0x3f, r0	; 63

		/* Inline Functions: */
		#if !defined(__DOXYGEN__)
			static inline void LEDs_Init(void)
			{
				DDRD  |=  LEDS_ALL_LEDS;
     432:	8a b1       	in	r24, 0x0a	; 10
     434:	80 6f       	ori	r24, 0xF0	; 240
     436:	8a b9       	out	0x0a, r24	; 10
				PORTD &= ~LEDS_ALL_LEDS;
     438:	8b b1       	in	r24, 0x0b	; 11
     43a:	8f 70       	andi	r24, 0x0F	; 15
     43c:	8b b9       	out	0x0b, r24	; 11
			 *  \param[in] SPIOptions  SPI Options, a mask consisting of one of each of the \c SPI_SPEED_*,
			 *                         \c SPI_SCK_*, \c SPI_SAMPLE_*, \c SPI_ORDER_* and \c SPI_MODE_* masks.
			 */
			static inline void SPI_Init(const uint8_t SPIOptions)
			{
				DDRB  |=  ((1 << 1) | (1 << 2));
     43e:	84 b1       	in	r24, 0x04	; 4
     440:	86 60       	ori	r24, 0x06	; 6
     442:	84 b9       	out	0x04, r24	; 4
				DDRB  &= ~((1 << 0) | (1 << 3));
     444:	84 b1       	in	r24, 0x04	; 4
     446:	86 7f       	andi	r24, 0xF6	; 246
     448:	84 b9       	out	0x04, r24	; 4
				PORTB |=  ((1 << 0) | (1 << 3));
     44a:	85 b1       	in	r24, 0x05	; 5
     44c:	89 60       	ori	r24, 0x09	; 9
     44e:	85 b9       	out	0x05, r24	; 5

				SPCR   = ((1 << SPE) | SPIOptions);
     450:	8c e5       	ldi	r24, 0x5C	; 92
     452:	8c bd       	out	0x2c, r24	; 44

				if (SPIOptions & SPI_USE_DOUBLESPEED)
				  SPSR |= (1 << SPI2X);
     454:	8d b5       	in	r24, 0x2d	; 45
     456:	81 60       	ori	r24, 0x01	; 1
     458:	8d bd       	out	0x2d, r24	; 45
			/** Initialises the dataflash driver so that commands and data may be sent to an attached dataflash IC.
			 *  The microcontroller's SPI driver MUST be initialized before any of the dataflash commands are used.
			 */
			static inline void Dataflash_Init(void)
			{
				DATAFLASH_CHIPCS_DDR  |= DATAFLASH_CHIPCS_MASK;
     45a:	8d b1       	in	r24, 0x0d	; 13
     45c:	83 60       	ori	r24, 0x03	; 3
     45e:	8d b9       	out	0x0d, r24	; 13
				DATAFLASH_CHIPCS_PORT |= DATAFLASH_CHIPCS_MASK;
     460:	8e b1       	in	r24, 0x0e	; 14
     462:	83 60       	ori	r24, 0x03	; 3
     464:	8e b9       	out	0x0e, r24	; 14

	/* Hardware Initialization */
	LEDs_Init();
	SPI_Init(SPI_SPEED_FCPU_DIV_2 | SPI_ORDER_MSB_FIRST | SPI_SCK_LEAD_FALLING | SPI_SAMPLE_TRAILING | SPI_MODE_MASTER);
	Dataflash_Init();
	USB_Init();
     466:	74 d5       	rcall	.+2792   	; 0xf50 <USB_Init>

	/* Clear Dataflash sector protections, if enabled */
	DataflashManager_ResetDataflashProtections();
}
     468:	7e c0       	rjmp	.+252    	; 0x566 <DataflashManager_ResetDataflashProtections>

0000046a <main>:
/** Main program entry point. This routine configures the hardware required by the application, then
 *  enters a loop to run the application tasks in sequence.
 */
int main(void)
{
	SetupHardware();
     46a:	ce df       	rcall	.-100    	; 0x408 <SetupHardware>
				PORTD &= ~LEDMask;
			}

			static inline void LEDs_SetAllLEDs(const uint8_t LEDMask)
			{
				PORTD = ((PORTD & ~LEDS_ALL_LEDS) | LEDMask);
     46c:	8b b1       	in	r24, 0x0b	; 11
     46e:	8f 70       	andi	r24, 0x0F	; 15
     470:	80 61       	ori	r24, 0x10	; 16
     472:	8b b9       	out	0x0b, r24	; 11

	LEDs_SetAllLEDs(LEDMASK_USB_NOTREADY);
	sei();
     474:	78 94       	sei

	for (;;)
	{
		MassStorage_Task();
     476:	7b de       	rcall	.-778    	; 0x16e <MassStorage_Task>
		USB_USBTask();
     478:	0e 94 f3 0b 	call	0x17e6	; 0x17e6 <USB_USBTask>
     47c:	fc cf       	rjmp	.-8      	; 0x476 <main+0xc>

0000047e <CALLBACK_USB_GetDescriptor>:
 *  USB host.
 */
uint16_t CALLBACK_USB_GetDescriptor(const uint16_t wValue,
                                    const uint8_t wIndex,
                                    const void** const DescriptorAddress)
{
     47e:	da 01       	movw	r26, r20
	const uint8_t  DescriptorNumber = (wValue & 0xFF);

	const void* Address = NULL;
	uint16_t    Size    = NO_DESCRIPTOR;

	switch (DescriptorType)
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	49 f0       	breq	.+18     	; 0x496 <CALLBACK_USB_GetDescriptor+0x18>
     484:	93 30       	cpi	r25, 0x03	; 3
     486:	61 f0       	breq	.+24     	; 0x4a0 <CALLBACK_USB_GetDescriptor+0x22>
     488:	91 30       	cpi	r25, 0x01	; 1
     48a:	f9 f4       	brne	.+62     	; 0x4ca <CALLBACK_USB_GetDescriptor+0x4c>
     48c:	e8 e9       	ldi	r30, 0x98	; 152
     48e:	f0 e0       	ldi	r31, 0x00	; 0
     490:	22 e1       	ldi	r18, 0x12	; 18
     492:	30 e0       	ldi	r19, 0x00	; 0
     494:	1e c0       	rjmp	.+60     	; 0x4d2 <CALLBACK_USB_GetDescriptor+0x54>
     496:	ea ea       	ldi	r30, 0xAA	; 170
     498:	f0 e0       	ldi	r31, 0x00	; 0
     49a:	20 e2       	ldi	r18, 0x20	; 32
     49c:	30 e0       	ldi	r19, 0x00	; 0
     49e:	19 c0       	rjmp	.+50     	; 0x4d2 <CALLBACK_USB_GetDescriptor+0x54>
		case DTYPE_Configuration:
			Address = &ConfigurationDescriptor;
			Size    = sizeof(USB_Descriptor_Configuration_t);
			break;
		case DTYPE_String:
			switch (DescriptorNumber)
     4a0:	81 30       	cpi	r24, 0x01	; 1
     4a2:	49 f0       	breq	.+18     	; 0x4b6 <CALLBACK_USB_GetDescriptor+0x38>
     4a4:	81 30       	cpi	r24, 0x01	; 1
     4a6:	18 f0       	brcs	.+6      	; 0x4ae <CALLBACK_USB_GetDescriptor+0x30>
     4a8:	82 30       	cpi	r24, 0x02	; 2
     4aa:	79 f4       	brne	.+30     	; 0x4ca <CALLBACK_USB_GetDescriptor+0x4c>
     4ac:	08 c0       	rjmp	.+16     	; 0x4be <CALLBACK_USB_GetDescriptor+0x40>
			{
				case 0x00:
					Address = &LanguageString;
					Size    = pgm_read_byte(&LanguageString.Header.Size);
     4ae:	ea ec       	ldi	r30, 0xCA	; 202
     4b0:	f0 e0       	ldi	r31, 0x00	; 0
     4b2:	84 91       	lpm	r24, Z+
     4b4:	07 c0       	rjmp	.+14     	; 0x4c4 <CALLBACK_USB_GetDescriptor+0x46>
					break;
				case 0x01:
					Address = &ManufacturerString;
					Size    = pgm_read_byte(&ManufacturerString.Header.Size);
     4b6:	ee ec       	ldi	r30, 0xCE	; 206
     4b8:	f0 e0       	ldi	r31, 0x00	; 0
     4ba:	84 91       	lpm	r24, Z+
     4bc:	03 c0       	rjmp	.+6      	; 0x4c4 <CALLBACK_USB_GetDescriptor+0x46>
					break;
				case 0x02:
					Address = &ProductString;
					Size    = pgm_read_byte(&ProductString.Header.Size);
     4be:	e8 ee       	ldi	r30, 0xE8	; 232
     4c0:	f0 e0       	ldi	r31, 0x00	; 0
     4c2:	84 91       	lpm	r24, Z+
     4c4:	28 2f       	mov	r18, r24
     4c6:	30 e0       	ldi	r19, 0x00	; 0
     4c8:	04 c0       	rjmp	.+8      	; 0x4d2 <CALLBACK_USB_GetDescriptor+0x54>
     4ca:	e0 e0       	ldi	r30, 0x00	; 0
     4cc:	f0 e0       	ldi	r31, 0x00	; 0
     4ce:	20 e0       	ldi	r18, 0x00	; 0
     4d0:	30 e0       	ldi	r19, 0x00	; 0
			}

			break;
	}

	*DescriptorAddress = Address;
     4d2:	ed 93       	st	X+, r30
     4d4:	fc 93       	st	X, r31
	return Size;
}
     4d6:	c9 01       	movw	r24, r18
     4d8:	08 95       	ret

000004da <Dataflash_SelectChipFromPage>:
			 *
			 *  \param[in] PageAddress  Address of the page to manipulate, ranging from
			 *                          ((DATAFLASH_PAGES * DATAFLASH_TOTALCHIPS) - 1).
			 */
			static inline void Dataflash_SelectChipFromPage(const uint16_t PageAddress)
			{
     4da:	9c 01       	movw	r18, r24
			 *              the chip number).
			 */
			static inline void Dataflash_SelectChip(const uint8_t ChipMask) ATTR_ALWAYS_INLINE;
			static inline void Dataflash_SelectChip(const uint8_t ChipMask)
			{
				DATAFLASH_CHIPCS_PORT = ((DATAFLASH_CHIPCS_PORT & ~DATAFLASH_CHIPCS_MASK) | ChipMask);
     4dc:	8e b1       	in	r24, 0x0e	; 14
     4de:	83 60       	ori	r24, 0x03	; 3
     4e0:	8e b9       	out	0x0e, r24	; 14
			 */
			static inline void Dataflash_SelectChipFromPage(const uint16_t PageAddress)
			{
				Dataflash_DeselectChip();

				if (PageAddress >= (DATAFLASH_PAGES * DATAFLASH_TOTALCHIPS))
     4e2:	80 e4       	ldi	r24, 0x40	; 64
     4e4:	20 30       	cpi	r18, 0x00	; 0
     4e6:	38 07       	cpc	r19, r24
     4e8:	58 f4       	brcc	.+22     	; 0x500 <Dataflash_SelectChipFromPage+0x26>
				  return;

				if (PageAddress & 0x01)
     4ea:	20 ff       	sbrs	r18, 0
     4ec:	05 c0       	rjmp	.+10     	; 0x4f8 <Dataflash_SelectChipFromPage+0x1e>
			 *              the chip number).
			 */
			static inline void Dataflash_SelectChip(const uint8_t ChipMask) ATTR_ALWAYS_INLINE;
			static inline void Dataflash_SelectChip(const uint8_t ChipMask)
			{
				DATAFLASH_CHIPCS_PORT = ((DATAFLASH_CHIPCS_PORT & ~DATAFLASH_CHIPCS_MASK) | ChipMask);
     4ee:	8e b1       	in	r24, 0x0e	; 14
     4f0:	8c 7f       	andi	r24, 0xFC	; 252
     4f2:	81 60       	ori	r24, 0x01	; 1
     4f4:	8e b9       	out	0x0e, r24	; 14
     4f6:	08 95       	ret
     4f8:	8e b1       	in	r24, 0x0e	; 14
     4fa:	8c 7f       	andi	r24, 0xFC	; 252
     4fc:	82 60       	ori	r24, 0x02	; 2
     4fe:	8e b9       	out	0x0e, r24	; 14
     500:	08 95       	ret

00000502 <Dataflash_ToggleSelectedChipCS>:
			 *  or a DATAFLASH_CHIPn mask (where n is the chip number).
			 */
			static inline uint8_t Dataflash_GetSelectedChip(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t Dataflash_GetSelectedChip(void)
			{
				return (DATAFLASH_CHIPCS_PORT & DATAFLASH_CHIPCS_MASK);
     502:	8e b1       	in	r24, 0x0e	; 14
			 *              the chip number).
			 */
			static inline void Dataflash_SelectChip(const uint8_t ChipMask) ATTR_ALWAYS_INLINE;
			static inline void Dataflash_SelectChip(const uint8_t ChipMask)
			{
				DATAFLASH_CHIPCS_PORT = ((DATAFLASH_CHIPCS_PORT & ~DATAFLASH_CHIPCS_MASK) | ChipMask);
     504:	9e b1       	in	r25, 0x0e	; 14
     506:	93 60       	ori	r25, 0x03	; 3
     508:	9e b9       	out	0x0e, r25	; 14
			{
				uint8_t SelectedChipMask = Dataflash_GetSelectedChip();

				Dataflash_DeselectChip();
				Dataflash_SelectChip(SelectedChipMask);
			}
     50a:	9e b1       	in	r25, 0x0e	; 14
     50c:	83 70       	andi	r24, 0x03	; 3
     50e:	9c 7f       	andi	r25, 0xFC	; 252
     510:	89 2b       	or	r24, r25
     512:	8e b9       	out	0x0e, r24	; 14
     514:	08 95       	ret

00000516 <Dataflash_WaitWhileBusy>:
			/** Spin-loops while the currently selected dataflash is busy executing a command, such as a main
			 *  memory page program or main memory to buffer transfer.
			 */
			static inline void Dataflash_WaitWhileBusy(void)
			{
				Dataflash_ToggleSelectedChipCS();
     516:	f5 df       	rcall	.-22     	; 0x502 <Dataflash_ToggleSelectedChipCS>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     518:	87 ed       	ldi	r24, 0xD7	; 215
     51a:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     51c:	0d b4       	in	r0, 0x2d	; 45
     51e:	07 fe       	sbrs	r0, 7
     520:	fd cf       	rjmp	.-6      	; 0x51c <Dataflash_WaitWhileBusy+0x6>
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     522:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     524:	0d b4       	in	r0, 0x2d	; 45
     526:	07 fe       	sbrs	r0, 7
     528:	fd cf       	rjmp	.-6      	; 0x524 <Dataflash_WaitWhileBusy+0xe>
				Dataflash_SendByte(DF_CMD_GETSTATUS);
				while (!(Dataflash_ReceiveByte() & DF_STATUS_READY));
     52a:	0e b4       	in	r0, 0x2e	; 46
     52c:	07 fe       	sbrs	r0, 7
     52e:	f9 cf       	rjmp	.-14     	; 0x522 <Dataflash_WaitWhileBusy+0xc>
				Dataflash_ToggleSelectedChipCS();
			}
     530:	e8 cf       	rjmp	.-48     	; 0x502 <Dataflash_ToggleSelectedChipCS>

00000532 <Dataflash_SendAddressBytes>:
			 *  \param[in] BufferByte   Address within the dataflash's buffer
			 */
			static inline void Dataflash_SendAddressBytes(uint16_t PageAddress,
			                                              const uint16_t BufferByte)
			{
				PageAddress >>= 1;
     532:	9c 01       	movw	r18, r24
     534:	36 95       	lsr	r19
     536:	27 95       	ror	r18

				Dataflash_SendByte(PageAddress >> 5);
     538:	36 e0       	ldi	r19, 0x06	; 6
     53a:	96 95       	lsr	r25
     53c:	87 95       	ror	r24
     53e:	3a 95       	dec	r19
     540:	e1 f7       	brne	.-8      	; 0x53a <Dataflash_SendAddressBytes+0x8>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     542:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     544:	0d b4       	in	r0, 0x2d	; 45
     546:	07 fe       	sbrs	r0, 7
     548:	fd cf       	rjmp	.-6      	; 0x544 <Dataflash_SendAddressBytes+0x12>
				Dataflash_SendByte((PageAddress << 3) | (BufferByte >> 8));
     54a:	82 2f       	mov	r24, r18
     54c:	88 0f       	add	r24, r24
     54e:	88 0f       	add	r24, r24
     550:	88 0f       	add	r24, r24
     552:	87 2b       	or	r24, r23
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     554:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     556:	0d b4       	in	r0, 0x2d	; 45
     558:	07 fe       	sbrs	r0, 7
     55a:	fd cf       	rjmp	.-6      	; 0x556 <Dataflash_SendAddressBytes+0x24>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     55c:	6e bd       	out	0x2e, r22	; 46
				while (!(SPSR & (1 << SPIF)));
     55e:	0d b4       	in	r0, 0x2d	; 45
     560:	07 fe       	sbrs	r0, 7
     562:	fd cf       	rjmp	.-6      	; 0x55e <Dataflash_SendAddressBytes+0x2c>
				Dataflash_SendByte(BufferByte);
			}
     564:	08 95       	ret

00000566 <DataflashManager_ResetDataflashProtections>:
			 *              the chip number).
			 */
			static inline void Dataflash_SelectChip(const uint8_t ChipMask) ATTR_ALWAYS_INLINE;
			static inline void Dataflash_SelectChip(const uint8_t ChipMask)
			{
				DATAFLASH_CHIPCS_PORT = ((DATAFLASH_CHIPCS_PORT & ~DATAFLASH_CHIPCS_MASK) | ChipMask);
     566:	8e b1       	in	r24, 0x0e	; 14
     568:	8c 7f       	andi	r24, 0xFC	; 252
     56a:	82 60       	ori	r24, 0x02	; 2
     56c:	8e b9       	out	0x0e, r24	; 14
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     56e:	87 ed       	ldi	r24, 0xD7	; 215
     570:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     572:	0d b4       	in	r0, 0x2d	; 45
     574:	07 fe       	sbrs	r0, 7
     576:	fd cf       	rjmp	.-6      	; 0x572 <DataflashManager_ResetDataflashProtections+0xc>
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     578:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     57a:	0d b4       	in	r0, 0x2d	; 45
     57c:	07 fe       	sbrs	r0, 7
     57e:	fd cf       	rjmp	.-6      	; 0x57a <DataflashManager_ResetDataflashProtections+0x14>
	/* Select first Dataflash chip, send the read status register command */
	Dataflash_SelectChip(DATAFLASH_CHIP1);
	Dataflash_SendByte(DF_CMD_GETSTATUS);

	/* Check if sector protection is enabled */
	if (Dataflash_ReceiveByte() & DF_STATUS_SECTORPROTECTION_ON)
     580:	0e b4       	in	r0, 0x2e	; 46
     582:	01 fe       	sbrs	r0, 1
     584:	15 c0       	rjmp	.+42     	; 0x5b0 <DataflashManager_ResetDataflashProtections+0x4a>
	{
		Dataflash_ToggleSelectedChipCS();
     586:	bd df       	rcall	.-134    	; 0x502 <Dataflash_ToggleSelectedChipCS>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     588:	8d e3       	ldi	r24, 0x3D	; 61
     58a:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     58c:	0d b4       	in	r0, 0x2d	; 45
     58e:	07 fe       	sbrs	r0, 7
     590:	fd cf       	rjmp	.-6      	; 0x58c <DataflashManager_ResetDataflashProtections+0x26>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     592:	8a e2       	ldi	r24, 0x2A	; 42
     594:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     596:	0d b4       	in	r0, 0x2d	; 45
     598:	07 fe       	sbrs	r0, 7
     59a:	fd cf       	rjmp	.-6      	; 0x596 <DataflashManager_ResetDataflashProtections+0x30>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     59c:	8f e7       	ldi	r24, 0x7F	; 127
     59e:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     5a0:	0d b4       	in	r0, 0x2d	; 45
     5a2:	07 fe       	sbrs	r0, 7
     5a4:	fd cf       	rjmp	.-6      	; 0x5a0 <DataflashManager_ResetDataflashProtections+0x3a>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     5a6:	8a e9       	ldi	r24, 0x9A	; 154
     5a8:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     5aa:	0d b4       	in	r0, 0x2d	; 45
     5ac:	07 fe       	sbrs	r0, 7
     5ae:	fd cf       	rjmp	.-6      	; 0x5aa <DataflashManager_ResetDataflashProtections+0x44>
     5b0:	8e b1       	in	r24, 0x0e	; 14
     5b2:	8c 7f       	andi	r24, 0xFC	; 252
     5b4:	81 60       	ori	r24, 0x01	; 1
     5b6:	8e b9       	out	0x0e, r24	; 14
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     5b8:	87 ed       	ldi	r24, 0xD7	; 215
     5ba:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     5bc:	0d b4       	in	r0, 0x2d	; 45
     5be:	07 fe       	sbrs	r0, 7
     5c0:	fd cf       	rjmp	.-6      	; 0x5bc <DataflashManager_ResetDataflashProtections+0x56>
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     5c2:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     5c4:	0d b4       	in	r0, 0x2d	; 45
     5c6:	07 fe       	sbrs	r0, 7
     5c8:	fd cf       	rjmp	.-6      	; 0x5c4 <DataflashManager_ResetDataflashProtections+0x5e>
	#if (DATAFLASH_TOTALCHIPS == 2)
	Dataflash_SelectChip(DATAFLASH_CHIP2);
	Dataflash_SendByte(DF_CMD_GETSTATUS);

	/* Check if sector protection is enabled */
	if (Dataflash_ReceiveByte() & DF_STATUS_SECTORPROTECTION_ON)
     5ca:	0e b4       	in	r0, 0x2e	; 46
     5cc:	01 fe       	sbrs	r0, 1
     5ce:	15 c0       	rjmp	.+42     	; 0x5fa <DataflashManager_ResetDataflashProtections+0x94>
	{
		Dataflash_ToggleSelectedChipCS();
     5d0:	98 df       	rcall	.-208    	; 0x502 <Dataflash_ToggleSelectedChipCS>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     5d2:	8d e3       	ldi	r24, 0x3D	; 61
     5d4:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     5d6:	0d b4       	in	r0, 0x2d	; 45
     5d8:	07 fe       	sbrs	r0, 7
     5da:	fd cf       	rjmp	.-6      	; 0x5d6 <DataflashManager_ResetDataflashProtections+0x70>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     5dc:	8a e2       	ldi	r24, 0x2A	; 42
     5de:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     5e0:	0d b4       	in	r0, 0x2d	; 45
     5e2:	07 fe       	sbrs	r0, 7
     5e4:	fd cf       	rjmp	.-6      	; 0x5e0 <DataflashManager_ResetDataflashProtections+0x7a>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     5e6:	8f e7       	ldi	r24, 0x7F	; 127
     5e8:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     5ea:	0d b4       	in	r0, 0x2d	; 45
     5ec:	07 fe       	sbrs	r0, 7
     5ee:	fd cf       	rjmp	.-6      	; 0x5ea <DataflashManager_ResetDataflashProtections+0x84>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     5f0:	8a e9       	ldi	r24, 0x9A	; 154
     5f2:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     5f4:	0d b4       	in	r0, 0x2d	; 45
     5f6:	07 fe       	sbrs	r0, 7
     5f8:	fd cf       	rjmp	.-6      	; 0x5f4 <DataflashManager_ResetDataflashProtections+0x8e>
     5fa:	8e b1       	in	r24, 0x0e	; 14
     5fc:	83 60       	ori	r24, 0x03	; 3
     5fe:	8e b9       	out	0x0e, r24	; 14
	}
	#endif

	/* Deselect current Dataflash chip */
	Dataflash_DeselectChip();
}
     600:	08 95       	ret

00000602 <DataflashManager_CheckDataflashOperation>:
     602:	8e b1       	in	r24, 0x0e	; 14
     604:	8c 7f       	andi	r24, 0xFC	; 252
     606:	82 60       	ori	r24, 0x02	; 2
     608:	8e b9       	out	0x0e, r24	; 14
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     60a:	8f e9       	ldi	r24, 0x9F	; 159
     60c:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     60e:	0d b4       	in	r0, 0x2d	; 45
     610:	07 fe       	sbrs	r0, 7
     612:	fd cf       	rjmp	.-6      	; 0x60e <DataflashManager_CheckDataflashOperation+0xc>
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     614:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     616:	0d b4       	in	r0, 0x2d	; 45
     618:	07 fe       	sbrs	r0, 7
     61a:	fd cf       	rjmp	.-6      	; 0x616 <DataflashManager_CheckDataflashOperation+0x14>
				return SPDR;
     61c:	9e b5       	in	r25, 0x2e	; 46
     61e:	8e b1       	in	r24, 0x0e	; 14
     620:	83 60       	ori	r24, 0x03	; 3
     622:	8e b9       	out	0x0e, r24	; 14
	Dataflash_SendByte(DF_CMD_READMANUFACTURERDEVICEINFO);
	ReturnByte = Dataflash_ReceiveByte();
	Dataflash_DeselectChip();

	/* If returned data is invalid, fail the command */
	if (ReturnByte != DF_MANUFACTURER_ATMEL)
     624:	9f 31       	cpi	r25, 0x1F	; 31
     626:	11 f0       	breq	.+4      	; 0x62c <DataflashManager_CheckDataflashOperation+0x2a>
     628:	80 e0       	ldi	r24, 0x00	; 0
     62a:	08 95       	ret
     62c:	8e b1       	in	r24, 0x0e	; 14
     62e:	8c 7f       	andi	r24, 0xFC	; 252
     630:	81 60       	ori	r24, 0x01	; 1
     632:	8e b9       	out	0x0e, r24	; 14
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     634:	8f e9       	ldi	r24, 0x9F	; 159
     636:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     638:	0d b4       	in	r0, 0x2d	; 45
     63a:	07 fe       	sbrs	r0, 7
     63c:	fd cf       	rjmp	.-6      	; 0x638 <DataflashManager_CheckDataflashOperation+0x36>
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     63e:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     640:	0d b4       	in	r0, 0x2d	; 45
     642:	07 fe       	sbrs	r0, 7
     644:	fd cf       	rjmp	.-6      	; 0x640 <DataflashManager_CheckDataflashOperation+0x3e>
				return SPDR;
     646:	9e b5       	in	r25, 0x2e	; 46
     648:	8e b1       	in	r24, 0x0e	; 14
     64a:	83 60       	ori	r24, 0x03	; 3
     64c:	8e b9       	out	0x0e, r24	; 14
     64e:	80 e0       	ldi	r24, 0x00	; 0
     650:	9f 31       	cpi	r25, 0x1F	; 31
     652:	09 f4       	brne	.+2      	; 0x656 <DataflashManager_CheckDataflashOperation+0x54>
     654:	81 e0       	ldi	r24, 0x01	; 1
	if (ReturnByte != DF_MANUFACTURER_ATMEL)
	  return false;
	#endif

	return true;
}
     656:	08 95       	ret

00000658 <DataflashManager_ReadBlocks>:
 *  \param[in] BlockAddress  Data block starting address for the read sequence
 *  \param[in] TotalBlocks   Number of blocks of data to read
 */
void DataflashManager_ReadBlocks(const uint32_t BlockAddress,
                                 uint16_t TotalBlocks)
{
     658:	cf 92       	push	r12
     65a:	df 92       	push	r13
     65c:	ef 92       	push	r14
     65e:	ff 92       	push	r15
     660:	0f 93       	push	r16
     662:	1f 93       	push	r17
     664:	df 93       	push	r29
     666:	cf 93       	push	r28
     668:	0f 92       	push	r0
     66a:	cd b7       	in	r28, 0x3d	; 61
     66c:	de b7       	in	r29, 0x3e	; 62
     66e:	7a 01       	movw	r14, r20
	uint16_t CurrDFPage          = ((BlockAddress * VIRTUAL_MEMORY_BLOCK_SIZE) / DATAFLASH_PAGE_SIZE);
     670:	f9 e0       	ldi	r31, 0x09	; 9
     672:	66 0f       	add	r22, r22
     674:	77 1f       	adc	r23, r23
     676:	88 1f       	adc	r24, r24
     678:	99 1f       	adc	r25, r25
     67a:	fa 95       	dec	r31
     67c:	d1 f7       	brne	.-12     	; 0x672 <DataflashManager_ReadBlocks+0x1a>
     67e:	9b 01       	movw	r18, r22
     680:	ac 01       	movw	r20, r24
     682:	ea e0       	ldi	r30, 0x0A	; 10
     684:	56 95       	lsr	r21
     686:	47 95       	ror	r20
     688:	37 95       	ror	r19
     68a:	27 95       	ror	r18
     68c:	ea 95       	dec	r30
     68e:	d1 f7       	brne	.-12     	; 0x684 <DataflashManager_ReadBlocks+0x2c>
     690:	89 01       	movw	r16, r18
	uint16_t CurrDFPageByte      = ((BlockAddress * VIRTUAL_MEMORY_BLOCK_SIZE) % DATAFLASH_PAGE_SIZE);
     692:	4f ef       	ldi	r20, 0xFF	; 255
     694:	c4 2e       	mov	r12, r20
     696:	43 e0       	ldi	r20, 0x03	; 3
     698:	d4 2e       	mov	r13, r20
     69a:	c6 22       	and	r12, r22
     69c:	d7 22       	and	r13, r23
	uint8_t  CurrDFPageByteDiv16 = (CurrDFPageByte >> 4);

	/* Select the correct starting Dataflash IC for the block requested */
	Dataflash_SelectChipFromPage(CurrDFPage);
     69e:	c9 01       	movw	r24, r18
     6a0:	1c df       	rcall	.-456    	; 0x4da <Dataflash_SelectChipFromPage>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     6a2:	82 ed       	ldi	r24, 0xD2	; 210
     6a4:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     6a6:	0d b4       	in	r0, 0x2d	; 45
     6a8:	07 fe       	sbrs	r0, 7
     6aa:	fd cf       	rjmp	.-6      	; 0x6a6 <DataflashManager_ReadBlocks+0x4e>

	/* Send the Dataflash main memory page read command */
	Dataflash_SendByte(DF_CMD_MAINMEMPAGEREAD);
	Dataflash_SendAddressBytes(CurrDFPage, CurrDFPageByte);
     6ac:	c8 01       	movw	r24, r16
     6ae:	b6 01       	movw	r22, r12
     6b0:	40 df       	rcall	.-384    	; 0x532 <Dataflash_SendAddressBytes>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     6b2:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     6b4:	0d b4       	in	r0, 0x2d	; 45
     6b6:	07 fe       	sbrs	r0, 7
     6b8:	fd cf       	rjmp	.-6      	; 0x6b4 <DataflashManager_ReadBlocks+0x5c>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     6ba:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     6bc:	0d b4       	in	r0, 0x2d	; 45
     6be:	07 fe       	sbrs	r0, 7
     6c0:	fd cf       	rjmp	.-6      	; 0x6bc <DataflashManager_ReadBlocks+0x64>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     6c2:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     6c4:	0d b4       	in	r0, 0x2d	; 45
     6c6:	07 fe       	sbrs	r0, 7
     6c8:	fd cf       	rjmp	.-6      	; 0x6c4 <DataflashManager_ReadBlocks+0x6c>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     6ca:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     6cc:	0d b4       	in	r0, 0x2d	; 45
     6ce:	07 fe       	sbrs	r0, 7
     6d0:	fd cf       	rjmp	.-6      	; 0x6cc <DataflashManager_ReadBlocks+0x74>
	Dataflash_SendByte(0x00);
	Dataflash_SendByte(0x00);
	Dataflash_SendByte(0x00);

	/* Wait until endpoint is ready before continuing */
	if (Endpoint_WaitUntilReady())
     6d2:	c3 d3       	rcall	.+1926   	; 0xe5a <Endpoint_WaitUntilReady>
     6d4:	88 23       	and	r24, r24
     6d6:	09 f0       	breq	.+2      	; 0x6da <DataflashManager_ReadBlocks+0x82>
     6d8:	c5 c0       	rjmp	.+394    	; 0x864 <DataflashManager_ReadBlocks+0x20c>
void DataflashManager_ReadBlocks(const uint32_t BlockAddress,
                                 uint16_t TotalBlocks)
{
	uint16_t CurrDFPage          = ((BlockAddress * VIRTUAL_MEMORY_BLOCK_SIZE) / DATAFLASH_PAGE_SIZE);
	uint16_t CurrDFPageByte      = ((BlockAddress * VIRTUAL_MEMORY_BLOCK_SIZE) % DATAFLASH_PAGE_SIZE);
	uint8_t  CurrDFPageByteDiv16 = (CurrDFPageByte >> 4);
     6da:	94 e0       	ldi	r25, 0x04	; 4
     6dc:	d6 94       	lsr	r13
     6de:	c7 94       	ror	r12
     6e0:	9a 95       	dec	r25
     6e2:	e1 f7       	brne	.-8      	; 0x6dc <DataflashManager_ReadBlocks+0x84>
     6e4:	9c 2d       	mov	r25, r12
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     6e6:	82 ed       	ldi	r24, 0xD2	; 210
     6e8:	c8 2e       	mov	r12, r24
     6ea:	ac c0       	rjmp	.+344    	; 0x844 <DataflashManager_ReadBlocks+0x1ec>
     6ec:	dd 24       	eor	r13, r13
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
     6ee:	80 91 e8 00 	lds	r24, 0x00E8

		/* Write an endpoint packet sized data block to the Dataflash */
		while (BytesInBlockDiv16 < (VIRTUAL_MEMORY_BLOCK_SIZE >> 4))
		{
			/* Check if the endpoint is currently full */
			if (!(Endpoint_IsReadWriteAllowed()))
     6f2:	85 fd       	sbrc	r24, 5
     6f4:	0b c0       	rjmp	.+22     	; 0x70c <DataflashManager_ReadBlocks+0xb4>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
     6f6:	80 91 e8 00 	lds	r24, 0x00E8
     6fa:	8e 77       	andi	r24, 0x7E	; 126
     6fc:	80 93 e8 00 	sts	0x00E8, r24
			{
				/* Clear the endpoint bank to send its contents to the host */
				Endpoint_ClearIN();

				/* Wait until the endpoint is ready for more data */
				if (Endpoint_WaitUntilReady())
     700:	99 83       	std	Y+1, r25	; 0x01
     702:	ab d3       	rcall	.+1878   	; 0xe5a <Endpoint_WaitUntilReady>
     704:	99 81       	ldd	r25, Y+1	; 0x01
     706:	88 23       	and	r24, r24
     708:	09 f0       	breq	.+2      	; 0x70c <DataflashManager_ReadBlocks+0xb4>
     70a:	ac c0       	rjmp	.+344    	; 0x864 <DataflashManager_ReadBlocks+0x20c>
				  return;
			}

			/* Check if end of Dataflash page reached */
			if (CurrDFPageByteDiv16 == (DATAFLASH_PAGE_SIZE >> 4))
     70c:	90 34       	cpi	r25, 0x40	; 64
     70e:	e9 f4       	brne	.+58     	; 0x74a <DataflashManager_ReadBlocks+0xf2>
			{
				/* Reset the Dataflash buffer counter, increment the page counter */
				CurrDFPageByteDiv16 = 0;
				CurrDFPage++;
     710:	0f 5f       	subi	r16, 0xFF	; 255
     712:	1f 4f       	sbci	r17, 0xFF	; 255

				/* Select the next Dataflash chip based on the new Dataflash page index */
				Dataflash_SelectChipFromPage(CurrDFPage);
     714:	c8 01       	movw	r24, r16
     716:	e1 de       	rcall	.-574    	; 0x4da <Dataflash_SelectChipFromPage>
     718:	ce bc       	out	0x2e, r12	; 46
				while (!(SPSR & (1 << SPIF)));
     71a:	0d b4       	in	r0, 0x2d	; 45
     71c:	07 fe       	sbrs	r0, 7
     71e:	fd cf       	rjmp	.-6      	; 0x71a <DataflashManager_ReadBlocks+0xc2>

				/* Send the Dataflash main memory page read command */
				Dataflash_SendByte(DF_CMD_MAINMEMPAGEREAD);
				Dataflash_SendAddressBytes(CurrDFPage, 0);
     720:	c8 01       	movw	r24, r16
     722:	60 e0       	ldi	r22, 0x00	; 0
     724:	70 e0       	ldi	r23, 0x00	; 0
     726:	05 df       	rcall	.-502    	; 0x532 <Dataflash_SendAddressBytes>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     728:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     72a:	0d b4       	in	r0, 0x2d	; 45
     72c:	07 fe       	sbrs	r0, 7
     72e:	fd cf       	rjmp	.-6      	; 0x72a <DataflashManager_ReadBlocks+0xd2>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     730:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     732:	0d b4       	in	r0, 0x2d	; 45
     734:	07 fe       	sbrs	r0, 7
     736:	fd cf       	rjmp	.-6      	; 0x732 <DataflashManager_ReadBlocks+0xda>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     738:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     73a:	0d b4       	in	r0, 0x2d	; 45
     73c:	07 fe       	sbrs	r0, 7
     73e:	fd cf       	rjmp	.-6      	; 0x73a <DataflashManager_ReadBlocks+0xe2>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     740:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     742:	0d b4       	in	r0, 0x2d	; 45
     744:	07 fe       	sbrs	r0, 7
     746:	fd cf       	rjmp	.-6      	; 0x742 <DataflashManager_ReadBlocks+0xea>
     748:	90 e0       	ldi	r25, 0x00	; 0
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     74a:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     74c:	0d b4       	in	r0, 0x2d	; 45
     74e:	07 fe       	sbrs	r0, 7
     750:	fd cf       	rjmp	.-6      	; 0x74c <DataflashManager_ReadBlocks+0xf4>
				return SPDR;
     752:	8e b5       	in	r24, 0x2e	; 46
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
     754:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     758:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     75a:	0d b4       	in	r0, 0x2d	; 45
     75c:	07 fe       	sbrs	r0, 7
     75e:	fd cf       	rjmp	.-6      	; 0x75a <DataflashManager_ReadBlocks+0x102>
				return SPDR;
     760:	8e b5       	in	r24, 0x2e	; 46
     762:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     766:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     768:	0d b4       	in	r0, 0x2d	; 45
     76a:	07 fe       	sbrs	r0, 7
     76c:	fd cf       	rjmp	.-6      	; 0x768 <DataflashManager_ReadBlocks+0x110>
				return SPDR;
     76e:	8e b5       	in	r24, 0x2e	; 46
     770:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     774:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     776:	0d b4       	in	r0, 0x2d	; 45
     778:	07 fe       	sbrs	r0, 7
     77a:	fd cf       	rjmp	.-6      	; 0x776 <DataflashManager_ReadBlocks+0x11e>
				return SPDR;
     77c:	8e b5       	in	r24, 0x2e	; 46
     77e:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     782:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     784:	0d b4       	in	r0, 0x2d	; 45
     786:	07 fe       	sbrs	r0, 7
     788:	fd cf       	rjmp	.-6      	; 0x784 <DataflashManager_ReadBlocks+0x12c>
				return SPDR;
     78a:	8e b5       	in	r24, 0x2e	; 46
     78c:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     790:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     792:	0d b4       	in	r0, 0x2d	; 45
     794:	07 fe       	sbrs	r0, 7
     796:	fd cf       	rjmp	.-6      	; 0x792 <DataflashManager_ReadBlocks+0x13a>
				return SPDR;
     798:	8e b5       	in	r24, 0x2e	; 46
     79a:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     79e:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     7a0:	0d b4       	in	r0, 0x2d	; 45
     7a2:	07 fe       	sbrs	r0, 7
     7a4:	fd cf       	rjmp	.-6      	; 0x7a0 <DataflashManager_ReadBlocks+0x148>
				return SPDR;
     7a6:	8e b5       	in	r24, 0x2e	; 46
     7a8:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     7ac:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     7ae:	0d b4       	in	r0, 0x2d	; 45
     7b0:	07 fe       	sbrs	r0, 7
     7b2:	fd cf       	rjmp	.-6      	; 0x7ae <DataflashManager_ReadBlocks+0x156>
				return SPDR;
     7b4:	8e b5       	in	r24, 0x2e	; 46
     7b6:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     7ba:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     7bc:	0d b4       	in	r0, 0x2d	; 45
     7be:	07 fe       	sbrs	r0, 7
     7c0:	fd cf       	rjmp	.-6      	; 0x7bc <DataflashManager_ReadBlocks+0x164>
				return SPDR;
     7c2:	8e b5       	in	r24, 0x2e	; 46
     7c4:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     7c8:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     7ca:	0d b4       	in	r0, 0x2d	; 45
     7cc:	07 fe       	sbrs	r0, 7
     7ce:	fd cf       	rjmp	.-6      	; 0x7ca <DataflashManager_ReadBlocks+0x172>
				return SPDR;
     7d0:	8e b5       	in	r24, 0x2e	; 46
     7d2:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     7d6:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     7d8:	0d b4       	in	r0, 0x2d	; 45
     7da:	07 fe       	sbrs	r0, 7
     7dc:	fd cf       	rjmp	.-6      	; 0x7d8 <DataflashManager_ReadBlocks+0x180>
				return SPDR;
     7de:	8e b5       	in	r24, 0x2e	; 46
     7e0:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     7e4:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     7e6:	0d b4       	in	r0, 0x2d	; 45
     7e8:	07 fe       	sbrs	r0, 7
     7ea:	fd cf       	rjmp	.-6      	; 0x7e6 <DataflashManager_ReadBlocks+0x18e>
				return SPDR;
     7ec:	8e b5       	in	r24, 0x2e	; 46
     7ee:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     7f2:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     7f4:	0d b4       	in	r0, 0x2d	; 45
     7f6:	07 fe       	sbrs	r0, 7
     7f8:	fd cf       	rjmp	.-6      	; 0x7f4 <DataflashManager_ReadBlocks+0x19c>
				return SPDR;
     7fa:	8e b5       	in	r24, 0x2e	; 46
     7fc:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     800:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     802:	0d b4       	in	r0, 0x2d	; 45
     804:	07 fe       	sbrs	r0, 7
     806:	fd cf       	rjmp	.-6      	; 0x802 <DataflashManager_ReadBlocks+0x1aa>
				return SPDR;
     808:	8e b5       	in	r24, 0x2e	; 46
     80a:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     80e:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     810:	0d b4       	in	r0, 0x2d	; 45
     812:	07 fe       	sbrs	r0, 7
     814:	fd cf       	rjmp	.-6      	; 0x810 <DataflashManager_ReadBlocks+0x1b8>
				return SPDR;
     816:	8e b5       	in	r24, 0x2e	; 46
     818:	80 93 f1 00 	sts	0x00F1, r24
			 *  \return The response byte from the attached SPI device.
			 */
			static inline uint8_t SPI_ReceiveByte(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t SPI_ReceiveByte(void)
			{
				SPDR = 0x00;
     81c:	1e bc       	out	0x2e, r1	; 46
				while (!(SPSR & (1 << SPIF)));
     81e:	0d b4       	in	r0, 0x2d	; 45
     820:	07 fe       	sbrs	r0, 7
     822:	fd cf       	rjmp	.-6      	; 0x81e <DataflashManager_ReadBlocks+0x1c6>
				return SPDR;
     824:	8e b5       	in	r24, 0x2e	; 46
     826:	80 93 f1 00 	sts	0x00F1, r24

			/* Increment the block 16 byte block counter */
			BytesInBlockDiv16++;

			/* Check if the current command is being aborted by the host */
			if (IsMassStoreReset)
     82a:	80 91 44 01 	lds	r24, 0x0144
     82e:	88 23       	and	r24, r24
     830:	c9 f4       	brne	.+50     	; 0x864 <DataflashManager_ReadBlocks+0x20c>
			Endpoint_Write_8(Dataflash_ReceiveByte());
			Endpoint_Write_8(Dataflash_ReceiveByte());
			Endpoint_Write_8(Dataflash_ReceiveByte());

			/* Increment the Dataflash page 16 byte block counter */
			CurrDFPageByteDiv16++;
     832:	9f 5f       	subi	r25, 0xFF	; 255

			/* Increment the block 16 byte block counter */
			BytesInBlockDiv16++;
     834:	d3 94       	inc	r13
	while (TotalBlocks)
	{
		uint8_t BytesInBlockDiv16 = 0;

		/* Write an endpoint packet sized data block to the Dataflash */
		while (BytesInBlockDiv16 < (VIRTUAL_MEMORY_BLOCK_SIZE >> 4))
     836:	80 e2       	ldi	r24, 0x20	; 32
     838:	d8 16       	cp	r13, r24
     83a:	09 f0       	breq	.+2      	; 0x83e <DataflashManager_ReadBlocks+0x1e6>
     83c:	58 cf       	rjmp	.-336    	; 0x6ee <DataflashManager_ReadBlocks+0x96>
			if (IsMassStoreReset)
			  return;
		}

		/* Decrement the blocks remaining counter */
		TotalBlocks--;
     83e:	08 94       	sec
     840:	e1 08       	sbc	r14, r1
     842:	f1 08       	sbc	r15, r1

	/* Wait until endpoint is ready before continuing */
	if (Endpoint_WaitUntilReady())
	  return;

	while (TotalBlocks)
     844:	e1 14       	cp	r14, r1
     846:	f1 04       	cpc	r15, r1
     848:	09 f0       	breq	.+2      	; 0x84c <DataflashManager_ReadBlocks+0x1f4>
     84a:	50 cf       	rjmp	.-352    	; 0x6ec <DataflashManager_ReadBlocks+0x94>
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
     84c:	80 91 e8 00 	lds	r24, 0x00E8
		/* Decrement the blocks remaining counter */
		TotalBlocks--;
	}

	/* If the endpoint is full, send its contents to the host */
	if (!(Endpoint_IsReadWriteAllowed()))
     850:	85 fd       	sbrc	r24, 5
     852:	05 c0       	rjmp	.+10     	; 0x85e <DataflashManager_ReadBlocks+0x206>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
     854:	80 91 e8 00 	lds	r24, 0x00E8
     858:	8e 77       	andi	r24, 0x7E	; 126
     85a:	80 93 e8 00 	sts	0x00E8, r24
     85e:	8e b1       	in	r24, 0x0e	; 14
     860:	83 60       	ori	r24, 0x03	; 3
     862:	8e b9       	out	0x0e, r24	; 14
	  Endpoint_ClearIN();

	/* Deselect all Dataflash chips */
	Dataflash_DeselectChip();
}
     864:	0f 90       	pop	r0
     866:	cf 91       	pop	r28
     868:	df 91       	pop	r29
     86a:	1f 91       	pop	r17
     86c:	0f 91       	pop	r16
     86e:	ff 90       	pop	r15
     870:	ef 90       	pop	r14
     872:	df 90       	pop	r13
     874:	cf 90       	pop	r12
     876:	08 95       	ret

00000878 <DataflashManager_WriteBlocks>:
 *  \param[in] BlockAddress  Data block starting address for the write sequence
 *  \param[in] TotalBlocks   Number of blocks of data to write
 */
void DataflashManager_WriteBlocks(const uint32_t BlockAddress,
                                  uint16_t TotalBlocks)
{
     878:	af 92       	push	r10
     87a:	bf 92       	push	r11
     87c:	cf 92       	push	r12
     87e:	df 92       	push	r13
     880:	ef 92       	push	r14
     882:	ff 92       	push	r15
     884:	0f 93       	push	r16
     886:	1f 93       	push	r17
     888:	df 93       	push	r29
     88a:	cf 93       	push	r28
     88c:	0f 92       	push	r0
     88e:	cd b7       	in	r28, 0x3d	; 61
     890:	de b7       	in	r29, 0x3e	; 62
     892:	7a 01       	movw	r14, r20
	uint16_t CurrDFPage          = ((BlockAddress * VIRTUAL_MEMORY_BLOCK_SIZE) / DATAFLASH_PAGE_SIZE);
     894:	29 e0       	ldi	r18, 0x09	; 9
     896:	66 0f       	add	r22, r22
     898:	77 1f       	adc	r23, r23
     89a:	88 1f       	adc	r24, r24
     89c:	99 1f       	adc	r25, r25
     89e:	2a 95       	dec	r18
     8a0:	d1 f7       	brne	.-12     	; 0x896 <DataflashManager_WriteBlocks+0x1e>
     8a2:	9b 01       	movw	r18, r22
     8a4:	ac 01       	movw	r20, r24
     8a6:	9a e0       	ldi	r25, 0x0A	; 10
     8a8:	56 95       	lsr	r21
     8aa:	47 95       	ror	r20
     8ac:	37 95       	ror	r19
     8ae:	27 95       	ror	r18
     8b0:	9a 95       	dec	r25
     8b2:	d1 f7       	brne	.-12     	; 0x8a8 <DataflashManager_WriteBlocks+0x30>
     8b4:	89 01       	movw	r16, r18
	uint16_t CurrDFPageByte      = ((BlockAddress * VIRTUAL_MEMORY_BLOCK_SIZE) % DATAFLASH_PAGE_SIZE);
     8b6:	8f ef       	ldi	r24, 0xFF	; 255
     8b8:	c8 2e       	mov	r12, r24
     8ba:	83 e0       	ldi	r24, 0x03	; 3
     8bc:	d8 2e       	mov	r13, r24
     8be:	c6 22       	and	r12, r22
     8c0:	d7 22       	and	r13, r23
	uint8_t  CurrDFPageByteDiv16 = (CurrDFPageByte >> 4);
	bool     UsingSecondBuffer   = false;

	/* Select the correct starting Dataflash IC for the block requested */
	Dataflash_SelectChipFromPage(CurrDFPage);
     8c2:	c9 01       	movw	r24, r18
     8c4:	0a de       	rcall	.-1004   	; 0x4da <Dataflash_SelectChipFromPage>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     8c6:	83 e5       	ldi	r24, 0x53	; 83
     8c8:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     8ca:	0d b4       	in	r0, 0x2d	; 45
     8cc:	07 fe       	sbrs	r0, 7
     8ce:	fd cf       	rjmp	.-6      	; 0x8ca <DataflashManager_WriteBlocks+0x52>

#if (DATAFLASH_PAGE_SIZE > VIRTUAL_MEMORY_BLOCK_SIZE)
	/* Copy selected dataflash's current page contents to the Dataflash buffer */
	Dataflash_SendByte(DF_CMD_MAINMEMTOBUFF1);
	Dataflash_SendAddressBytes(CurrDFPage, 0);
     8d0:	c8 01       	movw	r24, r16
     8d2:	60 e0       	ldi	r22, 0x00	; 0
     8d4:	70 e0       	ldi	r23, 0x00	; 0
     8d6:	2d de       	rcall	.-934    	; 0x532 <Dataflash_SendAddressBytes>
	Dataflash_WaitWhileBusy();
     8d8:	1e de       	rcall	.-964    	; 0x516 <Dataflash_WaitWhileBusy>
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     8da:	84 e8       	ldi	r24, 0x84	; 132
     8dc:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     8de:	0d b4       	in	r0, 0x2d	; 45
     8e0:	07 fe       	sbrs	r0, 7
     8e2:	fd cf       	rjmp	.-6      	; 0x8de <DataflashManager_WriteBlocks+0x66>
#endif

	/* Send the Dataflash buffer write command */
	Dataflash_SendByte(DF_CMD_BUFF1WRITE);
	Dataflash_SendAddressBytes(0, CurrDFPageByte);
     8e4:	80 e0       	ldi	r24, 0x00	; 0
     8e6:	90 e0       	ldi	r25, 0x00	; 0
     8e8:	b6 01       	movw	r22, r12
     8ea:	23 de       	rcall	.-954    	; 0x532 <Dataflash_SendAddressBytes>

	/* Wait until endpoint is ready before continuing */
	if (Endpoint_WaitUntilReady())
     8ec:	b6 d2       	rcall	.+1388   	; 0xe5a <Endpoint_WaitUntilReady>
     8ee:	88 23       	and	r24, r24
     8f0:	09 f0       	breq	.+2      	; 0x8f4 <DataflashManager_WriteBlocks+0x7c>
     8f2:	ea c0       	rjmp	.+468    	; 0xac8 <DataflashManager_WriteBlocks+0x250>
void DataflashManager_WriteBlocks(const uint32_t BlockAddress,
                                  uint16_t TotalBlocks)
{
	uint16_t CurrDFPage          = ((BlockAddress * VIRTUAL_MEMORY_BLOCK_SIZE) / DATAFLASH_PAGE_SIZE);
	uint16_t CurrDFPageByte      = ((BlockAddress * VIRTUAL_MEMORY_BLOCK_SIZE) % DATAFLASH_PAGE_SIZE);
	uint8_t  CurrDFPageByteDiv16 = (CurrDFPageByte >> 4);
     8f4:	b4 e0       	ldi	r27, 0x04	; 4
     8f6:	d6 94       	lsr	r13
     8f8:	c7 94       	ror	r12
     8fa:	ba 95       	dec	r27
     8fc:	e1 f7       	brne	.-8      	; 0x8f6 <DataflashManager_WriteBlocks+0x7e>
     8fe:	9c 2d       	mov	r25, r12
     900:	57 01       	movw	r10, r14
     902:	a5 e0       	ldi	r26, 0x05	; 5
     904:	aa 0c       	add	r10, r10
     906:	bb 1c       	adc	r11, r11
     908:	aa 95       	dec	r26
     90a:	e1 f7       	brne	.-8      	; 0x904 <DataflashManager_WriteBlocks+0x8c>
     90c:	dd 24       	eor	r13, r13
     90e:	bd c0       	rjmp	.+378    	; 0xa8a <DataflashManager_WriteBlocks+0x212>
     910:	cc 24       	eor	r12, r12
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
     912:	80 91 e8 00 	lds	r24, 0x00E8

		/* Write an endpoint packet sized data block to the Dataflash */
		while (BytesInBlockDiv16 < (VIRTUAL_MEMORY_BLOCK_SIZE >> 4))
		{
			/* Check if the endpoint is currently empty */
			if (!(Endpoint_IsReadWriteAllowed()))
     916:	85 fd       	sbrc	r24, 5
     918:	0b c0       	rjmp	.+22     	; 0x930 <DataflashManager_WriteBlocks+0xb8>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
     91a:	80 91 e8 00 	lds	r24, 0x00E8
     91e:	8b 77       	andi	r24, 0x7B	; 123
     920:	80 93 e8 00 	sts	0x00E8, r24
			{
				/* Clear the current endpoint bank */
				Endpoint_ClearOUT();

				/* Wait until the host has sent another packet */
				if (Endpoint_WaitUntilReady())
     924:	99 83       	std	Y+1, r25	; 0x01
     926:	99 d2       	rcall	.+1330   	; 0xe5a <Endpoint_WaitUntilReady>
     928:	99 81       	ldd	r25, Y+1	; 0x01
     92a:	88 23       	and	r24, r24
     92c:	09 f0       	breq	.+2      	; 0x930 <DataflashManager_WriteBlocks+0xb8>
     92e:	cc c0       	rjmp	.+408    	; 0xac8 <DataflashManager_WriteBlocks+0x250>
				  return;
			}

			/* Check if end of Dataflash page reached */
			if (CurrDFPageByteDiv16 == (DATAFLASH_PAGE_SIZE >> 4))
     930:	90 34       	cpi	r25, 0x40	; 64
     932:	09 f0       	breq	.+2      	; 0x936 <DataflashManager_WriteBlocks+0xbe>
     934:	39 c0       	rjmp	.+114    	; 0x9a8 <DataflashManager_WriteBlocks+0x130>
			{
				/* Write the Dataflash buffer contents back to the Dataflash page */
				Dataflash_WaitWhileBusy();
     936:	ef dd       	rcall	.-1058   	; 0x516 <Dataflash_WaitWhileBusy>
				Dataflash_SendByte(UsingSecondBuffer ? DF_CMD_BUFF2TOMAINMEMWITHERASE : DF_CMD_BUFF1TOMAINMEMWITHERASE);
     938:	dd 20       	and	r13, r13
     93a:	11 f4       	brne	.+4      	; 0x940 <DataflashManager_WriteBlocks+0xc8>
     93c:	83 e8       	ldi	r24, 0x83	; 131
     93e:	01 c0       	rjmp	.+2      	; 0x942 <DataflashManager_WriteBlocks+0xca>
     940:	86 e8       	ldi	r24, 0x86	; 134
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     942:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     944:	0d b4       	in	r0, 0x2d	; 45
     946:	07 fe       	sbrs	r0, 7
     948:	fd cf       	rjmp	.-6      	; 0x944 <DataflashManager_WriteBlocks+0xcc>
				Dataflash_SendAddressBytes(CurrDFPage, 0);
     94a:	c8 01       	movw	r24, r16
     94c:	60 e0       	ldi	r22, 0x00	; 0
     94e:	70 e0       	ldi	r23, 0x00	; 0
     950:	f0 dd       	rcall	.-1056   	; 0x532 <Dataflash_SendAddressBytes>

				/* Reset the Dataflash buffer counter, increment the page counter */
				CurrDFPageByteDiv16 = 0;
				CurrDFPage++;
     952:	0f 5f       	subi	r16, 0xFF	; 255
     954:	1f 4f       	sbci	r17, 0xFF	; 255
			 *  or a DATAFLASH_CHIPn mask (where n is the chip number).
			 */
			static inline uint8_t Dataflash_GetSelectedChip(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint8_t Dataflash_GetSelectedChip(void)
			{
				return (DATAFLASH_CHIPCS_PORT & DATAFLASH_CHIPCS_MASK);
     956:	8e b1       	in	r24, 0x0e	; 14

				/* Once all the Dataflash ICs have had their first buffers filled, switch buffers to maintain throughput */
				if (Dataflash_GetSelectedChip() == DATAFLASH_CHIP_MASK(DATAFLASH_TOTALCHIPS))
     958:	83 70       	andi	r24, 0x03	; 3
     95a:	81 30       	cpi	r24, 0x01	; 1
     95c:	09 f4       	brne	.+2      	; 0x960 <DataflashManager_WriteBlocks+0xe8>
				  UsingSecondBuffer = !(UsingSecondBuffer);
     95e:	d8 26       	eor	r13, r24

				/* Select the next Dataflash chip based on the new Dataflash page index */
				Dataflash_SelectChipFromPage(CurrDFPage);
     960:	c8 01       	movw	r24, r16
     962:	bb dd       	rcall	.-1162   	; 0x4da <Dataflash_SelectChipFromPage>

#if (DATAFLASH_PAGE_SIZE > VIRTUAL_MEMORY_BLOCK_SIZE)
				/* If less than one Dataflash page remaining, copy over the existing page to preserve trailing data */
				if ((TotalBlocks * (VIRTUAL_MEMORY_BLOCK_SIZE >> 4)) < (DATAFLASH_PAGE_SIZE >> 4))
     964:	20 e4       	ldi	r18, 0x40	; 64
     966:	a2 16       	cp	r10, r18
     968:	b1 04       	cpc	r11, r1
     96a:	78 f4       	brcc	.+30     	; 0x98a <DataflashManager_WriteBlocks+0x112>
				{
					/* Copy selected dataflash's current page contents to the Dataflash buffer */
					Dataflash_WaitWhileBusy();
     96c:	d4 dd       	rcall	.-1112   	; 0x516 <Dataflash_WaitWhileBusy>
					Dataflash_SendByte(UsingSecondBuffer ? DF_CMD_MAINMEMTOBUFF2 : DF_CMD_MAINMEMTOBUFF1);
     96e:	dd 20       	and	r13, r13
     970:	11 f4       	brne	.+4      	; 0x976 <DataflashManager_WriteBlocks+0xfe>
     972:	83 e5       	ldi	r24, 0x53	; 83
     974:	01 c0       	rjmp	.+2      	; 0x978 <DataflashManager_WriteBlocks+0x100>
     976:	85 e5       	ldi	r24, 0x55	; 85
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     978:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     97a:	0d b4       	in	r0, 0x2d	; 45
     97c:	07 fe       	sbrs	r0, 7
     97e:	fd cf       	rjmp	.-6      	; 0x97a <DataflashManager_WriteBlocks+0x102>
					Dataflash_SendAddressBytes(CurrDFPage, 0);
     980:	c8 01       	movw	r24, r16
     982:	60 e0       	ldi	r22, 0x00	; 0
     984:	70 e0       	ldi	r23, 0x00	; 0
     986:	d5 dd       	rcall	.-1110   	; 0x532 <Dataflash_SendAddressBytes>
					Dataflash_WaitWhileBusy();
     988:	c6 dd       	rcall	.-1140   	; 0x516 <Dataflash_WaitWhileBusy>
				}
#endif

				/* Send the Dataflash buffer write command */
				Dataflash_SendByte(UsingSecondBuffer ? DF_CMD_BUFF2WRITE : DF_CMD_BUFF1WRITE);
     98a:	dd 20       	and	r13, r13
     98c:	11 f4       	brne	.+4      	; 0x992 <DataflashManager_WriteBlocks+0x11a>
     98e:	84 e8       	ldi	r24, 0x84	; 132
     990:	01 c0       	rjmp	.+2      	; 0x994 <DataflashManager_WriteBlocks+0x11c>
     992:	87 e8       	ldi	r24, 0x87	; 135
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     994:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     996:	0d b4       	in	r0, 0x2d	; 45
     998:	07 fe       	sbrs	r0, 7
     99a:	fd cf       	rjmp	.-6      	; 0x996 <DataflashManager_WriteBlocks+0x11e>
				Dataflash_SendAddressBytes(0, 0);
     99c:	80 e0       	ldi	r24, 0x00	; 0
     99e:	90 e0       	ldi	r25, 0x00	; 0
     9a0:	60 e0       	ldi	r22, 0x00	; 0
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	c6 dd       	rcall	.-1140   	; 0x532 <Dataflash_SendAddressBytes>
     9a6:	90 e0       	ldi	r25, 0x00	; 0
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_8(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_8(void)
			{
				return UEDATX;
     9a8:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     9ac:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     9ae:	0d b4       	in	r0, 0x2d	; 45
     9b0:	07 fe       	sbrs	r0, 7
     9b2:	fd cf       	rjmp	.-6      	; 0x9ae <DataflashManager_WriteBlocks+0x136>
     9b4:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     9b8:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     9ba:	0d b4       	in	r0, 0x2d	; 45
     9bc:	07 fe       	sbrs	r0, 7
     9be:	fd cf       	rjmp	.-6      	; 0x9ba <DataflashManager_WriteBlocks+0x142>
     9c0:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     9c4:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     9c6:	0d b4       	in	r0, 0x2d	; 45
     9c8:	07 fe       	sbrs	r0, 7
     9ca:	fd cf       	rjmp	.-6      	; 0x9c6 <DataflashManager_WriteBlocks+0x14e>
     9cc:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     9d0:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     9d2:	0d b4       	in	r0, 0x2d	; 45
     9d4:	07 fe       	sbrs	r0, 7
     9d6:	fd cf       	rjmp	.-6      	; 0x9d2 <DataflashManager_WriteBlocks+0x15a>
     9d8:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     9dc:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     9de:	0d b4       	in	r0, 0x2d	; 45
     9e0:	07 fe       	sbrs	r0, 7
     9e2:	fd cf       	rjmp	.-6      	; 0x9de <DataflashManager_WriteBlocks+0x166>
     9e4:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     9e8:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     9ea:	0d b4       	in	r0, 0x2d	; 45
     9ec:	07 fe       	sbrs	r0, 7
     9ee:	fd cf       	rjmp	.-6      	; 0x9ea <DataflashManager_WriteBlocks+0x172>
     9f0:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     9f4:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     9f6:	0d b4       	in	r0, 0x2d	; 45
     9f8:	07 fe       	sbrs	r0, 7
     9fa:	fd cf       	rjmp	.-6      	; 0x9f6 <DataflashManager_WriteBlocks+0x17e>
     9fc:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     a00:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     a02:	0d b4       	in	r0, 0x2d	; 45
     a04:	07 fe       	sbrs	r0, 7
     a06:	fd cf       	rjmp	.-6      	; 0xa02 <DataflashManager_WriteBlocks+0x18a>
     a08:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     a0c:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     a0e:	0d b4       	in	r0, 0x2d	; 45
     a10:	07 fe       	sbrs	r0, 7
     a12:	fd cf       	rjmp	.-6      	; 0xa0e <DataflashManager_WriteBlocks+0x196>
     a14:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     a18:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     a1a:	0d b4       	in	r0, 0x2d	; 45
     a1c:	07 fe       	sbrs	r0, 7
     a1e:	fd cf       	rjmp	.-6      	; 0xa1a <DataflashManager_WriteBlocks+0x1a2>
     a20:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     a24:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     a26:	0d b4       	in	r0, 0x2d	; 45
     a28:	07 fe       	sbrs	r0, 7
     a2a:	fd cf       	rjmp	.-6      	; 0xa26 <DataflashManager_WriteBlocks+0x1ae>
     a2c:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     a30:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     a32:	0d b4       	in	r0, 0x2d	; 45
     a34:	07 fe       	sbrs	r0, 7
     a36:	fd cf       	rjmp	.-6      	; 0xa32 <DataflashManager_WriteBlocks+0x1ba>
     a38:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     a3c:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     a3e:	0d b4       	in	r0, 0x2d	; 45
     a40:	07 fe       	sbrs	r0, 7
     a42:	fd cf       	rjmp	.-6      	; 0xa3e <DataflashManager_WriteBlocks+0x1c6>
     a44:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     a48:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     a4a:	0d b4       	in	r0, 0x2d	; 45
     a4c:	07 fe       	sbrs	r0, 7
     a4e:	fd cf       	rjmp	.-6      	; 0xa4a <DataflashManager_WriteBlocks+0x1d2>
     a50:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     a54:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     a56:	0d b4       	in	r0, 0x2d	; 45
     a58:	07 fe       	sbrs	r0, 7
     a5a:	fd cf       	rjmp	.-6      	; 0xa56 <DataflashManager_WriteBlocks+0x1de>
     a5c:	80 91 f1 00 	lds	r24, 0x00F1
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     a60:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     a62:	0d b4       	in	r0, 0x2d	; 45
     a64:	07 fe       	sbrs	r0, 7
     a66:	fd cf       	rjmp	.-6      	; 0xa62 <DataflashManager_WriteBlocks+0x1ea>

			/* Increment the block 16 byte block counter */
			BytesInBlockDiv16++;

			/* Check if the current command is being aborted by the host */
			if (IsMassStoreReset)
     a68:	80 91 44 01 	lds	r24, 0x0144
     a6c:	88 23       	and	r24, r24
     a6e:	61 f5       	brne	.+88     	; 0xac8 <DataflashManager_WriteBlocks+0x250>
			Dataflash_SendByte(Endpoint_Read_8());
			Dataflash_SendByte(Endpoint_Read_8());
			Dataflash_SendByte(Endpoint_Read_8());

			/* Increment the Dataflash page 16 byte block counter */
			CurrDFPageByteDiv16++;
     a70:	9f 5f       	subi	r25, 0xFF	; 255

			/* Increment the block 16 byte block counter */
			BytesInBlockDiv16++;
     a72:	c3 94       	inc	r12
	while (TotalBlocks)
	{
		uint8_t BytesInBlockDiv16 = 0;

		/* Write an endpoint packet sized data block to the Dataflash */
		while (BytesInBlockDiv16 < (VIRTUAL_MEMORY_BLOCK_SIZE >> 4))
     a74:	30 e2       	ldi	r19, 0x20	; 32
     a76:	c3 16       	cp	r12, r19
     a78:	09 f0       	breq	.+2      	; 0xa7c <DataflashManager_WriteBlocks+0x204>
     a7a:	4b cf       	rjmp	.-362    	; 0x912 <DataflashManager_WriteBlocks+0x9a>
			if (IsMassStoreReset)
			  return;
		}

		/* Decrement the blocks remaining counter and reset the sub block counter */
		TotalBlocks--;
     a7c:	08 94       	sec
     a7e:	e1 08       	sbc	r14, r1
     a80:	f1 08       	sbc	r15, r1
     a82:	e0 ee       	ldi	r30, 0xE0	; 224
     a84:	ff ef       	ldi	r31, 0xFF	; 255
     a86:	ae 0e       	add	r10, r30
     a88:	bf 1e       	adc	r11, r31

	/* Wait until endpoint is ready before continuing */
	if (Endpoint_WaitUntilReady())
	  return;

	while (TotalBlocks)
     a8a:	e1 14       	cp	r14, r1
     a8c:	f1 04       	cpc	r15, r1
     a8e:	09 f0       	breq	.+2      	; 0xa92 <DataflashManager_WriteBlocks+0x21a>
     a90:	3f cf       	rjmp	.-386    	; 0x910 <DataflashManager_WriteBlocks+0x98>
		/* Decrement the blocks remaining counter and reset the sub block counter */
		TotalBlocks--;
	}

	/* Write the Dataflash buffer contents back to the Dataflash page */
	Dataflash_WaitWhileBusy();
     a92:	41 dd       	rcall	.-1406   	; 0x516 <Dataflash_WaitWhileBusy>
	Dataflash_SendByte(UsingSecondBuffer ? DF_CMD_BUFF2TOMAINMEMWITHERASE : DF_CMD_BUFF1TOMAINMEMWITHERASE);
     a94:	dd 20       	and	r13, r13
     a96:	11 f4       	brne	.+4      	; 0xa9c <DataflashManager_WriteBlocks+0x224>
     a98:	83 e8       	ldi	r24, 0x83	; 131
     a9a:	01 c0       	rjmp	.+2      	; 0xa9e <DataflashManager_WriteBlocks+0x226>
     a9c:	86 e8       	ldi	r24, 0x86	; 134
			 *  \param[in] Byte  Byte to send through the SPI interface.
			 */
			static inline void SPI_SendByte(const uint8_t Byte) ATTR_ALWAYS_INLINE;
			static inline void SPI_SendByte(const uint8_t Byte)
			{
				SPDR = Byte;
     a9e:	8e bd       	out	0x2e, r24	; 46
				while (!(SPSR & (1 << SPIF)));
     aa0:	0d b4       	in	r0, 0x2d	; 45
     aa2:	07 fe       	sbrs	r0, 7
     aa4:	fd cf       	rjmp	.-6      	; 0xaa0 <DataflashManager_WriteBlocks+0x228>
	Dataflash_SendAddressBytes(CurrDFPage, 0x00);
     aa6:	c8 01       	movw	r24, r16
     aa8:	60 e0       	ldi	r22, 0x00	; 0
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	42 dd       	rcall	.-1404   	; 0x532 <Dataflash_SendAddressBytes>
	Dataflash_WaitWhileBusy();
     aae:	33 dd       	rcall	.-1434   	; 0x516 <Dataflash_WaitWhileBusy>
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
     ab0:	80 91 e8 00 	lds	r24, 0x00E8

	/* If the endpoint is empty, clear it ready for the next packet from the host */
	if (!(Endpoint_IsReadWriteAllowed()))
     ab4:	85 fd       	sbrc	r24, 5
     ab6:	05 c0       	rjmp	.+10     	; 0xac2 <DataflashManager_WriteBlocks+0x24a>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
     ab8:	80 91 e8 00 	lds	r24, 0x00E8
     abc:	8b 77       	andi	r24, 0x7B	; 123
     abe:	80 93 e8 00 	sts	0x00E8, r24
			 *              the chip number).
			 */
			static inline void Dataflash_SelectChip(const uint8_t ChipMask) ATTR_ALWAYS_INLINE;
			static inline void Dataflash_SelectChip(const uint8_t ChipMask)
			{
				DATAFLASH_CHIPCS_PORT = ((DATAFLASH_CHIPCS_PORT & ~DATAFLASH_CHIPCS_MASK) | ChipMask);
     ac2:	8e b1       	in	r24, 0x0e	; 14
     ac4:	83 60       	ori	r24, 0x03	; 3
     ac6:	8e b9       	out	0x0e, r24	; 14
	  Endpoint_ClearOUT();

	/* Deselect all Dataflash chips */
	Dataflash_DeselectChip();
}
     ac8:	0f 90       	pop	r0
     aca:	cf 91       	pop	r28
     acc:	df 91       	pop	r29
     ace:	1f 91       	pop	r17
     ad0:	0f 91       	pop	r16
     ad2:	ff 90       	pop	r15
     ad4:	ef 90       	pop	r14
     ad6:	df 90       	pop	r13
     ad8:	cf 90       	pop	r12
     ada:	bf 90       	pop	r11
     adc:	af 90       	pop	r10
     ade:	08 95       	ret

00000ae0 <SCSI_Command_ReadWrite_10>:
 *  \param[in] IsDataRead  Indicates if the command is a READ (10) command or WRITE (10) command (DATA_READ or DATA_WRITE)
 *
 *  \return Boolean true if the command completed successfully, false otherwise.
 */
static bool SCSI_Command_ReadWrite_10(const bool IsDataRead)
{
     ae0:	cf 93       	push	r28
     ae2:	df 93       	push	r29
     ae4:	28 2f       	mov	r18, r24

				Temp = Data.Bytes[1];
				Data.Bytes[1] = Data.Bytes[2];
				Data.Bytes[2] = Temp;

				return Data.DWord;
     ae6:	60 91 59 01 	lds	r22, 0x0159
     aea:	70 91 58 01 	lds	r23, 0x0158
     aee:	80 91 57 01 	lds	r24, 0x0157
     af2:	90 91 56 01 	lds	r25, 0x0156

				Temp = Data.Bytes[0];
				Data.Bytes[0] = Data.Bytes[1];
				Data.Bytes[1] = Temp;

				return Data.Word;
     af6:	c0 91 5c 01 	lds	r28, 0x015C
     afa:	d0 91 5b 01 	lds	r29, 0x015B

	BlockAddress = SwapEndian_32(*(uint32_t*)&CommandBlock.SCSICommandData[2]);
	TotalBlocks  = SwapEndian_16(*(uint16_t*)&CommandBlock.SCSICommandData[7]);
	
	/* Check if the block address is outside the maximum allowable value for the LUN */
	if (BlockAddress >= LUN_MEDIA_BLOCKS)
     afe:	60 30       	cpi	r22, 0x00	; 0
     b00:	30 e8       	ldi	r19, 0x80	; 128
     b02:	73 07       	cpc	r23, r19
     b04:	30 e0       	ldi	r19, 0x00	; 0
     b06:	83 07       	cpc	r24, r19
     b08:	30 e0       	ldi	r19, 0x00	; 0
     b0a:	93 07       	cpc	r25, r19
     b0c:	68 f0       	brcs	.+26     	; 0xb28 <SCSI_Command_ReadWrite_10+0x48>
	{
		/* Block address is invalid, update SENSE key and return command fail */
		SCSI_SET_SENSE(SCSI_SENSE_KEY_ILLEGAL_REQUEST,
     b0e:	80 91 0f 01 	lds	r24, 0x010F
     b12:	80 7f       	andi	r24, 0xF0	; 240
     b14:	85 60       	ori	r24, 0x05	; 5
     b16:	80 93 0f 01 	sts	0x010F, r24
     b1a:	81 e2       	ldi	r24, 0x21	; 33
     b1c:	80 93 19 01 	sts	0x0119, r24
     b20:	10 92 1a 01 	sts	0x011A, r1
     b24:	80 e0       	ldi	r24, 0x00	; 0
     b26:	26 c0       	rjmp	.+76     	; 0xb74 <SCSI_Command_ReadWrite_10+0x94>
	/* Adjust the given block address to the real media address based on the selected LUN */
	BlockAddress += ((uint32_t)CommandBlock.LUN * LUN_MEDIA_BLOCKS);
	#endif

	/* Determine if the packet is a READ (10) or WRITE (10) command, call appropriate function */
	if (IsDataRead == DATA_READ)
     b28:	22 23       	and	r18, r18
     b2a:	19 f0       	breq	.+6      	; 0xb32 <SCSI_Command_ReadWrite_10+0x52>
	  DataflashManager_ReadBlocks(BlockAddress, TotalBlocks);
     b2c:	ae 01       	movw	r20, r28
     b2e:	94 dd       	rcall	.-1240   	; 0x658 <DataflashManager_ReadBlocks>
     b30:	02 c0       	rjmp	.+4      	; 0xb36 <SCSI_Command_ReadWrite_10+0x56>
	else
	  DataflashManager_WriteBlocks(BlockAddress, TotalBlocks);
     b32:	ae 01       	movw	r20, r28
     b34:	a1 de       	rcall	.-702    	; 0x878 <DataflashManager_WriteBlocks>

	/* Update the bytes transferred counter and succeed the command */
	CommandBlock.DataTransferLength -= ((uint32_t)TotalBlocks * VIRTUAL_MEMORY_BLOCK_SIZE);
     b36:	9e 01       	movw	r18, r28
     b38:	40 e0       	ldi	r20, 0x00	; 0
     b3a:	50 e0       	ldi	r21, 0x00	; 0
     b3c:	89 e0       	ldi	r24, 0x09	; 9
     b3e:	22 0f       	add	r18, r18
     b40:	33 1f       	adc	r19, r19
     b42:	44 1f       	adc	r20, r20
     b44:	55 1f       	adc	r21, r21
     b46:	8a 95       	dec	r24
     b48:	d1 f7       	brne	.-12     	; 0xb3e <SCSI_Command_ReadWrite_10+0x5e>
     b4a:	80 91 4d 01 	lds	r24, 0x014D
     b4e:	90 91 4e 01 	lds	r25, 0x014E
     b52:	a0 91 4f 01 	lds	r26, 0x014F
     b56:	b0 91 50 01 	lds	r27, 0x0150
     b5a:	82 1b       	sub	r24, r18
     b5c:	93 0b       	sbc	r25, r19
     b5e:	a4 0b       	sbc	r26, r20
     b60:	b5 0b       	sbc	r27, r21
     b62:	80 93 4d 01 	sts	0x014D, r24
     b66:	90 93 4e 01 	sts	0x014E, r25
     b6a:	a0 93 4f 01 	sts	0x014F, r26
     b6e:	b0 93 50 01 	sts	0x0150, r27
     b72:	81 e0       	ldi	r24, 0x01	; 1

	return true;
}
     b74:	df 91       	pop	r29
     b76:	cf 91       	pop	r28
     b78:	08 95       	ret

00000b7a <SCSI_DecodeSCSICommand>:
 *  a command failure due to a ILLEGAL REQUEST.
 *
 *  \return Boolean true if the command completed successfully, false otherwise
 */
bool SCSI_DecodeSCSICommand(void)
{
     b7a:	0f 93       	push	r16
     b7c:	1f 93       	push	r17
     b7e:	cf 93       	push	r28
     b80:	df 93       	push	r29
	bool CommandSuccess = false;

	/* Run the appropriate SCSI command hander function based on the passed command */
	switch (CommandBlock.SCSICommandData[0])
     b82:	80 91 54 01 	lds	r24, 0x0154
     b86:	8d 31       	cpi	r24, 0x1D	; 29
     b88:	09 f4       	brne	.+2      	; 0xb8c <SCSI_DecodeSCSICommand+0x12>
     b8a:	ab c0       	rjmp	.+342    	; 0xce2 <SCSI_DecodeSCSICommand+0x168>
     b8c:	8e 31       	cpi	r24, 0x1E	; 30
     b8e:	78 f4       	brcc	.+30     	; 0xbae <SCSI_DecodeSCSICommand+0x34>
     b90:	83 30       	cpi	r24, 0x03	; 3
     b92:	09 f4       	brne	.+2      	; 0xb96 <SCSI_DecodeSCSICommand+0x1c>
     b94:	57 c0       	rjmp	.+174    	; 0xc44 <SCSI_DecodeSCSICommand+0xca>
     b96:	84 30       	cpi	r24, 0x04	; 4
     b98:	20 f4       	brcc	.+8      	; 0xba2 <SCSI_DecodeSCSICommand+0x28>
     b9a:	88 23       	and	r24, r24
     b9c:	09 f4       	brne	.+2      	; 0xba0 <SCSI_DecodeSCSICommand+0x26>
     b9e:	e3 c0       	rjmp	.+454    	; 0xd66 <SCSI_DecodeSCSICommand+0x1ec>
     ba0:	eb c0       	rjmp	.+470    	; 0xd78 <SCSI_DecodeSCSICommand+0x1fe>
     ba2:	82 31       	cpi	r24, 0x12	; 18
     ba4:	b9 f0       	breq	.+46     	; 0xbd4 <SCSI_DecodeSCSICommand+0x5a>
     ba6:	8a 31       	cpi	r24, 0x1A	; 26
     ba8:	09 f0       	breq	.+2      	; 0xbac <SCSI_DecodeSCSICommand+0x32>
     baa:	e6 c0       	rjmp	.+460    	; 0xd78 <SCSI_DecodeSCSICommand+0x1fe>
     bac:	bb c0       	rjmp	.+374    	; 0xd24 <SCSI_DecodeSCSICommand+0x1aa>
     bae:	88 32       	cpi	r24, 0x28	; 40
     bb0:	09 f4       	brne	.+2      	; 0xbb4 <SCSI_DecodeSCSICommand+0x3a>
     bb2:	b3 c0       	rjmp	.+358    	; 0xd1a <SCSI_DecodeSCSICommand+0x1a0>
     bb4:	89 32       	cpi	r24, 0x29	; 41
     bb6:	38 f4       	brcc	.+14     	; 0xbc6 <SCSI_DecodeSCSICommand+0x4c>
     bb8:	8e 31       	cpi	r24, 0x1E	; 30
     bba:	09 f4       	brne	.+2      	; 0xbbe <SCSI_DecodeSCSICommand+0x44>
     bbc:	d4 c0       	rjmp	.+424    	; 0xd66 <SCSI_DecodeSCSICommand+0x1ec>
     bbe:	85 32       	cpi	r24, 0x25	; 37
     bc0:	09 f0       	breq	.+2      	; 0xbc4 <SCSI_DecodeSCSICommand+0x4a>
     bc2:	da c0       	rjmp	.+436    	; 0xd78 <SCSI_DecodeSCSICommand+0x1fe>
     bc4:	65 c0       	rjmp	.+202    	; 0xc90 <SCSI_DecodeSCSICommand+0x116>
     bc6:	8a 32       	cpi	r24, 0x2A	; 42
     bc8:	09 f4       	brne	.+2      	; 0xbcc <SCSI_DecodeSCSICommand+0x52>
     bca:	a5 c0       	rjmp	.+330    	; 0xd16 <SCSI_DecodeSCSICommand+0x19c>
     bcc:	8f 32       	cpi	r24, 0x2F	; 47
     bce:	09 f0       	breq	.+2      	; 0xbd2 <SCSI_DecodeSCSICommand+0x58>
     bd0:	d3 c0       	rjmp	.+422    	; 0xd78 <SCSI_DecodeSCSICommand+0x1fe>
     bd2:	c9 c0       	rjmp	.+402    	; 0xd66 <SCSI_DecodeSCSICommand+0x1ec>
     bd4:	c0 91 58 01 	lds	r28, 0x0158
     bd8:	d0 91 57 01 	lds	r29, 0x0157
{
	uint16_t AllocationLength  = SwapEndian_16(*(uint16_t*)&CommandBlock.SCSICommandData[3]);
	uint16_t BytesTransferred  = MIN(AllocationLength, sizeof(InquiryData));

	/* Only the standard INQUIRY data is supported, check if any optional INQUIRY bits set */
	if ((CommandBlock.SCSICommandData[1] & ((1 << 0) | (1 << 1))) ||
     bdc:	80 91 55 01 	lds	r24, 0x0155
     be0:	90 e0       	ldi	r25, 0x00	; 0
     be2:	83 70       	andi	r24, 0x03	; 3
     be4:	90 70       	andi	r25, 0x00	; 0
     be6:	89 2b       	or	r24, r25
     be8:	09 f0       	breq	.+2      	; 0xbec <SCSI_DecodeSCSICommand+0x72>
     bea:	7f c0       	rjmp	.+254    	; 0xcea <SCSI_DecodeSCSICommand+0x170>
     bec:	80 91 56 01 	lds	r24, 0x0156
     bf0:	88 23       	and	r24, r24
     bf2:	09 f0       	breq	.+2      	; 0xbf6 <SCSI_DecodeSCSICommand+0x7c>
     bf4:	7a c0       	rjmp	.+244    	; 0xcea <SCSI_DecodeSCSICommand+0x170>
 *  \return Boolean true if the command completed successfully, false otherwise.
 */
static bool SCSI_Command_Inquiry(void)
{
	uint16_t AllocationLength  = SwapEndian_16(*(uint16_t*)&CommandBlock.SCSICommandData[3]);
	uint16_t BytesTransferred  = MIN(AllocationLength, sizeof(InquiryData));
     bf6:	8e 01       	movw	r16, r28
     bf8:	c5 32       	cpi	r28, 0x25	; 37
     bfa:	d1 05       	cpc	r29, r1
     bfc:	10 f0       	brcs	.+4      	; 0xc02 <SCSI_DecodeSCSICommand+0x88>
     bfe:	04 e2       	ldi	r16, 0x24	; 36
     c00:	10 e0       	ldi	r17, 0x00	; 0

		return false;
	}

	/* Write the INQUIRY data to the endpoint */
	Endpoint_Write_Stream_LE(&InquiryData, BytesTransferred, NULL);
     c02:	8f e1       	ldi	r24, 0x1F	; 31
     c04:	91 e0       	ldi	r25, 0x01	; 1
     c06:	b8 01       	movw	r22, r16
     c08:	40 e0       	ldi	r20, 0x00	; 0
     c0a:	50 e0       	ldi	r21, 0x00	; 0
     c0c:	59 d5       	rcall	.+2738   	; 0x16c0 <Endpoint_Write_Stream_LE>

	/* Pad out remaining bytes with 0x00 */
	Endpoint_Null_Stream((AllocationLength - BytesTransferred), NULL);
     c0e:	ce 01       	movw	r24, r28
     c10:	80 1b       	sub	r24, r16
     c12:	91 0b       	sbc	r25, r17
     c14:	60 e0       	ldi	r22, 0x00	; 0
     c16:	70 e0       	ldi	r23, 0x00	; 0
     c18:	a4 d5       	rcall	.+2888   	; 0x1762 <Endpoint_Null_Stream>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
     c1a:	80 91 e8 00 	lds	r24, 0x00E8
     c1e:	8e 77       	andi	r24, 0x7E	; 126
     c20:	80 93 e8 00 	sts	0x00E8, r24

	/* Finalize the stream transfer to send the last packet */
	Endpoint_ClearIN();

	/* Succeed the command and update the bytes transferred counter */
	CommandBlock.DataTransferLength -= BytesTransferred;
     c24:	98 01       	movw	r18, r16
     c26:	40 e0       	ldi	r20, 0x00	; 0
     c28:	50 e0       	ldi	r21, 0x00	; 0
     c2a:	80 91 4d 01 	lds	r24, 0x014D
     c2e:	90 91 4e 01 	lds	r25, 0x014E
     c32:	a0 91 4f 01 	lds	r26, 0x014F
     c36:	b0 91 50 01 	lds	r27, 0x0150
     c3a:	82 1b       	sub	r24, r18
     c3c:	93 0b       	sbc	r25, r19
     c3e:	a4 0b       	sbc	r26, r20
     c40:	b5 0b       	sbc	r27, r21
     c42:	88 c0       	rjmp	.+272    	; 0xd54 <SCSI_DecodeSCSICommand+0x1da>
 *
 *  \return Boolean true if the command completed successfully, false otherwise.
 */
static bool SCSI_Command_Request_Sense(void)
{
	uint8_t  AllocationLength = CommandBlock.SCSICommandData[4];
     c44:	10 91 58 01 	lds	r17, 0x0158
	uint8_t  BytesTransferred = MIN(AllocationLength, sizeof(SenseData));
     c48:	01 2f       	mov	r16, r17
     c4a:	13 31       	cpi	r17, 0x13	; 19
     c4c:	08 f0       	brcs	.+2      	; 0xc50 <SCSI_DecodeSCSICommand+0xd6>
     c4e:	02 e1       	ldi	r16, 0x12	; 18

	/* Send the SENSE data - this indicates to the host the status of the last command */
	Endpoint_Write_Stream_LE(&SenseData, BytesTransferred, NULL);
     c50:	8d e0       	ldi	r24, 0x0D	; 13
     c52:	91 e0       	ldi	r25, 0x01	; 1
     c54:	60 2f       	mov	r22, r16
     c56:	70 e0       	ldi	r23, 0x00	; 0
     c58:	40 e0       	ldi	r20, 0x00	; 0
     c5a:	50 e0       	ldi	r21, 0x00	; 0
     c5c:	31 d5       	rcall	.+2658   	; 0x16c0 <Endpoint_Write_Stream_LE>

	/* Pad out remaining bytes with 0x00 */
	Endpoint_Null_Stream((AllocationLength - BytesTransferred), NULL);
     c5e:	81 2f       	mov	r24, r17
     c60:	90 e0       	ldi	r25, 0x00	; 0
     c62:	80 1b       	sub	r24, r16
     c64:	91 09       	sbc	r25, r1
     c66:	60 e0       	ldi	r22, 0x00	; 0
     c68:	70 e0       	ldi	r23, 0x00	; 0
     c6a:	7b d5       	rcall	.+2806   	; 0x1762 <Endpoint_Null_Stream>
     c6c:	80 91 e8 00 	lds	r24, 0x00E8
     c70:	8e 77       	andi	r24, 0x7E	; 126
     c72:	80 93 e8 00 	sts	0x00E8, r24

	/* Finalize the stream transfer to send the last packet */
	Endpoint_ClearIN();

	/* Succeed the command and update the bytes transferred counter */
	CommandBlock.DataTransferLength -= BytesTransferred;
     c76:	80 91 4d 01 	lds	r24, 0x014D
     c7a:	90 91 4e 01 	lds	r25, 0x014E
     c7e:	a0 91 4f 01 	lds	r26, 0x014F
     c82:	b0 91 50 01 	lds	r27, 0x0150
     c86:	80 1b       	sub	r24, r16
     c88:	91 09       	sbc	r25, r1
     c8a:	a1 09       	sbc	r26, r1
     c8c:	b1 09       	sbc	r27, r1
     c8e:	62 c0       	rjmp	.+196    	; 0xd54 <SCSI_DecodeSCSICommand+0x1da>
			 *  \param[in] Data  Data to write to the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_32_BE(const uint32_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_32_BE(const uint32_t Data)
			{
				UEDATX = (Data >> 24);
     c90:	10 92 f1 00 	sts	0x00F1, r1
				UEDATX = (Data >> 16);
     c94:	10 92 f1 00 	sts	0x00F1, r1
				UEDATX = (Data >> 8);
     c98:	8f e7       	ldi	r24, 0x7F	; 127
     c9a:	80 93 f1 00 	sts	0x00F1, r24
				UEDATX = (Data &  0xFF);
     c9e:	8f ef       	ldi	r24, 0xFF	; 255
     ca0:	80 93 f1 00 	sts	0x00F1, r24
			 *  \param[in] Data  Data to write to the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_32_BE(const uint32_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_32_BE(const uint32_t Data)
			{
				UEDATX = (Data >> 24);
     ca4:	10 92 f1 00 	sts	0x00F1, r1
				UEDATX = (Data >> 16);
     ca8:	10 92 f1 00 	sts	0x00F1, r1
				UEDATX = (Data >> 8);
     cac:	82 e0       	ldi	r24, 0x02	; 2
     cae:	80 93 f1 00 	sts	0x00F1, r24
				UEDATX = (Data &  0xFF);
     cb2:	10 92 f1 00 	sts	0x00F1, r1

	/* Send the logical block size of the device (must be 512 bytes) */
	Endpoint_Write_32_BE(VIRTUAL_MEMORY_BLOCK_SIZE);

	/* Check if the current command is being aborted by the host */
	if (IsMassStoreReset)
     cb6:	80 91 44 01 	lds	r24, 0x0144
     cba:	88 23       	and	r24, r24
     cbc:	09 f0       	breq	.+2      	; 0xcc0 <SCSI_DecodeSCSICommand+0x146>
     cbe:	66 c0       	rjmp	.+204    	; 0xd8c <SCSI_DecodeSCSICommand+0x212>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
     cc0:	80 91 e8 00 	lds	r24, 0x00E8
     cc4:	8e 77       	andi	r24, 0x7E	; 126
     cc6:	80 93 e8 00 	sts	0x00E8, r24

	/* Send the endpoint data packet to the host */
	Endpoint_ClearIN();

	/* Succeed the command and update the bytes transferred counter */
	CommandBlock.DataTransferLength -= 8;
     cca:	80 91 4d 01 	lds	r24, 0x014D
     cce:	90 91 4e 01 	lds	r25, 0x014E
     cd2:	a0 91 4f 01 	lds	r26, 0x014F
     cd6:	b0 91 50 01 	lds	r27, 0x0150
     cda:	08 97       	sbiw	r24, 0x08	; 8
     cdc:	a1 09       	sbc	r26, r1
     cde:	b1 09       	sbc	r27, r1
     ce0:	39 c0       	rjmp	.+114    	; 0xd54 <SCSI_DecodeSCSICommand+0x1da>
 *  \return Boolean true if the command completed successfully, false otherwise.
 */
static bool SCSI_Command_Send_Diagnostic(void)
{
	/* Check to see if the SELF TEST bit is not set */
	if (!(CommandBlock.SCSICommandData[1] & (1 << 2)))
     ce2:	80 91 55 01 	lds	r24, 0x0155
     ce6:	82 fd       	sbrc	r24, 2
     ce8:	08 c0       	rjmp	.+16     	; 0xcfa <SCSI_DecodeSCSICommand+0x180>
	{
		/* Only self-test supported - update SENSE key and fail the command */
		SCSI_SET_SENSE(SCSI_SENSE_KEY_ILLEGAL_REQUEST,
     cea:	80 91 0f 01 	lds	r24, 0x010F
     cee:	80 7f       	andi	r24, 0xF0	; 240
     cf0:	85 60       	ori	r24, 0x05	; 5
     cf2:	80 93 0f 01 	sts	0x010F, r24
     cf6:	84 e2       	ldi	r24, 0x24	; 36
     cf8:	46 c0       	rjmp	.+140    	; 0xd86 <SCSI_DecodeSCSICommand+0x20c>

		return false;
	}

	/* Check to see if all attached Dataflash ICs are functional */
	if (!(DataflashManager_CheckDataflashOperation()))
     cfa:	83 dc       	rcall	.-1786   	; 0x602 <DataflashManager_CheckDataflashOperation>
     cfc:	88 23       	and	r24, r24
     cfe:	99 f5       	brne	.+102    	; 0xd66 <SCSI_DecodeSCSICommand+0x1ec>
	{
		/* Update SENSE key with a hardware error condition and return command fail */
		SCSI_SET_SENSE(SCSI_SENSE_KEY_HARDWARE_ERROR,
     d00:	80 91 0f 01 	lds	r24, 0x010F
     d04:	80 7f       	andi	r24, 0xF0	; 240
     d06:	84 60       	ori	r24, 0x04	; 4
     d08:	80 93 0f 01 	sts	0x010F, r24
     d0c:	10 92 19 01 	sts	0x0119, r1
     d10:	10 92 1a 01 	sts	0x011A, r1
     d14:	3b c0       	rjmp	.+118    	; 0xd8c <SCSI_DecodeSCSICommand+0x212>
			break;
		case SCSI_CMD_SEND_DIAGNOSTIC:
			CommandSuccess = SCSI_Command_Send_Diagnostic();
			break;
		case SCSI_CMD_WRITE_10:
			CommandSuccess = SCSI_Command_ReadWrite_10(DATA_WRITE);
     d16:	80 e0       	ldi	r24, 0x00	; 0
     d18:	01 c0       	rjmp	.+2      	; 0xd1c <SCSI_DecodeSCSICommand+0x1a2>
			break;
		case SCSI_CMD_READ_10:
			CommandSuccess = SCSI_Command_ReadWrite_10(DATA_READ);
     d1a:	81 e0       	ldi	r24, 0x01	; 1
     d1c:	e1 de       	rcall	.-574    	; 0xae0 <SCSI_Command_ReadWrite_10>
		                   SCSI_ASENSEQ_NO_QUALIFIER);
			break;
	}

	/* Check if command was successfully processed */
	if (CommandSuccess)
     d1e:	88 23       	and	r24, r24
     d20:	a9 f1       	breq	.+106    	; 0xd8c <SCSI_DecodeSCSICommand+0x212>
     d22:	36 c0       	rjmp	.+108    	; 0xd90 <SCSI_DecodeSCSICommand+0x216>
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
     d24:	10 92 f1 00 	sts	0x00F1, r1
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
     d28:	10 92 f1 00 	sts	0x00F1, r1
     d2c:	10 92 f1 00 	sts	0x00F1, r1
     d30:	10 92 f1 00 	sts	0x00F1, r1
     d34:	80 91 e8 00 	lds	r24, 0x00E8
     d38:	8e 77       	andi	r24, 0x7E	; 126
     d3a:	80 93 e8 00 	sts	0x00E8, r24
	Endpoint_Write_8(DISK_READ_ONLY ? 0x80 : 0x00);
	Endpoint_Write_8(0x00);
	Endpoint_ClearIN();

	/* Update the bytes transferred counter and succeed the command */
	CommandBlock.DataTransferLength -= 4;
     d3e:	80 91 4d 01 	lds	r24, 0x014D
     d42:	90 91 4e 01 	lds	r25, 0x014E
     d46:	a0 91 4f 01 	lds	r26, 0x014F
     d4a:	b0 91 50 01 	lds	r27, 0x0150
     d4e:	04 97       	sbiw	r24, 0x04	; 4
     d50:	a1 09       	sbc	r26, r1
     d52:	b1 09       	sbc	r27, r1
     d54:	80 93 4d 01 	sts	0x014D, r24
     d58:	90 93 4e 01 	sts	0x014E, r25
     d5c:	a0 93 4f 01 	sts	0x014F, r26
     d60:	b0 93 50 01 	sts	0x0150, r27
     d64:	15 c0       	rjmp	.+42     	; 0xd90 <SCSI_DecodeSCSICommand+0x216>
		case SCSI_CMD_TEST_UNIT_READY:
		case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL:
		case SCSI_CMD_VERIFY_10:
			/* These commands should just succeed, no handling required */
			CommandSuccess = true;
			CommandBlock.DataTransferLength = 0;
     d66:	10 92 4d 01 	sts	0x014D, r1
     d6a:	10 92 4e 01 	sts	0x014E, r1
     d6e:	10 92 4f 01 	sts	0x014F, r1
     d72:	10 92 50 01 	sts	0x0150, r1
     d76:	0c c0       	rjmp	.+24     	; 0xd90 <SCSI_DecodeSCSICommand+0x216>
			break;
		default:
			/* Update the SENSE key to reflect the invalid command */
			SCSI_SET_SENSE(SCSI_SENSE_KEY_ILLEGAL_REQUEST,
     d78:	80 91 0f 01 	lds	r24, 0x010F
     d7c:	80 7f       	andi	r24, 0xF0	; 240
     d7e:	85 60       	ori	r24, 0x05	; 5
     d80:	80 93 0f 01 	sts	0x010F, r24
     d84:	80 e2       	ldi	r24, 0x20	; 32
     d86:	80 93 19 01 	sts	0x0119, r24
     d8a:	c2 cf       	rjmp	.-124    	; 0xd10 <SCSI_DecodeSCSICommand+0x196>
		                   SCSI_ASENSEQ_NO_QUALIFIER);
			break;
	}

	/* Check if command was successfully processed */
	if (CommandSuccess)
     d8c:	80 e0       	ldi	r24, 0x00	; 0
     d8e:	0a c0       	rjmp	.+20     	; 0xda4 <SCSI_DecodeSCSICommand+0x22a>
	{
		SCSI_SET_SENSE(SCSI_SENSE_KEY_GOOD,
     d90:	80 91 0f 01 	lds	r24, 0x010F
     d94:	80 7f       	andi	r24, 0xF0	; 240
     d96:	80 93 0f 01 	sts	0x010F, r24
     d9a:	10 92 19 01 	sts	0x0119, r1
     d9e:	10 92 1a 01 	sts	0x011A, r1
     da2:	81 e0       	ldi	r24, 0x01	; 1

		return true;
	}

	return false;
}
     da4:	df 91       	pop	r29
     da6:	cf 91       	pop	r28
     da8:	1f 91       	pop	r17
     daa:	0f 91       	pop	r16
     dac:	08 95       	ret

00000dae <Endpoint_ConfigureEndpoint_Prv>:
#endif

bool Endpoint_ConfigureEndpoint_Prv(const uint8_t Number,
                                    const uint8_t UECFG0XData,
                                    const uint8_t UECFG1XData)
{
     dae:	38 2f       	mov	r19, r24
     db0:	28 2f       	mov	r18, r24
     db2:	2c c0       	rjmp	.+88     	; 0xe0c <Endpoint_ConfigureEndpoint_Prv+0x5e>
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     db4:	20 93 e9 00 	sts	0x00E9, r18
		uint8_t UECFG1XTemp;
		uint8_t UEIENXTemp;

		Endpoint_SelectEndpoint(EPNum);
		
		if (EPNum == Number)
     db8:	23 17       	cp	r18, r19
     dba:	21 f4       	brne	.+8      	; 0xdc4 <Endpoint_ConfigureEndpoint_Prv+0x16>
     dbc:	76 2f       	mov	r23, r22
     dbe:	94 2f       	mov	r25, r20
     dc0:	50 e0       	ldi	r21, 0x00	; 0
     dc2:	06 c0       	rjmp	.+12     	; 0xdd0 <Endpoint_ConfigureEndpoint_Prv+0x22>
			UECFG1XTemp = UECFG1XData;
			UEIENXTemp  = 0;
		}
		else
		{
			UECFG0XTemp = UECFG0X;
     dc4:	70 91 ec 00 	lds	r23, 0x00EC
			UECFG1XTemp = UECFG1X;
     dc8:	90 91 ed 00 	lds	r25, 0x00ED
			UEIENXTemp  = UEIENX;
     dcc:	50 91 f0 00 	lds	r21, 0x00F0
		}

		if (!(UECFG1XTemp & (1 << ALLOC)))
     dd0:	91 ff       	sbrs	r25, 1
     dd2:	1b c0       	rjmp	.+54     	; 0xe0a <Endpoint_ConfigureEndpoint_Prv+0x5c>
			 *  to and from a host.
			 */
			static inline void Endpoint_DisableEndpoint(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_DisableEndpoint(void)
			{
				UECONX &= ~(1 << EPEN);
     dd4:	80 91 eb 00 	lds	r24, 0x00EB
     dd8:	8e 7f       	andi	r24, 0xFE	; 254
     dda:	80 93 eb 00 	sts	0x00EB, r24
		  continue;

		Endpoint_DisableEndpoint();
		UECFG1X &= (1 << ALLOC);
     dde:	80 91 ed 00 	lds	r24, 0x00ED
     de2:	82 70       	andi	r24, 0x02	; 2
     de4:	80 93 ed 00 	sts	0x00ED, r24
			 *  \note Endpoints must first be configured properly via \ref Endpoint_ConfigureEndpoint().
			 */
			static inline void Endpoint_EnableEndpoint(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_EnableEndpoint(void)
			{
				UECONX |= (1 << EPEN);
     de8:	80 91 eb 00 	lds	r24, 0x00EB
     dec:	81 60       	ori	r24, 0x01	; 1
     dee:	80 93 eb 00 	sts	0x00EB, r24

		Endpoint_EnableEndpoint();
		UECFG0X = UECFG0XTemp;
     df2:	70 93 ec 00 	sts	0x00EC, r23
		UECFG1X = UECFG1XTemp;
     df6:	90 93 ed 00 	sts	0x00ED, r25
		UEIENX  = UEIENXTemp;
     dfa:	50 93 f0 00 	sts	0x00F0, r21
			 *  \return Boolean \c true if the currently selected endpoint has been configured, \c false otherwise.
			 */
			static inline bool Endpoint_IsConfigured(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsConfigured(void)
			{
				return ((UESTA0X & (1 << CFGOK)) ? true : false);
     dfe:	80 91 ee 00 	lds	r24, 0x00EE
			
		if (!(Endpoint_IsConfigured()))
     e02:	87 fd       	sbrc	r24, 7
     e04:	02 c0       	rjmp	.+4      	; 0xe0a <Endpoint_ConfigureEndpoint_Prv+0x5c>
     e06:	80 e0       	ldi	r24, 0x00	; 0
     e08:	08 95       	ret
	UECFG0X = UECFG0XData;
	UECFG1X = UECFG1XData;

	return Endpoint_IsConfigured();
#else	
	for (uint8_t EPNum = Number; EPNum < ENDPOINT_TOTAL_ENDPOINTS; EPNum++)
     e0a:	2f 5f       	subi	r18, 0xFF	; 255
     e0c:	27 30       	cpi	r18, 0x07	; 7
     e0e:	90 f2       	brcs	.-92     	; 0xdb4 <Endpoint_ConfigureEndpoint_Prv+0x6>
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     e10:	30 93 e9 00 	sts	0x00E9, r19
     e14:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	Endpoint_SelectEndpoint(Number);
	return true;
#endif
}
     e16:	08 95       	ret

00000e18 <Endpoint_ClearStatusStage>:
	}
}

void Endpoint_ClearStatusStage(void)
{
	if (USB_ControlRequest.bmRequestType & REQDIR_DEVICETOHOST)
     e18:	80 91 69 01 	lds	r24, 0x0169
     e1c:	88 23       	and	r24, r24
     e1e:	9c f4       	brge	.+38     	; 0xe46 <Endpoint_ClearStatusStage+0x2e>
     e20:	04 c0       	rjmp	.+8      	; 0xe2a <Endpoint_ClearStatusStage+0x12>
	{
		while (!(Endpoint_IsOUTReceived()))
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
     e22:	80 91 68 01 	lds	r24, 0x0168
     e26:	88 23       	and	r24, r24
     e28:	b9 f0       	breq	.+46     	; 0xe58 <Endpoint_ClearStatusStage+0x40>
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
     e2a:	80 91 e8 00 	lds	r24, 0x00E8

void Endpoint_ClearStatusStage(void)
{
	if (USB_ControlRequest.bmRequestType & REQDIR_DEVICETOHOST)
	{
		while (!(Endpoint_IsOUTReceived()))
     e2e:	82 ff       	sbrs	r24, 2
     e30:	f8 cf       	rjmp	.-16     	; 0xe22 <Endpoint_ClearStatusStage+0xa>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
     e32:	80 91 e8 00 	lds	r24, 0x00E8
     e36:	8b 77       	andi	r24, 0x7B	; 123
     e38:	80 93 e8 00 	sts	0x00E8, r24
     e3c:	08 95       	ret
	}
	else
	{
		while (!(Endpoint_IsINReady()))
		{
			if (USB_DeviceState == DEVICE_STATE_Unattached)
     e3e:	80 91 68 01 	lds	r24, 0x0168
     e42:	88 23       	and	r24, r24
     e44:	49 f0       	breq	.+18     	; 0xe58 <Endpoint_ClearStatusStage+0x40>
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
     e46:	80 91 e8 00 	lds	r24, 0x00E8

		Endpoint_ClearOUT();
	}
	else
	{
		while (!(Endpoint_IsINReady()))
     e4a:	80 ff       	sbrs	r24, 0
     e4c:	f8 cf       	rjmp	.-16     	; 0xe3e <Endpoint_ClearStatusStage+0x26>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
     e4e:	80 91 e8 00 	lds	r24, 0x00E8
     e52:	8e 77       	andi	r24, 0x7E	; 126
     e54:	80 93 e8 00 	sts	0x00E8, r24
     e58:	08 95       	ret

00000e5a <Endpoint_WaitUntilReady>:
			 *  the frame number is incremented by one.
			 */
			static inline uint16_t USB_Device_GetFrameNumber(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline uint16_t USB_Device_GetFrameNumber(void)
			{
				return UDFNUM;
     e5a:	40 91 e4 00 	lds	r20, 0x00E4
     e5e:	50 91 e5 00 	lds	r21, 0x00E5
     e62:	24 e6       	ldi	r18, 0x64	; 100
			 *  \return The currently selected endpoint's direction, as a \c ENDPOINT_DIR_* mask.
			 */
			static inline uint8_t Endpoint_GetEndpointDirection(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_GetEndpointDirection(void)
			{
				return (UECFG0X & ENDPOINT_DIR_IN);
     e64:	80 91 ec 00 	lds	r24, 0x00EC

	uint16_t PreviousFrameNumber = USB_Device_GetFrameNumber();

	for (;;)
	{
		if (Endpoint_GetEndpointDirection() == ENDPOINT_DIR_IN)
     e68:	80 ff       	sbrs	r24, 0
     e6a:	05 c0       	rjmp	.+10     	; 0xe76 <Endpoint_WaitUntilReady+0x1c>
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
     e6c:	80 91 e8 00 	lds	r24, 0x00E8
		{
			if (Endpoint_IsINReady())
     e70:	80 ff       	sbrs	r24, 0
     e72:	05 c0       	rjmp	.+10     	; 0xe7e <Endpoint_WaitUntilReady+0x24>
     e74:	22 c0       	rjmp	.+68     	; 0xeba <Endpoint_WaitUntilReady+0x60>
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
     e76:	80 91 e8 00 	lds	r24, 0x00E8
			  return ENDPOINT_READYWAIT_NoError;
		}
		else
		{
			if (Endpoint_IsOUTReceived())
     e7a:	82 fd       	sbrc	r24, 2
     e7c:	1e c0       	rjmp	.+60     	; 0xeba <Endpoint_WaitUntilReady+0x60>
			  return ENDPOINT_READYWAIT_NoError;
		}
		
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
     e7e:	80 91 68 01 	lds	r24, 0x0168

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
     e82:	88 23       	and	r24, r24
     e84:	11 f4       	brne	.+4      	; 0xe8a <Endpoint_WaitUntilReady+0x30>
     e86:	82 e0       	ldi	r24, 0x02	; 2
     e88:	08 95       	ret
		  return ENDPOINT_READYWAIT_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
     e8a:	85 30       	cpi	r24, 0x05	; 5
     e8c:	11 f4       	brne	.+4      	; 0xe92 <Endpoint_WaitUntilReady+0x38>
     e8e:	83 e0       	ldi	r24, 0x03	; 3
     e90:	08 95       	ret
			 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
			 */
			static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsStalled(void)
			{
				return ((UECONX & (1 << STALLRQ)) ? true : false);
     e92:	80 91 eb 00 	lds	r24, 0x00EB
		  return ENDPOINT_READYWAIT_BusSuspended;
		else if (Endpoint_IsStalled())
     e96:	85 ff       	sbrs	r24, 5
     e98:	02 c0       	rjmp	.+4      	; 0xe9e <Endpoint_WaitUntilReady+0x44>
     e9a:	81 e0       	ldi	r24, 0x01	; 1
     e9c:	08 95       	ret
     e9e:	80 91 e4 00 	lds	r24, 0x00E4
     ea2:	90 91 e5 00 	lds	r25, 0x00E5
		  return ENDPOINT_READYWAIT_EndpointStalled;

		uint16_t CurrentFrameNumber = USB_Device_GetFrameNumber();

		if (CurrentFrameNumber != PreviousFrameNumber)
     ea6:	84 17       	cp	r24, r20
     ea8:	95 07       	cpc	r25, r21
     eaa:	e1 f2       	breq	.-72     	; 0xe64 <Endpoint_WaitUntilReady+0xa>
		{
			PreviousFrameNumber = CurrentFrameNumber;

			if (!(TimeoutMSRem--))
     eac:	22 23       	and	r18, r18
     eae:	11 f4       	brne	.+4      	; 0xeb4 <Endpoint_WaitUntilReady+0x5a>
     eb0:	84 e0       	ldi	r24, 0x04	; 4
     eb2:	08 95       	ret
     eb4:	21 50       	subi	r18, 0x01	; 1
     eb6:	ac 01       	movw	r20, r24
     eb8:	d5 cf       	rjmp	.-86     	; 0xe64 <Endpoint_WaitUntilReady+0xa>
     eba:	80 e0       	ldi	r24, 0x00	; 0
			  return ENDPOINT_READYWAIT_Timeout;
		}
	}
}
     ebc:	08 95       	ret

00000ebe <USB_ResetInterface>:

void USB_ResetInterface(void)
{
     ebe:	ef 92       	push	r14
     ec0:	ff 92       	push	r15
     ec2:	0f 93       	push	r16
     ec4:	1f 93       	push	r17
	#if defined(USB_CAN_BE_BOTH)
	bool UIDModeSelectEnabled = ((UHWCON & (1 << UIDE)) != 0);
	#endif

	USB_INT_DisableAllInterrupts();
     ec6:	4d d0       	rcall	.+154    	; 0xf62 <USB_INT_DisableAllInterrupts>
	USB_INT_ClearAllInterrupts();
     ec8:	54 d0       	rcall	.+168    	; 0xf72 <USB_INT_ClearAllInterrupts>
			}

			static inline void USB_Controller_Reset(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Controller_Reset(void)
			{
				const uint8_t Temp = USBCON;
     eca:	08 ed       	ldi	r16, 0xD8	; 216
     ecc:	10 e0       	ldi	r17, 0x00	; 0
     ece:	f8 01       	movw	r30, r16
     ed0:	80 81       	ld	r24, Z

				USBCON = (Temp & ~(1 << USBE));
     ed2:	98 2f       	mov	r25, r24
     ed4:	9f 77       	andi	r25, 0x7F	; 127
     ed6:	90 83       	st	Z, r25
				USBCON = (Temp |  (1 << USBE));
     ed8:	80 68       	ori	r24, 0x80	; 128
     eda:	80 83       	st	Z, r24
			}

			static inline void USB_CLK_Unfreeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Unfreeze(void)
			{
				USBCON  &= ~(1 << FRZCLK);
     edc:	80 81       	ld	r24, Z
     ede:	8f 7d       	andi	r24, 0xDF	; 223
     ee0:	80 83       	st	Z, r24

	if (USB_CurrentMode == USB_MODE_Device)
	{
		#if defined(USB_CAN_BE_DEVICE)
		#if (defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
		UHWCON |=  (1 << UIMOD);
     ee2:	e7 ed       	ldi	r30, 0xD7	; 215
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	80 68       	ori	r24, 0x80	; 128
     eea:	80 83       	st	Z, r24
			}

			static inline void USB_PLL_Off(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_Off(void)
			{
				PLLCSR  = 0;
     eec:	19 bc       	out	0x29, r1	; 41
}

#if defined(USB_CAN_BE_DEVICE)
static void USB_Init_Device(void)
{
	USB_DeviceState          = DEVICE_STATE_Unattached;
     eee:	10 92 68 01 	sts	0x0168, r1
	USB_ConfigurationNumber  = 0;
     ef2:	10 92 66 01 	sts	0x0166, r1

	#if !defined(NO_DEVICE_REMOTE_WAKEUP)
	USB_RemoteWakeupEnabled  = false;
     ef6:	10 92 65 01 	sts	0x0165, r1
	#endif

	#if !defined(NO_DEVICE_SELF_POWER)
	USB_CurrentlySelfPowered = false;
     efa:	10 92 64 01 	sts	0x0164, r1
			}

			static inline void USB_Device_SetFullSpeed(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Device_SetFullSpeed(void)
			{
				UDCON &= ~(1 << LSM);
     efe:	80 ee       	ldi	r24, 0xE0	; 224
     f00:	e8 2e       	mov	r14, r24
     f02:	f1 2c       	mov	r15, r1
     f04:	f7 01       	movw	r30, r14
     f06:	80 81       	ld	r24, Z
     f08:	8b 7f       	andi	r24, 0xFB	; 251
     f0a:	80 83       	st	Z, r24
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						USBCON |= (1 << VBUSTE);
     f0c:	f8 01       	movw	r30, r16
     f0e:	80 81       	ld	r24, Z
     f10:	81 60       	ori	r24, 0x01	; 1
     f12:	80 83       	st	Z, r24
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, ((Type << EPTYPE0) | Direction),
     f14:	80 e0       	ldi	r24, 0x00	; 0
     f16:	60 e0       	ldi	r22, 0x00	; 0
     f18:	42 e0       	ldi	r20, 0x02	; 2
     f1a:	49 df       	rcall	.-366    	; 0xdae <Endpoint_ConfigureEndpoint_Prv>
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDINT  &= ~(1 << WAKEUPI);
						break;
					case USB_INT_SUSPI:
						UDINT  &= ~(1 << SUSPI);
     f1c:	e1 ee       	ldi	r30, 0xE1	; 225
     f1e:	f0 e0       	ldi	r31, 0x00	; 0
     f20:	80 81       	ld	r24, Z
     f22:	8e 7f       	andi	r24, 0xFE	; 254
     f24:	80 83       	st	Z, r24
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  |= (1 << SUSPE);
     f26:	e2 ee       	ldi	r30, 0xE2	; 226
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	81 60       	ori	r24, 0x01	; 1
     f2e:	80 83       	st	Z, r24
						break;
					case USB_INT_EORSTI:
						UDIEN  |= (1 << EORSTE);
     f30:	80 81       	ld	r24, Z
     f32:	88 60       	ori	r24, 0x08	; 8
     f34:	80 83       	st	Z, r24
			 *  register and despite the datasheet making no mention of its requirement in host mode.
			 */
			static inline void USB_Attach(void) ATTR_ALWAYS_INLINE;
			static inline void USB_Attach(void)
			{
				UDCON  &= ~(1 << DETACH);
     f36:	f7 01       	movw	r30, r14
     f38:	80 81       	ld	r24, Z
     f3a:	8e 7f       	andi	r24, 0xFE	; 254
     f3c:	80 83       	st	Z, r24

			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
			static inline void USB_OTGPAD_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_OTGPAD_On(void)
			{
				USBCON  |=  (1 << OTGPADE);
     f3e:	f8 01       	movw	r30, r16
     f40:	80 81       	ld	r24, Z
     f42:	80 61       	ori	r24, 0x10	; 16
     f44:	80 83       	st	Z, r24
	}

	#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
	USB_OTGPAD_On();
	#endif
}
     f46:	1f 91       	pop	r17
     f48:	0f 91       	pop	r16
     f4a:	ff 90       	pop	r15
     f4c:	ef 90       	pop	r14
     f4e:	08 95       	ret

00000f50 <USB_Init>:

			static inline void USB_REG_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_REG_On(void)
			{
			#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
				UHWCON  |=  (1 << UVREGE);
     f50:	e7 ed       	ldi	r30, 0xD7	; 215
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 81       	ld	r24, Z
     f56:	81 60       	ori	r24, 0x01	; 1
     f58:	80 83       	st	Z, r24
		UHWCON &= ~(1 << UIDE);
		USB_CurrentMode = Mode;
	}
	#endif

	USB_IsInitialized = true;
     f5a:	81 e0       	ldi	r24, 0x01	; 1
     f5c:	80 93 67 01 	sts	0x0167, r24

	USB_ResetInterface();
}
     f60:	ae cf       	rjmp	.-164    	; 0xebe <USB_ResetInterface>

00000f62 <USB_INT_DisableAllInterrupts>:
#include "../USBInterrupt.h"

void USB_INT_DisableAllInterrupts(void)
{
	#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	USBCON &= ~((1 << VBUSTE) | (1 << IDTE));
     f62:	e8 ed       	ldi	r30, 0xD8	; 216
     f64:	f0 e0       	ldi	r31, 0x00	; 0
     f66:	80 81       	ld	r24, Z
     f68:	8c 7f       	andi	r24, 0xFC	; 252
     f6a:	80 83       	st	Z, r24
	#if defined(USB_CAN_BE_HOST)
	UHIEN   = 0;
	#endif

	#if defined(USB_CAN_BE_DEVICE)
	UDIEN   = 0;
     f6c:	10 92 e2 00 	sts	0x00E2, r1
	#endif
}
     f70:	08 95       	ret

00000f72 <USB_INT_ClearAllInterrupts>:

void USB_INT_ClearAllInterrupts(void)
{
	#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	USBINT = 0;
     f72:	10 92 da 00 	sts	0x00DA, r1
	#if defined(USB_CAN_BE_HOST)
	UHINT  = 0;
	#endif

	#if defined(USB_CAN_BE_DEVICE)
	UDINT  = 0;
     f76:	10 92 e1 00 	sts	0x00E1, r1
	#endif
}
     f7a:	08 95       	ret

00000f7c <__vector_11>:
	#endif
}

#if defined(INTERRUPT_CONTROL_ENDPOINT) && defined(USB_CAN_BE_DEVICE)
ISR(USB_COM_vect, ISR_BLOCK)
{
     f7c:	1f 92       	push	r1
     f7e:	0f 92       	push	r0
     f80:	0f b6       	in	r0, 0x3f	; 63
     f82:	0f 92       	push	r0
     f84:	0b b6       	in	r0, 0x3b	; 59
     f86:	0f 92       	push	r0
     f88:	11 24       	eor	r1, r1
     f8a:	1f 93       	push	r17
     f8c:	2f 93       	push	r18
     f8e:	3f 93       	push	r19
     f90:	4f 93       	push	r20
     f92:	5f 93       	push	r21
     f94:	6f 93       	push	r22
     f96:	7f 93       	push	r23
     f98:	8f 93       	push	r24
     f9a:	9f 93       	push	r25
     f9c:	af 93       	push	r26
     f9e:	bf 93       	push	r27
     fa0:	ef 93       	push	r30
     fa2:	ff 93       	push	r31
			 */
			static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_GetCurrentEndpoint(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					return (UENUM & ENDPOINT_EPNUM_MASK);
     fa4:	e9 ee       	ldi	r30, 0xE9	; 233
     fa6:	f0 e0       	ldi	r31, 0x00	; 0
     fa8:	10 81       	ld	r17, Z
     faa:	17 70       	andi	r17, 0x07	; 7
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
     fac:	10 82       	st	Z, r1
						break;
					case USB_INT_SOFI:
						UDIEN  &= ~(1 << SOFE);
						break;
					case USB_INT_RXSTPI:
						UEIENX &= ~(1 << RXSTPE);
     fae:	e0 ef       	ldi	r30, 0xF0	; 240
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	87 7f       	andi	r24, 0xF7	; 247
     fb6:	80 83       	st	Z, r24
			static inline void GlobalInterruptEnable(void)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				sei();
     fb8:	78 94       	sei
	Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP);
	USB_INT_Disable(USB_INT_RXSTPI);

	GlobalInterruptEnable();

	USB_Device_ProcessControlRequest();
     fba:	ec d0       	rcall	.+472    	; 0x1194 <USB_Device_ProcessControlRequest>
     fbc:	a9 ee       	ldi	r26, 0xE9	; 233
     fbe:	b0 e0       	ldi	r27, 0x00	; 0
     fc0:	1c 92       	st	X, r1
						break;
					case USB_INT_SOFI:
						UDIEN  |= (1 << SOFE);
						break;
					case USB_INT_RXSTPI:
						UEIENX |= (1 << RXSTPE);
     fc2:	e0 ef       	ldi	r30, 0xF0	; 240
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	80 81       	ld	r24, Z
     fc8:	88 60       	ori	r24, 0x08	; 8
     fca:	80 83       	st	Z, r24
     fcc:	1c 93       	st	X, r17

	Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP);
	USB_INT_Enable(USB_INT_RXSTPI);
	Endpoint_SelectEndpoint(PrevSelectedEndpoint);
}
     fce:	ff 91       	pop	r31
     fd0:	ef 91       	pop	r30
     fd2:	bf 91       	pop	r27
     fd4:	af 91       	pop	r26
     fd6:	9f 91       	pop	r25
     fd8:	8f 91       	pop	r24
     fda:	7f 91       	pop	r23
     fdc:	6f 91       	pop	r22
     fde:	5f 91       	pop	r21
     fe0:	4f 91       	pop	r20
     fe2:	3f 91       	pop	r19
     fe4:	2f 91       	pop	r18
     fe6:	1f 91       	pop	r17
     fe8:	0f 90       	pop	r0
     fea:	0b be       	out	0x3b, r0	; 59
     fec:	0f 90       	pop	r0
     fee:	0f be       	out	0x3f, r0	; 63
     ff0:	0f 90       	pop	r0
     ff2:	1f 90       	pop	r1
     ff4:	18 95       	reti

00000ff6 <__vector_10>:
	UDINT  = 0;
	#endif
}

ISR(USB_GEN_vect, ISR_BLOCK)
{
     ff6:	1f 92       	push	r1
     ff8:	0f 92       	push	r0
     ffa:	0f b6       	in	r0, 0x3f	; 63
     ffc:	0f 92       	push	r0
     ffe:	0b b6       	in	r0, 0x3b	; 59
    1000:	0f 92       	push	r0
    1002:	11 24       	eor	r1, r1
    1004:	2f 93       	push	r18
    1006:	3f 93       	push	r19
    1008:	4f 93       	push	r20
    100a:	5f 93       	push	r21
    100c:	6f 93       	push	r22
    100e:	7f 93       	push	r23
    1010:	8f 93       	push	r24
    1012:	9f 93       	push	r25
    1014:	af 93       	push	r26
    1016:	bf 93       	push	r27
    1018:	ef 93       	push	r30
    101a:	ff 93       	push	r31
					case USB_INT_SUSPI:
						return (UDINT  & (1 << SUSPI));
					case USB_INT_EORSTI:
						return (UDINT  & (1 << EORSTI));
					case USB_INT_SOFI:
						return (UDINT  & (1 << SOFI));
    101c:	80 91 e1 00 	lds	r24, 0x00E1
	#if defined(USB_CAN_BE_DEVICE)
	#if !defined(NO_SOF_EVENTS)
	if (USB_INT_HasOccurred(USB_INT_SOFI) && USB_INT_IsEnabled(USB_INT_SOFI))
    1020:	82 ff       	sbrs	r24, 2
    1022:	0a c0       	rjmp	.+20     	; 0x1038 <__vector_10+0x42>
					case USB_INT_SUSPI:
						return (UDIEN  & (1 << SUSPE));
					case USB_INT_EORSTI:
						return (UDIEN  & (1 << EORSTE));
					case USB_INT_SOFI:
						return (UDIEN  & (1 << SOFE));
    1024:	80 91 e2 00 	lds	r24, 0x00E2
    1028:	82 ff       	sbrs	r24, 2
    102a:	06 c0       	rjmp	.+12     	; 0x1038 <__vector_10+0x42>
						break;
					case USB_INT_EORSTI:
						UDINT  &= ~(1 << EORSTI);
						break;
					case USB_INT_SOFI:
						UDINT  &= ~(1 << SOFI);
    102c:	80 91 e1 00 	lds	r24, 0x00E1
    1030:	8b 7f       	andi	r24, 0xFB	; 251
    1032:	80 93 e1 00 	sts	0x00E1, r24
	{
		USB_INT_Clear(USB_INT_SOFI);

		EVENT_USB_Device_StartOfFrame();
    1036:	33 d2       	rcall	.+1126   	; 0x149e <USB_Event_Stub>
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						return (USBINT & (1 << VBUSTI));
    1038:	80 91 da 00 	lds	r24, 0x00DA
	}
	#endif

	#if defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
	if (USB_INT_HasOccurred(USB_INT_VBUSTI) && USB_INT_IsEnabled(USB_INT_VBUSTI))
    103c:	80 ff       	sbrs	r24, 0
    103e:	1e c0       	rjmp	.+60     	; 0x107c <__vector_10+0x86>
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						return (USBCON & (1 << VBUSTE));
    1040:	80 91 d8 00 	lds	r24, 0x00D8
    1044:	80 ff       	sbrs	r24, 0
    1046:	1a c0       	rjmp	.+52     	; 0x107c <__vector_10+0x86>
			{
				switch (Interrupt)
				{
					#if (defined(USB_SERIES_4_AVR) || defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR))
					case USB_INT_VBUSTI:
						USBINT &= ~(1 << VBUSTI);
    1048:	80 91 da 00 	lds	r24, 0x00DA
    104c:	8e 7f       	andi	r24, 0xFE	; 254
    104e:	80 93 da 00 	sts	0x00DA, r24
				 *  \return Boolean \c true if the VBUS line is currently detecting power from a host, \c false otherwise.
				 */
				static inline bool USB_VBUS_GetStatus(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
				static inline bool USB_VBUS_GetStatus(void)
				{
					return ((USBSTA & (1 << VBUS)) ? true : false);
    1052:	80 91 d9 00 	lds	r24, 0x00D9
	{
		USB_INT_Clear(USB_INT_VBUSTI);

		if (USB_VBUS_GetStatus())
    1056:	80 ff       	sbrs	r24, 0
    1058:	0d c0       	rjmp	.+26     	; 0x1074 <__vector_10+0x7e>

		/* Inline Functions: */
			static inline void USB_PLL_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_On(void)
			{
				PLLCSR  = USB_PLL_PSC;
    105a:	8c e0       	ldi	r24, 0x0C	; 12
    105c:	89 bd       	out	0x29, r24	; 41
				PLLCSR |= (1 << PLLE);
    105e:	89 b5       	in	r24, 0x29	; 41
    1060:	82 60       	ori	r24, 0x02	; 2
    1062:	89 bd       	out	0x29, r24	; 41
		{
			if (!(USB_Options & USB_OPT_MANUAL_PLL))
			{
				USB_PLL_On();
				while (!(USB_PLL_IsReady()));
    1064:	09 b4       	in	r0, 0x29	; 41
    1066:	00 fe       	sbrs	r0, 0
    1068:	fd cf       	rjmp	.-6      	; 0x1064 <__vector_10+0x6e>
			}

			USB_DeviceState = DEVICE_STATE_Powered;
    106a:	81 e0       	ldi	r24, 0x01	; 1
    106c:	80 93 68 01 	sts	0x0168, r24
			EVENT_USB_Device_Connect();
    1070:	72 d8       	rcall	.-3868   	; 0x156 <EVENT_USB_Device_Connect>
    1072:	04 c0       	rjmp	.+8      	; 0x107c <__vector_10+0x86>
			}

			static inline void USB_PLL_Off(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_Off(void)
			{
				PLLCSR  = 0;
    1074:	19 bc       	out	0x29, r1	; 41
		else
		{
			if (!(USB_Options & USB_OPT_MANUAL_PLL))
			  USB_PLL_Off();

			USB_DeviceState = DEVICE_STATE_Unattached;
    1076:	10 92 68 01 	sts	0x0168, r1
			EVENT_USB_Device_Disconnect();
    107a:	74 d8       	rcall	.-3864   	; 0x164 <EVENT_USB_Device_Disconnect>
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDINT  & (1 << WAKEUPI));
					case USB_INT_SUSPI:
						return (UDINT  & (1 << SUSPI));
    107c:	80 91 e1 00 	lds	r24, 0x00E1
		}
	}
	#endif

	if (USB_INT_HasOccurred(USB_INT_SUSPI) && USB_INT_IsEnabled(USB_INT_SUSPI))
    1080:	80 ff       	sbrs	r24, 0
    1082:	18 c0       	rjmp	.+48     	; 0x10b4 <__vector_10+0xbe>
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDIEN  & (1 << WAKEUPE));
					case USB_INT_SUSPI:
						return (UDIEN  & (1 << SUSPE));
    1084:	80 91 e2 00 	lds	r24, 0x00E2
    1088:	80 ff       	sbrs	r24, 0
    108a:	14 c0       	rjmp	.+40     	; 0x10b4 <__vector_10+0xbe>
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  &= ~(1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  &= ~(1 << SUSPE);
    108c:	80 91 e2 00 	lds	r24, 0x00E2
    1090:	8e 7f       	andi	r24, 0xFE	; 254
    1092:	80 93 e2 00 	sts	0x00E2, r24
						USBCON |= (1 << IDTE);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
    1096:	80 91 e2 00 	lds	r24, 0x00E2
    109a:	80 61       	ori	r24, 0x10	; 16
    109c:	80 93 e2 00 	sts	0x00E2, r24
			#endif

			static inline void USB_CLK_Freeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Freeze(void)
			{
				USBCON  |=  (1 << FRZCLK);
    10a0:	80 91 d8 00 	lds	r24, 0x00D8
    10a4:	80 62       	ori	r24, 0x20	; 32
    10a6:	80 93 d8 00 	sts	0x00D8, r24
			}

			static inline void USB_PLL_Off(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_Off(void)
			{
				PLLCSR  = 0;
    10aa:	19 bc       	out	0x29, r1	; 41

		#if defined(USB_SERIES_2_AVR) && !defined(NO_LIMITED_CONTROLLER_CONNECT)
		USB_DeviceState = DEVICE_STATE_Unattached;
		EVENT_USB_Device_Disconnect();
		#else
		USB_DeviceState = DEVICE_STATE_Suspended;
    10ac:	85 e0       	ldi	r24, 0x05	; 5
    10ae:	80 93 68 01 	sts	0x0168, r24
		EVENT_USB_Device_Suspend();
    10b2:	f5 d1       	rcall	.+1002   	; 0x149e <USB_Event_Stub>
					case USB_INT_IDTI:
						return (USBINT & (1 << IDTI));
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDINT  & (1 << WAKEUPI));
    10b4:	80 91 e1 00 	lds	r24, 0x00E1
		#endif
	}

	if (USB_INT_HasOccurred(USB_INT_WAKEUPI) && USB_INT_IsEnabled(USB_INT_WAKEUPI))
    10b8:	84 ff       	sbrs	r24, 4
    10ba:	2e c0       	rjmp	.+92     	; 0x1118 <__vector_10+0x122>
					case USB_INT_IDTI:
						return (USBCON & (1 << IDTE));
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						return (UDIEN  & (1 << WAKEUPE));
    10bc:	80 91 e2 00 	lds	r24, 0x00E2
    10c0:	84 ff       	sbrs	r24, 4
    10c2:	2a c0       	rjmp	.+84     	; 0x1118 <__vector_10+0x122>

		/* Inline Functions: */
			static inline void USB_PLL_On(void) ATTR_ALWAYS_INLINE;
			static inline void USB_PLL_On(void)
			{
				PLLCSR  = USB_PLL_PSC;
    10c4:	8c e0       	ldi	r24, 0x0C	; 12
    10c6:	89 bd       	out	0x29, r24	; 41
				PLLCSR |= (1 << PLLE);
    10c8:	89 b5       	in	r24, 0x29	; 41
    10ca:	82 60       	ori	r24, 0x02	; 2
    10cc:	89 bd       	out	0x29, r24	; 41
	{
		if (!(USB_Options & USB_OPT_MANUAL_PLL))
		{
			USB_PLL_On();
			while (!(USB_PLL_IsReady()));
    10ce:	09 b4       	in	r0, 0x29	; 41
    10d0:	00 fe       	sbrs	r0, 0
    10d2:	fd cf       	rjmp	.-6      	; 0x10ce <__vector_10+0xd8>
			}

			static inline void USB_CLK_Unfreeze(void) ATTR_ALWAYS_INLINE;
			static inline void USB_CLK_Unfreeze(void)
			{
				USBCON  &= ~(1 << FRZCLK);
    10d4:	80 91 d8 00 	lds	r24, 0x00D8
    10d8:	8f 7d       	andi	r24, 0xDF	; 223
    10da:	80 93 d8 00 	sts	0x00D8, r24
						USBINT &= ~(1 << IDTI);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDINT  &= ~(1 << WAKEUPI);
    10de:	80 91 e1 00 	lds	r24, 0x00E1
    10e2:	8f 7e       	andi	r24, 0xEF	; 239
    10e4:	80 93 e1 00 	sts	0x00E1, r24
						USBCON &= ~(1 << IDTE);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  &= ~(1 << WAKEUPE);
    10e8:	80 91 e2 00 	lds	r24, 0x00E2
    10ec:	8f 7e       	andi	r24, 0xEF	; 239
    10ee:	80 93 e2 00 	sts	0x00E2, r24
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  |= (1 << SUSPE);
    10f2:	80 91 e2 00 	lds	r24, 0x00E2
    10f6:	81 60       	ori	r24, 0x01	; 1
    10f8:	80 93 e2 00 	sts	0x00E2, r24
		USB_INT_Clear(USB_INT_WAKEUPI);

		USB_INT_Disable(USB_INT_WAKEUPI);
		USB_INT_Enable(USB_INT_SUSPI);

		if (USB_ConfigurationNumber)
    10fc:	80 91 66 01 	lds	r24, 0x0166
    1100:	88 23       	and	r24, r24
    1102:	31 f4       	brne	.+12     	; 0x1110 <__vector_10+0x11a>
			}

			static inline bool USB_Device_IsAddressSet(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline bool USB_Device_IsAddressSet(void)
			{
				return (UDADDR & (1 << ADDEN));
    1104:	80 91 e3 00 	lds	r24, 0x00E3
		  USB_DeviceState = DEVICE_STATE_Configured;
		else
		  USB_DeviceState = (USB_Device_IsAddressSet()) ? DEVICE_STATE_Configured : DEVICE_STATE_Powered;
    1108:	87 fd       	sbrc	r24, 7
    110a:	02 c0       	rjmp	.+4      	; 0x1110 <__vector_10+0x11a>
    110c:	81 e0       	ldi	r24, 0x01	; 1
    110e:	01 c0       	rjmp	.+2      	; 0x1112 <__vector_10+0x11c>
    1110:	84 e0       	ldi	r24, 0x04	; 4
    1112:	80 93 68 01 	sts	0x0168, r24

		#if defined(USB_SERIES_2_AVR) && !defined(NO_LIMITED_CONTROLLER_CONNECT)
		EVENT_USB_Device_Connect();
		#else
		EVENT_USB_Device_WakeUp();
    1116:	c3 d1       	rcall	.+902    	; 0x149e <USB_Event_Stub>
					case USB_INT_WAKEUPI:
						return (UDINT  & (1 << WAKEUPI));
					case USB_INT_SUSPI:
						return (UDINT  & (1 << SUSPI));
					case USB_INT_EORSTI:
						return (UDINT  & (1 << EORSTI));
    1118:	80 91 e1 00 	lds	r24, 0x00E1
		#endif
	}

	if (USB_INT_HasOccurred(USB_INT_EORSTI) && USB_INT_IsEnabled(USB_INT_EORSTI))
    111c:	83 ff       	sbrs	r24, 3
    111e:	27 c0       	rjmp	.+78     	; 0x116e <__vector_10+0x178>
					case USB_INT_WAKEUPI:
						return (UDIEN  & (1 << WAKEUPE));
					case USB_INT_SUSPI:
						return (UDIEN  & (1 << SUSPE));
					case USB_INT_EORSTI:
						return (UDIEN  & (1 << EORSTE));
    1120:	80 91 e2 00 	lds	r24, 0x00E2
    1124:	83 ff       	sbrs	r24, 3
    1126:	23 c0       	rjmp	.+70     	; 0x116e <__vector_10+0x178>
						break;
					case USB_INT_SUSPI:
						UDINT  &= ~(1 << SUSPI);
						break;
					case USB_INT_EORSTI:
						UDINT  &= ~(1 << EORSTI);
    1128:	80 91 e1 00 	lds	r24, 0x00E1
    112c:	87 7f       	andi	r24, 0xF7	; 247
    112e:	80 93 e1 00 	sts	0x00E1, r24
	{
		USB_INT_Clear(USB_INT_EORSTI);

		USB_DeviceState         = DEVICE_STATE_Default;
    1132:	82 e0       	ldi	r24, 0x02	; 2
    1134:	80 93 68 01 	sts	0x0168, r24
		USB_ConfigurationNumber = 0;
    1138:	10 92 66 01 	sts	0x0166, r1
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDINT  &= ~(1 << WAKEUPI);
						break;
					case USB_INT_SUSPI:
						UDINT  &= ~(1 << SUSPI);
    113c:	80 91 e1 00 	lds	r24, 0x00E1
    1140:	8e 7f       	andi	r24, 0xFE	; 254
    1142:	80 93 e1 00 	sts	0x00E1, r24
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  &= ~(1 << WAKEUPE);
						break;
					case USB_INT_SUSPI:
						UDIEN  &= ~(1 << SUSPE);
    1146:	80 91 e2 00 	lds	r24, 0x00E2
    114a:	8e 7f       	andi	r24, 0xFE	; 254
    114c:	80 93 e2 00 	sts	0x00E2, r24
						USBCON |= (1 << IDTE);
						break;
					#endif
					#if defined(USB_CAN_BE_DEVICE)
					case USB_INT_WAKEUPI:
						UDIEN  |= (1 << WAKEUPE);
    1150:	80 91 e2 00 	lds	r24, 0x00E2
    1154:	80 61       	ori	r24, 0x10	; 16
    1156:	80 93 e2 00 	sts	0x00E2, r24
			                                              const uint8_t Type,
			                                              const uint8_t Direction,
			                                              const uint16_t Size,
			                                              const uint8_t Banks)
			{
				return Endpoint_ConfigureEndpoint_Prv(Number, ((Type << EPTYPE0) | Direction),
    115a:	80 e0       	ldi	r24, 0x00	; 0
    115c:	60 e0       	ldi	r22, 0x00	; 0
    115e:	42 e0       	ldi	r20, 0x02	; 2
    1160:	26 de       	rcall	.-948    	; 0xdae <Endpoint_ConfigureEndpoint_Prv>
						break;
					case USB_INT_SOFI:
						UDIEN  |= (1 << SOFE);
						break;
					case USB_INT_RXSTPI:
						UEIENX |= (1 << RXSTPE);
    1162:	80 91 f0 00 	lds	r24, 0x00F0
    1166:	88 60       	ori	r24, 0x08	; 8
    1168:	80 93 f0 00 	sts	0x00F0, r24

		#if defined(INTERRUPT_CONTROL_ENDPOINT)
		USB_INT_Enable(USB_INT_RXSTPI);
		#endif

		EVENT_USB_Device_Reset();
    116c:	98 d1       	rcall	.+816    	; 0x149e <USB_Event_Stub>
		USB_ResetInterface();

		EVENT_USB_UIDChange();
	}
	#endif
}
    116e:	ff 91       	pop	r31
    1170:	ef 91       	pop	r30
    1172:	bf 91       	pop	r27
    1174:	af 91       	pop	r26
    1176:	9f 91       	pop	r25
    1178:	8f 91       	pop	r24
    117a:	7f 91       	pop	r23
    117c:	6f 91       	pop	r22
    117e:	5f 91       	pop	r21
    1180:	4f 91       	pop	r20
    1182:	3f 91       	pop	r19
    1184:	2f 91       	pop	r18
    1186:	0f 90       	pop	r0
    1188:	0b be       	out	0x3b, r0	; 59
    118a:	0f 90       	pop	r0
    118c:	0f be       	out	0x3f, r0	; 63
    118e:	0f 90       	pop	r0
    1190:	1f 90       	pop	r1
    1192:	18 95       	reti

00001194 <USB_Device_ProcessControlRequest>:
#if !defined(NO_DEVICE_REMOTE_WAKEUP)
bool    USB_RemoteWakeupEnabled;
#endif

void USB_Device_ProcessControlRequest(void)
{
    1194:	0f 93       	push	r16
    1196:	1f 93       	push	r17
    1198:	df 93       	push	r29
    119a:	cf 93       	push	r28
    119c:	cd b7       	in	r28, 0x3d	; 61
    119e:	de b7       	in	r29, 0x3e	; 62
    11a0:	ac 97       	sbiw	r28, 0x2c	; 44
    11a2:	0f b6       	in	r0, 0x3f	; 63
    11a4:	f8 94       	cli
    11a6:	de bf       	out	0x3e, r29	; 62
    11a8:	0f be       	out	0x3f, r0	; 63
    11aa:	cd bf       	out	0x3d, r28	; 61
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_8(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_8(void)
			{
				return UEDATX;
    11ac:	80 91 f1 00 	lds	r24, 0x00F1
	USB_ControlRequest.bmRequestType = Endpoint_Read_8();
    11b0:	80 93 69 01 	sts	0x0169, r24
    11b4:	80 91 f1 00 	lds	r24, 0x00F1
	USB_ControlRequest.bRequest      = Endpoint_Read_8();
    11b8:	80 93 6a 01 	sts	0x016A, r24
				{
					uint16_t Value;
					uint8_t  Bytes[2];
				} Data;

				Data.Bytes[0] = UEDATX;
    11bc:	80 91 f1 00 	lds	r24, 0x00F1
				Data.Bytes[1] = UEDATX;
    11c0:	90 91 f1 00 	lds	r25, 0x00F1
	USB_ControlRequest.wValue        = Endpoint_Read_16_LE();
    11c4:	eb e6       	ldi	r30, 0x6B	; 107
    11c6:	f1 e0       	ldi	r31, 0x01	; 1
    11c8:	80 93 6b 01 	sts	0x016B, r24
    11cc:	90 93 6c 01 	sts	0x016C, r25
				{
					uint16_t Value;
					uint8_t  Bytes[2];
				} Data;

				Data.Bytes[0] = UEDATX;
    11d0:	80 91 f1 00 	lds	r24, 0x00F1
				Data.Bytes[1] = UEDATX;
    11d4:	90 91 f1 00 	lds	r25, 0x00F1
	USB_ControlRequest.wIndex        = Endpoint_Read_16_LE();
    11d8:	80 93 6d 01 	sts	0x016D, r24
    11dc:	93 83       	std	Z+3, r25	; 0x03
				{
					uint16_t Value;
					uint8_t  Bytes[2];
				} Data;

				Data.Bytes[0] = UEDATX;
    11de:	80 91 f1 00 	lds	r24, 0x00F1
				Data.Bytes[1] = UEDATX;
    11e2:	90 91 f1 00 	lds	r25, 0x00F1
	USB_ControlRequest.wLength       = Endpoint_Read_16_LE();
    11e6:	80 93 6f 01 	sts	0x016F, r24
    11ea:	95 83       	std	Z+5, r25	; 0x05

	EVENT_USB_Device_ControlRequest();
    11ec:	cc d8       	rcall	.-3688   	; 0x386 <EVENT_USB_Device_ControlRequest>
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    11ee:	80 91 e8 00 	lds	r24, 0x00E8

	if (Endpoint_IsSETUPReceived())
    11f2:	83 ff       	sbrs	r24, 3
    11f4:	3b c1       	rjmp	.+630    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
	{
		uint8_t bmRequestType = USB_ControlRequest.bmRequestType;
    11f6:	80 91 69 01 	lds	r24, 0x0169

		switch (USB_ControlRequest.bRequest)
    11fa:	30 91 6a 01 	lds	r19, 0x016A
    11fe:	35 30       	cpi	r19, 0x05	; 5
    1200:	09 f4       	brne	.+2      	; 0x1204 <USB_Device_ProcessControlRequest+0x70>
    1202:	87 c0       	rjmp	.+270    	; 0x1312 <USB_Device_ProcessControlRequest+0x17e>
    1204:	36 30       	cpi	r19, 0x06	; 6
    1206:	40 f4       	brcc	.+16     	; 0x1218 <USB_Device_ProcessControlRequest+0x84>
    1208:	31 30       	cpi	r19, 0x01	; 1
    120a:	c9 f1       	breq	.+114    	; 0x127e <USB_Device_ProcessControlRequest+0xea>
    120c:	31 30       	cpi	r19, 0x01	; 1
    120e:	70 f0       	brcs	.+28     	; 0x122c <USB_Device_ProcessControlRequest+0x98>
    1210:	33 30       	cpi	r19, 0x03	; 3
    1212:	09 f0       	breq	.+2      	; 0x1216 <USB_Device_ProcessControlRequest+0x82>
    1214:	2b c1       	rjmp	.+598    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
    1216:	33 c0       	rjmp	.+102    	; 0x127e <USB_Device_ProcessControlRequest+0xea>
    1218:	38 30       	cpi	r19, 0x08	; 8
    121a:	09 f4       	brne	.+2      	; 0x121e <USB_Device_ProcessControlRequest+0x8a>
    121c:	f8 c0       	rjmp	.+496    	; 0x140e <USB_Device_ProcessControlRequest+0x27a>
    121e:	39 30       	cpi	r19, 0x09	; 9
    1220:	09 f4       	brne	.+2      	; 0x1224 <USB_Device_ProcessControlRequest+0x90>
    1222:	07 c1       	rjmp	.+526    	; 0x1432 <USB_Device_ProcessControlRequest+0x29e>
    1224:	36 30       	cpi	r19, 0x06	; 6
    1226:	09 f0       	breq	.+2      	; 0x122a <USB_Device_ProcessControlRequest+0x96>
    1228:	21 c1       	rjmp	.+578    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
    122a:	99 c0       	rjmp	.+306    	; 0x135e <USB_Device_ProcessControlRequest+0x1ca>
		{
			case REQ_GetStatus:
				if ((bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    122c:	80 38       	cpi	r24, 0x80	; 128
    122e:	21 f0       	breq	.+8      	; 0x1238 <USB_Device_ProcessControlRequest+0xa4>
    1230:	82 38       	cpi	r24, 0x82	; 130
    1232:	09 f0       	breq	.+2      	; 0x1236 <USB_Device_ProcessControlRequest+0xa2>
    1234:	1b c1       	rjmp	.+566    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
    1236:	08 c0       	rjmp	.+16     	; 0x1248 <USB_Device_ProcessControlRequest+0xb4>
    1238:	90 91 64 01 	lds	r25, 0x0164
			if (USB_CurrentlySelfPowered)
			  CurrentStatus |= FEATURE_SELFPOWERED_ENABLED;
			#endif

			#if !defined(NO_DEVICE_REMOTE_WAKEUP)
			if (USB_RemoteWakeupEnabled)
    123c:	80 91 65 01 	lds	r24, 0x0165
    1240:	88 23       	and	r24, r24
    1242:	99 f0       	breq	.+38     	; 0x126a <USB_Device_ProcessControlRequest+0xd6>
			  CurrentStatus |= FEATURE_REMOTE_WAKEUP_ENABLED;
    1244:	92 60       	ori	r25, 0x02	; 2
    1246:	11 c0       	rjmp	.+34     	; 0x126a <USB_Device_ProcessControlRequest+0xd6>
			#endif
			break;
		#endif
		#if !defined(CONTROL_ONLY_DEVICE)
		case (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_ENDPOINT):
			Endpoint_SelectEndpoint((uint8_t)USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK);
    1248:	80 91 6d 01 	lds	r24, 0x016D
    124c:	87 70       	andi	r24, 0x07	; 7
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    124e:	80 93 e9 00 	sts	0x00E9, r24
			 *  \return Boolean \c true if the currently selected endpoint is stalled, \c false otherwise.
			 */
			static inline bool Endpoint_IsStalled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsStalled(void)
			{
				return ((UECONX & (1 << STALLRQ)) ? true : false);
    1252:	80 91 eb 00 	lds	r24, 0x00EB

			CurrentStatus = Endpoint_IsStalled();
    1256:	90 e0       	ldi	r25, 0x00	; 0
    1258:	25 e0       	ldi	r18, 0x05	; 5
    125a:	96 95       	lsr	r25
    125c:	87 95       	ror	r24
    125e:	2a 95       	dec	r18
    1260:	e1 f7       	brne	.-8      	; 0x125a <USB_Device_ProcessControlRequest+0xc6>
    1262:	98 2f       	mov	r25, r24
    1264:	91 70       	andi	r25, 0x01	; 1
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    1266:	10 92 e9 00 	sts	0x00E9, r1
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    126a:	80 91 e8 00 	lds	r24, 0x00E8
    126e:	87 7f       	andi	r24, 0xF7	; 247
    1270:	80 93 e8 00 	sts	0x00E8, r24
			 *  \param[in] Data  Data to write to the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_16_LE(const uint16_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_16_LE(const uint16_t Data)
			{
				UEDATX = (Data & 0xFF);
    1274:	90 93 f1 00 	sts	0x00F1, r25
				UEDATX = (Data >> 8);
    1278:	10 92 f1 00 	sts	0x00F1, r1
    127c:	d3 c0       	rjmp	.+422    	; 0x1424 <USB_Device_ProcessControlRequest+0x290>
				}

				break;
			case REQ_ClearFeature:
			case REQ_SetFeature:
				if ((bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    127e:	88 23       	and	r24, r24
    1280:	19 f0       	breq	.+6      	; 0x1288 <USB_Device_ProcessControlRequest+0xf4>
    1282:	82 30       	cpi	r24, 0x02	; 2
    1284:	09 f0       	breq	.+2      	; 0x1288 <USB_Device_ProcessControlRequest+0xf4>
    1286:	f2 c0       	rjmp	.+484    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
	Endpoint_ClearStatusStage();
}

static void USB_Device_ClearSetFeature(void)
{
	switch (USB_ControlRequest.bmRequestType & CONTROL_REQTYPE_RECIPIENT)
    1288:	90 e0       	ldi	r25, 0x00	; 0
    128a:	8f 71       	andi	r24, 0x1F	; 31
    128c:	90 70       	andi	r25, 0x00	; 0
    128e:	00 97       	sbiw	r24, 0x00	; 0
    1290:	21 f0       	breq	.+8      	; 0x129a <USB_Device_ProcessControlRequest+0x106>
    1292:	02 97       	sbiw	r24, 0x02	; 2
    1294:	09 f0       	breq	.+2      	; 0x1298 <USB_Device_ProcessControlRequest+0x104>
    1296:	ea c0       	rjmp	.+468    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
    1298:	0c c0       	rjmp	.+24     	; 0x12b2 <USB_Device_ProcessControlRequest+0x11e>
	{
		#if !defined(NO_DEVICE_REMOTE_WAKEUP)
		case REQREC_DEVICE:
			if ((uint8_t)USB_ControlRequest.wValue == FEATURE_SEL_DeviceRemoteWakeup)
    129a:	80 91 6b 01 	lds	r24, 0x016B
    129e:	81 30       	cpi	r24, 0x01	; 1
    12a0:	09 f0       	breq	.+2      	; 0x12a4 <USB_Device_ProcessControlRequest+0x110>
    12a2:	e4 c0       	rjmp	.+456    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
			  USB_RemoteWakeupEnabled = (USB_ControlRequest.bRequest == REQ_SetFeature);
    12a4:	10 92 65 01 	sts	0x0165, r1
    12a8:	33 30       	cpi	r19, 0x03	; 3
    12aa:	69 f5       	brne	.+90     	; 0x1306 <USB_Device_ProcessControlRequest+0x172>
    12ac:	80 93 65 01 	sts	0x0165, r24
    12b0:	2a c0       	rjmp	.+84     	; 0x1306 <USB_Device_ProcessControlRequest+0x172>

			break;
		#endif
		#if !defined(CONTROL_ONLY_DEVICE)
		case REQREC_ENDPOINT:
			if ((uint8_t)USB_ControlRequest.wValue == FEATURE_SEL_EndpointHalt)
    12b2:	80 91 6b 01 	lds	r24, 0x016B
    12b6:	88 23       	and	r24, r24
    12b8:	31 f5       	brne	.+76     	; 0x1306 <USB_Device_ProcessControlRequest+0x172>
			{
				uint8_t EndpointIndex = ((uint8_t)USB_ControlRequest.wIndex & ENDPOINT_EPNUM_MASK);
    12ba:	20 91 6d 01 	lds	r18, 0x016D
    12be:	27 70       	andi	r18, 0x07	; 7

				if (EndpointIndex == ENDPOINT_CONTROLEP)
    12c0:	09 f4       	brne	.+2      	; 0x12c4 <USB_Device_ProcessControlRequest+0x130>
    12c2:	d4 c0       	rjmp	.+424    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    12c4:	20 93 e9 00 	sts	0x00E9, r18
			 * \return Boolean \c true if the currently selected endpoint is enabled, \c false otherwise.
			 */
			static inline bool Endpoint_IsEnabled(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsEnabled(void)
			{
				return ((UECONX & (1 << EPEN)) ? true : false);
    12c8:	80 91 eb 00 	lds	r24, 0x00EB
				  return;

				Endpoint_SelectEndpoint(EndpointIndex);

				if (Endpoint_IsEnabled())
    12cc:	80 ff       	sbrs	r24, 0
    12ce:	1b c0       	rjmp	.+54     	; 0x1306 <USB_Device_ProcessControlRequest+0x172>
				{
					if (USB_ControlRequest.bRequest == REQ_SetFeature)
    12d0:	33 30       	cpi	r19, 0x03	; 3
    12d2:	21 f4       	brne	.+8      	; 0x12dc <USB_Device_ProcessControlRequest+0x148>
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
    12d4:	80 91 eb 00 	lds	r24, 0x00EB
    12d8:	80 62       	ori	r24, 0x20	; 32
    12da:	13 c0       	rjmp	.+38     	; 0x1302 <USB_Device_ProcessControlRequest+0x16e>
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_ClearStall(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearStall(void)
			{
				UECONX |= (1 << STALLRQC);
    12dc:	80 91 eb 00 	lds	r24, 0x00EB
    12e0:	80 61       	ori	r24, 0x10	; 16
    12e2:	80 93 eb 00 	sts	0x00EB, r24
			 *  \param[in] EndpointNumber Endpoint number whose FIFO buffers are to be reset.
			 */
			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetEndpoint(const uint8_t EndpointNumber)
			{
				UERST = (1 << EndpointNumber);
    12e6:	81 e0       	ldi	r24, 0x01	; 1
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	02 c0       	rjmp	.+4      	; 0x12f0 <USB_Device_ProcessControlRequest+0x15c>
    12ec:	88 0f       	add	r24, r24
    12ee:	99 1f       	adc	r25, r25
    12f0:	2a 95       	dec	r18
    12f2:	e2 f7       	brpl	.-8      	; 0x12ec <USB_Device_ProcessControlRequest+0x158>
    12f4:	80 93 ea 00 	sts	0x00EA, r24
				UERST = 0;
    12f8:	10 92 ea 00 	sts	0x00EA, r1

			/** Resets the data toggle of the currently selected endpoint. */
			static inline void Endpoint_ResetDataToggle(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ResetDataToggle(void)
			{
				UECONX |= (1 << RSTDT);
    12fc:	80 91 eb 00 	lds	r24, 0x00EB
    1300:	88 60       	ori	r24, 0x08	; 8
    1302:	80 93 eb 00 	sts	0x00EB, r24
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    1306:	10 92 e9 00 	sts	0x00E9, r1
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    130a:	80 91 e8 00 	lds	r24, 0x00E8
    130e:	87 7f       	andi	r24, 0xF7	; 247
    1310:	8c c0       	rjmp	.+280    	; 0x142a <USB_Device_ProcessControlRequest+0x296>
					USB_Device_ClearSetFeature();
				}

				break;
			case REQ_SetAddress:
				if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
    1312:	88 23       	and	r24, r24
    1314:	09 f0       	breq	.+2      	; 0x1318 <USB_Device_ProcessControlRequest+0x184>
    1316:	aa c0       	rjmp	.+340    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
	}
}

static void USB_Device_SetAddress(void)
{
	uint8_t    DeviceAddress    = (USB_ControlRequest.wValue & 0x7F);
    1318:	10 91 6b 01 	lds	r17, 0x016B
    131c:	1f 77       	andi	r17, 0x7F	; 127
			static inline uint_reg_t GetGlobalInterruptMask(void)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				return SREG;
    131e:	0f b7       	in	r16, 0x3f	; 63
			static inline void GlobalInterruptDisable(void)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				cli();
    1320:	f8 94       	cli
    1322:	80 91 e8 00 	lds	r24, 0x00E8
    1326:	87 7f       	andi	r24, 0xF7	; 247
    1328:	80 93 e8 00 	sts	0x00E8, r24
	uint_reg_t CurrentGlobalInt = GetGlobalInterruptMask();
	GlobalInterruptDisable();
				
	Endpoint_ClearSETUP();

	Endpoint_ClearStatusStage();
    132c:	75 dd       	rcall	.-1302   	; 0xe18 <Endpoint_ClearStatusStage>
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    132e:	80 91 e8 00 	lds	r24, 0x00E8

	while (!(Endpoint_IsINReady()));
    1332:	80 ff       	sbrs	r24, 0
    1334:	fc cf       	rjmp	.-8      	; 0x132e <USB_Device_ProcessControlRequest+0x19a>
			#endif

			static inline void USB_Device_SetDeviceAddress(const uint8_t Address) ATTR_ALWAYS_INLINE;
			static inline void USB_Device_SetDeviceAddress(const uint8_t Address)
			{
				UDADDR  = ((UDADDR & (1 << ADDEN)) | (Address & 0x7F));
    1336:	80 91 e3 00 	lds	r24, 0x00E3
    133a:	80 78       	andi	r24, 0x80	; 128
    133c:	81 2b       	or	r24, r17
    133e:	80 93 e3 00 	sts	0x00E3, r24
				UDADDR |= (1 << ADDEN);
    1342:	80 91 e3 00 	lds	r24, 0x00E3
    1346:	80 68       	ori	r24, 0x80	; 128
    1348:	80 93 e3 00 	sts	0x00E3, r24

	USB_Device_SetDeviceAddress(DeviceAddress);
	USB_DeviceState = (DeviceAddress) ? DEVICE_STATE_Addressed : DEVICE_STATE_Default;
    134c:	11 23       	and	r17, r17
    134e:	11 f4       	brne	.+4      	; 0x1354 <USB_Device_ProcessControlRequest+0x1c0>
    1350:	82 e0       	ldi	r24, 0x02	; 2
    1352:	01 c0       	rjmp	.+2      	; 0x1356 <USB_Device_ProcessControlRequest+0x1c2>
    1354:	83 e0       	ldi	r24, 0x03	; 3
    1356:	80 93 68 01 	sts	0x0168, r24
			static inline void SetGlobalInterruptMask(const uint_reg_t GlobalIntState)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				SREG = GlobalIntState;
    135a:	0f bf       	out	0x3f, r16	; 63
				  __builtin_ssrf(AVR32_SR_GM_OFFSET);
				else
				  __builtin_csrf(AVR32_SR_GM_OFFSET);
				#endif
				
				GCC_MEMORY_BARRIER();
    135c:	87 c0       	rjmp	.+270    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
				if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
				  USB_Device_SetAddress();

				break;
			case REQ_GetDescriptor:
				if ((bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE)) ||
    135e:	80 58       	subi	r24, 0x80	; 128
    1360:	82 30       	cpi	r24, 0x02	; 2
    1362:	08 f0       	brcs	.+2      	; 0x1366 <USB_Device_ProcessControlRequest+0x1d2>
    1364:	83 c0       	rjmp	.+262    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
	    !(defined(USE_FLASH_DESCRIPTORS) || defined(USE_EEPROM_DESCRIPTORS) || defined(USE_RAM_DESCRIPTORS))
	uint8_t DescriptorAddressSpace;
	#endif

	#if !defined(NO_INTERNAL_SERIAL) && (USE_INTERNAL_SERIAL != NO_DESCRIPTOR)
	if (USB_ControlRequest.wValue == ((DTYPE_String << 8) | USE_INTERNAL_SERIAL))
    1366:	80 91 6b 01 	lds	r24, 0x016B
    136a:	90 91 6c 01 	lds	r25, 0x016C
    136e:	23 e0       	ldi	r18, 0x03	; 3
    1370:	8c 3d       	cpi	r24, 0xDC	; 220
    1372:	92 07       	cpc	r25, r18
    1374:	09 f0       	breq	.+2      	; 0x1378 <USB_Device_ProcessControlRequest+0x1e4>
    1376:	33 c0       	rjmp	.+102    	; 0x13de <USB_Device_ProcessControlRequest+0x24a>
	{
		USB_Descriptor_Header_t Header;
		uint16_t                UnicodeString[INTERNAL_SERIAL_LENGTH_BITS / 4];
	} SignatureDescriptor;

	SignatureDescriptor.Header.Type = DTYPE_String;
    1378:	83 e0       	ldi	r24, 0x03	; 3
    137a:	8c 83       	std	Y+4, r24	; 0x04
	SignatureDescriptor.Header.Size = USB_STRING_LEN(INTERNAL_SERIAL_LENGTH_BITS / 4);
    137c:	8a e2       	ldi	r24, 0x2A	; 42
    137e:	8b 83       	std	Y+3, r24	; 0x03
			static inline uint_reg_t GetGlobalInterruptMask(void)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				return SREG;
    1380:	7f b7       	in	r23, 0x3f	; 63
			static inline void GlobalInterruptDisable(void)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				cli();
    1382:	f8 94       	cli
				#elif (ARCH == ARCH_UC3)
				__builtin_ssrf(AVR32_SR_GM_OFFSET);
				#endif

				GCC_MEMORY_BARRIER();
    1384:	de 01       	movw	r26, r28
    1386:	15 96       	adiw	r26, 0x05	; 5
    1388:	6e e0       	ldi	r22, 0x0E	; 14
    138a:	40 e0       	ldi	r20, 0x00	; 0
    138c:	50 e0       	ldi	r21, 0x00	; 0
				
				uint8_t SigReadAddress = INTERNAL_SERIAL_START_ADDRESS;

				for (uint8_t SerialCharNum = 0; SerialCharNum < (INTERNAL_SERIAL_LENGTH_BITS / 4); SerialCharNum++)
				{
					uint8_t SerialByte = boot_signature_byte_get(SigReadAddress);
    138e:	11 e2       	ldi	r17, 0x21	; 33
    1390:	e6 2f       	mov	r30, r22
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	10 93 57 00 	sts	0x0057, r17
    1398:	84 91       	lpm	r24, Z+

					if (SerialCharNum & 0x01)
    139a:	40 ff       	sbrs	r20, 0
    139c:	03 c0       	rjmp	.+6      	; 0x13a4 <USB_Device_ProcessControlRequest+0x210>
					{
						SerialByte >>= 4;
    139e:	82 95       	swap	r24
    13a0:	8f 70       	andi	r24, 0x0F	; 15
						SigReadAddress++;
    13a2:	6f 5f       	subi	r22, 0xFF	; 255
					}

					SerialByte &= 0x0F;
    13a4:	8f 70       	andi	r24, 0x0F	; 15
    13a6:	28 2f       	mov	r18, r24
    13a8:	30 e0       	ldi	r19, 0x00	; 0

					UnicodeString[SerialCharNum] = cpu_to_le16((SerialByte >= 10) ?
    13aa:	8a 30       	cpi	r24, 0x0A	; 10
    13ac:	18 f0       	brcs	.+6      	; 0x13b4 <USB_Device_ProcessControlRequest+0x220>
    13ae:	c9 01       	movw	r24, r18
    13b0:	c7 96       	adiw	r24, 0x37	; 55
    13b2:	02 c0       	rjmp	.+4      	; 0x13b8 <USB_Device_ProcessControlRequest+0x224>
    13b4:	c9 01       	movw	r24, r18
    13b6:	c0 96       	adiw	r24, 0x30	; 48
    13b8:	8d 93       	st	X+, r24
    13ba:	9d 93       	st	X+, r25
    13bc:	4f 5f       	subi	r20, 0xFF	; 255
    13be:	5f 4f       	sbci	r21, 0xFF	; 255
				uint_reg_t CurrentGlobalInt = GetGlobalInterruptMask();
				GlobalInterruptDisable();
				
				uint8_t SigReadAddress = INTERNAL_SERIAL_START_ADDRESS;

				for (uint8_t SerialCharNum = 0; SerialCharNum < (INTERNAL_SERIAL_LENGTH_BITS / 4); SerialCharNum++)
    13c0:	44 31       	cpi	r20, 0x14	; 20
    13c2:	51 05       	cpc	r21, r1
    13c4:	29 f7       	brne	.-54     	; 0x1390 <USB_Device_ProcessControlRequest+0x1fc>
			static inline void SetGlobalInterruptMask(const uint_reg_t GlobalIntState)
			{
				GCC_MEMORY_BARRIER();

				#if (ARCH == ARCH_AVR8)
				SREG = GlobalIntState;
    13c6:	7f bf       	out	0x3f, r23	; 63
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    13c8:	80 91 e8 00 	lds	r24, 0x00E8
    13cc:	87 7f       	andi	r24, 0xF7	; 247
    13ce:	80 93 e8 00 	sts	0x00E8, r24
	
	USB_Device_GetSerialString(SignatureDescriptor.UnicodeString);

	Endpoint_ClearSETUP();

	Endpoint_Write_Control_Stream_LE(&SignatureDescriptor, sizeof(SignatureDescriptor));
    13d2:	ce 01       	movw	r24, r28
    13d4:	03 96       	adiw	r24, 0x03	; 3
    13d6:	6a e2       	ldi	r22, 0x2A	; 42
    13d8:	70 e0       	ldi	r23, 0x00	; 0
    13da:	62 d0       	rcall	.+196    	; 0x14a0 <Endpoint_Write_Control_Stream_LE>
    13dc:	12 c0       	rjmp	.+36     	; 0x1402 <USB_Device_ProcessControlRequest+0x26e>
		USB_Device_GetInternalSerialDescriptor();
		return;
	}
	#endif

	if ((DescriptorSize = CALLBACK_USB_GetDescriptor(USB_ControlRequest.wValue, USB_ControlRequest.wIndex,
    13de:	60 91 6d 01 	lds	r22, 0x016D
    13e2:	ae 01       	movw	r20, r28
    13e4:	4f 5f       	subi	r20, 0xFF	; 255
    13e6:	5f 4f       	sbci	r21, 0xFF	; 255
    13e8:	4a d8       	rcall	.-3948   	; 0x47e <CALLBACK_USB_GetDescriptor>
    13ea:	bc 01       	movw	r22, r24
    13ec:	00 97       	sbiw	r24, 0x00	; 0
    13ee:	09 f4       	brne	.+2      	; 0x13f2 <USB_Device_ProcessControlRequest+0x25e>
    13f0:	3d c0       	rjmp	.+122    	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
    13f2:	80 91 e8 00 	lds	r24, 0x00E8
    13f6:	87 7f       	andi	r24, 0xF7	; 247
    13f8:	80 93 e8 00 	sts	0x00E8, r24
	#if defined(USE_RAM_DESCRIPTORS) || !defined(ARCH_HAS_MULTI_ADDRESS_SPACE)
	Endpoint_Write_Control_Stream_LE(DescriptorPointer, DescriptorSize);
	#elif defined(USE_EEPROM_DESCRIPTORS)
	Endpoint_Write_Control_EStream_LE(DescriptorPointer, DescriptorSize);
	#elif defined(USE_FLASH_DESCRIPTORS)
	Endpoint_Write_Control_PStream_LE(DescriptorPointer, DescriptorSize);
    13fc:	89 81       	ldd	r24, Y+1	; 0x01
    13fe:	9a 81       	ldd	r25, Y+2	; 0x02
    1400:	ad d0       	rcall	.+346    	; 0x155c <Endpoint_Write_Control_PStream_LE>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    1402:	80 91 e8 00 	lds	r24, 0x00E8
    1406:	8b 77       	andi	r24, 0x7B	; 123
    1408:	80 93 e8 00 	sts	0x00E8, r24
    140c:	2f c0       	rjmp	.+94     	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
					USB_Device_GetDescriptor();
				}

				break;
			case REQ_GetConfiguration:
				if (bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE))
    140e:	80 38       	cpi	r24, 0x80	; 128
    1410:	69 f5       	brne	.+90     	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    1412:	80 91 e8 00 	lds	r24, 0x00E8
    1416:	87 7f       	andi	r24, 0xF7	; 247
    1418:	80 93 e8 00 	sts	0x00E8, r24

static void USB_Device_GetConfiguration(void)
{
	Endpoint_ClearSETUP();

	Endpoint_Write_8(USB_ConfigurationNumber);
    141c:	80 91 66 01 	lds	r24, 0x0166
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    1420:	80 93 f1 00 	sts	0x00F1, r24
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    1424:	80 91 e8 00 	lds	r24, 0x00E8
    1428:	8e 77       	andi	r24, 0x7E	; 126
    142a:	80 93 e8 00 	sts	0x00E8, r24
	Endpoint_ClearIN();

	Endpoint_ClearStatusStage();
    142e:	f4 dc       	rcall	.-1560   	; 0xe18 <Endpoint_ClearStatusStage>
    1430:	1d c0       	rjmp	.+58     	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
				if (bmRequestType == (REQDIR_DEVICETOHOST | REQTYPE_STANDARD | REQREC_DEVICE))
				  USB_Device_GetConfiguration();

				break;
			case REQ_SetConfiguration:
				if (bmRequestType == (REQDIR_HOSTTODEVICE | REQTYPE_STANDARD | REQREC_DEVICE))
    1432:	88 23       	and	r24, r24
    1434:	d9 f4       	brne	.+54     	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
}

static void USB_Device_SetConfiguration(void)
{
	#if defined(FIXED_NUM_CONFIGURATIONS)
	if ((uint8_t)USB_ControlRequest.wValue > FIXED_NUM_CONFIGURATIONS)
    1436:	90 91 6b 01 	lds	r25, 0x016B
    143a:	92 30       	cpi	r25, 0x02	; 2
    143c:	b8 f4       	brcc	.+46     	; 0x146c <USB_Device_ProcessControlRequest+0x2d8>
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    143e:	80 91 e8 00 	lds	r24, 0x00E8
    1442:	87 7f       	andi	r24, 0xF7	; 247
    1444:	80 93 e8 00 	sts	0x00E8, r24
	#endif
	#endif

	Endpoint_ClearSETUP();

	USB_ConfigurationNumber = (uint8_t)USB_ControlRequest.wValue;
    1448:	90 93 66 01 	sts	0x0166, r25

	Endpoint_ClearStatusStage();
    144c:	e5 dc       	rcall	.-1590   	; 0xe18 <Endpoint_ClearStatusStage>

	if (USB_ConfigurationNumber)
    144e:	80 91 66 01 	lds	r24, 0x0166
    1452:	88 23       	and	r24, r24
    1454:	31 f4       	brne	.+12     	; 0x1462 <USB_Device_ProcessControlRequest+0x2ce>
			}

			static inline bool USB_Device_IsAddressSet(void) ATTR_ALWAYS_INLINE ATTR_WARN_UNUSED_RESULT;
			static inline bool USB_Device_IsAddressSet(void)
			{
				return (UDADDR & (1 << ADDEN));
    1456:	80 91 e3 00 	lds	r24, 0x00E3
	  USB_DeviceState = DEVICE_STATE_Configured;
	else
	  USB_DeviceState = (USB_Device_IsAddressSet()) ? DEVICE_STATE_Configured : DEVICE_STATE_Powered;
    145a:	87 fd       	sbrc	r24, 7
    145c:	02 c0       	rjmp	.+4      	; 0x1462 <USB_Device_ProcessControlRequest+0x2ce>
    145e:	81 e0       	ldi	r24, 0x01	; 1
    1460:	01 c0       	rjmp	.+2      	; 0x1464 <USB_Device_ProcessControlRequest+0x2d0>
    1462:	84 e0       	ldi	r24, 0x04	; 4
    1464:	80 93 68 01 	sts	0x0168, r24

	EVENT_USB_Device_ConfigurationChanged();
    1468:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <EVENT_USB_Device_ConfigurationChanged>
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    146c:	80 91 e8 00 	lds	r24, 0x00E8

				break;
		}
	}

	if (Endpoint_IsSETUPReceived())
    1470:	83 ff       	sbrs	r24, 3
    1472:	0a c0       	rjmp	.+20     	; 0x1488 <USB_Device_ProcessControlRequest+0x2f4>
			 *  \ingroup Group_EndpointPacketManagement_AVR8
			 */
			static inline void Endpoint_StallTransaction(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_StallTransaction(void)
			{
				UECONX |= (1 << STALLRQ);
    1474:	80 91 eb 00 	lds	r24, 0x00EB
    1478:	80 62       	ori	r24, 0x20	; 32
    147a:	80 93 eb 00 	sts	0x00EB, r24
			 *  \note This is not applicable for non CONTROL type endpoints.
			 */
			static inline void Endpoint_ClearSETUP(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearSETUP(void)
			{
				UEINTX &= ~(1 << RXSTPI);
    147e:	80 91 e8 00 	lds	r24, 0x00E8
    1482:	87 7f       	andi	r24, 0xF7	; 247
    1484:	80 93 e8 00 	sts	0x00E8, r24
	{
		Endpoint_StallTransaction();
		Endpoint_ClearSETUP();
	}
}
    1488:	ac 96       	adiw	r28, 0x2c	; 44
    148a:	0f b6       	in	r0, 0x3f	; 63
    148c:	f8 94       	cli
    148e:	de bf       	out	0x3e, r29	; 62
    1490:	0f be       	out	0x3f, r0	; 63
    1492:	cd bf       	out	0x3d, r28	; 61
    1494:	cf 91       	pop	r28
    1496:	df 91       	pop	r29
    1498:	1f 91       	pop	r17
    149a:	0f 91       	pop	r16
    149c:	08 95       	ret

0000149e <USB_Event_Stub>:
#include "Events.h"

void USB_Event_Stub(void)
{

}
    149e:	08 95       	ret

000014a0 <Endpoint_Write_Control_Stream_LE>:
    14a0:	9c 01       	movw	r18, r24
	uint8_t* DataStream     = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
	bool     LastPacketFull = false;

	if (Length > USB_ControlRequest.wLength)
    14a2:	40 91 6f 01 	lds	r20, 0x016F
    14a6:	50 91 70 01 	lds	r21, 0x0170
    14aa:	46 17       	cp	r20, r22
    14ac:	57 07       	cpc	r21, r23
    14ae:	18 f4       	brcc	.+6      	; 0x14b6 <Endpoint_Write_Control_Stream_LE+0x16>
uint8_t TEMPLATE_FUNC_NAME (const void* const Buffer,
                            uint16_t Length)
{
	uint8_t* DataStream     = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
    14b0:	f9 01       	movw	r30, r18
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	3d c0       	rjmp	.+122    	; 0x1530 <Endpoint_Write_Control_Stream_LE+0x90>
	bool     LastPacketFull = false;

	if (Length > USB_ControlRequest.wLength)
	  Length = USB_ControlRequest.wLength;
	else if (!(Length))
    14b6:	61 15       	cp	r22, r1
    14b8:	71 05       	cpc	r23, r1
    14ba:	11 f0       	breq	.+4      	; 0x14c0 <Endpoint_Write_Control_Stream_LE+0x20>
    14bc:	ab 01       	movw	r20, r22
    14be:	f8 cf       	rjmp	.-16     	; 0x14b0 <Endpoint_Write_Control_Stream_LE+0x10>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    14c0:	80 91 e8 00 	lds	r24, 0x00E8
    14c4:	8e 77       	andi	r24, 0x7E	; 126
    14c6:	80 93 e8 00 	sts	0x00E8, r24
    14ca:	40 e0       	ldi	r20, 0x00	; 0
    14cc:	50 e0       	ldi	r21, 0x00	; 0
    14ce:	f0 cf       	rjmp	.-32     	; 0x14b0 <Endpoint_Write_Control_Stream_LE+0x10>
	  Endpoint_ClearIN();

	while (Length || LastPacketFull)
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    14d0:	80 91 68 01 	lds	r24, 0x0168

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    14d4:	88 23       	and	r24, r24
    14d6:	f1 f1       	breq	.+124    	; 0x1554 <Endpoint_Write_Control_Stream_LE+0xb4>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    14d8:	85 30       	cpi	r24, 0x05	; 5
    14da:	f1 f1       	breq	.+124    	; 0x1558 <Endpoint_Write_Control_Stream_LE+0xb8>
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    14dc:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
    14e0:	83 ff       	sbrs	r24, 3
    14e2:	02 c0       	rjmp	.+4      	; 0x14e8 <Endpoint_Write_Control_Stream_LE+0x48>
    14e4:	81 e0       	ldi	r24, 0x01	; 1
    14e6:	08 95       	ret
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    14e8:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_HostAborted;
		else if (Endpoint_IsOUTReceived())
    14ec:	82 fd       	sbrc	r24, 2
    14ee:	2c c0       	rjmp	.+88     	; 0x1548 <Endpoint_Write_Control_Stream_LE+0xa8>
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    14f0:	80 91 e8 00 	lds	r24, 0x00E8
		  break;

		if (Endpoint_IsINReady())
    14f4:	80 ff       	sbrs	r24, 0
    14f6:	1c c0       	rjmp	.+56     	; 0x1530 <Endpoint_Write_Control_Stream_LE+0x90>
			 */
			static inline uint16_t Endpoint_BytesInEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint16_t Endpoint_BytesInEndpoint(void)
			{
				#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
					return UEBCX;
    14f8:	20 91 f2 00 	lds	r18, 0x00F2
    14fc:	30 91 f3 00 	lds	r19, 0x00F3
    1500:	07 c0       	rjmp	.+14     	; 0x1510 <Endpoint_Write_Control_Stream_LE+0x70>
		{
			uint16_t BytesInEndpoint = Endpoint_BytesInEndpoint();

			while (Length && (BytesInEndpoint < USB_ControlEndpointSize))
			{
				TEMPLATE_TRANSFER_BYTE(DataStream);
    1502:	81 91       	ld	r24, Z+
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    1504:	80 93 f1 00 	sts	0x00F1, r24
				TEMPLATE_BUFFER_MOVE(DataStream, 1);
				Length--;
    1508:	41 50       	subi	r20, 0x01	; 1
    150a:	50 40       	sbci	r21, 0x00	; 0
				BytesInEndpoint++;
    150c:	2f 5f       	subi	r18, 0xFF	; 255
    150e:	3f 4f       	sbci	r19, 0xFF	; 255

		if (Endpoint_IsINReady())
		{
			uint16_t BytesInEndpoint = Endpoint_BytesInEndpoint();

			while (Length && (BytesInEndpoint < USB_ControlEndpointSize))
    1510:	41 15       	cp	r20, r1
    1512:	51 05       	cpc	r21, r1
    1514:	19 f0       	breq	.+6      	; 0x151c <Endpoint_Write_Control_Stream_LE+0x7c>
    1516:	28 30       	cpi	r18, 0x08	; 8
    1518:	31 05       	cpc	r19, r1
    151a:	98 f3       	brcs	.-26     	; 0x1502 <Endpoint_Write_Control_Stream_LE+0x62>
				TEMPLATE_BUFFER_MOVE(DataStream, 1);
				Length--;
				BytesInEndpoint++;
			}

			LastPacketFull = (BytesInEndpoint == USB_ControlEndpointSize);
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	28 30       	cpi	r18, 0x08	; 8
    1520:	31 05       	cpc	r19, r1
    1522:	09 f4       	brne	.+2      	; 0x1526 <Endpoint_Write_Control_Stream_LE+0x86>
    1524:	91 e0       	ldi	r25, 0x01	; 1
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    1526:	80 91 e8 00 	lds	r24, 0x00E8
    152a:	8e 77       	andi	r24, 0x7E	; 126
    152c:	80 93 e8 00 	sts	0x00E8, r24
	if (Length > USB_ControlRequest.wLength)
	  Length = USB_ControlRequest.wLength;
	else if (!(Length))
	  Endpoint_ClearIN();

	while (Length || LastPacketFull)
    1530:	41 15       	cp	r20, r1
    1532:	51 05       	cpc	r21, r1
    1534:	69 f6       	brne	.-102    	; 0x14d0 <Endpoint_Write_Control_Stream_LE+0x30>
    1536:	99 23       	and	r25, r25
    1538:	59 f6       	brne	.-106    	; 0x14d0 <Endpoint_Write_Control_Stream_LE+0x30>
    153a:	06 c0       	rjmp	.+12     	; 0x1548 <Endpoint_Write_Control_Stream_LE+0xa8>
		}
	}

	while (!(Endpoint_IsOUTReceived()))
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    153c:	80 91 68 01 	lds	r24, 0x0168

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    1540:	88 23       	and	r24, r24
    1542:	41 f0       	breq	.+16     	; 0x1554 <Endpoint_Write_Control_Stream_LE+0xb4>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    1544:	85 30       	cpi	r24, 0x05	; 5
    1546:	41 f0       	breq	.+16     	; 0x1558 <Endpoint_Write_Control_Stream_LE+0xb8>
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    1548:	80 91 e8 00 	lds	r24, 0x00E8
			LastPacketFull = (BytesInEndpoint == USB_ControlEndpointSize);
			Endpoint_ClearIN();
		}
	}

	while (!(Endpoint_IsOUTReceived()))
    154c:	82 ff       	sbrs	r24, 2
    154e:	f6 cf       	rjmp	.-20     	; 0x153c <Endpoint_Write_Control_Stream_LE+0x9c>
    1550:	80 e0       	ldi	r24, 0x00	; 0
    1552:	08 95       	ret
    1554:	82 e0       	ldi	r24, 0x02	; 2
    1556:	08 95       	ret
    1558:	83 e0       	ldi	r24, 0x03	; 3
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
}
    155a:	08 95       	ret

0000155c <Endpoint_Write_Control_PStream_LE>:
uint8_t TEMPLATE_FUNC_NAME (const void* const Buffer,
                            uint16_t Length)
{
    155c:	9c 01       	movw	r18, r24
	uint8_t* DataStream     = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
	bool     LastPacketFull = false;

	if (Length > USB_ControlRequest.wLength)
    155e:	40 91 6f 01 	lds	r20, 0x016F
    1562:	50 91 70 01 	lds	r21, 0x0170
    1566:	46 17       	cp	r20, r22
    1568:	57 07       	cpc	r21, r23
    156a:	18 f4       	brcc	.+6      	; 0x1572 <Endpoint_Write_Control_PStream_LE+0x16>
uint8_t TEMPLATE_FUNC_NAME (const void* const Buffer,
                            uint16_t Length)
{
	uint8_t* DataStream     = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
    156c:	f9 01       	movw	r30, r18
    156e:	90 e0       	ldi	r25, 0x00	; 0
    1570:	40 c0       	rjmp	.+128    	; 0x15f2 <Endpoint_Write_Control_PStream_LE+0x96>
	bool     LastPacketFull = false;

	if (Length > USB_ControlRequest.wLength)
	  Length = USB_ControlRequest.wLength;
	else if (!(Length))
    1572:	61 15       	cp	r22, r1
    1574:	71 05       	cpc	r23, r1
    1576:	11 f0       	breq	.+4      	; 0x157c <Endpoint_Write_Control_PStream_LE+0x20>
    1578:	ab 01       	movw	r20, r22
    157a:	f8 cf       	rjmp	.-16     	; 0x156c <Endpoint_Write_Control_PStream_LE+0x10>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    157c:	80 91 e8 00 	lds	r24, 0x00E8
    1580:	8e 77       	andi	r24, 0x7E	; 126
    1582:	80 93 e8 00 	sts	0x00E8, r24
    1586:	40 e0       	ldi	r20, 0x00	; 0
    1588:	50 e0       	ldi	r21, 0x00	; 0
    158a:	f0 cf       	rjmp	.-32     	; 0x156c <Endpoint_Write_Control_PStream_LE+0x10>
	  Endpoint_ClearIN();

	while (Length || LastPacketFull)
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    158c:	80 91 68 01 	lds	r24, 0x0168

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    1590:	88 23       	and	r24, r24
    1592:	09 f4       	brne	.+2      	; 0x1596 <Endpoint_Write_Control_PStream_LE+0x3a>
    1594:	40 c0       	rjmp	.+128    	; 0x1616 <Endpoint_Write_Control_PStream_LE+0xba>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    1596:	85 30       	cpi	r24, 0x05	; 5
    1598:	09 f4       	brne	.+2      	; 0x159c <Endpoint_Write_Control_PStream_LE+0x40>
    159a:	3f c0       	rjmp	.+126    	; 0x161a <Endpoint_Write_Control_PStream_LE+0xbe>
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    159c:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_BusSuspended;
		else if (Endpoint_IsSETUPReceived())
    15a0:	83 ff       	sbrs	r24, 3
    15a2:	02 c0       	rjmp	.+4      	; 0x15a8 <Endpoint_Write_Control_PStream_LE+0x4c>
    15a4:	81 e0       	ldi	r24, 0x01	; 1
    15a6:	08 95       	ret
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    15a8:	80 91 e8 00 	lds	r24, 0x00E8
		  return ENDPOINT_RWCSTREAM_HostAborted;
		else if (Endpoint_IsOUTReceived())
    15ac:	82 fd       	sbrc	r24, 2
    15ae:	2d c0       	rjmp	.+90     	; 0x160a <Endpoint_Write_Control_PStream_LE+0xae>
			 *  \return Boolean \c true if the current endpoint is ready for an IN packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsINReady(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsINReady(void)
			{
				return ((UEINTX & (1 << TXINI)) ? true : false);
    15b0:	80 91 e8 00 	lds	r24, 0x00E8
		  break;

		if (Endpoint_IsINReady())
    15b4:	80 ff       	sbrs	r24, 0
    15b6:	1d c0       	rjmp	.+58     	; 0x15f2 <Endpoint_Write_Control_PStream_LE+0x96>
			 */
			static inline uint16_t Endpoint_BytesInEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint16_t Endpoint_BytesInEndpoint(void)
			{
				#if defined(USB_SERIES_6_AVR) || defined(USB_SERIES_7_AVR)
					return UEBCX;
    15b8:	20 91 f2 00 	lds	r18, 0x00F2
    15bc:	30 91 f3 00 	lds	r19, 0x00F3
    15c0:	08 c0       	rjmp	.+16     	; 0x15d2 <Endpoint_Write_Control_PStream_LE+0x76>
		{
			uint16_t BytesInEndpoint = Endpoint_BytesInEndpoint();

			while (Length && (BytesInEndpoint < USB_ControlEndpointSize))
			{
				TEMPLATE_TRANSFER_BYTE(DataStream);
    15c2:	84 91       	lpm	r24, Z+
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    15c4:	80 93 f1 00 	sts	0x00F1, r24
				TEMPLATE_BUFFER_MOVE(DataStream, 1);
    15c8:	31 96       	adiw	r30, 0x01	; 1
				Length--;
    15ca:	41 50       	subi	r20, 0x01	; 1
    15cc:	50 40       	sbci	r21, 0x00	; 0
				BytesInEndpoint++;
    15ce:	2f 5f       	subi	r18, 0xFF	; 255
    15d0:	3f 4f       	sbci	r19, 0xFF	; 255

		if (Endpoint_IsINReady())
		{
			uint16_t BytesInEndpoint = Endpoint_BytesInEndpoint();

			while (Length && (BytesInEndpoint < USB_ControlEndpointSize))
    15d2:	41 15       	cp	r20, r1
    15d4:	51 05       	cpc	r21, r1
    15d6:	19 f0       	breq	.+6      	; 0x15de <Endpoint_Write_Control_PStream_LE+0x82>
    15d8:	28 30       	cpi	r18, 0x08	; 8
    15da:	31 05       	cpc	r19, r1
    15dc:	90 f3       	brcs	.-28     	; 0x15c2 <Endpoint_Write_Control_PStream_LE+0x66>
				TEMPLATE_BUFFER_MOVE(DataStream, 1);
				Length--;
				BytesInEndpoint++;
			}

			LastPacketFull = (BytesInEndpoint == USB_ControlEndpointSize);
    15de:	90 e0       	ldi	r25, 0x00	; 0
    15e0:	28 30       	cpi	r18, 0x08	; 8
    15e2:	31 05       	cpc	r19, r1
    15e4:	09 f4       	brne	.+2      	; 0x15e8 <Endpoint_Write_Control_PStream_LE+0x8c>
    15e6:	91 e0       	ldi	r25, 0x01	; 1
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    15e8:	80 91 e8 00 	lds	r24, 0x00E8
    15ec:	8e 77       	andi	r24, 0x7E	; 126
    15ee:	80 93 e8 00 	sts	0x00E8, r24
	if (Length > USB_ControlRequest.wLength)
	  Length = USB_ControlRequest.wLength;
	else if (!(Length))
	  Endpoint_ClearIN();

	while (Length || LastPacketFull)
    15f2:	41 15       	cp	r20, r1
    15f4:	51 05       	cpc	r21, r1
    15f6:	51 f6       	brne	.-108    	; 0x158c <Endpoint_Write_Control_PStream_LE+0x30>
    15f8:	99 23       	and	r25, r25
    15fa:	41 f6       	brne	.-112    	; 0x158c <Endpoint_Write_Control_PStream_LE+0x30>
    15fc:	06 c0       	rjmp	.+12     	; 0x160a <Endpoint_Write_Control_PStream_LE+0xae>
		}
	}

	while (!(Endpoint_IsOUTReceived()))
	{
		uint8_t USB_DeviceState_LCL = USB_DeviceState;
    15fe:	80 91 68 01 	lds	r24, 0x0168

		if (USB_DeviceState_LCL == DEVICE_STATE_Unattached)
    1602:	88 23       	and	r24, r24
    1604:	41 f0       	breq	.+16     	; 0x1616 <Endpoint_Write_Control_PStream_LE+0xba>
		  return ENDPOINT_RWCSTREAM_DeviceDisconnected;
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
    1606:	85 30       	cpi	r24, 0x05	; 5
    1608:	41 f0       	breq	.+16     	; 0x161a <Endpoint_Write_Control_PStream_LE+0xbe>
			 *  \return Boolean \c true if current endpoint is has received an OUT packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsOUTReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsOUTReceived(void)
			{
				return ((UEINTX & (1 << RXOUTI)) ? true : false);
    160a:	80 91 e8 00 	lds	r24, 0x00E8
			LastPacketFull = (BytesInEndpoint == USB_ControlEndpointSize);
			Endpoint_ClearIN();
		}
	}

	while (!(Endpoint_IsOUTReceived()))
    160e:	82 ff       	sbrs	r24, 2
    1610:	f6 cf       	rjmp	.-20     	; 0x15fe <Endpoint_Write_Control_PStream_LE+0xa2>
    1612:	80 e0       	ldi	r24, 0x00	; 0
    1614:	08 95       	ret
    1616:	82 e0       	ldi	r24, 0x02	; 2
    1618:	08 95       	ret
    161a:	83 e0       	ldi	r24, 0x03	; 3
		else if (USB_DeviceState_LCL == DEVICE_STATE_Suspended)
		  return ENDPOINT_RWCSTREAM_BusSuspended;
	}

	return ENDPOINT_RWCSTREAM_NoError;
}
    161c:	08 95       	ret

0000161e <Endpoint_Read_Stream_LE>:
uint8_t TEMPLATE_FUNC_NAME (TEMPLATE_BUFFER_TYPE const Buffer,
                            uint16_t Length,
                            uint16_t* const BytesProcessed)
{
    161e:	bf 92       	push	r11
    1620:	cf 92       	push	r12
    1622:	df 92       	push	r13
    1624:	ef 92       	push	r14
    1626:	ff 92       	push	r15
    1628:	0f 93       	push	r16
    162a:	1f 93       	push	r17
    162c:	cf 93       	push	r28
    162e:	df 93       	push	r29
    1630:	18 2f       	mov	r17, r24
    1632:	09 2f       	mov	r16, r25
    1634:	7b 01       	movw	r14, r22
    1636:	6a 01       	movw	r12, r20
	uint8_t* DataStream      = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
	uint16_t BytesInTransfer = 0;
	uint8_t  ErrorCode;

	if ((ErrorCode = Endpoint_WaitUntilReady()))
    1638:	10 dc       	rcall	.-2016   	; 0xe5a <Endpoint_WaitUntilReady>
    163a:	b8 2e       	mov	r11, r24
    163c:	88 23       	and	r24, r24
    163e:	a9 f5       	brne	.+106    	; 0x16aa <Endpoint_Read_Stream_LE+0x8c>
uint8_t TEMPLATE_FUNC_NAME (TEMPLATE_BUFFER_TYPE const Buffer,
                            uint16_t Length,
                            uint16_t* const BytesProcessed)
{
	uint8_t* DataStream      = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
    1640:	81 2f       	mov	r24, r17
    1642:	90 2f       	mov	r25, r16
    1644:	9c 01       	movw	r18, r24
    1646:	e9 01       	movw	r28, r18
	uint8_t  ErrorCode;

	if ((ErrorCode = Endpoint_WaitUntilReady()))
	  return ErrorCode;

	if (BytesProcessed != NULL)
    1648:	c1 14       	cp	r12, r1
    164a:	d1 04       	cpc	r13, r1
    164c:	39 f0       	breq	.+14     	; 0x165c <Endpoint_Read_Stream_LE+0x3e>
	{
		Length -= *BytesProcessed;
    164e:	f6 01       	movw	r30, r12
    1650:	80 81       	ld	r24, Z
    1652:	91 81       	ldd	r25, Z+1	; 0x01
    1654:	e8 1a       	sub	r14, r24
    1656:	f9 0a       	sbc	r15, r25
		TEMPLATE_BUFFER_MOVE(DataStream, *BytesProcessed);
    1658:	c8 0f       	add	r28, r24
    165a:	d9 1f       	adc	r29, r25
    165c:	00 e0       	ldi	r16, 0x00	; 0
    165e:	10 e0       	ldi	r17, 0x00	; 0
    1660:	21 c0       	rjmp	.+66     	; 0x16a4 <Endpoint_Read_Stream_LE+0x86>
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    1662:	80 91 e8 00 	lds	r24, 0x00E8
	}

	while (Length)
	{
		if (!(Endpoint_IsReadWriteAllowed()))
    1666:	85 fd       	sbrc	r24, 5
    1668:	15 c0       	rjmp	.+42     	; 0x1694 <Endpoint_Read_Stream_LE+0x76>
			 */
			static inline void Endpoint_ClearOUT(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearOUT(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << RXOUTI) | (1 << FIFOCON));
    166a:	80 91 e8 00 	lds	r24, 0x00E8
    166e:	8b 77       	andi	r24, 0x7B	; 123
    1670:	80 93 e8 00 	sts	0x00E8, r24
		{
			TEMPLATE_CLEAR_ENDPOINT();

			if (BytesProcessed != NULL)
    1674:	c1 14       	cp	r12, r1
    1676:	d1 04       	cpc	r13, r1
    1678:	49 f0       	breq	.+18     	; 0x168c <Endpoint_Read_Stream_LE+0x6e>
			{
				*BytesProcessed += BytesInTransfer;
    167a:	f6 01       	movw	r30, r12
    167c:	80 81       	ld	r24, Z
    167e:	91 81       	ldd	r25, Z+1	; 0x01
    1680:	80 0f       	add	r24, r16
    1682:	91 1f       	adc	r25, r17
    1684:	91 83       	std	Z+1, r25	; 0x01
    1686:	80 83       	st	Z, r24
    1688:	85 e0       	ldi	r24, 0x05	; 5
    168a:	10 c0       	rjmp	.+32     	; 0x16ac <Endpoint_Read_Stream_LE+0x8e>

			#if !defined(INTERRUPT_CONTROL_ENDPOINT)
			USB_USBTask();
			#endif

			if ((ErrorCode = Endpoint_WaitUntilReady()))
    168c:	e6 db       	rcall	.-2100   	; 0xe5a <Endpoint_WaitUntilReady>
    168e:	88 23       	and	r24, r24
    1690:	49 f0       	breq	.+18     	; 0x16a4 <Endpoint_Read_Stream_LE+0x86>
    1692:	0c c0       	rjmp	.+24     	; 0x16ac <Endpoint_Read_Stream_LE+0x8e>
			 *  \return Next byte in the currently selected endpoint's FIFO buffer.
			 */
			static inline uint8_t Endpoint_Read_8(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_Read_8(void)
			{
				return UEDATX;
    1694:	80 91 f1 00 	lds	r24, 0x00F1
			  return ErrorCode;
		}
		else
		{
			TEMPLATE_TRANSFER_BYTE(DataStream);
    1698:	89 93       	st	Y+, r24
			TEMPLATE_BUFFER_MOVE(DataStream, 1);
			Length--;
    169a:	08 94       	sec
    169c:	e1 08       	sbc	r14, r1
    169e:	f1 08       	sbc	r15, r1
			BytesInTransfer++;
    16a0:	0f 5f       	subi	r16, 0xFF	; 255
    16a2:	1f 4f       	sbci	r17, 0xFF	; 255
	{
		Length -= *BytesProcessed;
		TEMPLATE_BUFFER_MOVE(DataStream, *BytesProcessed);
	}

	while (Length)
    16a4:	e1 14       	cp	r14, r1
    16a6:	f1 04       	cpc	r15, r1
    16a8:	e1 f6       	brne	.-72     	; 0x1662 <Endpoint_Read_Stream_LE+0x44>
    16aa:	8b 2d       	mov	r24, r11
			BytesInTransfer++;
		}
	}

	return ENDPOINT_RWSTREAM_NoError;
}
    16ac:	df 91       	pop	r29
    16ae:	cf 91       	pop	r28
    16b0:	1f 91       	pop	r17
    16b2:	0f 91       	pop	r16
    16b4:	ff 90       	pop	r15
    16b6:	ef 90       	pop	r14
    16b8:	df 90       	pop	r13
    16ba:	cf 90       	pop	r12
    16bc:	bf 90       	pop	r11
    16be:	08 95       	ret

000016c0 <Endpoint_Write_Stream_LE>:
uint8_t TEMPLATE_FUNC_NAME (TEMPLATE_BUFFER_TYPE const Buffer,
                            uint16_t Length,
                            uint16_t* const BytesProcessed)
{
    16c0:	bf 92       	push	r11
    16c2:	cf 92       	push	r12
    16c4:	df 92       	push	r13
    16c6:	ef 92       	push	r14
    16c8:	ff 92       	push	r15
    16ca:	0f 93       	push	r16
    16cc:	1f 93       	push	r17
    16ce:	cf 93       	push	r28
    16d0:	df 93       	push	r29
    16d2:	18 2f       	mov	r17, r24
    16d4:	09 2f       	mov	r16, r25
    16d6:	7b 01       	movw	r14, r22
    16d8:	6a 01       	movw	r12, r20
	uint8_t* DataStream      = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
	uint16_t BytesInTransfer = 0;
	uint8_t  ErrorCode;

	if ((ErrorCode = Endpoint_WaitUntilReady()))
    16da:	bf db       	rcall	.-2178   	; 0xe5a <Endpoint_WaitUntilReady>
    16dc:	b8 2e       	mov	r11, r24
    16de:	88 23       	and	r24, r24
    16e0:	a9 f5       	brne	.+106    	; 0x174c <Endpoint_Write_Stream_LE+0x8c>
uint8_t TEMPLATE_FUNC_NAME (TEMPLATE_BUFFER_TYPE const Buffer,
                            uint16_t Length,
                            uint16_t* const BytesProcessed)
{
	uint8_t* DataStream      = ((uint8_t*)Buffer + TEMPLATE_BUFFER_OFFSET(Length));
    16e2:	81 2f       	mov	r24, r17
    16e4:	90 2f       	mov	r25, r16
    16e6:	9c 01       	movw	r18, r24
    16e8:	e9 01       	movw	r28, r18
	uint8_t  ErrorCode;

	if ((ErrorCode = Endpoint_WaitUntilReady()))
	  return ErrorCode;

	if (BytesProcessed != NULL)
    16ea:	c1 14       	cp	r12, r1
    16ec:	d1 04       	cpc	r13, r1
    16ee:	39 f0       	breq	.+14     	; 0x16fe <Endpoint_Write_Stream_LE+0x3e>
	{
		Length -= *BytesProcessed;
    16f0:	f6 01       	movw	r30, r12
    16f2:	80 81       	ld	r24, Z
    16f4:	91 81       	ldd	r25, Z+1	; 0x01
    16f6:	e8 1a       	sub	r14, r24
    16f8:	f9 0a       	sbc	r15, r25
		TEMPLATE_BUFFER_MOVE(DataStream, *BytesProcessed);
    16fa:	c8 0f       	add	r28, r24
    16fc:	d9 1f       	adc	r29, r25
    16fe:	00 e0       	ldi	r16, 0x00	; 0
    1700:	10 e0       	ldi	r17, 0x00	; 0
    1702:	21 c0       	rjmp	.+66     	; 0x1746 <Endpoint_Write_Stream_LE+0x86>
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    1704:	80 91 e8 00 	lds	r24, 0x00E8
	}

	while (Length)
	{
		if (!(Endpoint_IsReadWriteAllowed()))
    1708:	85 fd       	sbrc	r24, 5
    170a:	15 c0       	rjmp	.+42     	; 0x1736 <Endpoint_Write_Stream_LE+0x76>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    170c:	80 91 e8 00 	lds	r24, 0x00E8
    1710:	8e 77       	andi	r24, 0x7E	; 126
    1712:	80 93 e8 00 	sts	0x00E8, r24
		{
			TEMPLATE_CLEAR_ENDPOINT();

			if (BytesProcessed != NULL)
    1716:	c1 14       	cp	r12, r1
    1718:	d1 04       	cpc	r13, r1
    171a:	49 f0       	breq	.+18     	; 0x172e <Endpoint_Write_Stream_LE+0x6e>
			{
				*BytesProcessed += BytesInTransfer;
    171c:	f6 01       	movw	r30, r12
    171e:	80 81       	ld	r24, Z
    1720:	91 81       	ldd	r25, Z+1	; 0x01
    1722:	80 0f       	add	r24, r16
    1724:	91 1f       	adc	r25, r17
    1726:	91 83       	std	Z+1, r25	; 0x01
    1728:	80 83       	st	Z, r24
    172a:	85 e0       	ldi	r24, 0x05	; 5
    172c:	10 c0       	rjmp	.+32     	; 0x174e <Endpoint_Write_Stream_LE+0x8e>

			#if !defined(INTERRUPT_CONTROL_ENDPOINT)
			USB_USBTask();
			#endif

			if ((ErrorCode = Endpoint_WaitUntilReady()))
    172e:	95 db       	rcall	.-2262   	; 0xe5a <Endpoint_WaitUntilReady>
    1730:	88 23       	and	r24, r24
    1732:	49 f0       	breq	.+18     	; 0x1746 <Endpoint_Write_Stream_LE+0x86>
    1734:	0c c0       	rjmp	.+24     	; 0x174e <Endpoint_Write_Stream_LE+0x8e>
			  return ErrorCode;
		}
		else
		{
			TEMPLATE_TRANSFER_BYTE(DataStream);
    1736:	89 91       	ld	r24, Y+
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    1738:	80 93 f1 00 	sts	0x00F1, r24
			TEMPLATE_BUFFER_MOVE(DataStream, 1);
			Length--;
    173c:	08 94       	sec
    173e:	e1 08       	sbc	r14, r1
    1740:	f1 08       	sbc	r15, r1
			BytesInTransfer++;
    1742:	0f 5f       	subi	r16, 0xFF	; 255
    1744:	1f 4f       	sbci	r17, 0xFF	; 255
	{
		Length -= *BytesProcessed;
		TEMPLATE_BUFFER_MOVE(DataStream, *BytesProcessed);
	}

	while (Length)
    1746:	e1 14       	cp	r14, r1
    1748:	f1 04       	cpc	r15, r1
    174a:	e1 f6       	brne	.-72     	; 0x1704 <Endpoint_Write_Stream_LE+0x44>
    174c:	8b 2d       	mov	r24, r11
			BytesInTransfer++;
		}
	}

	return ENDPOINT_RWSTREAM_NoError;
}
    174e:	df 91       	pop	r29
    1750:	cf 91       	pop	r28
    1752:	1f 91       	pop	r17
    1754:	0f 91       	pop	r16
    1756:	ff 90       	pop	r15
    1758:	ef 90       	pop	r14
    175a:	df 90       	pop	r13
    175c:	cf 90       	pop	r12
    175e:	bf 90       	pop	r11
    1760:	08 95       	ret

00001762 <Endpoint_Null_Stream>:
	return ENDPOINT_RWSTREAM_NoError;
}

uint8_t Endpoint_Null_Stream(uint16_t Length,
                             uint16_t* const BytesProcessed)
{
    1762:	df 92       	push	r13
    1764:	ef 92       	push	r14
    1766:	ff 92       	push	r15
    1768:	0f 93       	push	r16
    176a:	1f 93       	push	r17
    176c:	cf 93       	push	r28
    176e:	df 93       	push	r29
    1770:	ec 01       	movw	r28, r24
    1772:	8b 01       	movw	r16, r22
	uint8_t  ErrorCode;
	uint16_t BytesInTransfer = 0;
	
	if ((ErrorCode = Endpoint_WaitUntilReady()))
    1774:	72 db       	rcall	.-2332   	; 0xe5a <Endpoint_WaitUntilReady>
    1776:	d8 2e       	mov	r13, r24
    1778:	88 23       	and	r24, r24
    177a:	61 f5       	brne	.+88     	; 0x17d4 <Endpoint_Null_Stream+0x72>
	  return ErrorCode;
	  
	if (BytesProcessed != NULL)
    177c:	01 15       	cp	r16, r1
    177e:	11 05       	cpc	r17, r1
    1780:	29 f0       	breq	.+10     	; 0x178c <Endpoint_Null_Stream+0x2a>
	  Length -= *BytesProcessed;
    1782:	f8 01       	movw	r30, r16
    1784:	80 81       	ld	r24, Z
    1786:	91 81       	ldd	r25, Z+1	; 0x01
    1788:	c8 1b       	sub	r28, r24
    178a:	d9 0b       	sbc	r29, r25
    178c:	ee 24       	eor	r14, r14
    178e:	ff 24       	eor	r15, r15
    1790:	1f c0       	rjmp	.+62     	; 0x17d0 <Endpoint_Null_Stream+0x6e>
			 *          on its direction.
			 */
			static inline bool Endpoint_IsReadWriteAllowed(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsReadWriteAllowed(void)
			{
				return ((UEINTX & (1 << RWAL)) ? true : false);
    1792:	80 91 e8 00 	lds	r24, 0x00E8

	while (Length)
	{
		if (!(Endpoint_IsReadWriteAllowed()))
    1796:	85 fd       	sbrc	r24, 5
    1798:	15 c0       	rjmp	.+42     	; 0x17c4 <Endpoint_Null_Stream+0x62>
			 */
			static inline void Endpoint_ClearIN(void) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_ClearIN(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UEINTX &= ~((1 << TXINI) | (1 << FIFOCON));
    179a:	80 91 e8 00 	lds	r24, 0x00E8
    179e:	8e 77       	andi	r24, 0x7E	; 126
    17a0:	80 93 e8 00 	sts	0x00E8, r24
		{
			Endpoint_ClearIN();

			if (BytesProcessed != NULL)
    17a4:	01 15       	cp	r16, r1
    17a6:	11 05       	cpc	r17, r1
    17a8:	49 f0       	breq	.+18     	; 0x17bc <Endpoint_Null_Stream+0x5a>
			{
				*BytesProcessed += BytesInTransfer;
    17aa:	f8 01       	movw	r30, r16
    17ac:	80 81       	ld	r24, Z
    17ae:	91 81       	ldd	r25, Z+1	; 0x01
    17b0:	8e 0d       	add	r24, r14
    17b2:	9f 1d       	adc	r25, r15
    17b4:	91 83       	std	Z+1, r25	; 0x01
    17b6:	80 83       	st	Z, r24
    17b8:	85 e0       	ldi	r24, 0x05	; 5
    17ba:	0d c0       	rjmp	.+26     	; 0x17d6 <Endpoint_Null_Stream+0x74>
				return ENDPOINT_RWSTREAM_IncompleteTransfer;
			}

			if ((ErrorCode = Endpoint_WaitUntilReady()))
    17bc:	4e db       	rcall	.-2404   	; 0xe5a <Endpoint_WaitUntilReady>
    17be:	88 23       	and	r24, r24
    17c0:	39 f0       	breq	.+14     	; 0x17d0 <Endpoint_Null_Stream+0x6e>
    17c2:	09 c0       	rjmp	.+18     	; 0x17d6 <Endpoint_Null_Stream+0x74>
			 *  \param[in] Data  Data to write into the the currently selected endpoint's FIFO buffer.
			 */
			static inline void Endpoint_Write_8(const uint8_t Data) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_Write_8(const uint8_t Data)
			{
				UEDATX = Data;
    17c4:	10 92 f1 00 	sts	0x00F1, r1
		}
		else
		{
			Endpoint_Write_8(0);

			Length--;
    17c8:	21 97       	sbiw	r28, 0x01	; 1
			BytesInTransfer++;
    17ca:	08 94       	sec
    17cc:	e1 1c       	adc	r14, r1
    17ce:	f1 1c       	adc	r15, r1
	  return ErrorCode;
	  
	if (BytesProcessed != NULL)
	  Length -= *BytesProcessed;

	while (Length)
    17d0:	20 97       	sbiw	r28, 0x00	; 0
    17d2:	f9 f6       	brne	.-66     	; 0x1792 <Endpoint_Null_Stream+0x30>
    17d4:	8d 2d       	mov	r24, r13
			BytesInTransfer++;
		}
	}
	
	return ENDPOINT_RWSTREAM_NoError;
}
    17d6:	df 91       	pop	r29
    17d8:	cf 91       	pop	r28
    17da:	1f 91       	pop	r17
    17dc:	0f 91       	pop	r16
    17de:	ff 90       	pop	r15
    17e0:	ef 90       	pop	r14
    17e2:	df 90       	pop	r13
    17e4:	08 95       	ret

000017e6 <USB_USBTask>:
#if defined(USB_CAN_BE_DEVICE) && !defined(DEVICE_STATE_AS_GPIOR)
volatile uint8_t     USB_DeviceState;
#endif

void USB_USBTask(void)
{
    17e6:	1f 93       	push	r17
}

#if defined(USB_CAN_BE_DEVICE)
static void USB_DeviceTask(void)
{
	if (USB_DeviceState != DEVICE_STATE_Unattached)
    17e8:	80 91 68 01 	lds	r24, 0x0168
    17ec:	88 23       	and	r24, r24
    17ee:	61 f0       	breq	.+24     	; 0x1808 <USB_USBTask+0x22>
			 */
			static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_GetCurrentEndpoint(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					return (UENUM & ENDPOINT_EPNUM_MASK);
    17f0:	10 91 e9 00 	lds	r17, 0x00E9
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    17f4:	10 92 e9 00 	sts	0x00E9, r1
			 *  \return Boolean \c true if the selected endpoint has received a SETUP packet, \c false otherwise.
			 */
			static inline bool Endpoint_IsSETUPReceived(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline bool Endpoint_IsSETUPReceived(void)
			{
				return ((UEINTX & (1 << RXSTPI)) ? true : false);
    17f8:	80 91 e8 00 	lds	r24, 0x00E8
	{
		uint8_t PrevEndpoint = Endpoint_GetCurrentEndpoint();

		Endpoint_SelectEndpoint(ENDPOINT_CONTROLEP);

		if (Endpoint_IsSETUPReceived())
    17fc:	83 ff       	sbrs	r24, 3
    17fe:	01 c0       	rjmp	.+2      	; 0x1802 <USB_USBTask+0x1c>
		  USB_Device_ProcessControlRequest();
    1800:	c9 dc       	rcall	.-1646   	; 0x1194 <USB_Device_ProcessControlRequest>
			 */
			static inline uint8_t Endpoint_GetCurrentEndpoint(void) ATTR_WARN_UNUSED_RESULT ATTR_ALWAYS_INLINE;
			static inline uint8_t Endpoint_GetCurrentEndpoint(void)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					return (UENUM & ENDPOINT_EPNUM_MASK);
    1802:	17 70       	andi	r17, 0x07	; 7
			 */
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber) ATTR_ALWAYS_INLINE;
			static inline void Endpoint_SelectEndpoint(const uint8_t EndpointNumber)
			{
				#if !defined(CONTROL_ONLY_DEVICE)
					UENUM = EndpointNumber;
    1804:	10 93 e9 00 	sts	0x00E9, r17
		if (USB_CurrentMode == USB_MODE_Device)
		  USB_DeviceTask();
		else if (USB_CurrentMode == USB_MODE_Host)
		  USB_HostTask();
	#endif
}
    1808:	1f 91       	pop	r17
    180a:	08 95       	ret

0000180c <_exit>:
    180c:	f8 94       	cli

0000180e <__stop_program>:
    180e:	ff cf       	rjmp	.-2      	; 0x180e <__stop_program>
