EDA Netlist Writer report for fpga
Wed May 21 19:47:07 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Legal Notice
  4. Flow Summary
  5. Flow Settings
  6. Flow Non-Default Global Settings
  7. Flow Elapsed Time
  8. Flow OS Summary
  9. Flow Log
 10. Analysis & Synthesis Summary
 11. Analysis & Synthesis Settings
 12. Parallel Compilation
 13. Analysis & Synthesis Source Files Read
 14. Analysis & Synthesis Resource Usage Summary
 15. Analysis & Synthesis Resource Utilization by Entity
 16. Analysis & Synthesis RAM Summary
 17. Analysis & Synthesis IP Cores Summary
 18. User-Specified and Inferred Latches
 19. General Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated
 22. Source assignments for system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component|altsyncram_01j1:auto_generated
 23. Parameter Settings for User Entity Instance: system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256
 24. Parameter Settings for User Entity Instance: system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: system_top:system_top|cpu_top:cpu_top|mem_xbar:mem_xbar
 27. Parameter Settings for User Entity Instance: system_top:system_top|hex_display:hex_display
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "system_top:system_top|cpu_top:cpu_top|dmem:dmem"
 30. Port Connectivity Checks: "system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256"
 31. Port Connectivity Checks: "system_top:system_top|cpu_top:cpu_top|imem:imem"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages
 36. Fitter Summary
 37. Fitter Settings
 38. Parallel Compilation
 39. Incremental Compilation Preservation Summary
 40. Incremental Compilation Partition Settings
 41. Incremental Compilation Placement Preservation
 42. Pin-Out File
 43. Fitter Resource Usage Summary
 44. Fitter Partition Statistics
 45. Input Pins
 46. Output Pins
 47. Dual Purpose and Dedicated Pins
 48. I/O Bank Usage
 49. All Package Pins
 50. I/O Assignment Warnings
 51. Fitter Resource Utilization by Entity
 52. Delay Chain Summary
 53. Pad To Core Delay Chain Fanout
 54. Control Signals
 55. Global & Other Fast Signals
 56. Fitter RAM Summary
 57. |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ALTSYNCRAM
 58. Routing Usage Summary
 59. LAB Logic Elements
 60. LAB-wide Signals
 61. LAB Signals Sourced
 62. LAB Signals Sourced Out
 63. LAB Distinct Inputs
 64. I/O Rules Summary
 65. I/O Rules Details
 66. I/O Rules Matrix
 67. Fitter Device Options
 68. Operating Settings and Conditions
 69. Fitter Messages
 70. Fitter Suppressed Messages
 71. Assembler Summary
 72. Assembler Settings
 73. Assembler Generated Files
 74. Assembler Device Options: fpga.sof
 75. Assembler Messages
 76. Legal Notice
 77. Timing Analyzer Summary
 78. Parallel Compilation
 79. SDC File List
 80. Clocks
 81. Slow 1200mV 85C Model Fmax Summary
 82. Timing Closure Recommendations
 83. Slow 1200mV 85C Model Setup Summary
 84. Slow 1200mV 85C Model Hold Summary
 85. Slow 1200mV 85C Model Recovery Summary
 86. Slow 1200mV 85C Model Removal Summary
 87. Slow 1200mV 85C Model Minimum Pulse Width Summary
 88. Slow 1200mV 85C Model Setup: 'CLK'
 89. Slow 1200mV 85C Model Hold: 'CLK'
 90. Slow 1200mV 85C Model Recovery: 'CLK'
 91. Slow 1200mV 85C Model Removal: 'CLK'
 92. Slow 1200mV 85C Model Metastability Summary
 93. Slow 1200mV 0C Model Fmax Summary
 94. Slow 1200mV 0C Model Setup Summary
 95. Slow 1200mV 0C Model Hold Summary
 96. Slow 1200mV 0C Model Recovery Summary
 97. Slow 1200mV 0C Model Removal Summary
 98. Slow 1200mV 0C Model Minimum Pulse Width Summary
 99. Slow 1200mV 0C Model Setup: 'CLK'
100. Slow 1200mV 0C Model Hold: 'CLK'
101. Slow 1200mV 0C Model Recovery: 'CLK'
102. Slow 1200mV 0C Model Removal: 'CLK'
103. Slow 1200mV 0C Model Metastability Summary
104. Fast 1200mV 0C Model Setup Summary
105. Fast 1200mV 0C Model Hold Summary
106. Fast 1200mV 0C Model Recovery Summary
107. Fast 1200mV 0C Model Removal Summary
108. Fast 1200mV 0C Model Minimum Pulse Width Summary
109. Fast 1200mV 0C Model Setup: 'CLK'
110. Fast 1200mV 0C Model Hold: 'CLK'
111. Fast 1200mV 0C Model Recovery: 'CLK'
112. Fast 1200mV 0C Model Removal: 'CLK'
113. Fast 1200mV 0C Model Metastability Summary
114. Multicorner Timing Analysis Summary
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Recovery Transfers
123. Removal Transfers
124. Report TCCS
125. Report RSKM
126. Unconstrained Paths Summary
127. Clock Status Summary
128. Timing Analyzer Messages
129. EDA Netlist Writer Messages
130. Simulation Settings
131. Simulation Generated Files
132. Flow Messages
133. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Wed May 21 19:47:07 2025 ;
; Revision Name             ; fpga                                  ;
; Top-level Entity Name     ; fpga_top                              ;
; Family                    ; Cyclone IV E                          ;
; Simulation Files Creation ; Successful                            ;
+---------------------------+---------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+------------------------------------+------------------------------------------------+
; Flow Status                        ; Successful - Wed May 21 19:47:07 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; fpga                                           ;
; Top-level Entity Name              ; fpga_top                                       ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE15F23C8                                   ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 2,819 / 15,408 ( 18 % )                        ;
;     Total combinational functions  ; 2,636 / 15,408 ( 17 % )                        ;
;     Dedicated logic registers      ; 1,092 / 15,408 ( 7 % )                         ;
; Total registers                    ; 1092                                           ;
; Total pins                         ; 6 / 344 ( 2 % )                                ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 16,384 / 516,096 ( 3 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/21/2025 19:46:01 ;
; Main task         ; Compilation         ;
; Revision Name     ; fpga                ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                          ;
+---------------------------------------------------+----------------------------------------+---------------+-------------+----------------+
; Assignment Name                                   ; Value                                  ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------------------------+----------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                             ; 136824168065780.174784596137488        ; --            ; --          ; --             ;
; EDA_DESIGN_INSTANCE_NAME                          ; fpga_top                               ; --            ; --          ; fpga_top_tb    ;
; EDA_DESIGN_INSTANCE_NAME                          ; cpu_top                                ; --            ; --          ; cpu_top_tb     ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                   ; Off                                    ; --            ; --          ; eda_simulation ;
; EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT ; On                                     ; --            ; --          ; eda_simulation ;
; EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT        ; On                                     ; --            ; --          ; eda_simulation ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH              ; fpga_top_tb                            ; --            ; --          ; eda_simulation ;
; EDA_OUTPUT_DATA_FORMAT                            ; Verilog Hdl                            ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                               ; Questa Intel FPGA (Verilog)            ; <None>        ; --          ; --             ;
; EDA_TEST_BENCH_DESIGN_INSTANCE_NAME               ; fpga_top                               ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_ENABLE_STATUS                      ; TEST_BENCH_MODE                        ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_FILE                               ; src/fpga_top_tb.v                      ; --            ; --          ; fpga_top_tb    ;
; EDA_TEST_BENCH_FILE                               ; src/cpu_top_tb.v                       ; --            ; --          ; cpu_top_tb     ;
; EDA_TEST_BENCH_MODULE_NAME                        ; fpga_top_tb                            ; --            ; --          ; fpga_top_tb    ;
; EDA_TEST_BENCH_MODULE_NAME                        ; cpu_top_tb                             ; --            ; --          ; cpu_top_tb     ;
; EDA_TEST_BENCH_NAME                               ; fpga_top_tb                            ; --            ; --          ; eda_simulation ;
; EDA_TEST_BENCH_NAME                               ; cpu_top_tb                             ; --            ; --          ; eda_simulation ;
; EDA_TIME_SCALE                                    ; 1 ps                                   ; --            ; --          ; eda_simulation ;
; MAX_CORE_JUNCTION_TEMP                            ; 85                                     ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                            ; 0                                      ; --            ; --          ; --             ;
; NOMINAL_CORE_SUPPLY_VOLTAGE                       ; 1.2V                                   ; --            ; --          ; --             ;
; NUM_PARALLEL_PROCESSORS                           ; All                                    ; --            ; --          ; --             ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family) ; --            ; fpga_top    ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family) ; --            ; fpga_top    ; Top            ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family) ; --            ; fpga_top    ; Top            ;
; POWER_BOARD_THERMAL_MODEL                         ; None (CONSERVATIVE)                    ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION                     ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY                          ; output                                 ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                                  ; fpga_top                               ; fpga          ; --          ; --             ;
+---------------------------------------------------+----------------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:15     ; 1.0                     ; 408 MB              ; 00:00:27                           ;
; Fitter               ; 00:00:35     ; 1.1                     ; 1008 MB             ; 00:00:47                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 355 MB              ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:03     ; 1.7                     ; 505 MB              ; 00:00:04                           ;
; EDA Netlist Writer   ; 00:00:05     ; 1.0                     ; 623 MB              ; 00:00:05                           ;
; Total                ; 00:00:59     ; --                      ; --                  ; 00:01:24                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+----------------------+------------------+----------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name        ; OS Version ; Processor type ;
+----------------------+------------------+----------------+------------+----------------+
; Analysis & Synthesis ; ilya-NBR-WAX9    ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; Fitter               ; ilya-NBR-WAX9    ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; Assembler            ; ilya-NBR-WAX9    ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; Timing Analyzer      ; ilya-NBR-WAX9    ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
; EDA Netlist Writer   ; ilya-NBR-WAX9    ; Ubuntu 22.04.5 ; 22         ; x86_64         ;
+----------------------+------------------+----------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga
quartus_fit --read_settings_files=off --write_settings_files=off fpga -c fpga
quartus_asm --read_settings_files=off --write_settings_files=off fpga -c fpga
quartus_sta fpga -c fpga
quartus_eda --read_settings_files=off --write_settings_files=off fpga -c fpga



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 21 19:46:17 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; fpga                                           ;
; Top-level Entity Name              ; fpga_top                                       ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,629                                          ;
;     Total combinational functions  ; 2,635                                          ;
;     Dedicated logic registers      ; 1,092                                          ;
; Total registers                    ; 1092                                           ;
; Total pins                         ; 6                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 16,384                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; fpga_top           ; fpga               ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; src/fpga_top.v                   ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/fpga_top.v            ;         ;
; src/system_top.v                 ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v          ;         ;
; src/dmem.v                       ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/dmem.v                ;         ;
; src/regfile.v                    ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/regfile.v             ;         ;
; src/mem_xbar.v                   ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v            ;         ;
; src/imem.v                       ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/imem.v                ;         ;
; src/cpu_top.v                    ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v             ;         ;
; src/core.v                       ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v                ;         ;
; src/control.v                    ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v             ;         ;
; src/cmp.v                        ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cmp.v                 ;         ;
; src/alu.v                        ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/alu.v                 ;         ;
; src/lsu.v                        ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.v                 ;         ;
; src/hex_display.v                ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/hex_display.v         ;         ;
; src/mmio_xbar.v                  ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mmio_xbar.v           ;         ;
; src/ctrl_74hc595.v               ; yes             ; User Verilog HDL File                  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/ctrl_74hc595.v        ;         ;
; src/altera/ram1rw32x256.v        ; yes             ; User Wizard-Generated File             ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/ram1rw32x256.v ;         ;
; src/altera/imem1r32x256.v        ; yes             ; User Wizard-Generated File             ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v ;         ;
; src/config.vh                    ; yes             ; Auto-Found Unspecified File            ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/config.vh             ;         ;
; src/lsu.vh                       ; yes             ; Auto-Found Unspecified File            ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.vh                ;         ;
; src/cmp.vh                       ; yes             ; Auto-Found Unspecified File            ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cmp.vh                ;         ;
; src/alu.vh                       ; yes             ; Auto-Found Unspecified File            ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/alu.vh                ;         ;
; src/core.vh                      ; yes             ; Auto-Found Unspecified File            ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.vh               ;         ;
; src/instr.vh                     ; yes             ; Auto-Found Unspecified File            ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc         ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc          ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altrom.inc             ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altram.inc             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc           ;         ;
; db/altsyncram_9mc1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf    ;         ;
; samples/fib_fpga.mif             ; yes             ; Auto-Found Memory Initialization File  ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/samples/fib_fpga.mif      ;         ;
; db/altsyncram_01j1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_01j1.tdf    ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,629     ;
;                                             ;           ;
; Total combinational functions               ; 2635      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1979      ;
;     -- 3 input functions                    ; 519       ;
;     -- <=2 input functions                  ; 137       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2435      ;
;     -- arithmetic mode                      ; 200       ;
;                                             ;           ;
; Total registers                             ; 1092      ;
;     -- Dedicated logic registers            ; 1092      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 6         ;
; Total memory bits                           ; 16384     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 1156      ;
; Total fan-out                               ; 13784     ;
; Average fan-out                             ; 3.62      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name     ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |fpga_top                                          ; 2635 (0)            ; 1092 (2)                  ; 16384       ; 0            ; 0       ; 0         ; 6    ; 0            ; |fpga_top                                                                                                                                          ; fpga_top        ; work         ;
;    |system_top:system_top|                         ; 2635 (0)            ; 1090 (0)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top                                                                                                                    ; system_top      ; work         ;
;       |cpu_top:cpu_top|                            ; 2585 (0)            ; 1055 (0)                  ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top                                                                                                    ; cpu_top         ; work         ;
;          |core:core|                               ; 2570 (318)          ; 1055 (31)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core                                                                                          ; core            ; work         ;
;             |alu:alu|                              ; 687 (687)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|alu:alu                                                                                  ; alu             ; work         ;
;             |cmp:cmp|                              ; 85 (85)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|cmp:cmp                                                                                  ; cmp             ; work         ;
;             |control:control|                      ; 84 (84)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control                                                                          ; control         ; work         ;
;             |lsu:lsu|                              ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|lsu:lsu                                                                                  ; lsu             ; work         ;
;             |regfile:regfile|                      ; 1392 (1392)         ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile                                                                          ; regfile         ; work         ;
;          |dmem:dmem|                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|dmem:dmem                                                                                          ; dmem            ; work         ;
;             |ram1rw32x256:ram1rw32x256|            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256                                                                ; ram1rw32x256    ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                   |altsyncram_01j1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component|altsyncram_01j1:auto_generated ; altsyncram_01j1 ; work         ;
;          |imem:imem|                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem                                                                                          ; imem            ; work         ;
;             |imem1r32x256:imem1r32x256|            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256                                                                ; imem1r32x256    ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                   |altsyncram_9mc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated ; altsyncram_9mc1 ; work         ;
;          |mem_xbar:mem_xbar|                       ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|mem_xbar:mem_xbar                                                                                  ; mem_xbar        ; work         ;
;       |ctrl_74hc595:ctrl_74hc595|                  ; 15 (15)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|ctrl_74hc595:ctrl_74hc595                                                                                          ; ctrl_74hc595    ; work         ;
;       |hex_display:hex_display|                    ; 29 (29)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|hex_display:hex_display                                                                                            ; hex_display     ; work         ;
;       |mmio_xbar:mmio_xbar|                        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|system_top:system_top|mmio_xbar:mmio_xbar                                                                                                ; mmio_xbar       ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------+
; Name                                                                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------+
; system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component|altsyncram_01j1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 256          ; 32           ; --           ; --           ; 8192 ; None                 ;
; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; 256          ; 32           ; --           ; --           ; 8192 ; samples/fib_fpga.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------+---------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                     ; IP Include File           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------+---------------------------+
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |fpga_top|system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256 ; src/altera/ram1rw32x256.v ;
; Altera ; ROM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256 ; src/altera/imem1r32x256.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                               ;
+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
; Latch Name                                                                   ; Latch Enable Signal                                                       ; Free of Timing Hazards ;
+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_lsu_op[1]  ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_alusel1[0] ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_alusel1[1] ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_alusel2[0] ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_alusel2[1] ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_aluop[1]   ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_aluop[2]   ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_aluop[0]   ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_aluop[3]   ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_lsu_op[0]  ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_wb_sel[0]  ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_wb_sel[1]  ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_lsu_op[2]  ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_wb_en      ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_branch     ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_cmpop[0]   ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_cmpop[1]   ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_cmpop[2]   ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_jump       ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_load       ; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; yes                    ;
; Number of user-specified and inferred latches = 20                           ;                                                                           ;                        ;
+------------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1092  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 66    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1062  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 1:1                ; 2 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|mem_xbar:mem_xbar|o_data[15] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|hex_display:hex_display|Mux1                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux24              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux27              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux18              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux1               ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux48              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux63              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux61              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|o_instr_addr[2]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux93              ;
; 14:1               ; 7 bits    ; 63 LEs        ; 49 LEs               ; 14 LEs                 ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|alu:alu|Mux8       ;
; 13:1               ; 8 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|alu:alu|Mux17      ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux73              ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|alu:alu|Mux5       ;
; 14:1               ; 4 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|alu:alu|Mux27      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux87              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|Mux83              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|alu:alu|Mux2       ;
; 15:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|alu:alu|Mux29      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component|altsyncram_01j1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256 ;
+----------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                           ;
+----------------+----------------------+--------------------------------------------------------------------------------+
; INIT_FILE_MIF  ; samples/fib_fpga.mif ; String                                                                         ;
+----------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; CLEAR0               ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; samples/fib_fpga.mif ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_9mc1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_01j1      ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top:system_top|cpu_top:cpu_top|mem_xbar:mem_xbar ;
+----------------+--------------------------------+----------------------------------------------------+
; Parameter Name ; Value                          ; Type                                               ;
+----------------+--------------------------------+----------------------------------------------------+
; DATA_START     ; 000000000000000000010000000000 ; Unsigned Binary                                    ;
; DATA_LIMIT     ; 000000000000000011111111111111 ; Unsigned Binary                                    ;
; MMIO_START     ; 000000000000000000000000000000 ; Unsigned Binary                                    ;
; MMIO_LIMIT     ; 000000000000000000001111111111 ; Unsigned Binary                                    ;
+----------------+--------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_top:system_top|hex_display:hex_display ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; CNT_WIDTH      ; 14    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                      ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                                         ;
; Entity Instance                           ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                 ;
; Entity Instance                           ; system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                        ;
;     -- NUMWORDS_A                         ; 256                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top:system_top|cpu_top:cpu_top|dmem:dmem"                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_addr ; Input ; Warning  ; Input port expression (30 bits) is wider than the input port (8 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256" ;
+----------------+-------+----------+-------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                           ;
+----------------+-------+----------+-------------------------------------------------------------------+
; addressstall_a ; Input ; Info     ; Stuck at GND                                                      ;
+----------------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_top:system_top|cpu_top:cpu_top|imem:imem"                                                                                                                                    ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_addr ; Input ; Warning  ; Input port expression (30 bits) is wider than the input port (8 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 6                           ;
; cycloneiii_ff         ; 1092                        ;
;     CLR               ; 28                          ;
;     ENA               ; 1024                        ;
;     ENA CLR           ; 26                          ;
;     ENA CLR SLD       ; 12                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 2636                        ;
;     arith             ; 200                         ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 157                         ;
;     normal            ; 2436                        ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 362                         ;
;         4 data inputs ; 1979                        ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 16.69                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed May 21 19:46:01 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/fpga_top.v
    Info (12023): Found entity 1: fpga_top File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/fpga_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/system_top.v
    Info (12023): Found entity 1: system_top File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v Line: 3
Warning (12019): Can't analyze file -- file src/mux4.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/dmem.v
    Info (12023): Found entity 1: dmem File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/dmem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/regfile.v
    Info (12023): Found entity 1: regfile File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mem_xbar.v
    Info (12023): Found entity 1: mem_xbar File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mem_xbar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/imem.v
    Info (12023): Found entity 1: imem File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/imem.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/cpu_top.v
    Info (12023): Found entity 1: cpu_top File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/core.v
    Info (12023): Found entity 1: core File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/control.v
    Info (12023): Found entity 1: control File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file src/cmp.v
    Info (12023): Found entity 1: cmp File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cmp.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/alu.v
    Info (12023): Found entity 1: alu File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/alu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/lsu.v
    Info (12023): Found entity 1: lsu File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/hex_display.v
    Info (12023): Found entity 1: hex_display File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/hex_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mmio_xbar.v
    Info (12023): Found entity 1: mmio_xbar File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/mmio_xbar.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ctrl_74hc595.v
    Info (12023): Found entity 1: ctrl_74hc595 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/ctrl_74hc595.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/altera/ram1rw32x256.v
    Info (12023): Found entity 1: ram1rw32x256 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/ram1rw32x256.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/altera/imem1r32x256.v
    Info (12023): Found entity 1: imem1r32x256 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v Line: 40
Info (12127): Elaborating entity "fpga_top" for the top level hierarchy
Info (12128): Elaborating entity "system_top" for hierarchy "system_top:system_top" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/fpga_top.v Line: 27
Info (12128): Elaborating entity "cpu_top" for hierarchy "system_top:system_top|cpu_top:cpu_top" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v Line: 33
Info (12128): Elaborating entity "imem" for hierarchy "system_top:system_top|cpu_top:cpu_top|imem:imem" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v Line: 35
Info (12128): Elaborating entity "imem1r32x256" for hierarchy "system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/imem.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v Line: 90
Info (12130): Elaborated megafunction instantiation "system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v Line: 90
Info (12133): Instantiated megafunction "system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component" with the following parameter: File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/imem1r32x256.v Line: 90
    Info (12134): Parameter "address_aclr_a" = "CLEAR0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "samples/fib_fpga.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9mc1.tdf
    Info (12023): Found entity 1: altsyncram_9mc1 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_9mc1" for hierarchy "system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated" File: /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dmem" for hierarchy "system_top:system_top|cpu_top:cpu_top|dmem:dmem" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v Line: 44
Info (12128): Elaborating entity "ram1rw32x256" for hierarchy "system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/dmem.v Line: 50
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/ram1rw32x256.v Line: 89
Info (12130): Elaborated megafunction instantiation "system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/ram1rw32x256.v Line: 89
Info (12133): Instantiated megafunction "system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component" with the following parameter: File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/altera/ram1rw32x256.v Line: 89
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_01j1.tdf
    Info (12023): Found entity 1: altsyncram_01j1 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_01j1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_01j1" for hierarchy "system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component|altsyncram_01j1:auto_generated" File: /home/ilya/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mem_xbar" for hierarchy "system_top:system_top|cpu_top:cpu_top|mem_xbar:mem_xbar" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v Line: 69
Info (12128): Elaborating entity "core" for hierarchy "system_top:system_top|cpu_top:cpu_top|core:core" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cpu_top.v Line: 81
Info (12128): Elaborating entity "alu" for hierarchy "system_top:system_top|cpu_top:cpu_top|core:core|alu:alu" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v Line: 134
Info (12128): Elaborating entity "cmp" for hierarchy "system_top:system_top|cpu_top:cpu_top|core:core|cmp:cmp" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v Line: 141
Warning (10230): Verilog HDL assignment warning at cmp.v(19): truncated value with size 32 to match size of target (1) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/cmp.v Line: 19
Info (12128): Elaborating entity "regfile" for hierarchy "system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v Line: 152
Info (12128): Elaborating entity "lsu" for hierarchy "system_top:system_top|cpu_top:cpu_top|core:core|lsu:lsu" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v Line: 166
Warning (10230): Verilog HDL assignment warning at lsu.v(27): truncated value with size 40 to match size of target (32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.v Line: 27
Warning (10230): Verilog HDL assignment warning at lsu.v(30): truncated value with size 40 to match size of target (32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/lsu.v Line: 30
Info (12128): Elaborating entity "control" for hierarchy "system_top:system_top|cpu_top:cpu_top|core:core|control:control" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/core.v Line: 181
Warning (10230): Verilog HDL assignment warning at control.v(28): truncated value with size 7 to match size of target (5) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 28
Warning (10199): Verilog HDL Case Statement warning at instr.vh(32): case item expression never matches the case expression File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 32
Warning (10199): Verilog HDL Case Statement warning at instr.vh(35): case item expression never matches the case expression File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 35
Warning (10199): Verilog HDL Case Statement warning at instr.vh(41): case item expression never matches the case expression File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 41
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_aluop", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_alusel1", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_alusel2", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_cmpop", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_branch", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_jump", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_wb_sel", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_wb_en", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_load", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_store", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Warning (10240): Verilog HDL Always Construct warning at control.v(32): inferring latch(es) for variable "o_lsu_op", which holds its previous value in one or more paths through the always construct File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_lsu_op[0]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_lsu_op[1]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_lsu_op[2]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_store" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_load" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_wb_en" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_wb_sel[0]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_wb_sel[1]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_jump" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_branch" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_cmpop[0]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_cmpop[1]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_cmpop[2]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_alusel2[0]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_alusel2[1]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_alusel1[0]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_alusel1[1]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_aluop[0]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_aluop[1]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_aluop[2]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (10041): Inferred latch for "o_aluop[3]" at control.v(32) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
Info (12128): Elaborating entity "mmio_xbar" for hierarchy "system_top:system_top|mmio_xbar:mmio_xbar" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v Line: 44
Info (12128): Elaborating entity "hex_display" for hierarchy "system_top:system_top|hex_display:hex_display" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v Line: 53
Info (12128): Elaborating entity "ctrl_74hc595" for hierarchy "system_top:system_top|ctrl_74hc595:ctrl_74hc595" File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/system_top.v Line: 63
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r" is uninferred due to asynchronous read logic File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/regfile.v Line: 15
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_lsu_op[1] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor12 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 16
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_alusel1[0] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor3 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 5
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_alusel1[1] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor2 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 4
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_alusel2[0] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor15 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 20
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_alusel2[1] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor3 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 5
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_aluop[1] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor19 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 25
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_aluop[2] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor20 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 26
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_aluop[0] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor19 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 25
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_aluop[3] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor22 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 28
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_lsu_op[0] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor11 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 15
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_wb_sel[0] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor1 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 2
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_wb_sel[1] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor2 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 4
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_lsu_op[2] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor14 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 18
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_wb_en has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 18
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor4 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 7
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_branch has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 14
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor4 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 7
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_cmpop[0] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor5 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 8
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_cmpop[1] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor6 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 9
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_cmpop[2] has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor8 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 11
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_jump has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 15
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor2 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 4
Warning (13012): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_load has unsafe behavior File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 21
    Warning (13013): Ports D and ENA on the latch are fed by the same signal system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor10 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/instr.vh Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3768 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 3698 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 414 megabytes
    Info: Processing ended: Wed May 21 19:46:17 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.map.smsg.


+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Wed May 21 19:46:53 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; fpga                                           ;
; Top-level Entity Name              ; fpga_top                                       ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE15F23C8                                   ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 2,819 / 15,408 ( 18 % )                        ;
;     Total combinational functions  ; 2,636 / 15,408 ( 17 % )                        ;
;     Dedicated logic registers      ; 1,092 / 15,408 ( 7 % )                         ;
; Total registers                    ; 1092                                           ;
; Total pins                         ; 6 / 344 ( 2 % )                                ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 16,384 / 516,096 ( 3 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                                ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; EP4CE15F23C8        ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                 ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                   ; 0.0                                   ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                    ; On                  ; On                                    ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                 ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; PCI I/O                                                            ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.3%      ;
;     Processor 3            ;   2.0%      ;
;     Processor 4            ;   2.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3816 ) ; 0.00 % ( 0 / 3816 )        ; 0.00 % ( 0 / 3816 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3816 ) ; 0.00 % ( 0 / 3816 )        ; 0.00 % ( 0 / 3816 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3806 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,819 / 15,408 ( 18 % )  ;
;     -- Combinational with no register       ; 1727                     ;
;     -- Register only                        ; 183                      ;
;     -- Combinational with a register        ; 909                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1979                     ;
;     -- 3 input functions                    ; 519                      ;
;     -- <=2 input functions                  ; 138                      ;
;     -- Register only                        ; 183                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2436                     ;
;     -- arithmetic mode                      ; 200                      ;
;                                             ;                          ;
; Total registers*                            ; 1,092 / 17,056 ( 6 % )   ;
;     -- Dedicated logic registers            ; 1,092 / 15,408 ( 7 % )   ;
;     -- I/O registers                        ; 0 / 1,648 ( 0 % )        ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 199 / 963 ( 21 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 6 / 344 ( 2 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; M9Ks                                        ; 3 / 56 ( 5 % )           ;
; Total block memory bits                     ; 16,384 / 516,096 ( 3 % ) ;
; Total block memory implementation bits      ; 27,648 / 516,096 ( 5 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )          ;
; PLLs                                        ; 0 / 4 ( 0 % )            ;
; Global signals                              ; 2                        ;
;     -- Global clocks                        ; 2 / 20 ( 10 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 14.0% / 13.7% / 14.4%    ;
; Peak interconnect usage (total/H/V)         ; 50.2% / 48.6% / 55.3%    ;
; Maximum fan-out                             ; 2196                     ;
; Highest non-global fan-out                  ; 245                      ;
; Total fan-out                               ; 12581                    ;
; Average fan-out                             ; 3.19                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2819 / 15408 ( 18 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register       ; 1727                  ; 0                              ;
;     -- Register only                        ; 183                   ; 0                              ;
;     -- Combinational with a register        ; 909                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1979                  ; 0                              ;
;     -- 3 input functions                    ; 519                   ; 0                              ;
;     -- <=2 input functions                  ; 138                   ; 0                              ;
;     -- Register only                        ; 183                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 2436                  ; 0                              ;
;     -- arithmetic mode                      ; 200                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 1092                  ; 0                              ;
;     -- Dedicated logic registers            ; 1092 / 15408 ( 7 % )  ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 199 / 963 ( 21 % )    ; 0 / 963 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 6                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                ;
; Total memory bits                           ; 16384                 ; 0                              ;
; Total RAM block bits                        ; 27648                 ; 0                              ;
; M9K                                         ; 3 / 56 ( 5 % )        ; 0 / 56 ( 0 % )                 ;
; Clock control block                         ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 13352                 ; 5                              ;
;     -- Registered Connections               ; 2261                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 2                     ; 0                              ;
;     -- Output Ports                         ; 4                     ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK  ; T22   ; 5        ; 41           ; 15           ; 21           ; 1096                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; RSTN ; U20   ; 5        ; 41           ; 4            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DS   ; AA1   ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; OE   ; Y2    ; 2        ; 0            ; 6            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SHCP ; W1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; STCP ; Y1    ; 2        ; 0            ; 6            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; D1       ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; E2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; K6       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; K2       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; K1       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; K5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; L3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; M18      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; M17      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L18      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; L17      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; K20      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; K22      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 4 / 32 ( 13 % ) ; 2.5V          ; --           ;
; 2        ; 4 / 47 ( 9 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 46 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 41 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 2 / 45 ( 4 % )  ; 2.5V          ; --           ;
; 6        ; 1 / 43 ( 2 % )  ; 2.5V          ; --           ;
; 7        ; 0 / 47 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 43 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 354        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 350        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 345        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 336        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 334        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 332        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 328        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 326        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A12      ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 314        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 312        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 307        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 298        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 296        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 291        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 290        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 284        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 76         ; 2        ; DS                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA2      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 102        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 106        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 108        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AA7      ; 115        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 123        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 126        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 132        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA12     ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AA13     ; 138        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 140        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 145        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 149        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 151        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 163        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 164        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 169        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ; 179        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB3      ; 103        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 107        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 109        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 116        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 124        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 127        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 133        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB12     ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AB13     ; 139        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 141        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 146        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 150        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 152        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 162        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 165        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 170        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ; 2          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ; 1          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 355        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 351        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 346        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 337        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 335        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 333        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 329        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 327        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B12      ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 315        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 313        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 308        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 299        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 297        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 292        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 289        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 285        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 269        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B22      ; 268        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 7          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 6          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 358        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ; 359        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 349        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 340        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 339        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ; 330        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ; 309        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 300        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C17      ; 286        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 282        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ; 270        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 267        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 266        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D2       ; 8          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D5       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D6       ; 356        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D9       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D10      ; 324        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D12      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D13      ; 310        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D14      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D15      ; 293        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D17      ; 281        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D18      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; D19      ; 283        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 271        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 261        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 260        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 14         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; E3       ; 5          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 4          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 363        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E6       ; 362        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 357        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E9       ; 338        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E10      ; 325        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 317        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 316        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ; 311        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E14      ; 301        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 294        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ; 275        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E17      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E18      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E21      ; 256        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 255        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 16         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 15         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ; 360        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 352        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 347        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 348        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 318        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 302        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 306        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 279        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 276        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 274        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 272        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F18      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F19      ; 263        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F20      ; 262        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 251        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 250        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 18         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 17         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 3          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G7       ; 361        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 353        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ; 342        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 341        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 331        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 305        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ; 295        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 280        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 278        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 277        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 273        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 264        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G22      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H1       ; 26         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 25         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H5       ; 0          ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 11         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 10         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ; 344        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 343        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 323        ; 8        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 304        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 303        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 288        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 287        ; 7        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 259        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 265        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 257        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H19      ; 254        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ; 253        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H21      ; 246        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ; 245        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 29         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 28         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 27         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J4       ; 24         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 12         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 22         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ; 238        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ; 243        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J17      ; 258        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 249        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J20      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J21      ; 242        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 241        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K2       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; K3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ; 23         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 21         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ; 236        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 244        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K17      ; 247        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K18      ; 248        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 237        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K20      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 240        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 42         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 50         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 20         ; 1        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ; 233        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 232        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L17      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L21      ; 235        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ; 234        ; 6        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 45         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 44         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 47         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 46         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 51         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M6       ; 43         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ; 65         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M8       ; 66         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 195        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M16      ; 222        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M17      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M19      ; 221        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 220        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 219        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 218        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ; 49         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 48         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N5       ; 56         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N6       ; 64         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ; 73         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N8       ; 67         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ; 189        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 196        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 205        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N17      ; 214        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N18      ; 215        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ; 213        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N20      ; 212        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ; 217        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 216        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 53         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 52         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 58         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 57         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ; 63         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 79         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 74         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ; 86         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ; 180        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P15      ; 192        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 193        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P17      ; 197        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 208        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P21      ; 211        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P22      ; 210        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 55         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 54         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; R5       ; 80         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 83         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 84         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 87         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 88         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 90         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 97         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 98         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 153        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 175        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 176        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 172        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 194        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R18      ; 203        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 204        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 200        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ; 207        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 206        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T3       ; 72         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T4       ; 81         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ; 82         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T7       ; 85         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 89         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 91         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 121        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 125        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 148        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ; 160        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 161        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 171        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ; 181        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 182        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 224        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 223        ; 5        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 60         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 59         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ; 94         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U8       ; 95         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 112        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 122        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ; 128        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U12      ; 147        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ; 156        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 174        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 173        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; U19      ; 188        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 187        ; 5        ; RSTN                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 202        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 201        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 62         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 61         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 78         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 77         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 93         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V6       ; 92         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V7       ; 105        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V8       ; 113        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 119        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V10      ; 120        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 129        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 142        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V13      ; 154        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 157        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ; 168        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V17      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; V20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 199        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 198        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 69         ; 2        ; SHCP                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 68         ; 2        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W4       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W5       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W6       ; 104        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W7       ; 110        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 114        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W10      ; 130        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W12      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W13      ; 143        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W14      ; 155        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W15      ; 159        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W17      ; 166        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; W19      ; 184        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W20      ; 183        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W21      ; 191        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 190        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 71         ; 2        ; STCP                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y2       ; 70         ; 2        ; OE                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 99         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y4       ; 96         ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 101        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 111        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y8       ; 117        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 131        ; 3        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y13      ; 144        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y17      ; 167        ; 4        ; RESERVED_INPUT                                            ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y19      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y21      ; 186        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 185        ; 5        ; RESERVED_INPUT                                            ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; STCP     ; Incomplete set of assignments ;
; SHCP     ; Incomplete set of assignments ;
; DS       ; Incomplete set of assignments ;
; OE       ; Incomplete set of assignments ;
; CLK      ; Incomplete set of assignments ;
; RSTN     ; Incomplete set of assignments ;
+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                         ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                ; Entity Name     ; Library Name ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |fpga_top                                          ; 2819 (2)    ; 1092 (2)                  ; 0 (0)         ; 16384       ; 3    ; 0            ; 0       ; 0         ; 6    ; 0            ; 1727 (0)     ; 183 (2)           ; 909 (1)          ; |fpga_top                                                                                                                                          ; fpga_top        ; work         ;
;    |system_top:system_top|                         ; 2817 (0)    ; 1090 (0)                  ; 0 (0)         ; 16384       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1727 (0)     ; 181 (0)           ; 909 (0)          ; |fpga_top|system_top:system_top                                                                                                                    ; system_top      ; work         ;
;       |cpu_top:cpu_top|                            ; 2767 (0)    ; 1055 (0)                  ; 0 (0)         ; 16384       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1696 (0)     ; 181 (0)           ; 890 (0)          ; |fpga_top|system_top:system_top|cpu_top:cpu_top                                                                                                    ; cpu_top         ; work         ;
;          |core:core|                               ; 2752 (299)  ; 1055 (31)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1681 (268)   ; 181 (7)           ; 890 (50)         ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core                                                                                          ; core            ; work         ;
;             |alu:alu|                              ; 687 (687)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 677 (677)    ; 0 (0)             ; 10 (10)          ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|alu:alu                                                                                  ; alu             ; work         ;
;             |cmp:cmp|                              ; 85 (85)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (85)      ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|cmp:cmp                                                                                  ; cmp             ; work         ;
;             |control:control|                      ; 84 (84)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control                                                                          ; control         ; work         ;
;             |lsu:lsu|                              ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|lsu:lsu                                                                                  ; lsu             ; work         ;
;             |regfile:regfile|                      ; 1601 (1601) ; 1024 (1024)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 563 (563)    ; 174 (174)         ; 864 (864)        ; |fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile                                                                          ; regfile         ; work         ;
;          |dmem:dmem|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|dmem:dmem                                                                                          ; dmem            ; work         ;
;             |ram1rw32x256:ram1rw32x256|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256                                                                ; ram1rw32x256    ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                   |altsyncram_01j1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component|altsyncram_01j1:auto_generated ; altsyncram_01j1 ; work         ;
;          |imem:imem|                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem                                                                                          ; imem            ; work         ;
;             |imem1r32x256:imem1r32x256|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256                                                                ; imem1r32x256    ; work         ;
;                |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                   |altsyncram_9mc1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated ; altsyncram_9mc1 ; work         ;
;          |mem_xbar:mem_xbar|                       ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|cpu_top:cpu_top|mem_xbar:mem_xbar                                                                                  ; mem_xbar        ; work         ;
;       |ctrl_74hc595:ctrl_74hc595|                  ; 15 (15)     ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 5 (5)            ; |fpga_top|system_top:system_top|ctrl_74hc595:ctrl_74hc595                                                                                          ; ctrl_74hc595    ; work         ;
;       |hex_display:hex_display|                    ; 45 (45)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 30 (30)          ; |fpga_top|system_top:system_top|hex_display:hex_display                                                                                            ; hex_display     ; work         ;
;       |mmio_xbar:mmio_xbar|                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |fpga_top|system_top:system_top|mmio_xbar:mmio_xbar                                                                                                ; mmio_xbar       ; work         ;
+----------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+------+----------+---------------+---------------+-----------------------+-----+------+
; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------+----------+---------------+---------------+-----------------------+-----+------+
; STCP ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SHCP ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DS   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; OE   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK  ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RSTN ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------+
; Pad To Core Delay Chain Fanout                     ;
+----------------------+-------------------+---------+
; Source Pin / Fanout  ; Pad To Core Index ; Setting ;
+----------------------+-------------------+---------+
; CLK                  ;                   ;         ;
; RSTN                 ;                   ;         ;
;      - RSTN_d~feeder ; 0                 ; 6       ;
+----------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                      ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                       ; PIN_T22            ; 1095    ; Clock                     ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; CLK                                                                       ; PIN_T22            ; 2       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                     ; FF_X12_Y10_N9      ; 69      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; LCCOMB_X8_Y11_N26  ; 20      ; Latch enable              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2368    ; LCCOMB_X20_Y7_N0   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2371    ; LCCOMB_X19_Y14_N24 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2373    ; LCCOMB_X20_Y7_N30  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2375    ; LCCOMB_X20_Y7_N8   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2377    ; LCCOMB_X20_Y7_N18  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2379    ; LCCOMB_X20_Y7_N12  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2381    ; LCCOMB_X20_Y7_N22  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2383    ; LCCOMB_X20_Y17_N30 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2385    ; LCCOMB_X23_Y17_N4  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2387    ; LCCOMB_X29_Y13_N0  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2389    ; LCCOMB_X23_Y17_N8  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2391    ; LCCOMB_X23_Y17_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2393    ; LCCOMB_X29_Y13_N16 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2395    ; LCCOMB_X19_Y14_N4  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2397    ; LCCOMB_X20_Y16_N14 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2399    ; LCCOMB_X19_Y14_N14 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2400    ; LCCOMB_X19_Y14_N0  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2401    ; LCCOMB_X20_Y7_N4   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2402    ; LCCOMB_X29_Y13_N18 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2403    ; LCCOMB_X29_Y13_N26 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2404    ; LCCOMB_X20_Y7_N10  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2405    ; LCCOMB_X20_Y7_N16  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2406    ; LCCOMB_X23_Y17_N20 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2407    ; LCCOMB_X20_Y16_N20 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2408    ; LCCOMB_X20_Y7_N6   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2409    ; LCCOMB_X20_Y7_N24  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2410    ; LCCOMB_X23_Y17_N16 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2411    ; LCCOMB_X20_Y17_N22 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2412    ; LCCOMB_X20_Y17_N4  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2413    ; LCCOMB_X20_Y7_N26  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2414    ; LCCOMB_X23_Y17_N2  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~2415    ; LCCOMB_X19_Y14_N10 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|stall                     ; LCCOMB_X12_Y9_N12  ; 37      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|taken~2                   ; LCCOMB_X11_Y11_N18 ; 36      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|cpu_top:cpu_top|mem_xbar:mem_xbar|o_dmem_wren~8     ; LCCOMB_X16_Y12_N10 ; 2       ; Read enable, Write enable ; no     ; --                   ; --               ; --                        ;
; system_top:system_top|mmio_xbar:mmio_xbar|o_hexd_wren~5                   ; LCCOMB_X16_Y12_N0  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                          ;
+---------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                      ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK                                                                       ; PIN_T22           ; 1095    ; 1016                                 ; Global Clock         ; GCLK8            ; --                        ;
; system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24 ; LCCOMB_X8_Y11_N26 ; 20      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
+---------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                  ; Location                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; system_top:system_top|cpu_top:cpu_top|dmem:dmem|ram1rw32x256:ram1rw32x256|altsyncram:altsyncram_component|altsyncram_01j1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1    ; None                 ; M9K_X13_Y12_N0                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ALTSYNCRAM ; M9K  ; ROM         ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 2    ; samples/fib_fpga.mif ; M9K_X25_Y13_N0, M9K_X13_Y11_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+----------------------+--------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ALTSYNCRAM                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000001010010011) (1223) (659) (293)    ;(00000000000100000000001100010011) (4001423) (1049363) (100313)   ;(00000000000000000000001110010011) (1623) (915) (393)   ;(00000000000100000000111000010011) (4007023) (1052179) (100E13)   ;(00000001100000000000111010010011) (140007223) (25169555) (1800E93)   ;(00000000000000000000111100010011) (7423) (3859) (F13)   ;(00000000010100110000001110110011) (24601663) (5440435) (5303B3)   ;(00000010011100000010000000100011) (234020043) (40902691) (2702023)   ;
;8;(00001000000011110000111100010011) (1003607423) (135204627) (80F0F13)    ;(11111110000011110001111011100011) (-174160435) (-32563485) (-1-150-14-1-1-13)   ;(00000000000000110000001010010011) (601223) (197267) (30293)   ;(00000000000000111000001100010011) (701423) (230163) (38313)   ;(00000000000111100000111000010011) (7407023) (1969683) (1E0E13)   ;(11111111110111100001001011100011) (-10366435) (-2223389) (-2-1-14-13-1-13)   ;(00000010000011110000111100010011) (203607423) (34541331) (20F0F13)   ;(11111110000011110001111011100011) (-174160435) (-32563485) (-1-150-14-1-1-13)   ;
;16;(11111100000000000000000011100011) (-377777435) (-67108637) (-3-15-15-15-15-1-13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;24;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;32;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;40;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;48;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;56;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;64;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;72;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;80;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;88;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;96;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;104;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;112;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;120;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;128;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;136;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;144;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;152;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;160;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;168;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;176;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;184;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;192;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;200;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;208;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;216;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;224;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;232;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;240;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;
;248;(00000000000000000000000000010011) (23) (19) (13)    ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;(00000000000000000000000000010011) (23) (19) (13)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 5,544 / 47,787 ( 12 % ) ;
; C16 interconnects     ; 141 / 1,804 ( 8 % )     ;
; C4 interconnects      ; 4,240 / 31,272 ( 14 % ) ;
; Direct links          ; 330 / 47,787 ( < 1 % )  ;
; Global clocks         ; 2 / 20 ( 10 % )         ;
; Local interconnects   ; 1,617 / 15,408 ( 10 % ) ;
; R24 interconnects     ; 190 / 1,775 ( 11 % )    ;
; R4 interconnects      ; 5,161 / 41,310 ( 12 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.17) ; Number of LABs  (Total = 199) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 5                             ;
; 2                                           ; 6                             ;
; 3                                           ; 2                             ;
; 4                                           ; 4                             ;
; 5                                           ; 4                             ;
; 6                                           ; 1                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 0                             ;
; 10                                          ; 1                             ;
; 11                                          ; 1                             ;
; 12                                          ; 4                             ;
; 13                                          ; 1                             ;
; 14                                          ; 7                             ;
; 15                                          ; 9                             ;
; 16                                          ; 151                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.62) ; Number of LABs  (Total = 199) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 22                            ;
; 1 Clock                            ; 150                           ;
; 1 Clock enable                     ; 31                            ;
; 1 Sync. load                       ; 6                             ;
; 2 Clock enables                    ; 114                           ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.03) ; Number of LABs  (Total = 199) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 4                             ;
; 1                                            ; 7                             ;
; 2                                            ; 4                             ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 1                             ;
; 6                                            ; 4                             ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 0                             ;
; 10                                           ; 1                             ;
; 11                                           ; 0                             ;
; 12                                           ; 1                             ;
; 13                                           ; 2                             ;
; 14                                           ; 4                             ;
; 15                                           ; 8                             ;
; 16                                           ; 29                            ;
; 17                                           ; 11                            ;
; 18                                           ; 18                            ;
; 19                                           ; 7                             ;
; 20                                           ; 8                             ;
; 21                                           ; 2                             ;
; 22                                           ; 15                            ;
; 23                                           ; 3                             ;
; 24                                           ; 4                             ;
; 25                                           ; 3                             ;
; 26                                           ; 6                             ;
; 27                                           ; 2                             ;
; 28                                           ; 3                             ;
; 29                                           ; 3                             ;
; 30                                           ; 8                             ;
; 31                                           ; 3                             ;
; 32                                           ; 27                            ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 12.04) ; Number of LABs  (Total = 199) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 4                             ;
; 1                                                ; 13                            ;
; 2                                                ; 6                             ;
; 3                                                ; 5                             ;
; 4                                                ; 4                             ;
; 5                                                ; 4                             ;
; 6                                                ; 7                             ;
; 7                                                ; 6                             ;
; 8                                                ; 17                            ;
; 9                                                ; 17                            ;
; 10                                               ; 8                             ;
; 11                                               ; 16                            ;
; 12                                               ; 16                            ;
; 13                                               ; 9                             ;
; 14                                               ; 5                             ;
; 15                                               ; 7                             ;
; 16                                               ; 5                             ;
; 17                                               ; 4                             ;
; 18                                               ; 3                             ;
; 19                                               ; 0                             ;
; 20                                               ; 1                             ;
; 21                                               ; 5                             ;
; 22                                               ; 5                             ;
; 23                                               ; 3                             ;
; 24                                               ; 26                            ;
; 25                                               ; 2                             ;
; 26                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 26.05) ; Number of LABs  (Total = 199) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 3                             ;
; 3                                            ; 2                             ;
; 4                                            ; 0                             ;
; 5                                            ; 0                             ;
; 6                                            ; 5                             ;
; 7                                            ; 1                             ;
; 8                                            ; 9                             ;
; 9                                            ; 1                             ;
; 10                                           ; 0                             ;
; 11                                           ; 2                             ;
; 12                                           ; 2                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 2                             ;
; 16                                           ; 5                             ;
; 17                                           ; 1                             ;
; 18                                           ; 3                             ;
; 19                                           ; 3                             ;
; 20                                           ; 5                             ;
; 21                                           ; 2                             ;
; 22                                           ; 1                             ;
; 23                                           ; 2                             ;
; 24                                           ; 3                             ;
; 25                                           ; 9                             ;
; 26                                           ; 3                             ;
; 27                                           ; 6                             ;
; 28                                           ; 10                            ;
; 29                                           ; 26                            ;
; 30                                           ; 10                            ;
; 31                                           ; 13                            ;
; 32                                           ; 15                            ;
; 33                                           ; 18                            ;
; 34                                           ; 16                            ;
; 35                                           ; 5                             ;
; 36                                           ; 6                             ;
; 37                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000002    ; IO_000001 ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000047    ; IO_000046    ; IO_000045    ; IO_000027    ; IO_000026    ; IO_000024    ; IO_000023    ; IO_000022    ; IO_000021    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 6         ; 6         ; 0            ; 0            ; 6         ; 6         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 4            ; 0            ; 0            ; 0            ; 2            ; 4            ; 0            ; 2            ; 0            ; 0            ; 4            ; 0            ; 6         ; 6         ; 6         ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 6            ; 0         ; 0         ; 6            ; 6            ; 0         ; 0         ; 6            ; 6            ; 6            ; 6            ; 6            ; 6            ; 2            ; 6            ; 6            ; 6            ; 4            ; 2            ; 6            ; 4            ; 6            ; 6            ; 2            ; 6            ; 0         ; 0         ; 0         ; 6            ; 6            ;
; Total Fail         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0         ; 0            ; 0            ;
; STCP               ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; SHCP               ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; DS                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; OE                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
; RSTN               ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE15F23C8 for design "fpga"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE55F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'fpga.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_branch is being clocked by system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          CLK
Info (176353): Automatically promoted node CLK~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/fpga_top.v Line: 4
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 37
        Info (176357): Destination node system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a1 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 58
        Info (176357): Destination node system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a2 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 79
        Info (176357): Destination node system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a3 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 100
        Info (176357): Destination node system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a4 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 121
        Info (176357): Destination node system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a5 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 142
        Info (176357): Destination node system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a6 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 163
        Info (176357): Destination node system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a12 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 289
        Info (176357): Destination node system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a13 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 310
        Info (176357): Destination node system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a14 File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/db/altsyncram_9mc1.tdf Line: 331
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node system_top:system_top|cpu_top:cpu_top|core:core|control:control|WideNor24  File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/src/control.v Line: 32
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:04
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 10% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:24
Info (11888): Total time spent on timing analysis during the Fitter is 1.80 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1008 megabytes
    Info: Processing ended: Wed May 21 19:46:54 2025
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.fit.smsg.


+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed May 21 19:46:56 2025 ;
; Revision Name         ; fpga                                  ;
; Top-level Entity Name ; fpga_top                              ;
; Family                ; Cyclone IV E                          ;
; Device                ; EP4CE15F23C8                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+--------------------------------------------------------------------------------+
; Assembler Generated Files                                                      ;
+--------------------------------------------------------------------------------+
; File Name                                                                      ;
+--------------------------------------------------------------------------------+
; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/output/fpga.sof ;
+--------------------------------------------------------------------------------+


+------------------------------------+
; Assembler Device Options: fpga.sof ;
+----------------+-------------------+
; Option         ; Setting           ;
+----------------+-------------------+
; JTAG usercode  ; 0x002FC360        ;
; Checksum       ; 0x002FC360        ;
+----------------+-------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed May 21 19:46:55 2025
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga -c fpga
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 355 megabytes
    Info: Processing ended: Wed May 21 19:46:56 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; fpga                                                   ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE15F23C8                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.68        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  38.6%      ;
;     Processor 3            ;  15.2%      ;
;     Processor 4            ;  14.6%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; fpga.sdc      ; OK     ; Wed May 21 19:46:58 2025 ;
+---------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 44.41 MHz ; 44.41 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -2.517 ; -340.637           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.447 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 14.769 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; CLK   ; 1.130 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; CLK   ; 9.571 ; 0.000                             ;
+-------+-------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.517 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~929  ; CLK          ; CLK         ; 20.000       ; -0.500     ; 22.018     ;
; -2.435 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~96   ; CLK          ; CLK         ; 20.000       ; -0.030     ; 22.406     ;
; -2.409 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~672  ; CLK          ; CLK         ; 20.000       ; -0.074     ; 22.336     ;
; -2.408 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~960  ; CLK          ; CLK         ; 20.000       ; -0.042     ; 22.367     ;
; -2.395 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~0    ; CLK          ; CLK         ; 20.000       ; 0.010      ; 22.406     ;
; -2.378 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~768  ; CLK          ; CLK         ; 20.000       ; -0.047     ; 22.332     ;
; -2.368 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~800  ; CLK          ; CLK         ; 20.000       ; -0.034     ; 22.335     ;
; -2.365 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~192  ; CLK          ; CLK         ; 20.000       ; -0.035     ; 22.331     ;
; -2.364 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~576  ; CLK          ; CLK         ; 20.000       ; -0.003     ; 22.362     ;
; -2.363 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~928  ; CLK          ; CLK         ; 20.000       ; -0.025     ; 22.339     ;
; -2.363 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~160  ; CLK          ; CLK         ; 20.000       ; -0.032     ; 22.332     ;
; -2.340 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~640  ; CLK          ; CLK         ; 20.000       ; -0.007     ; 22.334     ;
; -2.320 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~544  ; CLK          ; CLK         ; 20.000       ; 0.016      ; 22.337     ;
; -2.315 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~416  ; CLK          ; CLK         ; 20.000       ; -0.016     ; 22.300     ;
; -2.298 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~448  ; CLK          ; CLK         ; 20.000       ; -0.046     ; 22.253     ;
; -2.274 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~736  ; CLK          ; CLK         ; 20.000       ; 0.004      ; 22.279     ;
; -2.229 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~864  ; CLK          ; CLK         ; 20.000       ; 0.044      ; 22.274     ;
; -2.214 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~224  ; CLK          ; CLK         ; 20.000       ; -0.024     ; 22.191     ;
; -2.135 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~128  ; CLK          ; CLK         ; 20.000       ; 0.015      ; 22.151     ;
; -2.131 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~352  ; CLK          ; CLK         ; 20.000       ; 0.008      ; 22.140     ;
; -2.127 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~417  ; CLK          ; CLK         ; 20.000       ; -0.075     ; 22.053     ;
; -2.122 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~97   ; CLK          ; CLK         ; 20.000       ; -0.030     ; 22.093     ;
; -2.119 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~641  ; CLK          ; CLK         ; 20.000       ; -0.054     ; 22.066     ;
; -2.105 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~385  ; CLK          ; CLK         ; 20.000       ; -0.005     ; 22.101     ;
; -2.101 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~321  ; CLK          ; CLK         ; 20.000       ; -0.056     ; 22.046     ;
; -2.100 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~288  ; CLK          ; CLK         ; 20.000       ; -0.047     ; 22.054     ;
; -2.099 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~992  ; CLK          ; CLK         ; 20.000       ; -0.059     ; 22.041     ;
; -2.096 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~545  ; CLK          ; CLK         ; 20.000       ; -0.038     ; 22.059     ;
; -2.090 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~384  ; CLK          ; CLK         ; 20.000       ; -0.044     ; 22.047     ;
; -2.090 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~256  ; CLK          ; CLK         ; 20.000       ; 0.048      ; 22.139     ;
; -2.084 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~1    ; CLK          ; CLK         ; 20.000       ; 0.010      ; 22.095     ;
; -2.084 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~673  ; CLK          ; CLK         ; 20.000       ; -0.032     ; 22.053     ;
; -2.081 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~225  ; CLK          ; CLK         ; 20.000       ; -0.024     ; 22.058     ;
; -2.074 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~769  ; CLK          ; CLK         ; 20.000       ; -0.013     ; 22.062     ;
; -2.067 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~449  ; CLK          ; CLK         ; 20.000       ; 0.035      ; 22.103     ;
; -2.065 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~289  ; CLK          ; CLK         ; 20.000       ; 0.022      ; 22.088     ;
; -2.061 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~608  ; CLK          ; CLK         ; 20.000       ; -0.019     ; 22.043     ;
; -2.060 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~320  ; CLK          ; CLK         ; 20.000       ; -0.007     ; 22.054     ;
; -2.060 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~801  ; CLK          ; CLK         ; 20.000       ; 0.001      ; 22.062     ;
; -2.001 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~64   ; CLK          ; CLK         ; 20.000       ; 0.016      ; 22.018     ;
; -1.999 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~32   ; CLK          ; CLK         ; 20.000       ; -0.024     ; 21.976     ;
; -1.979 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~161  ; CLK          ; CLK         ; 20.000       ; 0.007      ; 21.987     ;
; -1.961 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~704  ; CLK          ; CLK         ; 20.000       ; -0.054     ; 21.908     ;
; -1.940 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~193  ; CLK          ; CLK         ; 20.000       ; 0.048      ; 21.989     ;
; -1.921 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~832  ; CLK          ; CLK         ; 20.000       ; -0.015     ; 21.907     ;
; -1.905 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~129  ; CLK          ; CLK         ; 20.000       ; 0.015      ; 21.921     ;
; -1.902 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~896  ; CLK          ; CLK         ; 20.000       ; 0.007      ; 21.910     ;
; -1.861 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~961  ; CLK          ; CLK         ; 20.000       ; -0.010     ; 21.852     ;
; -1.857 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~512  ; CLK          ; CLK         ; 20.000       ; 0.048      ; 21.906     ;
; -1.849 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~353  ; CLK          ; CLK         ; 20.000       ; 0.008      ; 21.858     ;
; -1.837 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~714  ; CLK          ; CLK         ; 20.000       ; -0.503     ; 21.335     ;
; -1.832 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~983  ; CLK          ; CLK         ; 20.000       ; -0.045     ; 21.788     ;
; -1.820 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~577  ; CLK          ; CLK         ; 20.000       ; 0.030      ; 21.851     ;
; -1.808 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~257  ; CLK          ; CLK         ; 20.000       ; 0.048      ; 21.857     ;
; -1.783 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~705  ; CLK          ; CLK         ; 20.000       ; -0.071     ; 21.713     ;
; -1.783 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~993  ; CLK          ; CLK         ; 20.000       ; -0.059     ; 21.725     ;
; -1.772 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~33   ; CLK          ; CLK         ; 20.000       ; -0.034     ; 21.739     ;
; -1.765 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~65   ; CLK          ; CLK         ; 20.000       ; -0.074     ; 21.692     ;
; -1.705 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~833  ; CLK          ; CLK         ; 20.000       ; -0.032     ; 21.674     ;
; -1.703 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[10]              ; CLK          ; CLK         ; 20.000       ; -0.503     ; 21.201     ;
; -1.703 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[14]              ; CLK          ; CLK         ; 20.000       ; -0.503     ; 21.201     ;
; -1.703 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[11]              ; CLK          ; CLK         ; 20.000       ; -0.503     ; 21.201     ;
; -1.698 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~609  ; CLK          ; CLK         ; 20.000       ; -0.019     ; 21.680     ;
; -1.657 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~865  ; CLK          ; CLK         ; 20.000       ; -0.089     ; 21.569     ;
; -1.637 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[4]               ; CLK          ; CLK         ; 20.000       ; -0.501     ; 21.137     ;
; -1.637 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[2]               ; CLK          ; CLK         ; 20.000       ; -0.501     ; 21.137     ;
; -1.637 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[3]               ; CLK          ; CLK         ; 20.000       ; -0.501     ; 21.137     ;
; -1.633 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~480  ; CLK          ; CLK         ; 20.000       ; -0.020     ; 21.614     ;
; -1.620 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~737  ; CLK          ; CLK         ; 20.000       ; -0.051     ; 21.570     ;
; -1.603 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[13]              ; CLK          ; CLK         ; 20.000       ; -0.502     ; 21.102     ;
; -1.603 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[7]               ; CLK          ; CLK         ; 20.000       ; -0.502     ; 21.102     ;
; -1.603 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[15]              ; CLK          ; CLK         ; 20.000       ; -0.502     ; 21.102     ;
; -1.575 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[0]               ; CLK          ; CLK         ; 20.000       ; -0.500     ; 21.076     ;
; -1.575 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[1]               ; CLK          ; CLK         ; 20.000       ; -0.500     ; 21.076     ;
; -1.568 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~897  ; CLK          ; CLK         ; 20.000       ; 0.007      ; 21.576     ;
; -1.484 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~513  ; CLK          ; CLK         ; 20.000       ; 0.048      ; 21.533     ;
; -1.425 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~746  ; CLK          ; CLK         ; 20.000       ; -0.049     ; 21.377     ;
; -1.402 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[5]               ; CLK          ; CLK         ; 20.000       ; -0.024     ; 21.379     ;
; -1.402 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[6]               ; CLK          ; CLK         ; 20.000       ; -0.024     ; 21.379     ;
; -1.382 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~874  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 21.377     ;
; -1.316 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~124  ; CLK          ; CLK         ; 20.000       ; -0.052     ; 21.265     ;
; -1.278 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~28   ; CLK          ; CLK         ; 20.000       ; -0.012     ; 21.267     ;
; -1.277 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~60   ; CLK          ; CLK         ; 20.000       ; -0.013     ; 21.265     ;
; -1.274 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~682  ; CLK          ; CLK         ; 20.000       ; -0.056     ; 21.219     ;
; -1.269 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~42   ; CLK          ; CLK         ; 20.000       ; -0.067     ; 21.203     ;
; -1.246 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~778  ; CLK          ; CLK         ; 20.000       ; -0.067     ; 21.180     ;
; -1.238 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~938  ; CLK          ; CLK         ; 20.000       ; -0.018     ; 21.221     ;
; -1.237 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~92   ; CLK          ; CLK         ; 20.000       ; 0.027      ; 21.265     ;
; -1.235 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~476  ; CLK          ; CLK         ; 20.000       ; -0.033     ; 21.203     ;
; -1.234 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~668  ; CLK          ; CLK         ; 20.000       ; -0.009     ; 21.226     ;
; -1.232 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~234  ; CLK          ; CLK         ; 20.000       ; -0.057     ; 21.176     ;
; -1.232 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~810  ; CLK          ; CLK         ; 20.000       ; -0.016     ; 21.217     ;
; -1.232 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~1002 ; CLK          ; CLK         ; 20.000       ; -0.048     ; 21.185     ;
; -1.229 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~74   ; CLK          ; CLK         ; 20.000       ; -0.027     ; 21.203     ;
; -1.227 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~202  ; CLK          ; CLK         ; 20.000       ; -0.051     ; 21.177     ;
; -1.211 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[8]               ; CLK          ; CLK         ; 20.000       ; 0.002      ; 21.214     ;
; -1.211 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[12]              ; CLK          ; CLK         ; 20.000       ; 0.002      ; 21.214     ;
; -1.211 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[9]               ; CLK          ; CLK         ; 20.000       ; 0.002      ; 21.214     ;
; -1.206 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~650  ; CLK          ; CLK         ; 20.000       ; -0.027     ; 21.180     ;
; -1.201 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~554  ; CLK          ; CLK         ; 20.000       ; 0.022      ; 21.224     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.447 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]   ; CLK          ; CLK         ; 0.000        ; 0.099      ; 0.758      ;
; 0.467 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~12     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.758      ;
; 0.484 ; RSTN_d                                                                ; rst_n                                                    ; CLK          ; CLK         ; 0.000        ; 0.099      ; 0.795      ;
; 0.738 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~10     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~8      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.030      ;
; 0.741 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; system_top:system_top|hex_display:hex_display|cnt~1                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~9      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.034      ;
; 0.759 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~11     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.050      ;
; 0.762 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~11     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.053      ;
; 0.773 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.064      ;
; 0.774 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.065      ;
; 0.792 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.083      ;
; 0.795 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.086      ;
; 0.956 ; system_top:system_top|hex_display:hex_display|cnt~0                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.247      ;
; 0.969 ; system_top:system_top|hex_display:hex_display|cnt~13                  ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.260      ;
; 1.024 ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out               ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]    ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.335      ;
; 1.093 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~9      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.385      ;
; 1.095 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.386      ;
; 1.095 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.386      ;
; 1.102 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~10     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~8      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; system_top:system_top|hex_display:hex_display|cnt~1                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.394      ;
; 1.104 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.395      ;
; 1.104 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.395      ;
; 1.104 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~10     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.395      ;
; 1.111 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~9      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.402      ;
; 1.111 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; system_top:system_top|hex_display:hex_display|cnt~1                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.403      ;
; 1.112 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.403      ;
; 1.113 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.404      ;
; 1.113 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.404      ;
; 1.113 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~9      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.404      ;
; 1.128 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.419      ;
; 1.138 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.429      ;
; 1.140 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]    ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.451      ;
; 1.147 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.438      ;
; 1.153 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.444      ;
; 1.224 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]    ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.535      ;
; 1.224 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~8      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.515      ;
; 1.225 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.516      ;
; 1.225 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.516      ;
; 1.226 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.517      ;
; 1.226 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.517      ;
; 1.233 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.524      ;
; 1.234 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.525      ;
; 1.234 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.525      ;
; 1.235 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.526      ;
; 1.235 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.526      ;
; 1.242 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~8      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.533      ;
; 1.242 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.533      ;
; 1.243 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.534      ;
; 1.244 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.535      ;
; 1.244 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.535      ;
; 1.244 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~8      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.535      ;
; 1.251 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.542      ;
; 1.252 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.543      ;
; 1.253 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.544      ;
; 1.253 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.544      ;
; 1.253 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.544      ;
; 1.259 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.550      ;
; 1.261 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]    ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.572      ;
; 1.278 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]   ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.569      ;
; 1.283 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]    ; CLK          ; CLK         ; 0.000        ; 0.100      ; 1.595      ;
; 1.310 ; system_top:system_top|hex_display:hex_display|cnt~0                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.601      ;
; 1.364 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.655      ;
; 1.365 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.656      ;
; 1.366 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.657      ;
; 1.366 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.657      ;
; 1.373 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.664      ;
; 1.374 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.665      ;
; 1.375 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.666      ;
; 1.375 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.666      ;
; 1.382 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.673      ;
; 1.382 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.673      ;
; 1.383 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.674      ;
; 1.384 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.675      ;
; 1.384 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.675      ;
; 1.386 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~929 ; system_top:system_top|hex_display:hex_display|tmp_buf[1] ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.678      ;
; 1.391 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.682      ;
; 1.391 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.682      ;
; 1.392 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.683      ;
; 1.393 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.684      ;
; 1.393 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.684      ;
; 1.413 ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out               ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]    ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.724      ;
; 1.472 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]   ; CLK          ; CLK         ; 0.000        ; -0.397     ; 1.287      ;
; 1.504 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.795      ;
; 1.505 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.796      ;
; 1.506 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.797      ;
; 1.513 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.804      ;
; 1.514 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.805      ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLK'                                                                                                                                                                                                                               ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.769 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[11]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.576     ; 4.656      ;
; 15.181 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[10]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.580     ; 4.240      ;
; 15.181 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[14]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.580     ; 4.240      ;
; 15.181 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[11]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.580     ; 4.240      ;
; 15.442 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[8]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.075     ; 4.484      ;
; 15.442 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[12]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.075     ; 4.484      ;
; 15.442 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[9]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.075     ; 4.484      ;
; 15.670 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[26]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.588     ; 3.743      ;
; 15.670 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[10]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.588     ; 3.743      ;
; 15.791 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[12]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.579     ; 3.631      ;
; 15.791 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[8]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.579     ; 3.631      ;
; 15.817 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[22]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.593     ; 3.591      ;
; 15.817 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[20]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.593     ; 3.591      ;
; 15.902 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[27]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.588     ; 3.511      ;
; 15.902 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[18]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.588     ; 3.511      ;
; 15.903 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[23]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.576     ; 3.522      ;
; 15.919 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 20.000       ; -0.173     ; 3.956      ;
; 16.058 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[19]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.593     ; 3.350      ;
; 16.162 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[0]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.560     ; 3.279      ;
; 16.162 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[1]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.560     ; 3.279      ;
; 16.404 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 20.000       ; 0.019      ; 3.663      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~9                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~10                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~11                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.424 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~12                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.573     ; 3.004      ;
; 16.486 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[13]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.578     ; 2.937      ;
; 16.486 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[9]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.578     ; 2.937      ;
; 16.487 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[17]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.555     ; 2.959      ;
; 16.487 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[16]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.555     ; 2.959      ;
; 16.496 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[15]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.574     ; 2.931      ;
; 16.502 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[4]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.561     ; 2.938      ;
; 16.502 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[2]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.561     ; 2.938      ;
; 16.502 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[3]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.561     ; 2.938      ;
; 16.512 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[13]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.562     ; 2.927      ;
; 16.512 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[7]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.562     ; 2.927      ;
; 16.512 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[15]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.562     ; 2.927      ;
; 16.531 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[0]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.114     ; 3.356      ;
; 16.531 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.114     ; 3.356      ;
; 16.601 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[25]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.588     ; 2.812      ;
; 16.711 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[29]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.589     ; 2.701      ;
; 16.711 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[24]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.589     ; 2.701      ;
; 16.826 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.086     ; 3.089      ;
; 16.930 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[5]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.084     ; 2.987      ;
; 16.930 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[6]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.084     ; 2.987      ;
; 16.969 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.101     ; 2.931      ;
; 16.969 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.101     ; 2.931      ;
; 16.969 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[4]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.101     ; 2.931      ;
; 16.969 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.101     ; 2.931      ;
; 17.365 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.569     ; 2.067      ;
; 17.365 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.569     ; 2.067      ;
; 17.365 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.569     ; 2.067      ;
; 17.365 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.569     ; 2.067      ;
; 17.841 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.093     ; 2.067      ;
; 17.844 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[21]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.572     ; 1.585      ;
; 17.844 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[28]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.572     ; 1.585      ;
; 17.844 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[14]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.572     ; 1.585      ;
; 18.317 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[3]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.099     ; 1.585      ;
; 18.317 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[2]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.099     ; 1.585      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLK'                                                                                                                                                                                                                               ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.130 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[3]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.441      ;
; 1.130 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[2]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.441      ;
; 1.585 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.105      ; 1.902      ;
; 1.622 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[21]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.393     ; 1.441      ;
; 1.622 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[28]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.393     ; 1.441      ;
; 1.622 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[14]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.393     ; 1.441      ;
; 2.081 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.391     ; 1.902      ;
; 2.081 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.391     ; 1.902      ;
; 2.081 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.391     ; 1.902      ;
; 2.081 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.391     ; 1.902      ;
; 2.331 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.097      ; 2.640      ;
; 2.331 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.097      ; 2.640      ;
; 2.331 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[4]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.097      ; 2.640      ;
; 2.331 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.097      ; 2.640      ;
; 2.397 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[5]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.115      ; 2.724      ;
; 2.397 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.115      ; 2.724      ;
; 2.514 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.113      ; 2.839      ;
; 2.694 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[29]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.411     ; 2.495      ;
; 2.694 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[24]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.411     ; 2.495      ;
; 2.729 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[25]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.410     ; 2.531      ;
; 2.793 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[0]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.084      ; 3.089      ;
; 2.793 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.084      ; 3.089      ;
; 2.824 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[15]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.396     ; 2.640      ;
; 2.841 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.383     ; 2.670      ;
; 2.841 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[7]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.383     ; 2.670      ;
; 2.841 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.383     ; 2.670      ;
; 2.848 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[13]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.400     ; 2.660      ;
; 2.848 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[9]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.400     ; 2.660      ;
; 2.849 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.254      ; 3.357      ;
; 2.852 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[4]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.382     ; 2.682      ;
; 2.852 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.382     ; 2.682      ;
; 2.852 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.382     ; 2.682      ;
; 2.914 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[17]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.376     ; 2.750      ;
; 2.914 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[16]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.376     ; 2.750      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~9                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~10                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~11                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 2.946 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~12                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.395     ; 2.763      ;
; 3.134 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.381     ; 2.965      ;
; 3.134 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.381     ; 2.965      ;
; 3.214 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[19]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.381     ; 3.045      ;
; 3.262 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 3.555      ;
; 3.382 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[23]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.397     ; 3.197      ;
; 3.399 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[22]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.380     ; 3.231      ;
; 3.399 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[20]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.380     ; 3.231      ;
; 3.409 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[27]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.410     ; 3.211      ;
; 3.409 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[18]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.410     ; 3.211      ;
; 3.452 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[12]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.400     ; 3.264      ;
; 3.452 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[8]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.400     ; 3.264      ;
; 3.624 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[26]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.410     ; 3.426      ;
; 3.624 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[10]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.410     ; 3.426      ;
; 3.707 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[8]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.159      ; 4.078      ;
; 3.707 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[12]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.159      ; 4.078      ;
; 3.707 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.159      ; 4.078      ;
; 3.947 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[10]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.368     ; 3.791      ;
; 3.947 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.368     ; 3.791      ;
; 3.947 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.368     ; 3.791      ;
; 4.328 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[11]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.397     ; 4.143      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 19.020 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 47.18 MHz ; 47.18 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.195 ; -57.803           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.399 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; CLK   ; 15.058 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLK   ; 1.036 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 9.488 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.195 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~929  ; CLK          ; CLK         ; 20.000       ; -0.443     ; 20.754     ;
; -1.135 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~96   ; CLK          ; CLK         ; 20.000       ; -0.009     ; 21.128     ;
; -1.115 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~672  ; CLK          ; CLK         ; 20.000       ; -0.048     ; 21.069     ;
; -1.114 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~960  ; CLK          ; CLK         ; 20.000       ; -0.020     ; 21.096     ;
; -1.094 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~0    ; CLK          ; CLK         ; 20.000       ; 0.032      ; 21.128     ;
; -1.084 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~768  ; CLK          ; CLK         ; 20.000       ; -0.027     ; 21.059     ;
; -1.079 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~192  ; CLK          ; CLK         ; 20.000       ; -0.012     ; 21.069     ;
; -1.078 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~928  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 21.078     ;
; -1.076 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~160  ; CLK          ; CLK         ; 20.000       ; -0.007     ; 21.071     ;
; -1.073 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~800  ; CLK          ; CLK         ; 20.000       ; -0.007     ; 21.068     ;
; -1.068 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~576  ; CLK          ; CLK         ; 20.000       ; 0.022      ; 21.092     ;
; -1.046 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~640  ; CLK          ; CLK         ; 20.000       ; 0.014      ; 21.062     ;
; -1.035 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~544  ; CLK          ; CLK         ; 20.000       ; 0.040      ; 21.077     ;
; -1.029 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~416  ; CLK          ; CLK         ; 20.000       ; 0.016      ; 21.047     ;
; -1.014 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~448  ; CLK          ; CLK         ; 20.000       ; -0.018     ; 20.998     ;
; -0.979 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~736  ; CLK          ; CLK         ; 20.000       ; 0.025      ; 21.006     ;
; -0.932 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~864  ; CLK          ; CLK         ; 20.000       ; 0.067      ; 21.001     ;
; -0.912 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~224  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 20.912     ;
; -0.850 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~352  ; CLK          ; CLK         ; 20.000       ; 0.029      ; 20.881     ;
; -0.841 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~128  ; CLK          ; CLK         ; 20.000       ; 0.039      ; 20.882     ;
; -0.832 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~417  ; CLK          ; CLK         ; 20.000       ; -0.045     ; 20.789     ;
; -0.832 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~97   ; CLK          ; CLK         ; 20.000       ; -0.009     ; 20.825     ;
; -0.827 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~641  ; CLK          ; CLK         ; 20.000       ; -0.026     ; 20.803     ;
; -0.826 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~288  ; CLK          ; CLK         ; 20.000       ; -0.027     ; 20.801     ;
; -0.824 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~321  ; CLK          ; CLK         ; 20.000       ; -0.035     ; 20.791     ;
; -0.815 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~992  ; CLK          ; CLK         ; 20.000       ; -0.033     ; 20.784     ;
; -0.815 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~385  ; CLK          ; CLK         ; 20.000       ; 0.015      ; 20.832     ;
; -0.809 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~545  ; CLK          ; CLK         ; 20.000       ; -0.016     ; 20.795     ;
; -0.808 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~256  ; CLK          ; CLK         ; 20.000       ; 0.071      ; 20.881     ;
; -0.801 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~384  ; CLK          ; CLK         ; 20.000       ; -0.014     ; 20.789     ;
; -0.798 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~225  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 20.798     ;
; -0.793 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~1    ; CLK          ; CLK         ; 20.000       ; 0.032      ; 20.827     ;
; -0.787 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~673  ; CLK          ; CLK         ; 20.000       ; 0.001      ; 20.790     ;
; -0.784 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~320  ; CLK          ; CLK         ; 20.000       ; 0.014      ; 20.800     ;
; -0.781 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~769  ; CLK          ; CLK         ; 20.000       ; 0.016      ; 20.799     ;
; -0.775 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~608  ; CLK          ; CLK         ; 20.000       ; 0.008      ; 20.785     ;
; -0.775 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~449  ; CLK          ; CLK         ; 20.000       ; 0.057      ; 20.834     ;
; -0.775 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~289  ; CLK          ; CLK         ; 20.000       ; 0.046      ; 20.823     ;
; -0.770 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~801  ; CLK          ; CLK         ; 20.000       ; 0.026      ; 20.798     ;
; -0.730 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~32   ; CLK          ; CLK         ; 20.000       ; -0.001     ; 20.731     ;
; -0.723 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~714  ; CLK          ; CLK         ; 20.000       ; -0.446     ; 20.279     ;
; -0.721 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~64   ; CLK          ; CLK         ; 20.000       ; 0.040      ; 20.763     ;
; -0.705 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~161  ; CLK          ; CLK         ; 20.000       ; 0.025      ; 20.732     ;
; -0.688 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~704  ; CLK          ; CLK         ; 20.000       ; -0.027     ; 20.663     ;
; -0.666 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~193  ; CLK          ; CLK         ; 20.000       ; 0.067      ; 20.735     ;
; -0.664 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~983  ; CLK          ; CLK         ; 20.000       ; -0.025     ; 20.641     ;
; -0.645 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~832  ; CLK          ; CLK         ; 20.000       ; 0.015      ; 20.662     ;
; -0.635 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~129  ; CLK          ; CLK         ; 20.000       ; 0.039      ; 20.676     ;
; -0.629 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~896  ; CLK          ; CLK         ; 20.000       ; 0.029      ; 20.660     ;
; -0.606 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~961  ; CLK          ; CLK         ; 20.000       ; 0.011      ; 20.619     ;
; -0.584 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~512  ; CLK          ; CLK         ; 20.000       ; 0.070      ; 20.656     ;
; -0.579 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~353  ; CLK          ; CLK         ; 20.000       ; 0.029      ; 20.610     ;
; -0.563 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~577  ; CLK          ; CLK         ; 20.000       ; 0.053      ; 20.618     ;
; -0.537 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~257  ; CLK          ; CLK         ; 20.000       ; 0.071      ; 20.610     ;
; -0.510 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~993  ; CLK          ; CLK         ; 20.000       ; -0.033     ; 20.479     ;
; -0.509 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~705  ; CLK          ; CLK         ; 20.000       ; -0.044     ; 20.467     ;
; -0.501 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~65   ; CLK          ; CLK         ; 20.000       ; -0.045     ; 20.458     ;
; -0.497 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~33   ; CLK          ; CLK         ; 20.000       ; -0.004     ; 20.495     ;
; -0.438 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~833  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 20.438     ;
; -0.434 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~609  ; CLK          ; CLK         ; 20.000       ; 0.008      ; 20.444     ;
; -0.395 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~865  ; CLK          ; CLK         ; 20.000       ; -0.061     ; 20.336     ;
; -0.364 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~480  ; CLK          ; CLK         ; 20.000       ; 0.008      ; 20.374     ;
; -0.354 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~737  ; CLK          ; CLK         ; 20.000       ; -0.019     ; 20.337     ;
; -0.344 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[10]              ; CLK          ; CLK         ; 20.000       ; -0.446     ; 19.900     ;
; -0.344 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[14]              ; CLK          ; CLK         ; 20.000       ; -0.446     ; 19.900     ;
; -0.344 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[11]              ; CLK          ; CLK         ; 20.000       ; -0.446     ; 19.900     ;
; -0.319 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~746  ; CLK          ; CLK         ; 20.000       ; -0.026     ; 20.295     ;
; -0.297 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~897  ; CLK          ; CLK         ; 20.000       ; 0.029      ; 20.328     ;
; -0.288 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[4]               ; CLK          ; CLK         ; 20.000       ; -0.443     ; 19.847     ;
; -0.288 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[2]               ; CLK          ; CLK         ; 20.000       ; -0.443     ; 19.847     ;
; -0.288 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[3]               ; CLK          ; CLK         ; 20.000       ; -0.443     ; 19.847     ;
; -0.272 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~874  ; CLK          ; CLK         ; 20.000       ; 0.020      ; 20.294     ;
; -0.267 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~124  ; CLK          ; CLK         ; 20.000       ; -0.031     ; 20.238     ;
; -0.264 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[13]              ; CLK          ; CLK         ; 20.000       ; -0.445     ; 19.821     ;
; -0.264 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[7]               ; CLK          ; CLK         ; 20.000       ; -0.445     ; 19.821     ;
; -0.264 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[15]              ; CLK          ; CLK         ; 20.000       ; -0.445     ; 19.821     ;
; -0.237 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[0]               ; CLK          ; CLK         ; 20.000       ; -0.443     ; 19.796     ;
; -0.237 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[1]               ; CLK          ; CLK         ; 20.000       ; -0.443     ; 19.796     ;
; -0.230 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~60   ; CLK          ; CLK         ; 20.000       ; 0.008      ; 20.240     ;
; -0.226 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~28   ; CLK          ; CLK         ; 20.000       ; 0.011      ; 20.239     ;
; -0.223 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~513  ; CLK          ; CLK         ; 20.000       ; 0.070      ; 20.295     ;
; -0.189 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~476  ; CLK          ; CLK         ; 20.000       ; -0.016     ; 20.175     ;
; -0.187 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~92   ; CLK          ; CLK         ; 20.000       ; 0.050      ; 20.239     ;
; -0.183 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~668  ; CLK          ; CLK         ; 20.000       ; 0.012      ; 20.197     ;
; -0.175 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~682  ; CLK          ; CLK         ; 20.000       ; -0.030     ; 20.147     ;
; -0.165 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~42   ; CLK          ; CLK         ; 20.000       ; -0.038     ; 20.129     ;
; -0.151 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~412  ; CLK          ; CLK         ; 20.000       ; 0.025      ; 20.178     ;
; -0.143 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~778  ; CLK          ; CLK         ; 20.000       ; -0.038     ; 20.107     ;
; -0.138 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~938  ; CLK          ; CLK         ; 20.000       ; 0.009      ; 20.149     ;
; -0.134 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~1002 ; CLK          ; CLK         ; 20.000       ; -0.026     ; 20.110     ;
; -0.132 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~810  ; CLK          ; CLK         ; 20.000       ; 0.011      ; 20.145     ;
; -0.130 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~234  ; CLK          ; CLK         ; 20.000       ; -0.028     ; 20.104     ;
; -0.127 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~956  ; CLK          ; CLK         ; 20.000       ; 0.009      ; 20.138     ;
; -0.124 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~202  ; CLK          ; CLK         ; 20.000       ; -0.021     ; 20.105     ;
; -0.124 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~74   ; CLK          ; CLK         ; 20.000       ; 0.003      ; 20.129     ;
; -0.116 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[5]               ; CLK          ; CLK         ; 20.000       ; 0.002      ; 20.120     ;
; -0.116 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[6]               ; CLK          ; CLK         ; 20.000       ; 0.002      ; 20.120     ;
; -0.103 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~1020 ; CLK          ; CLK         ; 20.000       ; 0.011      ; 20.116     ;
; -0.102 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~650  ; CLK          ; CLK         ; 20.000       ; 0.003      ; 20.107     ;
; -0.100 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~554  ; CLK          ; CLK         ; 20.000       ; 0.050      ; 20.152     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.399 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]   ; CLK          ; CLK         ; 0.000        ; 0.090      ; 0.684      ;
; 0.418 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~12     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.684      ;
; 0.455 ; RSTN_d                                                                ; rst_n                                                    ; CLK          ; CLK         ; 0.000        ; 0.089      ; 0.739      ;
; 0.686 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~8      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.952      ;
; 0.686 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~10     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.955      ;
; 0.692 ; system_top:system_top|hex_display:hex_display|cnt~1                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~9      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.958      ;
; 0.710 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~11     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~11     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.979      ;
; 0.718 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.984      ;
; 0.722 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 0.988      ;
; 0.739 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.005      ;
; 0.740 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.006      ;
; 0.874 ; system_top:system_top|hex_display:hex_display|cnt~0                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.140      ;
; 0.883 ; system_top:system_top|hex_display:hex_display|cnt~13                  ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.149      ;
; 0.940 ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out               ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]    ; CLK          ; CLK         ; 0.000        ; 0.089      ; 1.224      ;
; 1.007 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~10     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~9      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.274      ;
; 1.009 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~8      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.275      ;
; 1.009 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.275      ;
; 1.009 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~10     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.275      ;
; 1.009 ; system_top:system_top|hex_display:hex_display|cnt~1                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.275      ;
; 1.010 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.276      ;
; 1.010 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.276      ;
; 1.013 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.279      ;
; 1.013 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.279      ;
; 1.022 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.288      ;
; 1.024 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~9      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.290      ;
; 1.025 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~9      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.291      ;
; 1.026 ; system_top:system_top|hex_display:hex_display|cnt~1                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.292      ;
; 1.026 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.292      ;
; 1.026 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.292      ;
; 1.026 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.292      ;
; 1.040 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.306      ;
; 1.042 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.308      ;
; 1.055 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.321      ;
; 1.058 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.324      ;
; 1.062 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]    ; CLK          ; CLK         ; 0.000        ; 0.088      ; 1.345      ;
; 1.100 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~8      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.366      ;
; 1.101 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.367      ;
; 1.101 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.367      ;
; 1.108 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.374      ;
; 1.108 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.374      ;
; 1.129 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.395      ;
; 1.130 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.396      ;
; 1.130 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.396      ;
; 1.130 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~8      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.396      ;
; 1.131 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.397      ;
; 1.131 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.397      ;
; 1.131 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~8      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.397      ;
; 1.132 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.398      ;
; 1.132 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.398      ;
; 1.135 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.401      ;
; 1.135 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.401      ;
; 1.139 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.405      ;
; 1.143 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]    ; CLK          ; CLK         ; 0.000        ; 0.089      ; 1.427      ;
; 1.144 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.410      ;
; 1.146 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.412      ;
; 1.147 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~7      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.413      ;
; 1.148 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.414      ;
; 1.148 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.414      ;
; 1.148 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.414      ;
; 1.162 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]   ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.428      ;
; 1.175 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]    ; CLK          ; CLK         ; 0.000        ; 0.089      ; 1.459      ;
; 1.200 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]    ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.485      ;
; 1.222 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.488      ;
; 1.223 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.489      ;
; 1.229 ; system_top:system_top|hex_display:hex_display|cnt~0                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.495      ;
; 1.230 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.496      ;
; 1.230 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.496      ;
; 1.245 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~929 ; system_top:system_top|hex_display:hex_display|tmp_buf[1] ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.512      ;
; 1.251 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.517      ;
; 1.252 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.518      ;
; 1.252 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.518      ;
; 1.252 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.518      ;
; 1.253 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.519      ;
; 1.253 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~6      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.519      ;
; 1.254 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.520      ;
; 1.257 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.523      ;
; 1.257 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.523      ;
; 1.266 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.532      ;
; 1.268 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.534      ;
; 1.269 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~5      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.535      ;
; 1.270 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~3      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.536      ;
; 1.270 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~13     ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.536      ;
; 1.302 ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out               ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]    ; CLK          ; CLK         ; 0.000        ; 0.089      ; 1.586      ;
; 1.336 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]   ; CLK          ; CLK         ; 0.000        ; -0.380     ; 1.151      ;
; 1.344 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~4      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.610      ;
; 1.345 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~2      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.611      ;
; 1.352 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.618      ;
; 1.373 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~0      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.639      ;
; 1.374 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~1      ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.640      ;
+-------+-----------------------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLK'                                                                                                                                                                                                                                ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.058 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[11]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.533     ; 4.411      ;
; 15.454 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[10]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.536     ; 4.012      ;
; 15.454 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[14]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.536     ; 4.012      ;
; 15.454 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[11]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.536     ; 4.012      ;
; 15.701 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[8]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.061     ; 4.240      ;
; 15.701 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[12]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.061     ; 4.240      ;
; 15.701 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[9]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.061     ; 4.240      ;
; 15.925 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[26]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.544     ; 3.533      ;
; 15.925 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[10]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.544     ; 3.533      ;
; 16.044 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[12]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.536     ; 3.422      ;
; 16.044 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[8]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.536     ; 3.422      ;
; 16.082 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[22]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.545     ; 3.375      ;
; 16.082 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[20]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.545     ; 3.375      ;
; 16.137 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[23]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.534     ; 3.331      ;
; 16.172 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[27]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.544     ; 3.286      ;
; 16.172 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[18]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.544     ; 3.286      ;
; 16.186 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 20.000       ; -0.173     ; 3.680      ;
; 16.302 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[19]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.546     ; 3.154      ;
; 16.400 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[0]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.518     ; 3.084      ;
; 16.400 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[1]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.518     ; 3.084      ;
; 16.642 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 20.000       ; 0.021      ; 3.418      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~9                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~10                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~11                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.656 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~12                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.531     ; 2.815      ;
; 16.711 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[13]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.536     ; 2.755      ;
; 16.711 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[9]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.536     ; 2.755      ;
; 16.712 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[17]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.513     ; 2.777      ;
; 16.712 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[16]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.513     ; 2.777      ;
; 16.726 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[0]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.106     ; 3.170      ;
; 16.726 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.106     ; 3.170      ;
; 16.727 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[4]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.518     ; 2.757      ;
; 16.727 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[2]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.518     ; 2.757      ;
; 16.727 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[3]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.518     ; 2.757      ;
; 16.730 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[15]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.532     ; 2.740      ;
; 16.735 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[13]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.520     ; 2.747      ;
; 16.735 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[7]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.520     ; 2.747      ;
; 16.735 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[15]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.520     ; 2.747      ;
; 16.815 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[25]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.544     ; 2.643      ;
; 16.941 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[29]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.546     ; 2.515      ;
; 16.941 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[24]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.546     ; 2.515      ;
; 17.050 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.070     ; 2.882      ;
; 17.131 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[5]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.073     ; 2.798      ;
; 17.131 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[6]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.073     ; 2.798      ;
; 17.171 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 2.740      ;
; 17.171 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 2.740      ;
; 17.171 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[4]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.091     ; 2.740      ;
; 17.171 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.091     ; 2.740      ;
; 17.533 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.528     ; 1.941      ;
; 17.533 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.528     ; 1.941      ;
; 17.533 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.528     ; 1.941      ;
; 17.533 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.528     ; 1.941      ;
; 17.984 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.077     ; 1.941      ;
; 18.045 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[21]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.530     ; 1.427      ;
; 18.045 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[28]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.530     ; 1.427      ;
; 18.045 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[14]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.530     ; 1.427      ;
; 18.486 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[3]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.089     ; 1.427      ;
; 18.486 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[2]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.089     ; 1.427      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLK'                                                                                                                                                                                                                                ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.036 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[3]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.089      ; 1.320      ;
; 1.036 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[2]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.089      ; 1.320      ;
; 1.407 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.102      ; 1.704      ;
; 1.495 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[21]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.370     ; 1.320      ;
; 1.495 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[28]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.370     ; 1.320      ;
; 1.495 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[14]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.370     ; 1.320      ;
; 1.877 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.368     ; 1.704      ;
; 1.877 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.368     ; 1.704      ;
; 1.877 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.368     ; 1.704      ;
; 1.877 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.368     ; 1.704      ;
; 2.077 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.087      ; 2.359      ;
; 2.077 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.087      ; 2.359      ;
; 2.077 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[4]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.087      ; 2.359      ;
; 2.077 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.087      ; 2.359      ;
; 2.145 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[5]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.106      ; 2.446      ;
; 2.145 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.106      ; 2.446      ;
; 2.249 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.109      ; 2.553      ;
; 2.431 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[29]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.386     ; 2.240      ;
; 2.431 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[24]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.386     ; 2.240      ;
; 2.450 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[25]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.385     ; 2.260      ;
; 2.498 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[0]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 2.764      ;
; 2.498 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.071      ; 2.764      ;
; 2.536 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[15]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.372     ; 2.359      ;
; 2.557 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.231      ; 3.018      ;
; 2.565 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.359     ; 2.401      ;
; 2.565 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[7]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.359     ; 2.401      ;
; 2.565 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.359     ; 2.401      ;
; 2.570 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[13]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.376     ; 2.389      ;
; 2.570 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[9]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.376     ; 2.389      ;
; 2.576 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[4]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.358     ; 2.413      ;
; 2.576 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.358     ; 2.413      ;
; 2.576 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.358     ; 2.413      ;
; 2.625 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[17]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.353     ; 2.467      ;
; 2.625 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[16]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.353     ; 2.467      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~9                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~10                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~11                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.647 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~12                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.371     ; 2.471      ;
; 2.826 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.357     ; 2.664      ;
; 2.826 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.357     ; 2.664      ;
; 2.899 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[19]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.357     ; 2.737      ;
; 2.971 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.014      ; 3.215      ;
; 3.044 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[23]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.375     ; 2.864      ;
; 3.067 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[22]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.355     ; 2.907      ;
; 3.067 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[20]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.355     ; 2.907      ;
; 3.080 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[27]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.385     ; 2.890      ;
; 3.080 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[18]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.385     ; 2.890      ;
; 3.109 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[12]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.377     ; 2.927      ;
; 3.109 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[8]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.377     ; 2.927      ;
; 3.259 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[26]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.385     ; 3.069      ;
; 3.259 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[10]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.385     ; 3.069      ;
; 3.315 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[8]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.149      ; 3.659      ;
; 3.315 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[12]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.149      ; 3.659      ;
; 3.315 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.149      ; 3.659      ;
; 3.550 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[10]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.346     ; 3.399      ;
; 3.550 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.346     ; 3.399      ;
; 3.550 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.346     ; 3.399      ;
; 3.907 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[11]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.374     ; 3.728      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 19.117 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; 10.354 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.187 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; CLK   ; 17.621 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; CLK   ; 0.482 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 9.378 ; 0.000                            ;
+-------+-------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.354 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~929  ; CLK          ; CLK         ; 20.000       ; -0.233     ; 9.400      ;
; 10.359 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~96   ; CLK          ; CLK         ; 20.000       ; -0.039     ; 9.589      ;
; 10.367 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~960  ; CLK          ; CLK         ; 20.000       ; -0.047     ; 9.573      ;
; 10.369 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~928  ; CLK          ; CLK         ; 20.000       ; -0.044     ; 9.574      ;
; 10.374 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~0    ; CLK          ; CLK         ; 20.000       ; -0.024     ; 9.589      ;
; 10.376 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~768  ; CLK          ; CLK         ; 20.000       ; -0.049     ; 9.562      ;
; 10.384 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~544  ; CLK          ; CLK         ; 20.000       ; -0.030     ; 9.573      ;
; 10.386 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~576  ; CLK          ; CLK         ; 20.000       ; -0.033     ; 9.568      ;
; 10.386 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~672  ; CLK          ; CLK         ; 20.000       ; -0.063     ; 9.538      ;
; 10.389 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~640  ; CLK          ; CLK         ; 20.000       ; -0.034     ; 9.564      ;
; 10.389 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~983  ; CLK          ; CLK         ; 20.000       ; -0.049     ; 9.549      ;
; 10.394 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~192  ; CLK          ; CLK         ; 20.000       ; -0.049     ; 9.544      ;
; 10.395 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~160  ; CLK          ; CLK         ; 20.000       ; -0.046     ; 9.546      ;
; 10.401 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~800  ; CLK          ; CLK         ; 20.000       ; -0.049     ; 9.537      ;
; 10.426 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~448  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 9.506      ;
; 10.427 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~416  ; CLK          ; CLK         ; 20.000       ; -0.039     ; 9.521      ;
; 10.428 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~736  ; CLK          ; CLK         ; 20.000       ; -0.031     ; 9.528      ;
; 10.429 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~288  ; CLK          ; CLK         ; 20.000       ; -0.049     ; 9.509      ;
; 10.430 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~224  ; CLK          ; CLK         ; 20.000       ; -0.036     ; 9.521      ;
; 10.436 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~128  ; CLK          ; CLK         ; 20.000       ; -0.022     ; 9.529      ;
; 10.444 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~320  ; CLK          ; CLK         ; 20.000       ; -0.034     ; 9.509      ;
; 10.447 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~864  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 9.523      ;
; 10.468 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~352  ; CLK          ; CLK         ; 20.000       ; -0.026     ; 9.493      ;
; 10.472 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~321  ; CLK          ; CLK         ; 20.000       ; -0.054     ; 9.461      ;
; 10.483 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~256  ; CLK          ; CLK         ; 20.000       ; -0.012     ; 9.492      ;
; 10.486 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~97   ; CLK          ; CLK         ; 20.000       ; -0.039     ; 9.462      ;
; 10.490 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~385  ; CLK          ; CLK         ; 20.000       ; -0.033     ; 9.464      ;
; 10.490 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~417  ; CLK          ; CLK         ; 20.000       ; -0.062     ; 9.435      ;
; 10.498 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~641  ; CLK          ; CLK         ; 20.000       ; -0.061     ; 9.428      ;
; 10.499 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~1    ; CLK          ; CLK         ; 20.000       ; -0.024     ; 9.464      ;
; 10.501 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~384  ; CLK          ; CLK         ; 20.000       ; -0.051     ; 9.435      ;
; 10.502 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~449  ; CLK          ; CLK         ; 20.000       ; -0.019     ; 9.466      ;
; 10.505 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~992  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 9.427      ;
; 10.505 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~289  ; CLK          ; CLK         ; 20.000       ; -0.027     ; 9.455      ;
; 10.506 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~545  ; CLK          ; CLK         ; 20.000       ; -0.042     ; 9.439      ;
; 10.506 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~673  ; CLK          ; CLK         ; 20.000       ; -0.046     ; 9.435      ;
; 10.513 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~225  ; CLK          ; CLK         ; 20.000       ; -0.036     ; 9.438      ;
; 10.516 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~32   ; CLK          ; CLK         ; 20.000       ; -0.043     ; 9.428      ;
; 10.516 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~769  ; CLK          ; CLK         ; 20.000       ; -0.048     ; 9.423      ;
; 10.516 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~801  ; CLK          ; CLK         ; 20.000       ; -0.028     ; 9.443      ;
; 10.518 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~608  ; CLK          ; CLK         ; 20.000       ; -0.040     ; 9.429      ;
; 10.537 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~64   ; CLK          ; CLK         ; 20.000       ; -0.029     ; 9.421      ;
; 10.539 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~714  ; CLK          ; CLK         ; 20.000       ; -0.235     ; 9.213      ;
; 10.563 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~161  ; CLK          ; CLK         ; 20.000       ; -0.028     ; 9.396      ;
; 10.566 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~129  ; CLK          ; CLK         ; 20.000       ; -0.022     ; 9.399      ;
; 10.572 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~961  ; CLK          ; CLK         ; 20.000       ; -0.037     ; 9.378      ;
; 10.574 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~193  ; CLK          ; CLK         ; 20.000       ; -0.014     ; 9.399      ;
; 10.580 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~353  ; CLK          ; CLK         ; 20.000       ; -0.026     ; 9.381      ;
; 10.588 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~577  ; CLK          ; CLK         ; 20.000       ; -0.023     ; 9.376      ;
; 10.592 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~704  ; CLK          ; CLK         ; 20.000       ; -0.053     ; 9.342      ;
; 10.595 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~257  ; CLK          ; CLK         ; 20.000       ; -0.012     ; 9.380      ;
; 10.603 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~896  ; CLK          ; CLK         ; 20.000       ; -0.027     ; 9.357      ;
; 10.608 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~832  ; CLK          ; CLK         ; 20.000       ; -0.038     ; 9.341      ;
; 10.620 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~65   ; CLK          ; CLK         ; 20.000       ; -0.061     ; 9.306      ;
; 10.621 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~512  ; CLK          ; CLK         ; 20.000       ; -0.013     ; 9.353      ;
; 10.628 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[10]              ; CLK          ; CLK         ; 20.000       ; -0.235     ; 9.124      ;
; 10.628 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[14]              ; CLK          ; CLK         ; 20.000       ; -0.235     ; 9.124      ;
; 10.628 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[11]              ; CLK          ; CLK         ; 20.000       ; -0.235     ; 9.124      ;
; 10.629 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~705  ; CLK          ; CLK         ; 20.000       ; -0.062     ; 9.296      ;
; 10.634 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~833  ; CLK          ; CLK         ; 20.000       ; -0.048     ; 9.305      ;
; 10.636 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~33   ; CLK          ; CLK         ; 20.000       ; -0.046     ; 9.305      ;
; 10.646 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~993  ; CLK          ; CLK         ; 20.000       ; -0.055     ; 9.286      ;
; 10.647 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~865  ; CLK          ; CLK         ; 20.000       ; -0.074     ; 9.266      ;
; 10.653 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~746  ; CLK          ; CLK         ; 20.000       ; -0.051     ; 9.283      ;
; 10.657 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~609  ; CLK          ; CLK         ; 20.000       ; -0.040     ; 9.290      ;
; 10.660 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~737  ; CLK          ; CLK         ; 20.000       ; -0.060     ; 9.267      ;
; 10.667 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[4]               ; CLK          ; CLK         ; 20.000       ; -0.234     ; 9.086      ;
; 10.667 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[2]               ; CLK          ; CLK         ; 20.000       ; -0.234     ; 9.086      ;
; 10.667 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[3]               ; CLK          ; CLK         ; 20.000       ; -0.234     ; 9.086      ;
; 10.670 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~874  ; CLK          ; CLK         ; 20.000       ; -0.035     ; 9.282      ;
; 10.690 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[13]              ; CLK          ; CLK         ; 20.000       ; -0.235     ; 9.062      ;
; 10.690 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[7]               ; CLK          ; CLK         ; 20.000       ; -0.235     ; 9.062      ;
; 10.690 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[15]              ; CLK          ; CLK         ; 20.000       ; -0.235     ; 9.062      ;
; 10.704 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[0]               ; CLK          ; CLK         ; 20.000       ; -0.233     ; 9.050      ;
; 10.704 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[1]               ; CLK          ; CLK         ; 20.000       ; -0.233     ; 9.050      ;
; 10.730 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[5]               ; CLK          ; CLK         ; 20.000       ; -0.045     ; 9.212      ;
; 10.730 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[6]               ; CLK          ; CLK         ; 20.000       ; -0.045     ; 9.212      ;
; 10.731 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~480  ; CLK          ; CLK         ; 20.000       ; -0.040     ; 9.216      ;
; 10.749 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~897  ; CLK          ; CLK         ; 20.000       ; -0.027     ; 9.211      ;
; 10.750 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~682  ; CLK          ; CLK         ; 20.000       ; -0.052     ; 9.185      ;
; 10.758 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~513  ; CLK          ; CLK         ; 20.000       ; -0.013     ; 9.216      ;
; 10.760 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~938  ; CLK          ; CLK         ; 20.000       ; -0.039     ; 9.188      ;
; 10.763 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~778  ; CLK          ; CLK         ; 20.000       ; -0.057     ; 9.167      ;
; 10.764 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~234  ; CLK          ; CLK         ; 20.000       ; -0.053     ; 9.170      ;
; 10.767 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~810  ; CLK          ; CLK         ; 20.000       ; -0.037     ; 9.183      ;
; 10.770 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~554  ; CLK          ; CLK         ; 20.000       ; -0.025     ; 9.192      ;
; 10.772 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~124  ; CLK          ; CLK         ; 20.000       ; -0.054     ; 9.161      ;
; 10.773 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~138  ; CLK          ; CLK         ; 20.000       ; -0.038     ; 9.176      ;
; 10.775 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~202  ; CLK          ; CLK         ; 20.000       ; -0.050     ; 9.162      ;
; 10.778 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~650  ; CLK          ; CLK         ; 20.000       ; -0.042     ; 9.167      ;
; 10.782 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~60   ; CLK          ; CLK         ; 20.000       ; -0.041     ; 9.164      ;
; 10.784 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~28   ; CLK          ; CLK         ; 20.000       ; -0.040     ; 9.163      ;
; 10.788 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~42   ; CLK          ; CLK         ; 20.000       ; -0.057     ; 9.142      ;
; 10.796 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~92   ; CLK          ; CLK         ; 20.000       ; -0.028     ; 9.163      ;
; 10.803 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~74   ; CLK          ; CLK         ; 20.000       ; -0.042     ; 9.142      ;
; 10.812 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~668  ; CLK          ; CLK         ; 20.000       ; -0.038     ; 9.137      ;
; 10.815 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~1002 ; CLK          ; CLK         ; 20.000       ; -0.050     ; 9.122      ;
; 10.819 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[8]               ; CLK          ; CLK         ; 20.000       ; -0.036     ; 9.132      ;
; 10.819 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[12]              ; CLK          ; CLK         ; 20.000       ; -0.036     ; 9.132      ;
; 10.819 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; system_top:system_top|hex_display:hex_display|tmp_buf[9]               ; CLK          ; CLK         ; 20.000       ; -0.036     ; 9.132      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; RSTN_d                                                                ; rst_n                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.315      ;
; 0.195 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~12                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.314      ;
; 0.294 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~10                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; system_top:system_top|hex_display:hex_display|cnt~1                   ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~9                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.416      ;
; 0.301 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~11                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.420      ;
; 0.305 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~11                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.424      ;
; 0.312 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.431      ;
; 0.315 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.434      ;
; 0.317 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.436      ;
; 0.323 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.442      ;
; 0.371 ; system_top:system_top|hex_display:hex_display|cnt~0                   ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.490      ;
; 0.377 ; system_top:system_top|hex_display:hex_display|cnt~13                  ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.496      ;
; 0.432 ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out               ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.559      ;
; 0.443 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~9                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.562      ;
; 0.444 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.564      ;
; 0.445 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.564      ;
; 0.448 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.576      ;
; 0.454 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~10                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; system_top:system_top|hex_display:hex_display|cnt~1                   ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.574      ;
; 0.457 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~9                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~10                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; system_top:system_top|hex_display:hex_display|cnt~1                   ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.577      ;
; 0.458 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.577      ;
; 0.460 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~9                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.580      ;
; 0.470 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.589      ;
; 0.473 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.592      ;
; 0.481 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.600      ;
; 0.489 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.616      ;
; 0.506 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.625      ;
; 0.507 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.634      ;
; 0.507 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.626      ;
; 0.508 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.627      ;
; 0.508 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.627      ;
; 0.509 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.628      ;
; 0.510 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.629      ;
; 0.510 ; system_top:system_top|hex_display:hex_display|cnt~2                   ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.629      ;
; 0.511 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.630      ;
; 0.512 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]                 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.639      ;
; 0.520 ; system_top:system_top|hex_display:hex_display|cnt~0                   ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.639      ;
; 0.521 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.640      ;
; 0.523 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.642      ;
; 0.524 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; system_top:system_top|hex_display:hex_display|cnt~3                   ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.643      ;
; 0.524 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.643      ;
; 0.526 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.645      ;
; 0.536 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.655      ;
; 0.551 ; system_top:system_top|cpu_top:cpu_top|core:core|regfile:regfile|r~929 ; system_top:system_top|hex_display:hex_display|tmp_buf[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.670      ;
; 0.572 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.691      ;
; 0.573 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.692      ;
; 0.574 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.693      ;
; 0.574 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.693      ;
; 0.575 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.694      ;
; 0.576 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.695      ;
; 0.577 ; system_top:system_top|hex_display:hex_display|cnt~4                   ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.696      ;
; 0.577 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.696      ;
; 0.578 ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.155     ; 0.507      ;
; 0.586 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.705      ;
; 0.586 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.705      ;
; 0.587 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.706      ;
; 0.587 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.706      ;
; 0.589 ; system_top:system_top|hex_display:hex_display|cnt~11                  ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.708      ;
; 0.589 ; system_top:system_top|hex_display:hex_display|cnt~7                   ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.708      ;
; 0.589 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.708      ;
; 0.590 ; system_top:system_top|hex_display:hex_display|cnt~9                   ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.709      ;
; 0.590 ; system_top:system_top|hex_display:hex_display|cnt~5                   ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.709      ;
; 0.592 ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out               ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.719      ;
; 0.592 ; system_top:system_top|hex_display:hex_display|cnt~12                  ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.711      ;
; 0.613 ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                 ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.217      ; 0.934      ;
; 0.638 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.757      ;
; 0.639 ; system_top:system_top|hex_display:hex_display|cnt~8                   ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.758      ;
; 0.640 ; system_top:system_top|hex_display:hex_display|cnt~6                   ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.759      ;
; 0.641 ; system_top:system_top|hex_display:hex_display|cnt~10                  ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.760      ;
+-------+-----------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLK'                                                                                                                                                                                                                                ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.621 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[11]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.230     ; 2.136      ;
; 17.822 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[10]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.234     ; 1.931      ;
; 17.822 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[14]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.234     ; 1.931      ;
; 17.822 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[11]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.234     ; 1.931      ;
; 17.844 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[8]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.035     ; 2.108      ;
; 17.844 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[12]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.035     ; 2.108      ;
; 17.844 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[9]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.035     ; 2.108      ;
; 17.992 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[26]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.237     ; 1.758      ;
; 17.992 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[10]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.237     ; 1.758      ;
; 18.094 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[12]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.234     ; 1.659      ;
; 18.094 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[8]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.234     ; 1.659      ;
; 18.103 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[27]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.238     ; 1.646      ;
; 18.103 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[18]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.238     ; 1.646      ;
; 18.111 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[22]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.239     ; 1.637      ;
; 18.111 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[20]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.239     ; 1.637      ;
; 18.122 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[23]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.633      ;
; 18.180 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 20.000       ; -0.052     ; 1.777      ;
; 18.200 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[19]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.240     ; 1.547      ;
; 18.255 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[0]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.222     ; 1.510      ;
; 18.255 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[1]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.222     ; 1.510      ;
; 18.373 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[17]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.221     ; 1.393      ;
; 18.373 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[16]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.221     ; 1.393      ;
; 18.376 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[0]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.044     ; 1.567      ;
; 18.376 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.044     ; 1.567      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~9                                                                                                                      ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~10                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~11                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.378 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~12                                                                                                                     ; CLK          ; CLK         ; 20.000       ; -0.232     ; 1.377      ;
; 18.402 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[4]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.223     ; 1.362      ;
; 18.402 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[2]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.223     ; 1.362      ;
; 18.402 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[3]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.223     ; 1.362      ;
; 18.414 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[13]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.224     ; 1.349      ;
; 18.414 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[7]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.224     ; 1.349      ;
; 18.414 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[15]                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.224     ; 1.349      ;
; 18.416 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[13]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.234     ; 1.337      ;
; 18.416 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[9]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.234     ; 1.337      ;
; 18.454 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 20.000       ; 0.094      ; 1.649      ;
; 18.486 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[15]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.234     ; 1.267      ;
; 18.503 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[29]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.242     ; 1.242      ;
; 18.503 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[24]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.242     ; 1.242      ;
; 18.507 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.044     ; 1.436      ;
; 18.521 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[25]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.241     ; 1.225      ;
; 18.590 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[5]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.034     ; 1.363      ;
; 18.590 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[6]                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.034     ; 1.363      ;
; 18.675 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.045     ; 1.267      ;
; 18.675 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.045     ; 1.267      ;
; 18.675 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[4]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.045     ; 1.267      ;
; 18.675 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out                                                                                                                  ; CLK          ; CLK         ; 20.000       ; -0.045     ; 1.267      ;
; 18.836 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.229     ; 0.922      ;
; 18.836 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.229     ; 0.922      ;
; 18.836 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.229     ; 0.922      ;
; 18.836 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.229     ; 0.922      ;
; 19.026 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.039     ; 0.922      ;
; 19.052 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[21]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.232     ; 0.703      ;
; 19.052 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[28]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.232     ; 0.703      ;
; 19.052 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[14]                                                                                                                   ; CLK          ; CLK         ; 20.000       ; -0.232     ; 0.703      ;
; 19.241 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[3]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.043     ; 0.703      ;
; 19.241 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[2]                                                                                                                    ; CLK          ; CLK         ; 20.000       ; -0.043     ; 0.703      ;
+--------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLK'                                                                                                                                                                                                                                ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.482 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[3]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.609      ;
; 0.482 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[2]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.609      ;
; 0.663 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.047      ; 0.794      ;
; 0.678 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[21]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.153     ; 0.609      ;
; 0.678 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[28]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.153     ; 0.609      ;
; 0.678 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[14]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.153     ; 0.609      ;
; 0.861 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[4]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.151     ; 0.794      ;
; 0.861 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[3]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.151     ; 0.794      ;
; 0.861 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.151     ; 0.794      ;
; 0.861 ; rst_n     ; system_top:system_top|ctrl_74hc595:ctrl_74hc595|cnt[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.151     ; 0.794      ;
; 0.975 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[7]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.100      ;
; 0.975 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[6]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.100      ;
; 0.975 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[4]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.100      ;
; 0.975 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|mem_out                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.041      ; 1.100      ;
; 1.034 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[5]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 1.171      ;
; 1.034 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.053      ; 1.171      ;
; 1.100 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[5]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.042      ; 1.226      ;
; 1.138 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[29]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.164     ; 1.058      ;
; 1.138 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[24]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.164     ; 1.058      ;
; 1.145 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[25]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.163     ; 1.066      ;
; 1.158 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.215      ; 1.477      ;
; 1.171 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[15]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.155     ; 1.100      ;
; 1.206 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[0]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.333      ;
; 1.206 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[1]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.043      ; 1.333      ;
; 1.214 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[13]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.145     ; 1.153      ;
; 1.214 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[7]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.145     ; 1.153      ;
; 1.214 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[15]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.145     ; 1.153      ;
; 1.222 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[13]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.156     ; 1.150      ;
; 1.222 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[9]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.156     ; 1.150      ;
; 1.223 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[4]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.144     ; 1.163      ;
; 1.223 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.144     ; 1.163      ;
; 1.223 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.144     ; 1.163      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~13                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~0                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~1                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~2                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~3                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~4                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~5                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~6                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~7                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~8                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~9                                                                                                                      ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~10                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~11                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.240 ; rst_n     ; system_top:system_top|hex_display:hex_display|cnt~12                                                                                                                     ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.170      ;
; 1.254 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[17]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.143     ; 1.195      ;
; 1.254 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[16]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.143     ; 1.195      ;
; 1.355 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.144     ; 1.295      ;
; 1.355 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; -0.144     ; 1.295      ;
; 1.379 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[19]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.142     ; 1.321      ;
; 1.440 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a7~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.054      ; 1.598      ;
; 1.463 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[22]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.141     ; 1.406      ;
; 1.463 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[20]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.141     ; 1.406      ;
; 1.479 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[27]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.160     ; 1.403      ;
; 1.479 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[18]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.160     ; 1.403      ;
; 1.481 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[23]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.154     ; 1.411      ;
; 1.497 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[12]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.156     ; 1.425      ;
; 1.497 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[8]                                                                                                                    ; CLK          ; CLK         ; 0.000        ; -0.156     ; 1.425      ;
; 1.578 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[26]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.159     ; 1.503      ;
; 1.578 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[10]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.159     ; 1.503      ;
; 1.648 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[8]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.803      ;
; 1.648 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[12]                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.803      ;
; 1.648 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[9]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.071      ; 1.803      ;
; 1.703 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[10]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.136     ; 1.651      ;
; 1.703 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[14]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.136     ; 1.651      ;
; 1.703 ; rst_n     ; system_top:system_top|hex_display:hex_display|tmp_buf[11]                                                                                                                ; CLK          ; CLK         ; 0.000        ; -0.136     ; 1.651      ;
; 1.906 ; rst_n     ; system_top:system_top|cpu_top:cpu_top|core:core|pc[11]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.151     ; 1.839      ;
+-------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 19.569 ns




+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.517   ; 0.187 ; 14.769   ; 0.482   ; 9.378               ;
;  CLK             ; -2.517   ; 0.187 ; 14.769   ; 0.482   ; 9.378               ;
; Design-wide TNS  ; -340.637 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; -340.637 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; STCP          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SHCP          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RSTN                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STCP          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; SHCP          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; DS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.13e-09 V                   ; 2.35 V              ; -0.0129 V           ; 0.191 V                              ; 0.049 V                              ; 7.21e-10 s                  ; 7.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.13e-09 V                  ; 2.35 V             ; -0.0129 V          ; 0.191 V                             ; 0.049 V                             ; 7.21e-10 s                 ; 7.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.51e-09 V                   ; 2.37 V              ; -0.0161 V           ; 0.162 V                              ; 0.02 V                               ; 4.95e-10 s                  ; 4.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.51e-09 V                  ; 2.37 V             ; -0.0161 V          ; 0.162 V                             ; 0.02 V                              ; 4.95e-10 s                 ; 4.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.83e-09 V                   ; 2.35 V              ; -0.00181 V          ; 0.151 V                              ; 0.007 V                              ; 6.94e-10 s                  ; 8.74e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.83e-09 V                  ; 2.35 V             ; -0.00181 V         ; 0.151 V                             ; 0.007 V                             ; 6.94e-10 s                 ; 8.74e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STCP          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; SHCP          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; DS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00547 V          ; 0.075 V                              ; 0.023 V                              ; 9.12e-10 s                  ; 8.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00547 V         ; 0.075 V                             ; 0.023 V                             ; 9.12e-10 s                 ; 8.83e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.008 V            ; 0.104 V                              ; 0.015 V                              ; 6.53e-10 s                  ; 5.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.008 V           ; 0.104 V                             ; 0.015 V                             ; 6.53e-10 s                 ; 5.55e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.0032 V           ; 0.057 V                              ; 0.016 V                              ; 8.65e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.0032 V          ; 0.057 V                             ; 0.016 V                             ; 8.65e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; STCP          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; SHCP          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; DS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0338 V           ; 0.25 V                               ; 0.066 V                              ; 4.98e-10 s                  ; 5.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0338 V          ; 0.25 V                              ; 0.066 V                             ; 4.98e-10 s                 ; 5.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.19e-08 V                   ; 2.71 V              ; -0.0718 V           ; 0.277 V                              ; 0.167 V                              ; 3.12e-10 s                  ; 3.02e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.19e-08 V                  ; 2.71 V             ; -0.0718 V          ; 0.277 V                             ; 0.167 V                             ; 3.12e-10 s                 ; 3.02e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0198 V           ; 0.2 V                                ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0198 V          ; 0.2 V                               ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 36490266 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 36490266 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 68       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 68       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------+---------------+
; Target                                                                                                                                                                   ; Clock ; Type ; Status        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------+---------------+
; CLK                                                                                                                                                                      ; CLK   ; Base ; Constrained   ;
; system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 ;       ; Base ; Unconstrained ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed May 21 19:46:57 2025
Info: Command: quartus_sta fpga -c fpga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'fpga.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_load is being clocked by system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.517            -340.637 CLK 
Info (332146): Worst-case hold slack is 0.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.447               0.000 CLK 
Info (332146): Worst-case recovery slack is 14.769
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.769               0.000 CLK 
Info (332146): Worst-case removal slack is 1.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.130               0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is 9.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.571               0.000 CLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.020 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_load is being clocked by system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.195             -57.803 CLK 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.399               0.000 CLK 
Info (332146): Worst-case recovery slack is 15.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.058               0.000 CLK 
Info (332146): Worst-case removal slack is 1.036
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.036               0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is 9.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.488               0.000 CLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.117 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch system_top:system_top|cpu_top:cpu_top|core:core|control:control|o_load is being clocked by system_top:system_top|cpu_top:cpu_top|imem:imem|imem1r32x256:imem1r32x256|altsyncram:altsyncram_component|altsyncram_9mc1:auto_generated|ram_block1a0~porta_address_reg0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.354               0.000 CLK 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 CLK 
Info (332146): Worst-case recovery slack is 17.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.621               0.000 CLK 
Info (332146): Worst-case removal slack is 0.482
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.482               0.000 CLK 
Info (332146): Worst-case minimum pulse width slack is 9.378
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.378               0.000 CLK 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 19.569 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 505 megabytes
    Info: Processing ended: Wed May 21 19:47:00 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed May 21 19:47:02 2025
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off fpga -c fpga
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed May 21 19:47:03 2025
Info: Command: quartus_eda -t /home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl fpga fpga --gen_script --called_from_qeda --qsf_sim_tool "Questa Intel FPGA (Verilog)" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None>
Info: Quartus(args): fpga fpga --gen_script --called_from_qeda --qsf_sim_tool {Questa Intel FPGA (Verilog)} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None>
Info: Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used
Info: Info: Generated Questa Intel FPGA script file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_rtl_verilog.do File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_rtl_verilog.do Line: 0
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script /home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 567 megabytes
    Info: Processing ended: Wed May 21 19:47:03 2025
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info (204019): Generated file fpga_8_1200mv_85c_slow.vo in folder "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/" for EDA simulation tool
Info (204019): Generated file fpga_8_1200mv_0c_slow.vo in folder "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/" for EDA simulation tool
Info (204019): Generated file fpga_min_1200mv_0c_fast.vo in folder "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/" for EDA simulation tool
Info (204019): Generated file fpga.vo in folder "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/" for EDA simulation tool
Info (204019): Generated file fpga_8_1200mv_85c_v_slow.sdo in folder "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/" for EDA simulation tool
Info (204019): Generated file fpga_8_1200mv_0c_v_slow.sdo in folder "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/" for EDA simulation tool
Info (204019): Generated file fpga_min_1200mv_0c_v_fast.sdo in folder "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/" for EDA simulation tool
Info (204019): Generated file fpga_v.sdo in folder "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/" for EDA simulation tool
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed May 21 19:47:06 2025
Info: Command: quartus_eda -t /home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl fpga fpga --gen_script --called_from_qeda --qsf_sim_tool "Questa Intel FPGA (Verilog)" -gate_netlist fpga.vo -gate_timing_file fpga_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None>
Info: Quartus(args): fpga fpga --gen_script --called_from_qeda --qsf_sim_tool {Questa Intel FPGA (Verilog)} -gate_netlist fpga.vo -gate_timing_file fpga_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/questa --qsf_user_compiled_directory <None>
Info: Info: Generated Questa Intel FPGA script file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_gate_verilog.do File: /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_run_msim_gate_verilog.do Line: 0
Info: Info: tool command file generation was successful
Info (23030): Evaluation of Tcl script /home/ilya/intelFPGA_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 551 megabytes
    Info: Processing ended: Wed May 21 19:47:07 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 623 megabytes
    Info: Processing ended: Wed May 21 19:47:07 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                             ;
+---------------------------------------------------------------------------------------------------+-----------------------------+
; Option                                                                                            ; Setting                     ;
+---------------------------------------------------------------------------------------------------+-----------------------------+
; Tool Name                                                                                         ; Questa Intel FPGA (Verilog) ;
; Generate functional simulation netlist                                                            ; Off                         ;
; Time scale                                                                                        ; 1 ps                        ;
; Truncate long hierarchy paths                                                                     ; Off                         ;
; Map illegal HDL characters                                                                        ; Off                         ;
; Flatten buses into individual nodes                                                               ; Off                         ;
; Maintain hierarchy                                                                                ; Off                         ;
; Bring out device-wide set/reset signals as ports                                                  ; Off                         ;
; Enable glitch filtering                                                                           ; Off                         ;
; Do not write top level VHDL entity                                                                ; Off                         ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off                         ;
; Architecture name in VHDL output netlist                                                          ; structure                   ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; On                          ;
; Generate third-party EDA tool command script for gate-level simulation                            ; On                          ;
+---------------------------------------------------------------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                     ;
+----------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                ;
+----------------------------------------------------------------------------------------------------------------+
; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_8_1200mv_85c_slow.vo     ;
; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_8_1200mv_0c_slow.vo      ;
; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_min_1200mv_0c_fast.vo    ;
; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga.vo                       ;
; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_8_1200mv_85c_v_slow.sdo  ;
; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_8_1200mv_0c_v_slow.sdo   ;
; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_min_1200mv_0c_v_fast.sdo ;
; /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/06_cpu/simulation/questa/fpga_v.sdo                    ;
+----------------------------------------------------------------------------------------------------------------+


