Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk          991.889       0.000              0          14470
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                                                   994.439       0.000              0           1069
 hsst_top|pixclk_in     hsst_top|pixclk_in         995.597       0.000              0            152
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                                                   988.794       0.000              0            249
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.085       0.000              0           3041
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                                                   995.700       0.000              0            463
 DebugCore_JCLK         DebugCore_JCLK              23.152       0.000              0           1674
 DebugCore_CAPTURE      DebugCore_JCLK              20.635       0.000              0            128
 DebugCore_JCLK         DebugCore_CAPTURE           47.850       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk            0.278       0.000              0          14470
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                                                     0.239       0.000              0           1069
 hsst_top|pixclk_in     hsst_top|pixclk_in           0.344       0.000              0            152
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                                                     0.298       0.000              0            249
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.267       0.000              0           3041
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                                                     0.365       0.000              0            463
 DebugCore_JCLK         DebugCore_JCLK               0.341       0.000              0           1674
 DebugCore_CAPTURE      DebugCore_JCLK              24.630       0.000              0            128
 DebugCore_JCLK         DebugCore_CAPTURE            0.285       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk          997.126       0.000              0            259
 hsst_top|pixclk_in     hsst_top|pixclk_in         997.602       0.000              0             48
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk            0.637       0.000              0            259
 hsst_top|pixclk_in     hsst_top|pixclk_in           0.966       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk          994.096       0.000              0          14470
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                                                   996.098       0.000              0           1069
 hsst_top|pixclk_in     hsst_top|pixclk_in         996.889       0.000              0            152
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                                                   992.117       0.000              0            249
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     3.707       0.000              0           3041
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                                                   996.933       0.000              0            463
 DebugCore_JCLK         DebugCore_JCLK              23.653       0.000              0           1674
 DebugCore_CAPTURE      DebugCore_JCLK              21.968       0.000              0            128
 DebugCore_JCLK         DebugCore_CAPTURE           48.356       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk            0.250       0.000              0          14470
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                                                     0.173       0.000              0           1069
 hsst_top|pixclk_in     hsst_top|pixclk_in           0.246       0.000              0            152
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                                                     0.257       0.000              0            249
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.191       0.000              0           3041
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                                                     0.251       0.000              0            463
 DebugCore_JCLK         DebugCore_JCLK               0.265       0.000              0           1674
 DebugCore_CAPTURE      DebugCore_JCLK              24.886       0.000              0            128
 DebugCore_JCLK         DebugCore_CAPTURE            0.454       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk          997.949       0.000              0            259
 hsst_top|pixclk_in     hsst_top|pixclk_in         998.285       0.000              0             48
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk            0.483       0.000              0            259
 hsst_top|pixclk_in     hsst_top|pixclk_in           0.715       0.000              0             48
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

