INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add'
INFO: [VRFC 10-3107] analyzing entity 'sub'
INFO: [VRFC 10-3107] analyzing entity 'A_nd'
INFO: [VRFC 10-3107] analyzing entity 'O_r'
INFO: [VRFC 10-3107] analyzing entity 'XO_r'
INFO: [VRFC 10-3107] analyzing entity 'S_LL'
INFO: [VRFC 10-3107] analyzing entity 'S_RL'
INFO: [VRFC 10-3107] analyzing entity 'S_RA'
INFO: [VRFC 10-3107] analyzing entity 'S_LT'
INFO: [VRFC 10-3107] analyzing entity 'S_LTU'
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Instruction.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Number_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Nnum_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Program_Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_file'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/dmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/imm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Imm_ext'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/load_functionality.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_ext'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV32_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NYU_6463_RV32I_Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Instruction.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Number_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Nnum_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV32_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NYU_6463_RV32I_Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/load_functionality.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_ext'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV32_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NYU_6463_RV32I_Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV321_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/BranchCmp.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BranchCmp'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV32_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NYU_6463_RV32I_Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Number_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Nnum_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV32_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NYU_6463_RV32I_Processor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Instruction.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV32_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32IProcessor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/BranchCompression.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BranchCompression'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV32_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32IProcessor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'S_LL'
INFO: [VRFC 10-3107] analyzing entity 'S_RL'
INFO: [VRFC 10-3107] analyzing entity 'S_RA'
INFO: [VRFC 10-3107] analyzing entity 'S_LT'
INFO: [VRFC 10-3107] analyzing entity 'S_LTU'
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/BranchCompression.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BranchCompression'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/dmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/imm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Imm_ext'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV32_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32IProcessor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Program_Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sim_1/new/PC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PC_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sim_1/new/PC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PC_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Reg_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_file'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sim_1/new/Reg_file_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reg_file_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Instruction.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Instruction_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sim_1/new/Instruction_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'InstructionMem_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'S_LL'
INFO: [VRFC 10-3107] analyzing entity 'S_RL'
INFO: [VRFC 10-3107] analyzing entity 'S_RA'
INFO: [VRFC 10-3107] analyzing entity 'S_LT'
INFO: [VRFC 10-3107] analyzing entity 'S_LTU'
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Results'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sim_1/new/ALU_Results_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Results_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Results'
ERROR: [VRFC 10-1412] syntax error near : [/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd:44]
ERROR: [VRFC 10-1471] type error near zero ; current type std_logic; expected type std_logic_vector_93 [/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd:46]
ERROR: [VRFC 10-1471] type error near flag_negative ; current type std_logic; expected type std_logic_vector [/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd:47]
ERROR: [VRFC 10-1471] type error near flag_negative ; current type std_logic; expected type std_logic_vector_93 [/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd:48]
ERROR: [VRFC 10-1471] type error near flag_negative ; current type std_logic; expected type std_logic_vector [/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd:49]
ERROR: [VRFC 10-1471] type error near flag_negative ; current type std_logic; expected type std_logic_vector_93 [/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd:50]
ERROR: [VRFC 10-3215] character ''0'' is not in type 'std_logic_vector' [/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd:51]
ERROR: [VRFC 10-3782] unit 'alu_results_body' ignored due to previous errors [/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd:12]
INFO: [VRFC 10-3070] VHDL file '/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Results'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/ALU_Results.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU_Results'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_Unit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Number_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Nnum_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/Program_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Program_Counter'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/dmem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Data_Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/imm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Imm_ext'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV32_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32IProcessor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sources_1/new/RV32_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RV32IProcessor'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sim_1/new/PC_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PC_TB'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/zx1412/EL6463Project/EL6463Project.srcs/sim_1/new/Reg_file_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reg_file_TB'
