$date
	Sat Oct 24 10:12:25 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ F [2:0] $end
$var integer 32 % i [31:0] $end
$scope module a1 $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 3 ( F [2:0] $end
$var wire 4 ) Y [3:0] $end
$var reg 4 * salida_alu [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 *
b11 )
b1 (
b11 '
b10 &
b0 %
b1 $
b11 #
b10 "
b11 !
$end
#10
b101 !
b101 )
b101 *
b10 $
b10 (
b1 %
#20
b11 $
b11 (
b10 %
#30
b0 !
b0 )
b0 *
b100 $
b100 (
b11 %
#40
b1110 !
b1110 )
b1110 *
b101 $
b101 (
b100 %
#50
b1111 !
b1111 )
b1111 *
b110 $
b110 (
b101 %
#60
b1 !
b1 )
b1 *
b111 $
b111 (
b110 %
#70
b10 !
b10 )
b10 *
b0 $
b0 (
b111 %
#80
b1000 %
