{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687361616477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687361616477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 12:33:36 2023 " "Processing started: Wed Jun 21 12:33:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687361616477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361616477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361616477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687361618506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopDE.v 1 1 " "Found 1 design units, including 1 entities, in source file TopDE.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE " "Found entity 1: TopDE" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361629987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361629987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Parametros.v 0 0 " "Found 0 design units, including 0 entities, in source file Parametros.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361629988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/CPU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU/CPU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361629990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361629990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Datapath_UNI.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/Datapath_UNI.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_UNI " "Found entity 1: Datapath_UNI" {  } { { "CPU/Datapath_UNI.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_UNI.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361629993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361629993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Datapath_MULTI.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/Datapath_MULTI.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_MULTI " "Found entity 1: Datapath_MULTI" {  } { { "CPU/Datapath_MULTI.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361629996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361629996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Datapath_PIPEM.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/Datapath_PIPEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_PIPEM " "Found entity 1: Datapath_PIPEM" {  } { { "CPU/Datapath_PIPEM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_PIPEM.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Control_UNI.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/Control_UNI.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_UNI " "Found entity 1: Control_UNI" {  } { { "CPU/Control_UNI.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_UNI.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Control_MULTI.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/Control_MULTI.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_MULTI " "Found entity 1: Control_MULTI" {  } { { "CPU/Control_MULTI.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_MULTI.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Control_PIPEM.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/Control_PIPEM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_PIPEM " "Found entity 1: Control_PIPEM" {  } { { "CPU/Control_PIPEM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Control_PIPEM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/FPALU.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/FPALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU " "Found entity 1: FPALU" {  } { { "CPU/FPULA/FPALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/FPALU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/Registers.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/Registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "CPU/Registers.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Registers.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FRegisters.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FRegisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 FRegisters " "Found entity 1: FRegisters" {  } { { "CPU/FRegisters.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FRegisters.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/CSRegisters.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/CSRegisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 CSRegisters " "Found entity 1: CSRegisters" {  } { { "CPU/CSRegisters.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CSRegisters.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/BranchControl.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/BranchControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchControl " "Found entity 1: BranchControl" {  } { { "CPU/BranchControl.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/BranchControl.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/ExceptionControl.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/ExceptionControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExceptionControl " "Found entity 1: ExceptionControl" {  } { { "CPU/ExceptionControl.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ExceptionControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/ImmGen.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/ImmGen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmGen " "Found entity 1: ImmGen" {  } { { "CPU/ImmGen.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ImmGen.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FwdHazardUnitM.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FwdHazardUnitM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FwdHazardUnitM " "Found entity 1: FwdHazardUnitM" {  } { { "CPU/FwdHazardUnitM.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FwdHazardUnitM.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tempo/CLOCK_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Tempo/CLOCK_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_Interface " "Found entity 1: CLOCK_Interface" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tempo/Break_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Tempo/Break_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Break_Interface " "Found entity 1: Break_Interface" {  } { { "Tempo/Break_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/Break_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tempo/oneshot.v 1 1 " "Found 1 design units, including 1 entities, in source file Tempo/oneshot.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "Tempo/oneshot.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/oneshot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tempo/mono.v 1 1 " "Found 1 design units, including 1 entities, in source file Tempo/mono.v" { { "Info" "ISGN_ENTITY_NAME" "1 mono " "Found entity 1: mono" {  } { { "Tempo/mono.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/mono.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tempo/breaker.v 2 2 " "Found 2 design units, including 2 entities, in source file Tempo/breaker.v" { { "Info" "ISGN_ENTITY_NAME" "1 breaker_lpm_constant_b9b " "Found entity 1: breaker_lpm_constant_b9b" {  } { { "Tempo/breaker.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630026 ""} { "Info" "ISGN_ENTITY_NAME" "2 breaker " "Found entity 2: breaker" {  } { { "Tempo/breaker.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tempo/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file Tempo/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Tempo/reset_delay.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria/CodeMemory_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria/CodeMemory_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeMemory_Interface " "Found entity 1: CodeMemory_Interface" {  } { { "Memoria/CodeMemory_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/CodeMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria/DataMemory_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria/DataMemory_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_Interface " "Found entity 1: DataMemory_Interface" {  } { { "Memoria/DataMemory_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/DataMemory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria/Memory_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria/Memory_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_Interface " "Found entity 1: Memory_Interface" {  } { { "Memoria/Memory_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria/MemStore.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria/MemStore.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStore " "Found entity 1: MemStore" {  } { { "Memoria/MemStore.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/MemStore.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria/MemLoad.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria/MemLoad.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemLoad " "Found entity 1: MemLoad" {  } { { "Memoria/MemLoad.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/MemLoad.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria/UserDataBlock.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria/UserDataBlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock " "Found entity 1: UserDataBlock" {  } { { "Memoria/UserDataBlock.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria/UserCodeBlock.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria/UserCodeBlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserCodeBlock " "Found entity 1: UserCodeBlock" {  } { { "Memoria/UserCodeBlock.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memoria/UserDataBlock2.v 1 1 " "Found 1 design units, including 1 entities, in source file Memoria/UserDataBlock2.v" { { "Info" "ISGN_ENTITY_NAME" "1 UserDataBlock2 " "Found entity 1: UserDataBlock2" {  } { { "Memoria/UserDataBlock2.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/STOPWATCH_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/STOPWATCH_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 STOPWATCH_Interface " "Found entity 1: STOPWATCH_Interface" {  } { { "stopwatch/STOPWATCH_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/STOPWATCH_Interface.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch/Stopwatch_divider_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch/Stopwatch_divider_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 Stopwatch_divider_clk " "Found entity 1: Stopwatch_divider_clk" {  } { { "stopwatch/Stopwatch_divider_clk.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/Stopwatch_divider_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/Sintetizador_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Sintetizador/Sintetizador_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador_Interface " "Found entity 1: Sintetizador_Interface" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/SyscallSynthControl.sv 1 1 " "Found 1 design units, including 1 entities, in source file Sintetizador/SyscallSynthControl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyscallSynthControl " "Found entity 1: SyscallSynthControl" {  } { { "Sintetizador/SyscallSynthControl.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SyscallSynthControl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/Synthesizer.sv 2 2 " "Found 2 design units, including 2 entities, in source file Sintetizador/Synthesizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SampleSynthesizer " "Found entity 1: SampleSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630041 ""} { "Info" "ISGN_ENTITY_NAME" "2 PolyphonicSynthesizer " "Found entity 2: PolyphonicSynthesizer" {  } { { "Sintetizador/Synthesizer.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/SynthControl.v 1 1 " "Found 1 design units, including 1 entities, in source file Sintetizador/SynthControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SynthControl " "Found entity 1: SynthControl" {  } { { "Sintetizador/SynthControl.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SynthControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/Sintetizador.v 1 1 " "Found 1 design units, including 1 entities, in source file Sintetizador/Sintetizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sintetizador " "Found entity 1: Sintetizador" {  } { { "Sintetizador/Sintetizador.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/SineTable.v 1 1 " "Found 1 design units, including 1 entities, in source file Sintetizador/SineTable.v" { { "Info" "ISGN_ENTITY_NAME" "1 SineTable " "Found entity 1: SineTable" {  } { { "Sintetizador/SineTable.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/SineCalculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Sintetizador/SineCalculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SineCalculator " "Found entity 1: SineCalculator" {  } { { "Sintetizador/SineCalculator.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineCalculator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630046 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Oscillator.sv(12) " "Verilog HDL Declaration information at Oscillator.sv(12): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Sintetizador/Oscillator.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Oscillator.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687361630047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/Oscillator.sv 2 1 " "Found 2 design units, including 1 entities, in source file Sintetizador/Oscillator.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OscillatorSine (SystemVerilog) " "Found design unit 1: OscillatorSine (SystemVerilog)" {  } { { "Sintetizador/Oscillator.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Oscillator.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscillator " "Found entity 1: Oscillator" {  } { { "Sintetizador/Oscillator.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Oscillator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/NoteTable.v 1 1 " "Found 1 design units, including 1 entities, in source file Sintetizador/NoteTable.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteTable " "Found entity 1: NoteTable" {  } { { "Sintetizador/NoteTable.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/Note.sv 2 2 " "Found 2 design units, including 2 entities, in source file Sintetizador/Note.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NoteController " "Found entity 1: NoteController" {  } { { "Sintetizador/Note.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630051 ""} { "Info" "ISGN_ENTITY_NAME" "2 NoteInfoDatabase " "Found entity 2: NoteInfoDatabase" {  } { { "Sintetizador/Note.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/Filter.sv 2 1 " "Found 2 design units, including 1 entities, in source file Sintetizador/Filter.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigitalFilterSine (SystemVerilog) " "Found design unit 1: DigitalFilterSine (SystemVerilog)" {  } { { "Sintetizador/Filter.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Filter.sv" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630052 ""} { "Info" "ISGN_ENTITY_NAME" "1 DigitalFilter " "Found entity 1: DigitalFilter" {  } { { "Sintetizador/Filter.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Filter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/Envelope.sv 1 1 " "Found 1 design units, including 1 entities, in source file Sintetizador/Envelope.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Envelope " "Found entity 1: Envelope" {  } { { "Sintetizador/Envelope.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Envelope.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630053 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CHANNEL channel Channel.sv(7) " "Verilog HDL Declaration information at Channel.sv(7): object \"CHANNEL\" differs only in case from object \"channel\" in the same scope" {  } { { "Sintetizador/Channel.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Channel.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687361630054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sintetizador/Channel.sv 2 2 " "Found 2 design units, including 2 entities, in source file Sintetizador/Channel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChannelBank " "Found entity 1: ChannelBank" {  } { { "Sintetizador/Channel.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Channel.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630055 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mixer " "Found entity 2: Mixer" {  } { { "Sintetizador/Channel.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Channel.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/TecladoPS2_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2/TecladoPS2_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 TecladoPS2_Interface " "Found entity 1: TecladoPS2_Interface" {  } { { "PS2/TecladoPS2_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/MousePS2_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2/MousePS2_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 MousePS2_Interface " "Found entity 1: MousePS2_Interface" {  } { { "PS2/MousePS2_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/MousePS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/tecladoPS2.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2/tecladoPS2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tecladoPS2 " "Found entity 1: tecladoPS2" {  } { { "PS2/tecladoPS2.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/tecladoPS2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/scan2ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2/scan2ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan2ascii " "Found entity 1: scan2ascii" {  } { { "PS2/scan2ascii.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/scan2ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/PS2_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2/PS2_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2/PS2_Controller.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/mouse_hugo.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2/mouse_hugo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mouse_hugo " "Found entity 1: mouse_hugo" {  } { { "PS2/mouse_hugo.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/mouse_hugo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/keyscan.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2/keyscan.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyscan " "Found entity 1: keyscan" {  } { { "PS2/keyscan.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/keyscan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2/keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "PS2/keyboard.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/Altera_UP_PS2_Data_In.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2/Altera_UP_PS2_Data_In.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2/Altera_UP_PS2_Data_In.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PS2/Altera_UP_PS2_Command_Out.v 1 1 " "Found 1 design units, including 1 entities, in source file PS2/Altera_UP_PS2_Command_Out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2/Altera_UP_PS2_Command_Out.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/RS232_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file RS232/RS232_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 RS232_Interface " "Found entity 1: RS232_Interface" {  } { { "RS232/RS232_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS232/async.v 5 5 " "Found 5 design units, including 5 entities, in source file RS232/async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rs232tx " "Found entity 1: rs232tx" {  } { { "RS232/async.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630071 ""} { "Info" "ISGN_ENTITY_NAME" "2 rs232rx " "Found entity 2: rs232rx" {  } { { "RS232/async.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630071 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASSERTION_ERROR " "Found entity 3: ASSERTION_ERROR" {  } { { "RS232/async.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630071 ""} { "Info" "ISGN_ENTITY_NAME" "4 BaudTickGen " "Found entity 4: BaudTickGen" {  } { { "RS232/async.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630071 ""} { "Info" "ISGN_ENTITY_NAME" "5 pulso " "Found entity 5: pulso" {  } { { "RS232/async.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/ADC_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/ADC_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Interface " "Found entity 1: ADC_Interface" {  } { { "ADC/ADC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/ADC_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/ADC_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller " "Found entity 1: ADC_Controller" {  } { { "ADC/ADC_Controller.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/submodules/altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/submodules/altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "ADC/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC/submodules/ADC_Controller_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC/submodules/ADC_Controller_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Controller_adc_mega_0 " "Found entity 1: ADC_Controller_adc_mega_0" {  } { { "ADC/submodules/ADC_Controller_adc_mega_0.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/ADC_Controller_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/lfsr_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/lfsr_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_interface " "Found entity 1: LFSR_interface" {  } { { "lfsr/lfsr_interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/lfsr_interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr/LFSR_word.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr/LFSR_word.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_word " "Found entity 1: LFSR_word" {  } { { "lfsr/LFSR_word.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/LFSR_word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IrDA/IrDA_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file IrDA/IrDA_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_Interface " "Found entity 1: IrDA_Interface" {  } { { "IrDA/IrDA_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_Interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IrDA/IrDA_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file IrDA/IrDA_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_transmitter " "Found entity 1: IrDA_transmitter" {  } { { "IrDA/IrDA_transmitter.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IrDA/IrDA_receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file IrDA/IrDA_receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_receiver " "Found entity 1: IrDA_receiver" {  } { { "IrDA/IrDA_receiver.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IrDA/IrDA_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file IrDA/IrDA_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IrDA/IrDA_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file IrDA/IrDA_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_decoder " "Found entity 1: IrDA_decoder" {  } { { "IrDA/IrDA_decoder.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IrDA/IrDA_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file IrDA/IrDA_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 IrDA_clk " "Found entity 1: IrDA_clk" {  } { { "IrDA/IrDA_clk.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/IrDA/IrDA_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display7/Display7_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file Display7/Display7_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7_Interface " "Found entity 1: Display7_Interface" {  } { { "Display7/Display7_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/Display7_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display7/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file Display7/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7 " "Found entity 1: Decoder7" {  } { { "Display7/decoder7.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/decoder7.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioCODEC/AudioCODEC_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file AudioCODEC/AudioCODEC_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioCODEC_Interface " "Found entity 1: AudioCODEC_Interface" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioCODEC/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file AudioCODEC/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "AudioCODEC/I2C_Controller.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioCODEC/I2C_AV_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file AudioCODEC/I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "AudioCODEC/I2C_AV_Config.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioCODEC/AudioVideo_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file AudioCODEC/AudioVideo_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioVideo_PLL " "Found entity 1: AudioVideo_PLL" {  } { { "AudioCODEC/AudioVideo_PLL.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioVideo_PLL.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioCODEC/audio_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file AudioCODEC/audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Found entity 1: audio_converter" {  } { { "AudioCODEC/audio_converter.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/audio_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioCODEC/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file AudioCODEC/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Found entity 1: audio_clock" {  } { { "AudioCODEC/audio_clock.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/audio_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/VGA_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/VGA_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Interface " "Found entity 1: VGA_Interface" {  } { { "VGA/VGA_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Interface.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/VgaAdapter.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/VgaAdapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Found entity 1: VgaAdapter" {  } { { "VGA/VgaAdapter.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/VGA_Audio_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/RegDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/RegDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDisplay " "Found entity 1: RegDisplay" {  } { { "VGA/RegDisplay.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/RegDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/HexFont.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/HexFont.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexFont " "Found entity 1: HexFont" {  } { { "VGA/HexFont.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/HexFont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/MemoryVGA.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/MemoryVGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA " "Found entity 1: MemoryVGA" {  } { { "VGA/MemoryVGA.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/MemoryVGA1.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/MemoryVGA1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryVGA1 " "Found entity 1: MemoryVGA1" {  } { { "VGA/MemoryVGA1.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/VgaPll.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/VgaPll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll " "Found entity 1: VgaPll" {  } { { "VGA/VgaPll.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA/VgaPll/VgaPll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA/VgaPll/VgaPll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaPll_0002 " "Found entity 1: VgaPll_0002" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/add_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/add_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "CPU/FPULA/add_sub.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361630108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361630108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/add_sub/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file CPU/FPULA/add_sub/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (add_sub) " "Found design unit 1: dspba_library_package (add_sub)" {  } { { "CPU/FPULA/add_sub/dspba_library_package.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/add_sub/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file CPU/FPULA/add_sub/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631279 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631279 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631279 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631279 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631279 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/add_sub/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/add_sub/add_sub_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU/FPULA/add_sub/add_sub_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_0002-normal " "Found design unit 1: add_sub_0002-normal" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631288 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0002 " "Found entity 1: add_sub_0002" {  } { { "CPU/FPULA/add_sub/add_sub_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/add_sub/add_sub_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/mul_s.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/mul_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_s " "Found entity 1: mul_s" {  } { { "CPU/FPULA/mul_s.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/mul_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file CPU/FPULA/mul_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (mul_s) " "Found design unit 1: dspba_library_package (mul_s)" {  } { { "CPU/FPULA/mul_s/dspba_library_package.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/mul_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file CPU/FPULA/mul_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631292 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631292 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631292 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631292 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/mul_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/mul_s/mul_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU/FPULA/mul_s/mul_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_s_0002-normal " "Found design unit 1: mul_s_0002-normal" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631295 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_s_0002 " "Found entity 1: mul_s_0002" {  } { { "CPU/FPULA/mul_s/mul_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/mul_s/mul_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/div_s.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/div_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_s " "Found entity 1: div_s" {  } { { "CPU/FPULA/div_s.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/div_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file CPU/FPULA/div_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (div_s) " "Found design unit 1: dspba_library_package (div_s)" {  } { { "CPU/FPULA/div_s/dspba_library_package.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/div_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file CPU/FPULA/div_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631298 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631298 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631298 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631298 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631298 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/div_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/div_s/div_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU/FPULA/div_s/div_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_s_0002-normal " "Found design unit 1: div_s_0002-normal" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631302 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_s_0002 " "Found entity 1: div_s_0002" {  } { { "CPU/FPULA/div_s/div_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/div_s/div_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/sqrt_s.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/sqrt_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s " "Found entity 1: sqrt_s" {  } { { "CPU/FPULA/sqrt_s.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/sqrt_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file CPU/FPULA/sqrt_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (sqrt_s) " "Found design unit 1: dspba_library_package (sqrt_s)" {  } { { "CPU/FPULA/sqrt_s/dspba_library_package.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/sqrt_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file CPU/FPULA/sqrt_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631305 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631305 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631305 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631305 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631305 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/sqrt_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_s_0002-normal " "Found design unit 1: sqrt_s_0002-normal" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631308 ""} { "Info" "ISGN_ENTITY_NAME" "1 sqrt_s_0002 " "Found entity 1: sqrt_s_0002" {  } { { "CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/sqrt_s/sqrt_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/comp_s.v 2 2 " "Found 2 design units, including 2 entities, in source file CPU/FPULA/comp_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp_s_altfp_compare_q6c " "Found entity 1: comp_s_altfp_compare_q6c" {  } { { "CPU/FPULA/comp_s.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631310 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp_s " "Found entity 2: comp_s" {  } { { "CPU/FPULA/comp_s.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/comp_s.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_s_w.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_s_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w " "Found entity 1: cvt_s_w" {  } { { "CPU/FPULA/cvt_s_w.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_s_w/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_s_w/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_s_w) " "Found design unit 1: dspba_library_package (cvt_s_w)" {  } { { "CPU/FPULA/cvt_s_w/dspba_library_package.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_s_w/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_s_w/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631313 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631313 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631313 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_s_w/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_s_w_0002-normal " "Found design unit 1: cvt_s_w_0002-normal" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631315 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_w_0002 " "Found entity 1: cvt_s_w_0002" {  } { { "CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_w/cvt_s_w_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_w_s.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_w_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s " "Found entity 1: cvt_w_s" {  } { { "CPU/FPULA/cvt_w_s.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_w_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_w_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_w_s) " "Found design unit 1: dspba_library_package (cvt_w_s)" {  } { { "CPU/FPULA/cvt_w_s/dspba_library_package.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_w_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_w_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631318 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631318 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631318 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_w_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_w_s_0002-normal " "Found design unit 1: cvt_w_s_0002-normal" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631320 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_w_s_0002 " "Found entity 1: cvt_w_s_0002" {  } { { "CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_w_s/cvt_w_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_s_wu.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_s_wu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_wu " "Found entity 1: cvt_s_wu" {  } { { "CPU/FPULA/cvt_s_wu.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_s_wu/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_s_wu/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_s_wu) " "Found design unit 1: dspba_library_package (cvt_s_wu)" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library_package.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_s_wu/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_s_wu/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631323 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631323 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631323 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631323 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631323 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_s_wu/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_s_wu_0002-normal " "Found design unit 1: cvt_s_wu_0002-normal" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631325 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_s_wu_0002 " "Found entity 1: cvt_s_wu_0002" {  } { { "CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_s_wu/cvt_s_wu_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_wu_s.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/cvt_wu_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 cvt_wu_s " "Found entity 1: cvt_wu_s" {  } { { "CPU/FPULA/cvt_wu_s.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_wu_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file CPU/FPULA/cvt_wu_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cvt_wu_s) " "Found design unit 1: dspba_library_package (cvt_wu_s)" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library_package.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_wu_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file CPU/FPULA/cvt_wu_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631329 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631329 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631329 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631329 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631329 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/cvt_wu_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cvt_wu_s_0002-normal " "Found design unit 1: cvt_wu_s_0002-normal" {  } { { "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631330 ""} { "Info" "ISGN_ENTITY_NAME" "1 cvt_wu_s_0002 " "Found entity 1: cvt_wu_s_0002" {  } { { "CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/cvt_wu_s/cvt_wu_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/fmax_s.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/fmax_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmax_s " "Found entity 1: fmax_s" {  } { { "CPU/FPULA/fmax_s.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/fmax_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file CPU/FPULA/fmax_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fmax_s) " "Found design unit 1: dspba_library_package (fmax_s)" {  } { { "CPU/FPULA/fmax_s/dspba_library_package.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/fmax_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file CPU/FPULA/fmax_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631334 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631334 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631334 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631334 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/fmax_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/fmax_s/fmax_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU/FPULA/fmax_s/fmax_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmax_s_0002-normal " "Found design unit 1: fmax_s_0002-normal" {  } { { "CPU/FPULA/fmax_s/fmax_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631335 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmax_s_0002 " "Found entity 1: fmax_s_0002" {  } { { "CPU/FPULA/fmax_s/fmax_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmax_s/fmax_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/fmin_s.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FPULA/fmin_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 fmin_s " "Found entity 1: fmin_s" {  } { { "CPU/FPULA/fmin_s.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/fmin_s/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file CPU/FPULA/fmin_s/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fmin_s) " "Found design unit 1: dspba_library_package (fmin_s)" {  } { { "CPU/FPULA/fmin_s/dspba_library_package.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/fmin_s/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file CPU/FPULA/fmin_s/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631338 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631338 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631338 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631338 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631338 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "CPU/FPULA/fmin_s/dspba_library.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FPULA/fmin_s/fmin_s_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU/FPULA/fmin_s/fmin_s_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fmin_s_0002-normal " "Found design unit 1: fmin_s_0002-normal" {  } { { "CPU/FPULA/fmin_s/fmin_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631340 ""} { "Info" "ISGN_ENTITY_NAME" "1 fmin_s_0002 " "Found entity 1: fmin_s_0002" {  } { { "CPU/FPULA/fmin_s/fmin_s_0002.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FPULA/fmin_s/fmin_s_0002.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tempo/PLL_Main.v 1 1 " "Found 1 design units, including 1 entities, in source file Tempo/PLL_Main.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main " "Found entity 1: PLL_Main" {  } { { "Tempo/PLL_Main.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tempo/PLL_Main/PLL_Main_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file Tempo/PLL_Main/PLL_Main_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Main_0002 " "Found entity 1: PLL_Main_0002" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioCODEC/PLL_Audio.v 1 1 " "Found 1 design units, including 1 entities, in source file AudioCODEC/PLL_Audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Audio " "Found entity 1: PLL_Audio" {  } { { "AudioCODEC/PLL_Audio.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AudioCODEC/PLL_Audio/PLL_Audio_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file AudioCODEC/PLL_Audio/PLL_Audio_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Audio_0002 " "Found entity 1: PLL_Audio_0002" {  } { { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testes/TopDE_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Testes/TopDE_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopDE_tb " "Found entity 1: TopDE_tb" {  } { { "Testes/TopDE_tb.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Testes/TopDE_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testes/FPALU_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Testes/FPALU_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPALU_tb " "Found entity 1: FPALU_tb" {  } { { "Testes/FPALU_tb.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Testes/FPALU_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU/FwdHazardUnitM2.v 1 1 " "Found 1 design units, including 1 entities, in source file CPU/FwdHazardUnitM2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FwdHazardUnitM2 " "Found entity 1: FwdHazardUnitM2" {  } { { "CPU/FwdHazardUnitM2.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/FwdHazardUnitM2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361631352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361631352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDE " "Elaborating entity \"TopDE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687361631759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_Interface CLOCK_Interface:CLOCK0 " "Elaborating entity \"CLOCK_Interface\" for hierarchy \"CLOCK_Interface:CLOCK0\"" {  } { { "TopDE.v" "CLOCK0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Main CLOCK_Interface:CLOCK0\|PLL_Main:PLL1 " "Elaborating entity \"PLL_Main\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\"" {  } { { "Tempo/CLOCK_Interface.v" "PLL1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Main_0002 CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst " "Elaborating entity \"PLL_Main_0002\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\"" {  } { { "Tempo/PLL_Main.v" "pll_main_inst" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "altera_pll_i" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632154 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1687361632206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\"" {  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 6 " "Parameter \"number_of_clocks\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 150.000000 MHz " "Parameter \"output_clock_frequency2\" = \"150.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 200.000000 MHz " "Parameter \"output_clock_frequency3\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 17.910447 MHz " "Parameter \"output_clock_frequency4\" = \"17.910447 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 27.272727 MHz " "Parameter \"output_clock_frequency5\" = \"27.272727 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361632411 ""}  } { { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361632411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mono CLOCK_Interface:CLOCK0\|mono:Timer10 " "Elaborating entity \"mono\" for hierarchy \"CLOCK_Interface:CLOCK0\|mono:Timer10\"" {  } { { "Tempo/CLOCK_Interface.v" "Timer10" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU0 " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU0\"" {  } { { "TopDE.v" "CPU0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_MULTI CPU:CPU0\|Control_MULTI:CONTROL0 " "Elaborating entity \"Control_MULTI\" for hierarchy \"CPU:CPU0\|Control_MULTI:CONTROL0\"" {  } { { "CPU/CPU.v" "CONTROL0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_MULTI CPU:CPU0\|Datapath_MULTI:DATAPATH0 " "Elaborating entity \"Datapath_MULTI\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\"" {  } { { "CPU/CPU.v" "DATAPATH0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/CPU.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStore CPU:CPU0\|Datapath_MULTI:DATAPATH0\|MemStore:MEMSTORE0 " "Elaborating entity \"MemStore\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|MemStore:MEMSTORE0\"" {  } { { "CPU/Datapath_MULTI.v" "MEMSTORE0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemLoad CPU:CPU0\|Datapath_MULTI:DATAPATH0\|MemLoad:MEMLOAD0 " "Elaborating entity \"MemLoad\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|MemLoad:MEMLOAD0\"" {  } { { "CPU/Datapath_MULTI.v" "MEMLOAD0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers CPU:CPU0\|Datapath_MULTI:DATAPATH0\|Registers:REGISTERS0 " "Elaborating entity \"Registers\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|Registers:REGISTERS0\"" {  } { { "CPU/Datapath_MULTI.v" "REGISTERS0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSRegisters CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0 " "Elaborating entity \"CSRegisters\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\"" {  } { { "CPU/Datapath_MULTI.v" "CSRegister0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExceptionControl CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ExceptionControl:EXC0 " "Elaborating entity \"ExceptionControl\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ExceptionControl:EXC0\"" {  } { { "CPU/Datapath_MULTI.v" "EXC0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchControl CPU:CPU0\|Datapath_MULTI:DATAPATH0\|BranchControl:BC0 " "Elaborating entity \"BranchControl\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|BranchControl:BC0\"" {  } { { "CPU/Datapath_MULTI.v" "BC0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmGen CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ImmGen:IMMGEN0 " "Elaborating entity \"ImmGen\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ImmGen:IMMGEN0\"" {  } { { "CPU/Datapath_MULTI.v" "IMMGEN0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0 " "Elaborating entity \"ALU\" for hierarchy \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\"" {  } { { "CPU/Datapath_MULTI.v" "ALU0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/Datapath_MULTI.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Interface Memory_Interface:MEMORY " "Elaborating entity \"Memory_Interface\" for hierarchy \"Memory_Interface:MEMORY\"" {  } { { "TopDE.v" "MEMORY" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserCodeBlock Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem " "Elaborating entity \"UserCodeBlock\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\"" {  } { { "Memoria/Memory_Interface.v" "UCodeMem" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361632992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserCodeBlock.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361633588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserCodeBlock.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361633600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_text.mif " "Parameter \"init_file\" = \"de1_text.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=TEXT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361633601 ""}  } { { "Memoria/UserCodeBlock.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserCodeBlock.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361633601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sft1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sft1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sft1 " "Found entity 1: altsyncram_sft1" {  } { { "db/altsyncram_sft1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361634122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361634122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sft1 Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated " "Elaborating entity \"altsyncram_sft1\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361634123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqj2 " "Found entity 1: altsyncram_oqj2" {  } { { "db/altsyncram_oqj2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361634188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361634188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqj2 Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1 " "Elaborating entity \"altsyncram_oqj2\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\"" {  } { { "db/altsyncram_sft1.tdf" "altsyncram1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361634189 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "14612 16384 0 1 1 " "14612 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1772 16383 " "Addresses ranging from 1772 to 16383 are not initialized" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_text.mif" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_text.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1687361634302 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_text.mif" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_text.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1687361634302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361634601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361634601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|decode_5la:decode4 " "Elaborating entity \"decode_5la\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|decode_5la:decode4\"" {  } { { "db/altsyncram_oqj2.tdf" "decode4" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361634602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u0a " "Found entity 1: decode_u0a" {  } { { "db/decode_u0a.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_u0a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361634646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361634646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u0a Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|decode_u0a:rden_decode_b " "Elaborating entity \"decode_u0a\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|decode_u0a:rden_decode_b\"" {  } { { "db/altsyncram_oqj2.tdf" "rden_decode_b" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361634647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361634710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361634710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|mux_2hb:mux6 " "Elaborating entity \"mux_2hb\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|altsyncram_oqj2:altsyncram1\|mux_2hb:mux6\"" {  } { { "db/altsyncram_oqj2.tdf" "mux6" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_oqj2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361634711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sft1.tdf" "mgl_prim2" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361634962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_sft1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361634979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361634979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361634979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361634979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1413830740 " "Parameter \"NODE_NAME\" = \"1413830740\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361634979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 16384 " "Parameter \"NUMWORDS\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361634979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361634979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361634979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 14 " "Parameter \"WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361634979 ""}  } { { "db/altsyncram_sft1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_sft1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361634979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361635265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361635543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Memory_Interface:MEMORY\|UserCodeBlock:UCodeMem\|altsyncram:altsyncram_component\|altsyncram_sft1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361635802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserDataBlock Memory_Interface:MEMORY\|UserDataBlock:UDataMem " "Elaborating entity \"UserDataBlock\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\"" {  } { { "Memoria/Memory_Interface.v" "UDataMem" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361635903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361635913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361635924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de1_data.mif " "Parameter \"init_file\" = \"de1_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361635924 ""}  } { { "Memoria/UserDataBlock.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361635924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cas1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cas1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cas1 " "Found entity 1: altsyncram_cas1" {  } { { "db/altsyncram_cas1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361635968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361635968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cas1 Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated " "Elaborating entity \"altsyncram_cas1\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361635968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_npj2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_npj2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_npj2 " "Found entity 1: altsyncram_npj2" {  } { { "db/altsyncram_npj2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361636068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361636068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_npj2 Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1 " "Elaborating entity \"altsyncram_npj2\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\"" {  } { { "db/altsyncram_cas1.tdf" "altsyncram1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636069 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "31744 32768 0 1 1 " "31744 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "1024 32767 " "Addresses ranging from 1024 to 32767 are not initialized" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_data.mif" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_data.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1687361636104 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_data.mif" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/de1_data.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1687361636104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361636614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361636614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|decode_8la:decode4 " "Elaborating entity \"decode_8la\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|decode_8la:decode4\"" {  } { { "db/altsyncram_npj2.tdf" "decode4" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361636669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361636669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|decode_11a:rden_decode_b " "Elaborating entity \"decode_11a\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|decode_11a:rden_decode_b\"" {  } { { "db/altsyncram_npj2.tdf" "rden_decode_b" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361636721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361636721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|mux_5hb:mux6 " "Elaborating entity \"mux_5hb\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|altsyncram_npj2:altsyncram1\|mux_5hb:mux6\"" {  } { { "db/altsyncram_npj2.tdf" "mux6" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_npj2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cas1.tdf" "mgl_prim2" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cas1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserDataBlock:UDataMem\|altsyncram:altsyncram_component\|altsyncram_cas1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145132097 " "Parameter \"NODE_NAME\" = \"1145132097\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32768 " "Parameter \"NUMWORDS\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 15 " "Parameter \"WIDTHAD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636754 ""}  } { { "db/altsyncram_cas1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_cas1.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361636754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UserDataBlock2 Memory_Interface:MEMORY\|UserDataBlock2:UDataMem1 " "Elaborating entity \"UserDataBlock2\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock2:UDataMem1\"" {  } { { "Memoria/Memory_Interface.v" "UDataMem1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory_Interface:MEMORY\|UserDataBlock2:UDataMem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock2:UDataMem1\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock2.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory_Interface:MEMORY\|UserDataBlock2:UDataMem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory_Interface:MEMORY\|UserDataBlock2:UDataMem1\|altsyncram:altsyncram_component\"" {  } { { "Memoria/UserDataBlock2.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636790 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory_Interface:MEMORY\|UserDataBlock2:UDataMem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory_Interface:MEMORY\|UserDataBlock2:UDataMem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636790 ""}  } { { "Memoria/UserDataBlock2.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/UserDataBlock2.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361636790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2o1 " "Found entity 1: altsyncram_v2o1" {  } { { "db/altsyncram_v2o1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v2o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361636840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361636840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2o1 Memory_Interface:MEMORY\|UserDataBlock2:UDataMem1\|altsyncram:altsyncram_component\|altsyncram_v2o1:auto_generated " "Elaborating entity \"altsyncram_v2o1\" for hierarchy \"Memory_Interface:MEMORY\|UserDataBlock2:UDataMem1\|altsyncram:altsyncram_component\|altsyncram_v2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display7_Interface Display7_Interface:Display70 " "Elaborating entity \"Display7_Interface\" for hierarchy \"Display7_Interface:Display70\"" {  } { { "TopDE.v" "Display70" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7 Display7_Interface:Display70\|Decoder7:Dec0 " "Elaborating entity \"Decoder7\" for hierarchy \"Display7_Interface:Display70\|Decoder7:Dec0\"" {  } { { "Display7/Display7_Interface.v" "Dec0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Display7/Display7_Interface.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STOPWATCH_Interface STOPWATCH_Interface:stopwatch0 " "Elaborating entity \"STOPWATCH_Interface\" for hierarchy \"STOPWATCH_Interface:stopwatch0\"" {  } { { "TopDE.v" "stopwatch0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stopwatch_divider_clk STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider " "Elaborating entity \"Stopwatch_divider_clk\" for hierarchy \"STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\"" {  } { { "stopwatch/STOPWATCH_Interface.v" "divider" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/stopwatch/STOPWATCH_Interface.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_interface LFSR_interface:lfsr0 " "Elaborating entity \"LFSR_interface\" for hierarchy \"LFSR_interface:lfsr0\"" {  } { { "TopDE.v" "lfsr0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_word LFSR_interface:lfsr0\|LFSR_word:lfsr " "Elaborating entity \"LFSR_word\" for hierarchy \"LFSR_interface:lfsr0\|LFSR_word:lfsr\"" {  } { { "lfsr/lfsr_interface.v" "lfsr" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/lfsr/lfsr_interface.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Break_Interface Break_Interface:break0 " "Elaborating entity \"Break_Interface\" for hierarchy \"Break_Interface:break0\"" {  } { { "TopDE.v" "break0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breaker Break_Interface:break0\|breaker:brk0 " "Elaborating entity \"breaker\" for hierarchy \"Break_Interface:break0\|breaker:brk0\"" {  } { { "Tempo/Break_Interface.v" "brk0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/Break_Interface.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breaker_lpm_constant_b9b Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component " "Elaborating entity \"breaker_lpm_constant_b9b\" for hierarchy \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component\"" {  } { { "Tempo/breaker.v" "breaker_lpm_constant_b9b_component" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "Tempo/breaker.v" "mgl_prim1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "Tempo/breaker.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "cvalue 11110000110010101111000011111010 " "Parameter \"cvalue\" = \"11110000110010101111000011111010\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "is_data_in_ram 0 " "Parameter \"is_data_in_ram\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "is_readable 0 " "Parameter \"is_readable\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "node_name 1112689456 " "Parameter \"node_name\" = \"1112689456\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords 1 " "Parameter \"numwords\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_count_bits 6 " "Parameter \"shift_count_bits\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_word 32 " "Parameter \"width_word\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 1 " "Parameter \"widthad\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361636957 ""}  } { { "Tempo/breaker.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/breaker.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361636957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Break_Interface:break0\|breaker:brk0\|breaker_lpm_constant_b9b:breaker_lpm_constant_b9b_component\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Interface VGA_Interface:VGA0 " "Elaborating entity \"VGA_Interface\" for hierarchy \"VGA_Interface:VGA0\"" {  } { { "TopDE.v" "VGA0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaAdapter VGA_Interface:VGA0\|VgaAdapter:VGA0 " "Elaborating entity \"VgaAdapter\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\"" {  } { { "VGA/VGA_Interface.v" "VGA0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Interface.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaPll VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx " "Elaborating entity \"VgaPll\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\"" {  } { { "VGA/VgaAdapter.v" "xx" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361636999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VgaPll_0002 VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst " "Elaborating entity \"VgaPll_0002\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\"" {  } { { "VGA/VgaPll.v" "vgapll_inst" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361637002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VgaPll/VgaPll_0002.v" "altera_pll_i" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361637006 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1687361637026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361637034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637035 ""}  } { { "VGA/VgaPll/VgaPll_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361637035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryVGA VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0 " "Elaborating entity \"MemoryVGA\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\"" {  } { { "VGA/VgaAdapter.v" "memVGA0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361637048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361637059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361637072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA/frame0.mif " "Parameter \"init_file\" = \"./VGA/frame0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361637072 ""}  } { { "VGA/MemoryVGA.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361637072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_81p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_81p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_81p2 " "Found entity 1: altsyncram_81p2" {  } { { "db/altsyncram_81p2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361637160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361637160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_81p2 VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated " "Elaborating entity \"altsyncram_81p2\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361637161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361637906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361637906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_81p2.tdf" "decode2" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361637907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361637950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361637950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|decode_01a:rden_decode_a " "Elaborating entity \"decode_01a\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|decode_01a:rden_decode_a\"" {  } { { "db/altsyncram_81p2.tdf" "rden_decode_a" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361637952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/mux_4hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361637999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361637999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|mux_4hb:mux4 " "Elaborating entity \"mux_4hb\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA:memVGA0\|altsyncram:altsyncram_component\|altsyncram_81p2:auto_generated\|mux_4hb:mux4\"" {  } { { "db/altsyncram_81p2.tdf" "mux4" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_81p2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryVGA1 VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1 " "Elaborating entity \"MemoryVGA1\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\"" {  } { { "VGA/VgaAdapter.v" "memVGA1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA1.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component\"" {  } { { "VGA/MemoryVGA1.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VGA/frame1.mif " "Parameter \"init_file\" = \"./VGA/frame1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361638050 ""}  } { { "VGA/MemoryVGA1.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/MemoryVGA1.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361638050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91p2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91p2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91p2 " "Found entity 1: altsyncram_91p2" {  } { { "db/altsyncram_91p2.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_91p2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361638139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361638139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91p2 VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component\|altsyncram_91p2:auto_generated " "Elaborating entity \"altsyncram_91p2\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|MemoryVGA1:memVGA1\|altsyncram:altsyncram_component\|altsyncram_91p2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegDisplay VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0 " "Elaborating entity \"RegDisplay\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\"" {  } { { "VGA/VgaAdapter.v" "RegDisp0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexFont VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\|HexFont:HexF0 " "Elaborating entity \"HexFont\" for hierarchy \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|RegDisplay:RegDisp0\|HexFont:HexF0\"" {  } { { "VGA/RegDisplay.v" "HexF0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/RegDisplay.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TecladoPS2_Interface TecladoPS2_Interface:TecladoPS20 " "Elaborating entity \"TecladoPS2_Interface\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\"" {  } { { "TopDE.v" "TecladoPS20" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot TecladoPS2_Interface:TecladoPS20\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|oneshot:pulser\"" {  } { { "PS2/TecladoPS2_Interface.v" "pulser" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard TecladoPS2_Interface:TecladoPS20\|keyboard:kbd " "Elaborating entity \"keyboard\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\"" {  } { { "PS2/TecladoPS2_Interface.v" "kbd" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan2ascii TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a " "Elaborating entity \"scan2ascii\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\"" {  } { { "PS2/TecladoPS2_Interface.v" "s2a" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361638917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyscan TecladoPS2_Interface:TecladoPS20\|keyscan:keys1 " "Elaborating entity \"keyscan\" for hierarchy \"TecladoPS2_Interface:TecladoPS20\|keyscan:keys1\"" {  } { { "PS2/TecladoPS2_Interface.v" "keys1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioCODEC_Interface AudioCODEC_Interface:Audio0 " "Elaborating entity \"AudioCODEC_Interface\" for hierarchy \"AudioCODEC_Interface:Audio0\"" {  } { { "TopDE.v" "Audio0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay AudioCODEC_Interface:Audio0\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"AudioCODEC_Interface:Audio0\|Reset_Delay:r0\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "r0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Audio AudioCODEC_Interface:Audio0\|PLL_Audio:pll1 " "Elaborating entity \"PLL_Audio\" for hierarchy \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "pll1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Audio_0002 AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst " "Elaborating entity \"PLL_Audio_0002\" for hierarchy \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\"" {  } { { "AudioCODEC/PLL_Audio.v" "pll_audio_inst" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "altera_pll_i" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639119 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1687361639144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\"" {  } { { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 18.421052 MHz " "Parameter \"output_clock_frequency1\" = \"18.421052 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639153 ""}  } { { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361639153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u3" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "AudioCODEC/I2C_AV_Config.v" "u0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock AudioCODEC_Interface:Audio0\|audio_clock:u4 " "Elaborating entity \"audio_clock\" for hierarchy \"AudioCODEC_Interface:Audio0\|audio_clock:u4\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u4" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_converter AudioCODEC_Interface:Audio0\|audio_converter:u5 " "Elaborating entity \"audio_converter\" for hierarchy \"AudioCODEC_Interface:Audio0\|audio_converter:u5\"" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "u5" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sintetizador_Interface Sintetizador_Interface:Sintetizador0 " "Elaborating entity \"Sintetizador_Interface\" for hierarchy \"Sintetizador_Interface:Sintetizador0\"" {  } { { "TopDE.v" "Sintetizador0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sintetizador Sintetizador_Interface:Sintetizador0\|Sintetizador:S1 " "Elaborating entity \"Sintetizador\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\"" {  } { { "Sintetizador/Sintetizador_Interface.v" "S1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PolyphonicSynthesizer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth " "Elaborating entity \"PolyphonicSynthesizer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\"" {  } { { "Sintetizador/Sintetizador.v" "synth" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChannelBank Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank " "Elaborating entity \"ChannelBank\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\"" {  } { { "Sintetizador/Synthesizer.sv" "channelBank" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteController Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteController:noteController " "Elaborating entity \"NoteController\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteController:noteController\"" {  } { { "Sintetizador/Synthesizer.sv" "noteController" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteInfoDatabase Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase " "Elaborating entity \"NoteInfoDatabase\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\"" {  } { { "Sintetizador/Synthesizer.sv" "noteInfoDatabase" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteTable Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable " "Elaborating entity \"NoteTable\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\"" {  } { { "Sintetizador/Note.sv" "noteTable" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Note.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/NoteTable.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/NoteTable.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Sintetizador/notes.mif " "Parameter \"init_file\" = \"./Sintetizador/notes.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639326 ""}  } { { "Sintetizador/NoteTable.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/NoteTable.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361639326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehf1 " "Found entity 1: altsyncram_ehf1" {  } { { "db/altsyncram_ehf1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_ehf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361639384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361639384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehf1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\|altsyncram_ehf1:auto_generated " "Elaborating entity \"altsyncram_ehf1\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|NoteInfoDatabase:noteInfoDatabase\|NoteTable:noteTable\|altsyncram:altsyncram_component\|altsyncram_ehf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SampleSynthesizer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer " "Elaborating entity \"SampleSynthesizer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\"" {  } { { "Sintetizador/Synthesizer.sv" "sampleSynthesizer" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscillator Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Oscillator:oscillator " "Elaborating entity \"Oscillator\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Oscillator:oscillator\"" {  } { { "Sintetizador/Synthesizer.sv" "oscillator" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitalFilter Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|DigitalFilter:digitalFilter " "Elaborating entity \"DigitalFilter\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|DigitalFilter:digitalFilter\"" {  } { { "Sintetizador/Synthesizer.sv" "digitalFilter" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Envelope Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope " "Elaborating entity \"Envelope\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope\"" {  } { { "Sintetizador/Synthesizer.sv" "envelope" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineCalculator Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator " "Elaborating entity \"SineCalculator\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\"" {  } { { "Sintetizador/Synthesizer.sv" "sineCalculator" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineTable Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable " "Elaborating entity \"SineTable\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\"" {  } { { "Sintetizador/SineCalculator.sv" "sineTable" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineCalculator.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/SineTable.v" "altsyncram_component" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\"" {  } { { "Sintetizador/SineTable.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component " "Instantiated megafunction \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Sintetizador/sine.mif " "Parameter \"init_file\" = \"./Sintetizador/sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361639539 ""}  } { { "Sintetizador/SineTable.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361639539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_agf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_agf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_agf1 " "Found entity 1: altsyncram_agf1" {  } { { "db/altsyncram_agf1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_agf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361639635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361639635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_agf1 Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated " "Elaborating entity \"altsyncram_agf1\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mixer Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer " "Elaborating entity \"Mixer\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\"" {  } { { "Sintetizador/Synthesizer.sv" "mixer" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyscallSynthControl Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1 " "Elaborating entity \"SyscallSynthControl\" for hierarchy \"Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\"" {  } { { "Sintetizador/Sintetizador_Interface.v" "SSC1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS232_Interface RS232_Interface:Serial0 " "Elaborating entity \"RS232_Interface\" for hierarchy \"RS232_Interface:Serial0\"" {  } { { "TopDE.v" "Serial0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232tx RS232_Interface:Serial0\|rs232tx:rs232transmitter " "Elaborating entity \"rs232tx\" for hierarchy \"RS232_Interface:Serial0\|rs232tx:rs232transmitter\"" {  } { { "RS232/RS232_Interface.v" "rs232transmitter" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen RS232_Interface:Serial0\|rs232tx:rs232transmitter\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"RS232_Interface:Serial0\|rs232tx:rs232transmitter\|BaudTickGen:tickgen\"" {  } { { "RS232/async.v" "tickgen" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs232rx RS232_Interface:Serial0\|rs232rx:rs232receiver " "Elaborating entity \"rs232rx\" for hierarchy \"RS232_Interface:Serial0\|rs232rx:rs232receiver\"" {  } { { "RS232/RS232_Interface.v" "rs232receiver" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/RS232_Interface.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen RS232_Interface:Serial0\|rs232rx:rs232receiver\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"RS232_Interface:Serial0\|rs232rx:rs232receiver\|BaudTickGen:tickgen\"" {  } { { "RS232/async.v" "tickgen" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulso RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px " "Elaborating entity \"pulso\" for hierarchy \"RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\"" {  } { { "RS232/async.v" "px" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/RS232/async.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Interface ADC_Interface:ADCI0 " "Elaborating entity \"ADC_Interface\" for hierarchy \"ADC_Interface:ADCI0\"" {  } { { "TopDE.v" "ADCI0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller ADC_Interface:ADCI0\|ADC_Controller:ADC0 " "Elaborating entity \"ADC_Controller\" for hierarchy \"ADC_Interface:ADCI0\|ADC_Controller:ADC0\"" {  } { { "ADC/ADC_Interface.v" "ADC0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Interface.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_Controller_adc_mega_0 ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0 " "Elaborating entity \"ADC_Controller_adc_mega_0\" for hierarchy \"ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\"" {  } { { "ADC/ADC_Controller.v" "adc_mega_0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/ADC_Controller.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "ADC/submodules/ADC_Controller_adc_mega_0.v" "ADC_CTRL" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/ADC_Controller_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361639964 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1687361641959 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.06.21.12:34:07 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl " "2023.06.21.12:34:07 Progress: Loading sld8245b184/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361647180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361651326 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361651544 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361653560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361653814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361654092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361654408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361654435 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361654436 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1687361655333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8245b184/alt_sld_fab.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361655935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361655935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361656192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361656192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361656194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361656194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361656388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361656388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361656619 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361656619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361656619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/ip/sld8245b184/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361656800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361656800 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\|q_a\[0\] " "Synthesized away node \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|SineCalculator:sineCalculator\|SineTable:sineTable\|altsyncram:altsyncram_component\|altsyncram_agf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_agf1.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_agf1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "Sintetizador/SineTable.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineTable.v" 81 0 0 } } { "Sintetizador/SineCalculator.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/SineCalculator.sv" 26 0 0 } } { "Sintetizador/Synthesizer.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 68 0 0 } } { "Sintetizador/Synthesizer.sv" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Synthesizer.sv" 121 0 0 } } { "Sintetizador/Sintetizador.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador.v" 76 0 0 } } { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 43 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 784 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361659316 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1687361659316 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "AudioCODEC/PLL_Audio/PLL_Audio_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio/PLL_Audio_0002.v" 88 0 0 } } { "AudioCODEC/PLL_Audio.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/PLL_Audio.v" 22 0 0 } } { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 61 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 759 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361659316 "|TopDE|AudioCODEC_Interface:Audio0|PLL_Audio:pll1|PLL_Audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "VGA/VgaPll/VgaPll_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll/VgaPll_0002.v" 88 0 0 } } { "VGA/VgaPll.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaPll.v" 22 0 0 } } { "VGA/VgaAdapter.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VgaAdapter.v" 77 0 0 } } { "VGA/VGA_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/VGA/VGA_Interface.v" 54 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 701 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361659316 "|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 449 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361659316 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 449 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361659316 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[3].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[4\]\"" {  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 449 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361659316 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[4].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\] " "Synthesized away node \"CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[5\]\"" {  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "Tempo/PLL_Main/PLL_Main_0002.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main/PLL_Main_0002.v" 100 0 0 } } { "Tempo/PLL_Main.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/PLL_Main.v" 30 0 0 } } { "Tempo/CLOCK_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v" 59 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 449 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361659316 "|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i|general[5].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1687361659316 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1687361659316 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|oCLK_50 " "Found clock multiplexer CLOCK_Interface:CLOCK0\|oCLK_50" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1687361659937 "|TopDE|CLOCK_Interface:CLOCK0|oCLK_50"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|CLK " "Found clock multiplexer CLOCK_Interface:CLOCK0\|CLK" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1687361659937 "|TopDE|CLOCK_Interface:CLOCK0|CLK"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "CLOCK_Interface:CLOCK0\|CLK~0 " "Found clock multiplexer CLOCK_Interface:CLOCK0\|CLK~0" {  } { { "Tempo/CLOCK_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Tempo/CLOCK_Interface.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1687361659937 "|TopDE|CLOCK_Interface:CLOCK0|CLK~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1687361659937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361663801 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|Ram0 " "RAM logic \"AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "AudioCODEC/I2C_AV_Config.v" "Ram0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/I2C_AV_Config.v" 117 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1687361663944 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1687361663944 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux8_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux8_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE0.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux9_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux9_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE1.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux10_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux10_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE2.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE3.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux12_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux12_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE4.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE4.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux13_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux13_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE5.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE5.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux14_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux14_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE6.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE6.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux15_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|Mux15_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 2 " "Parameter WIDTH_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE RISC-V.TopDE7.rtl.mif " "Parameter INIT_FILE set to RISC-V.TopDE7.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope\|oDATA.instant_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope\|oDATA.instant_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 84 " "Parameter WIDTH set to 84" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|oDATA.sample_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|oDATA.sample_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 39 " "Parameter WIDTH set to 39" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676321 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687361676321 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Div1\"" {  } { { "CPU/ALU.v" "Div1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676324 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Mod1\"" {  } { { "CPU/ALU.v" "Mod1" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676324 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Mod0\"" {  } { { "CPU/ALU.v" "Mod0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676324 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|Div0\"" {  } { { "CPU/ALU.v" "Div0" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361676324 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1687361676324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361676376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE0.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676376 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361676376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s761 " "Found entity 1: altsyncram_s761" {  } { { "db/altsyncram_s761.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_s761.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361676420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361676420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361676440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE1.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676441 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361676441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t761 " "Found entity 1: altsyncram_t761" {  } { { "db/altsyncram_t761.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_t761.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361676489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361676489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361676514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE2.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676514 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361676514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u761 " "Found entity 1: altsyncram_u761" {  } { { "db/altsyncram_u761.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_u761.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361676571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361676571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361676595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE3.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676595 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361676595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v761.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v761.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v761 " "Found entity 1: altsyncram_v761" {  } { { "db/altsyncram_v761.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v761.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361676639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361676639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361676670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE4.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE4.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676670 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361676670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0861 " "Found entity 1: altsyncram_0861" {  } { { "db/altsyncram_0861.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361676720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361676720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361676741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE5.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE5.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676741 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361676741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1861 " "Found entity 1: altsyncram_1861" {  } { { "db/altsyncram_1861.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361676791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361676791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361676814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE6.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE6.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676814 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361676814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2861 " "Found entity 1: altsyncram_2861" {  } { { "db/altsyncram_2861.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361676858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361676858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0 " "Elaborated megafunction instantiation \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361676885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0 " "Instantiated megafunction \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 2 " "Parameter \"WIDTH_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE RISC-V.TopDE7.rtl.mif " "Parameter \"INIT_FILE\" = \"RISC-V.TopDE7.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361676885 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361676885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3861 " "Found entity 1: altsyncram_3861" {  } { { "db/altsyncram_3861.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_3861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361676936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361676936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope\|altshift_taps:oDATA.instant_rtl_0 " "Elaborated megafunction instantiation \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope\|altshift_taps:oDATA.instant_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361677215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope\|altshift_taps:oDATA.instant_rtl_0 " "Instantiated megafunction \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|Envelope:envelope\|altshift_taps:oDATA.instant_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 84 " "Parameter \"WIDTH\" = \"84\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677215 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361677215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7vu " "Found entity 1: shift_taps_7vu" {  } { { "db/shift_taps_7vu.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/shift_taps_7vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361677289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361677289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9s91 " "Found entity 1: altsyncram_9s91" {  } { { "db/altsyncram_9s91.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_9s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361677370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361677370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhf " "Found entity 1: cntr_uhf" {  } { { "db/cntr_uhf.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cntr_uhf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361677495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361677495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|altshift_taps:oDATA.sample_rtl_0 " "Elaborated megafunction instantiation \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|altshift_taps:oDATA.sample_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361677622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|altshift_taps:oDATA.sample_rtl_0 " "Instantiated megafunction \"Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|SampleSynthesizer:sampleSynthesizer\|altshift_taps:oDATA.sample_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 39 " "Parameter \"WIDTH\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361677622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6vu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6vu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6vu " "Found entity 1: shift_taps_6vu" {  } { { "db/shift_taps_6vu.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/shift_taps_6vu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361677669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361677669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7s91 " "Found entity 1: altsyncram_7s91" {  } { { "db/altsyncram_7s91.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_7s91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361677727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361677727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_thf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_thf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_thf " "Found entity 1: cntr_thf" {  } { { "db/cntr_thf.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cntr_thf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361677795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361677795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361677880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361677880 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1\"" {  } { { "CPU/ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361677971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1 " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361677971 ""}  } { { "CPU/ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361677971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361678056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361678056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361678066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361678066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361678142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361678142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1\"" {  } { { "CPU/ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361678308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1 " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678308 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678308 ""}  } { { "CPU/ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361678308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361678359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361678359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0\"" {  } { { "CPU/ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361678382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0 " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678382 ""}  } { { "CPU/ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361678382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uio " "Found entity 1: lpm_divide_uio" {  } { { "db/lpm_divide_uio.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_uio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361678428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361678428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361678438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361678438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361678458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361678458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0\"" {  } { { "CPU/ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361678477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0 " "Instantiated megafunction \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|ALU:ALU0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687361678478 ""}  } { { "CPU/ALU.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/CPU/ALU.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687361678478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rqo " "Found entity 1: lpm_divide_rqo" {  } { { "db/lpm_divide_rqo.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/lpm_divide_rqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687361678528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361678528 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687361681759 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ADC_CS_N " "Inserted always-enabled tri-state buffer between \"ADC_CS_N\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 19 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 21 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[26\]\" and its non-tri-state driver." {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1687361682175 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1687361682175 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 129 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 131 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 130 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 132 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1687361682175 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1687361682175 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Memory_Interface:MEMORY\|wReadData\[0\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[0\] " "Converted the fan-out from the tri-state buffer \"Memory_Interface:MEMORY\|wReadData\[0\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[0\]\" into an OR gate" {  } { { "Memoria/Memory_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Memoria/Memory_Interface.v" 12 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[1\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[1\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[1\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[1\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[2\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[2\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[2\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[2\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[3\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[3\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[3\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[3\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[4\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[4\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[4\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[4\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[5\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[5\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[5\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[5\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[6\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[6\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[6\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[6\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[7\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[7\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[7\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[7\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[8\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[8\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[8\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[8\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[9\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[9\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[9\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[9\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[10\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[10\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[10\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[10\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[11\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[11\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[11\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[11\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[12\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[12\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[12\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[12\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[13\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[13\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[13\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[13\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[14\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[14\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[14\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[14\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Sintetizador_Interface:Sintetizador0\|wReadData\[15\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[15\] " "Converted the fan-out from the tri-state buffer \"Sintetizador_Interface:Sintetizador0\|wReadData\[15\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[15\]\" into an OR gate" {  } { { "Sintetizador/Sintetizador_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/Sintetizador/Sintetizador_Interface.v" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[16\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[16\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[16\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[16\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[17\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[17\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[17\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[17\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[18\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[18\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[18\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[18\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[19\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[19\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[19\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[19\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[20\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[20\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[20\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[20\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[21\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[21\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[21\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[21\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[22\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[22\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[22\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[22\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[23\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[23\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[23\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[23\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[24\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[24\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[24\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[24\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[25\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[25\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[25\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[25\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[26\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[26\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[26\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[26\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[27\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[27\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[27\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[27\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[28\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[28\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[28\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[28\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[29\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[29\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[29\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[29\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[30\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[30\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[30\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[30\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "AudioCODEC_Interface:Audio0\|wReadData\[31\] CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[31\] " "Converted the fan-out from the tri-state buffer \"AudioCODEC_Interface:Audio0\|wReadData\[31\]\" to the node \"CPU:CPU0\|Datapath_MULTI:DATAPATH0\|IR\[31\]\" into an OR gate" {  } { { "AudioCODEC/AudioCODEC_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/AudioCODEC/AudioCODEC_Interface.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1687361682292 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1687361682292 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_BCLK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_BCLK\" is moved to its source" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 19 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687361682295 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 21 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1687361682295 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1687361682295 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 " "Register \"ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk\" is converted into an equivalent circuit using register \"ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~_emulated\" and latch \"ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1\"" {  } { { "ADC/submodules/altera_up_avalon_adv_adc.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/ADC/submodules/altera_up_avalon_adv_adc.v" 28 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1687361682432 "|TopDE|ADC_Interface:ADCI0|ADC_Controller:ADC0|ADC_Controller_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1687361682432 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ADC_CS_N~synth " "Node \"ADC_CS_N~synth\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361696838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361696838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 19 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361696838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361696838 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[26\]~synth " "Node \"GPIO_0\[26\]~synth\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361696838 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1687361696838 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 126 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N VCC " "Pin \"TD_RESET_N\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 141 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[0\] GND " "Pin \"FRegDisp\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[1\] GND " "Pin \"FRegDisp\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[2\] GND " "Pin \"FRegDisp\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[3\] GND " "Pin \"FRegDisp\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[4\] GND " "Pin \"FRegDisp\[4\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[5\] GND " "Pin \"FRegDisp\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[6\] GND " "Pin \"FRegDisp\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[7\] GND " "Pin \"FRegDisp\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[8\] GND " "Pin \"FRegDisp\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[9\] GND " "Pin \"FRegDisp\[9\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[10\] GND " "Pin \"FRegDisp\[10\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[11\] GND " "Pin \"FRegDisp\[11\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[12\] GND " "Pin \"FRegDisp\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[13\] GND " "Pin \"FRegDisp\[13\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[14\] GND " "Pin \"FRegDisp\[14\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[15\] GND " "Pin \"FRegDisp\[15\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[16\] GND " "Pin \"FRegDisp\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[17\] GND " "Pin \"FRegDisp\[17\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[18\] GND " "Pin \"FRegDisp\[18\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[19\] GND " "Pin \"FRegDisp\[19\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[20\] GND " "Pin \"FRegDisp\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[21\] GND " "Pin \"FRegDisp\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[22\] GND " "Pin \"FRegDisp\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[23\] GND " "Pin \"FRegDisp\[23\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[24\] GND " "Pin \"FRegDisp\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[25\] GND " "Pin \"FRegDisp\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[26\] GND " "Pin \"FRegDisp\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[27\] GND " "Pin \"FRegDisp\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[28\] GND " "Pin \"FRegDisp\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[29\] GND " "Pin \"FRegDisp\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[30\] GND " "Pin \"FRegDisp\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FRegDisp\[31\] GND " "Pin \"FRegDisp\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|FRegDisp[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[0\] GND " "Pin \"Debug\[0\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[1\] GND " "Pin \"Debug\[1\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[2\] GND " "Pin \"Debug\[2\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[3\] GND " "Pin \"Debug\[3\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[4\] VCC " "Pin \"Debug\[4\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[5\] GND " "Pin \"Debug\[5\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[6\] GND " "Pin \"Debug\[6\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[7\] GND " "Pin \"Debug\[7\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[8\] GND " "Pin \"Debug\[8\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[9\] VCC " "Pin \"Debug\[9\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[10\] VCC " "Pin \"Debug\[10\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[11\] VCC " "Pin \"Debug\[11\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[12\] GND " "Pin \"Debug\[12\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[13\] GND " "Pin \"Debug\[13\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[14\] VCC " "Pin \"Debug\[14\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[15\] VCC " "Pin \"Debug\[15\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[16\] GND " "Pin \"Debug\[16\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[17\] VCC " "Pin \"Debug\[17\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[18\] GND " "Pin \"Debug\[18\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[19\] VCC " "Pin \"Debug\[19\]\" is stuck at VCC" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[20\] GND " "Pin \"Debug\[20\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[21\] GND " "Pin \"Debug\[21\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[22\] GND " "Pin \"Debug\[22\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[23\] GND " "Pin \"Debug\[23\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[24\] GND " "Pin \"Debug\[24\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[25\] GND " "Pin \"Debug\[25\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[26\] GND " "Pin \"Debug\[26\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[27\] GND " "Pin \"Debug\[27\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[28\] GND " "Pin \"Debug\[28\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[29\] GND " "Pin \"Debug\[29\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[30\] GND " "Pin \"Debug\[30\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Debug\[31\] GND " "Pin \"Debug\[31\]\" is stuck at GND" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687361696842 "|TopDE|Debug[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687361696842 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1687361723185 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\|altsyncram_3861:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux15_rtl_0\|altsyncram_3861:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_3861.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_3861.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 724 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361723788 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\|altsyncram_2861:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux14_rtl_0\|altsyncram_2861:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_2861.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_2861.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 724 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361723788 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\|altsyncram_1861:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux13_rtl_0\|altsyncram_1861:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_1861.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_1861.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 724 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361723789 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\|altsyncram_0861:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux12_rtl_0\|altsyncram_0861:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_0861.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_0861.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 724 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361723789 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\|altsyncram_v761:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux11_rtl_0\|altsyncram_v761:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_v761.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_v761.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 724 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361723789 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\|altsyncram_u761:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux10_rtl_0\|altsyncram_u761:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_u761.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_u761.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 724 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361723790 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\|altsyncram_t761:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux9_rtl_0\|altsyncram_t761:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_t761.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_t761.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 724 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361723790 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\|altsyncram_s761:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"TecladoPS2_Interface:TecladoPS20\|scan2ascii:s2a\|altsyncram:Mux8_rtl_0\|altsyncram_s761:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_s761.tdf" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/db/altsyncram_s761.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PS2/TecladoPS2_Interface.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/PS2/TecladoPS2_Interface.v" 124 0 0 } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 724 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361723791 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub 16 " "Ignored 16 assignments for entity \"add_sub\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724508 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724508 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724508 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub_0002 65 " "Ignored 65 assignments for entity \"add_sub_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w 16 " "Ignored 16 assignments for entity \"cvt_s_w\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w_0002 65 " "Ignored 65 assignments for entity \"cvt_s_w_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu 16 " "Ignored 16 assignments for entity \"cvt_s_wu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu_0002 65 " "Ignored 65 assignments for entity \"cvt_s_wu_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s 16 " "Ignored 16 assignments for entity \"cvt_w_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s_0002 65 " "Ignored 65 assignments for entity \"cvt_w_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s 16 " "Ignored 16 assignments for entity \"cvt_wu_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724509 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724509 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s_0002 65 " "Ignored 65 assignments for entity \"cvt_wu_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s 16 " "Ignored 16 assignments for entity \"div_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s_0002 65 " "Ignored 65 assignments for entity \"div_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s 16 " "Ignored 16 assignments for entity \"fmax_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s_0002 65 " "Ignored 65 assignments for entity \"fmax_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s 16 " "Ignored 16 assignments for entity \"fmin_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s_0002 65 " "Ignored 65 assignments for entity \"fmin_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s 16 " "Ignored 16 assignments for entity \"mul_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724510 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s_0002 65 " "Ignored 65 assignments for entity \"mul_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724510 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s 16 " "Ignored 16 assignments for entity \"sqrt_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724511 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687361724511 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724511 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s_0002 65 " "Ignored 65 assignments for entity \"sqrt_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1687361724511 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/output_files/TopDE.map.smsg " "Generated suppressed messages file /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/output_files/TopDE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361725248 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 4 0 0 " "Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687361730328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687361730328 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687361732231 ""}  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1687361732231 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687361732438 ""}  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1687361732438 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "402 " "Design contains 402 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[0\] " "Pin \"PC\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[1\] " "Pin \"PC\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[2\] " "Pin \"PC\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[3\] " "Pin \"PC\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[4\] " "Pin \"PC\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[5\] " "Pin \"PC\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[6\] " "Pin \"PC\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[7\] " "Pin \"PC\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[8\] " "Pin \"PC\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[9\] " "Pin \"PC\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[10\] " "Pin \"PC\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[11\] " "Pin \"PC\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[12\] " "Pin \"PC\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[13\] " "Pin \"PC\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[14\] " "Pin \"PC\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[15\] " "Pin \"PC\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[16\] " "Pin \"PC\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[17\] " "Pin \"PC\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[18\] " "Pin \"PC\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[19\] " "Pin \"PC\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[20\] " "Pin \"PC\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[21\] " "Pin \"PC\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[22\] " "Pin \"PC\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[23\] " "Pin \"PC\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[24\] " "Pin \"PC\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[25\] " "Pin \"PC\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[26\] " "Pin \"PC\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[27\] " "Pin \"PC\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[28\] " "Pin \"PC\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[29\] " "Pin \"PC\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[30\] " "Pin \"PC\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC\[31\] " "Pin \"PC\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 157 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[0\] " "Pin \"Instrucao\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[1\] " "Pin \"Instrucao\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[2\] " "Pin \"Instrucao\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[3\] " "Pin \"Instrucao\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[4\] " "Pin \"Instrucao\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[5\] " "Pin \"Instrucao\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[6\] " "Pin \"Instrucao\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[7\] " "Pin \"Instrucao\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[8\] " "Pin \"Instrucao\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[9\] " "Pin \"Instrucao\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[10\] " "Pin \"Instrucao\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[11\] " "Pin \"Instrucao\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[12\] " "Pin \"Instrucao\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[13\] " "Pin \"Instrucao\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[14\] " "Pin \"Instrucao\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[15\] " "Pin \"Instrucao\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[16\] " "Pin \"Instrucao\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[17\] " "Pin \"Instrucao\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[18\] " "Pin \"Instrucao\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[19\] " "Pin \"Instrucao\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[20\] " "Pin \"Instrucao\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[21\] " "Pin \"Instrucao\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[22\] " "Pin \"Instrucao\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[23\] " "Pin \"Instrucao\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[24\] " "Pin \"Instrucao\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[25\] " "Pin \"Instrucao\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[26\] " "Pin \"Instrucao\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[27\] " "Pin \"Instrucao\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[28\] " "Pin \"Instrucao\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[29\] " "Pin \"Instrucao\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[30\] " "Pin \"Instrucao\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Instrucao\[31\] " "Pin \"Instrucao\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 158 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[0\] " "Pin \"BR_Leitura1\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[1\] " "Pin \"BR_Leitura1\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[2\] " "Pin \"BR_Leitura1\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[3\] " "Pin \"BR_Leitura1\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[4\] " "Pin \"BR_Leitura1\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[5\] " "Pin \"BR_Leitura1\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[6\] " "Pin \"BR_Leitura1\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[7\] " "Pin \"BR_Leitura1\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[8\] " "Pin \"BR_Leitura1\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[9\] " "Pin \"BR_Leitura1\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[10\] " "Pin \"BR_Leitura1\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[11\] " "Pin \"BR_Leitura1\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[12\] " "Pin \"BR_Leitura1\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[13\] " "Pin \"BR_Leitura1\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[14\] " "Pin \"BR_Leitura1\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[15\] " "Pin \"BR_Leitura1\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[16\] " "Pin \"BR_Leitura1\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[17\] " "Pin \"BR_Leitura1\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[18\] " "Pin \"BR_Leitura1\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[19\] " "Pin \"BR_Leitura1\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[20\] " "Pin \"BR_Leitura1\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[21\] " "Pin \"BR_Leitura1\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[22\] " "Pin \"BR_Leitura1\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[23\] " "Pin \"BR_Leitura1\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[24\] " "Pin \"BR_Leitura1\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[25\] " "Pin \"BR_Leitura1\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[26\] " "Pin \"BR_Leitura1\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[27\] " "Pin \"BR_Leitura1\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[28\] " "Pin \"BR_Leitura1\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[29\] " "Pin \"BR_Leitura1\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[30\] " "Pin \"BR_Leitura1\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura1\[31\] " "Pin \"BR_Leitura1\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 159 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[0\] " "Pin \"BR_Leitura2\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[1\] " "Pin \"BR_Leitura2\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[2\] " "Pin \"BR_Leitura2\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[3\] " "Pin \"BR_Leitura2\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[4\] " "Pin \"BR_Leitura2\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[5\] " "Pin \"BR_Leitura2\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[6\] " "Pin \"BR_Leitura2\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[7\] " "Pin \"BR_Leitura2\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[8\] " "Pin \"BR_Leitura2\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[9\] " "Pin \"BR_Leitura2\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[10\] " "Pin \"BR_Leitura2\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[11\] " "Pin \"BR_Leitura2\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[12\] " "Pin \"BR_Leitura2\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[13\] " "Pin \"BR_Leitura2\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[14\] " "Pin \"BR_Leitura2\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[15\] " "Pin \"BR_Leitura2\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[16\] " "Pin \"BR_Leitura2\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[17\] " "Pin \"BR_Leitura2\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[18\] " "Pin \"BR_Leitura2\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[19\] " "Pin \"BR_Leitura2\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[20\] " "Pin \"BR_Leitura2\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[21\] " "Pin \"BR_Leitura2\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[22\] " "Pin \"BR_Leitura2\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[23\] " "Pin \"BR_Leitura2\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[24\] " "Pin \"BR_Leitura2\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[25\] " "Pin \"BR_Leitura2\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[26\] " "Pin \"BR_Leitura2\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[27\] " "Pin \"BR_Leitura2\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[28\] " "Pin \"BR_Leitura2\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[29\] " "Pin \"BR_Leitura2\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[30\] " "Pin \"BR_Leitura2\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Leitura2\[31\] " "Pin \"BR_Leitura2\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 160 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[0\] " "Pin \"BR_Escrita\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[1\] " "Pin \"BR_Escrita\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[2\] " "Pin \"BR_Escrita\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[3\] " "Pin \"BR_Escrita\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[4\] " "Pin \"BR_Escrita\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[5\] " "Pin \"BR_Escrita\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[6\] " "Pin \"BR_Escrita\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[7\] " "Pin \"BR_Escrita\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[8\] " "Pin \"BR_Escrita\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[9\] " "Pin \"BR_Escrita\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[10\] " "Pin \"BR_Escrita\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[11\] " "Pin \"BR_Escrita\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[12\] " "Pin \"BR_Escrita\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[13\] " "Pin \"BR_Escrita\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[14\] " "Pin \"BR_Escrita\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[15\] " "Pin \"BR_Escrita\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[16\] " "Pin \"BR_Escrita\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[17\] " "Pin \"BR_Escrita\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[18\] " "Pin \"BR_Escrita\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[19\] " "Pin \"BR_Escrita\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[20\] " "Pin \"BR_Escrita\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[21\] " "Pin \"BR_Escrita\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[22\] " "Pin \"BR_Escrita\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[23\] " "Pin \"BR_Escrita\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[24\] " "Pin \"BR_Escrita\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[25\] " "Pin \"BR_Escrita\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[26\] " "Pin \"BR_Escrita\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[27\] " "Pin \"BR_Escrita\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[28\] " "Pin \"BR_Escrita\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[29\] " "Pin \"BR_Escrita\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[30\] " "Pin \"BR_Escrita\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "BR_Escrita\[31\] " "Pin \"BR_Escrita\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 161 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[0\] " "Pin \"Saida_ULA\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[1\] " "Pin \"Saida_ULA\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[2\] " "Pin \"Saida_ULA\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[3\] " "Pin \"Saida_ULA\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[4\] " "Pin \"Saida_ULA\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[5\] " "Pin \"Saida_ULA\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[6\] " "Pin \"Saida_ULA\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[7\] " "Pin \"Saida_ULA\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[8\] " "Pin \"Saida_ULA\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[9\] " "Pin \"Saida_ULA\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[10\] " "Pin \"Saida_ULA\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[11\] " "Pin \"Saida_ULA\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[12\] " "Pin \"Saida_ULA\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[13\] " "Pin \"Saida_ULA\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[14\] " "Pin \"Saida_ULA\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[15\] " "Pin \"Saida_ULA\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[16\] " "Pin \"Saida_ULA\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[17\] " "Pin \"Saida_ULA\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[18\] " "Pin \"Saida_ULA\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[19\] " "Pin \"Saida_ULA\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[20\] " "Pin \"Saida_ULA\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[21\] " "Pin \"Saida_ULA\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[22\] " "Pin \"Saida_ULA\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[23\] " "Pin \"Saida_ULA\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[24\] " "Pin \"Saida_ULA\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[25\] " "Pin \"Saida_ULA\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[26\] " "Pin \"Saida_ULA\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[27\] " "Pin \"Saida_ULA\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[28\] " "Pin \"Saida_ULA\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[29\] " "Pin \"Saida_ULA\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[30\] " "Pin \"Saida_ULA\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Saida_ULA\[31\] " "Pin \"Saida_ULA\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 162 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[0\] " "Pin \"RegDisp\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[1\] " "Pin \"RegDisp\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[2\] " "Pin \"RegDisp\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[3\] " "Pin \"RegDisp\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[4\] " "Pin \"RegDisp\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[5\] " "Pin \"RegDisp\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[6\] " "Pin \"RegDisp\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[7\] " "Pin \"RegDisp\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[8\] " "Pin \"RegDisp\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[9\] " "Pin \"RegDisp\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[10\] " "Pin \"RegDisp\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[11\] " "Pin \"RegDisp\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[12\] " "Pin \"RegDisp\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[13\] " "Pin \"RegDisp\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[14\] " "Pin \"RegDisp\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[15\] " "Pin \"RegDisp\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[16\] " "Pin \"RegDisp\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[17\] " "Pin \"RegDisp\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[18\] " "Pin \"RegDisp\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[19\] " "Pin \"RegDisp\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[20\] " "Pin \"RegDisp\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[21\] " "Pin \"RegDisp\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[22\] " "Pin \"RegDisp\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[23\] " "Pin \"RegDisp\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[24\] " "Pin \"RegDisp\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[25\] " "Pin \"RegDisp\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[26\] " "Pin \"RegDisp\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[27\] " "Pin \"RegDisp\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[28\] " "Pin \"RegDisp\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[29\] " "Pin \"RegDisp\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[30\] " "Pin \"RegDisp\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "RegDisp\[31\] " "Pin \"RegDisp\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 164 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[0\] " "Pin \"FRegDisp\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[1\] " "Pin \"FRegDisp\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[2\] " "Pin \"FRegDisp\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[3\] " "Pin \"FRegDisp\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[4\] " "Pin \"FRegDisp\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[5\] " "Pin \"FRegDisp\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[6\] " "Pin \"FRegDisp\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[7\] " "Pin \"FRegDisp\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[8\] " "Pin \"FRegDisp\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[9\] " "Pin \"FRegDisp\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[10\] " "Pin \"FRegDisp\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[11\] " "Pin \"FRegDisp\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[12\] " "Pin \"FRegDisp\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[13\] " "Pin \"FRegDisp\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[14\] " "Pin \"FRegDisp\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[15\] " "Pin \"FRegDisp\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[16\] " "Pin \"FRegDisp\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[17\] " "Pin \"FRegDisp\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[18\] " "Pin \"FRegDisp\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[19\] " "Pin \"FRegDisp\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[20\] " "Pin \"FRegDisp\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[21\] " "Pin \"FRegDisp\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[22\] " "Pin \"FRegDisp\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[23\] " "Pin \"FRegDisp\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[24\] " "Pin \"FRegDisp\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[25\] " "Pin \"FRegDisp\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[26\] " "Pin \"FRegDisp\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[27\] " "Pin \"FRegDisp\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[28\] " "Pin \"FRegDisp\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[29\] " "Pin \"FRegDisp\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[30\] " "Pin \"FRegDisp\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FRegDisp\[31\] " "Pin \"FRegDisp\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 165 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[0\] " "Pin \"CSRegDisp\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[1\] " "Pin \"CSRegDisp\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[2\] " "Pin \"CSRegDisp\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[3\] " "Pin \"CSRegDisp\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[4\] " "Pin \"CSRegDisp\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[5\] " "Pin \"CSRegDisp\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[6\] " "Pin \"CSRegDisp\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[7\] " "Pin \"CSRegDisp\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[8\] " "Pin \"CSRegDisp\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[9\] " "Pin \"CSRegDisp\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[10\] " "Pin \"CSRegDisp\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[11\] " "Pin \"CSRegDisp\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[12\] " "Pin \"CSRegDisp\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[13\] " "Pin \"CSRegDisp\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[14\] " "Pin \"CSRegDisp\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[15\] " "Pin \"CSRegDisp\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[16\] " "Pin \"CSRegDisp\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[17\] " "Pin \"CSRegDisp\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[18\] " "Pin \"CSRegDisp\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[19\] " "Pin \"CSRegDisp\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[20\] " "Pin \"CSRegDisp\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[21\] " "Pin \"CSRegDisp\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[22\] " "Pin \"CSRegDisp\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[23\] " "Pin \"CSRegDisp\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[24\] " "Pin \"CSRegDisp\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[25\] " "Pin \"CSRegDisp\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[26\] " "Pin \"CSRegDisp\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[27\] " "Pin \"CSRegDisp\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[28\] " "Pin \"CSRegDisp\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[29\] " "Pin \"CSRegDisp\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[30\] " "Pin \"CSRegDisp\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "CSRegDisp\[31\] " "Pin \"CSRegDisp\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 166 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[0\] " "Pin \"MemD_Endereco\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[1\] " "Pin \"MemD_Endereco\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[2\] " "Pin \"MemD_Endereco\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[3\] " "Pin \"MemD_Endereco\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[4\] " "Pin \"MemD_Endereco\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[5\] " "Pin \"MemD_Endereco\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[6\] " "Pin \"MemD_Endereco\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[7\] " "Pin \"MemD_Endereco\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[8\] " "Pin \"MemD_Endereco\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[9\] " "Pin \"MemD_Endereco\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[10\] " "Pin \"MemD_Endereco\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[11\] " "Pin \"MemD_Endereco\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[12\] " "Pin \"MemD_Endereco\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[13\] " "Pin \"MemD_Endereco\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[14\] " "Pin \"MemD_Endereco\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[15\] " "Pin \"MemD_Endereco\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[16\] " "Pin \"MemD_Endereco\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[17\] " "Pin \"MemD_Endereco\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[18\] " "Pin \"MemD_Endereco\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[19\] " "Pin \"MemD_Endereco\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[20\] " "Pin \"MemD_Endereco\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[21\] " "Pin \"MemD_Endereco\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[22\] " "Pin \"MemD_Endereco\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[23\] " "Pin \"MemD_Endereco\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[24\] " "Pin \"MemD_Endereco\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[25\] " "Pin \"MemD_Endereco\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[26\] " "Pin \"MemD_Endereco\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[27\] " "Pin \"MemD_Endereco\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[28\] " "Pin \"MemD_Endereco\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[29\] " "Pin \"MemD_Endereco\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[30\] " "Pin \"MemD_Endereco\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_Endereco\[31\] " "Pin \"MemD_Endereco\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 167 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[0\] " "Pin \"MemD_DadoEscrita\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[1\] " "Pin \"MemD_DadoEscrita\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[2\] " "Pin \"MemD_DadoEscrita\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[3\] " "Pin \"MemD_DadoEscrita\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[4\] " "Pin \"MemD_DadoEscrita\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[5\] " "Pin \"MemD_DadoEscrita\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[6\] " "Pin \"MemD_DadoEscrita\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[7\] " "Pin \"MemD_DadoEscrita\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[8\] " "Pin \"MemD_DadoEscrita\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[9\] " "Pin \"MemD_DadoEscrita\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[10\] " "Pin \"MemD_DadoEscrita\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[11\] " "Pin \"MemD_DadoEscrita\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[12\] " "Pin \"MemD_DadoEscrita\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[13\] " "Pin \"MemD_DadoEscrita\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[14\] " "Pin \"MemD_DadoEscrita\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[15\] " "Pin \"MemD_DadoEscrita\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[16\] " "Pin \"MemD_DadoEscrita\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[17\] " "Pin \"MemD_DadoEscrita\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[18\] " "Pin \"MemD_DadoEscrita\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[19\] " "Pin \"MemD_DadoEscrita\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[20\] " "Pin \"MemD_DadoEscrita\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[21\] " "Pin \"MemD_DadoEscrita\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[22\] " "Pin \"MemD_DadoEscrita\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[23\] " "Pin \"MemD_DadoEscrita\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[24\] " "Pin \"MemD_DadoEscrita\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[25\] " "Pin \"MemD_DadoEscrita\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[26\] " "Pin \"MemD_DadoEscrita\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[27\] " "Pin \"MemD_DadoEscrita\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[28\] " "Pin \"MemD_DadoEscrita\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[29\] " "Pin \"MemD_DadoEscrita\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[30\] " "Pin \"MemD_DadoEscrita\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_DadoEscrita\[31\] " "Pin \"MemD_DadoEscrita\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 168 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[0\] " "Pin \"MemD_ByteEnable\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 170 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[1\] " "Pin \"MemD_ByteEnable\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 170 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[2\] " "Pin \"MemD_ByteEnable\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 170 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "MemD_ByteEnable\[3\] " "Pin \"MemD_ByteEnable\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 170 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[0\] " "Pin \"Estado\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[1\] " "Pin \"Estado\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[2\] " "Pin \"Estado\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[3\] " "Pin \"Estado\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[4\] " "Pin \"Estado\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Estado\[5\] " "Pin \"Estado\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 171 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[0\] " "Pin \"Debug\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[1\] " "Pin \"Debug\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[2\] " "Pin \"Debug\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[3\] " "Pin \"Debug\[3\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[4\] " "Pin \"Debug\[4\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[5\] " "Pin \"Debug\[5\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[6\] " "Pin \"Debug\[6\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[7\] " "Pin \"Debug\[7\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[8\] " "Pin \"Debug\[8\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[9\] " "Pin \"Debug\[9\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[10\] " "Pin \"Debug\[10\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[11\] " "Pin \"Debug\[11\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[12\] " "Pin \"Debug\[12\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[13\] " "Pin \"Debug\[13\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[14\] " "Pin \"Debug\[14\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[15\] " "Pin \"Debug\[15\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[16\] " "Pin \"Debug\[16\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[17\] " "Pin \"Debug\[17\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[18\] " "Pin \"Debug\[18\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[19\] " "Pin \"Debug\[19\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[20\] " "Pin \"Debug\[20\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[21\] " "Pin \"Debug\[21\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[22\] " "Pin \"Debug\[22\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[23\] " "Pin \"Debug\[23\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[24\] " "Pin \"Debug\[24\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[25\] " "Pin \"Debug\[25\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[26\] " "Pin \"Debug\[26\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[27\] " "Pin \"Debug\[27\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[28\] " "Pin \"Debug\[28\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[29\] " "Pin \"Debug\[29\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[30\] " "Pin \"Debug\[30\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Debug\[31\] " "Pin \"Debug\[31\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 172 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Uniao\[0\] " "Pin \"Uniao\[0\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 259 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Uniao\[1\] " "Pin \"Uniao\[1\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 259 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "Uniao\[2\] " "Pin \"Uniao\[2\]\" is virtual output pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 259 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[4\] " "Pin \"RegDispSelect\[4\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 163 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[3\] " "Pin \"RegDispSelect\[3\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 163 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[2\] " "Pin \"RegDispSelect\[2\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 163 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[1\] " "Pin \"RegDispSelect\[1\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 163 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1687361732729 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "RegDispSelect\[0\] " "Pin \"RegDispSelect\[0\]\" is virtual input pin" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 163 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1687361732729 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1687361732729 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "963 " "Ignored 963 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[0\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[0\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[1\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[1\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[2\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[2\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[3\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[3\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[4\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[4\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[5\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[5\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[6\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[6\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[7\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[7\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[8\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[8\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[9\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[9\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[10\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[10\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[11\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[11\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[12\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[12\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[13\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[13\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[14\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[14\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[15\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[15\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[16\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[16\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[17\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[17\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[18\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[18\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[19\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[19\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[20\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[20\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[21\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[21\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[22\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[22\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[23\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[23\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[24\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[24\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[25\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[25\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[26\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[26\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[27\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[27\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[28\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[28\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[29\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[29\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[30\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[30\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_OE_VIRTUAL_IO" "MemD_DadoLeitura\[31\] " "Ignored Virtual Pin assignment on output enabled pin \"MemD_DadoLeitura\[31\]\"" {  } {  } 0 15728 "Ignored Virtual Pin assignment on output enabled pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[6\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[29\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[1\] " "Ignored Virtual Pin assignment to \"wEX_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[3\] " "Ignored Virtual Pin assignment to \"FRegister1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[2\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[10\] " "Ignored Virtual Pin assignment to \"FRegister2\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[22\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[8\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[13\] " "Ignored Virtual Pin assignment to \"wID_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[11\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[2\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[24\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CSRead " "Ignored Virtual Pin assignment to \"wEX_CSRead\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[7\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[28\] " "Ignored Virtual Pin assignment to \"wID_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[15\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[12\] " "Ignored Virtual Pin assignment to \"FRegister1\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[5\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[30\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[2\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[4\] " "Ignored Virtual Pin assignment to \"wWB_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[14\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[24\] " "Ignored Virtual Pin assignment to \"wID_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[12\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[0\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[8\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[25\] " "Ignored Virtual Pin assignment to \"wWB_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[28\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[26\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[20\] " "Ignored Virtual Pin assignment to \"wEX_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[19\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[5\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[1\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[7\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[10\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[4\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[11\] " "Ignored Virtual Pin assignment to \"FRegister2\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[18\] " "Ignored Virtual Pin assignment to \"wEX_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[18\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[0\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[0\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[3\] " "Ignored Virtual Pin assignment to \"wID_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[13\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao " "Ignored Virtual Pin assignment to \"wEX_Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[27\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd " "Ignored Virtual Pin assignment to \"wEX_Rd\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[4\] " "Ignored Virtual Pin assignment to \"FRegister2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[24\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[1\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[21\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[10\] " "Ignored Virtual Pin assignment to \"wID_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[22\] " "Ignored Virtual Pin assignment to \"wID_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[7\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[26\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[18\] " "Ignored Virtual Pin assignment to \"FRegister2\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[6\] " "Ignored Virtual Pin assignment to \"wID_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[18\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[2\] " "Ignored Virtual Pin assignment to \"wID_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[19\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[15\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[4\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[29\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[24\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[31\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4 " "Ignored Virtual Pin assignment to \"wID_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[24\] " "Ignored Virtual Pin assignment to \"wWB_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[8\] " "Ignored Virtual Pin assignment to \"wWB_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[8\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[0\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[25\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Escrita " "Ignored Virtual Pin assignment to \"BR_Escrita\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[6\] " "Ignored Virtual Pin assignment to \"wEX_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3\[2\] " "Ignored Virtual Pin assignment to \"wEX_Funct3\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[30\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[30\] " "Ignored Virtual Pin assignment to \"FRegister2\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[3\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[15\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[29\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[15\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[28\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[11\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[20\] " "Ignored Virtual Pin assignment to \"FRegister1\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[24\] " "Ignored Virtual Pin assignment to \"wID_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[28\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[1\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[1\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[26\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[21\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_CSRead " "Ignored Virtual Pin assignment to \"wWB_CSRead\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[15\] " "Ignored Virtual Pin assignment to \"wID_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[10\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4 " "Ignored Virtual Pin assignment to \"wMEM_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[0\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[30\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[9\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[3\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[29\] " "Ignored Virtual Pin assignment to \"FRegister1\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[20\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[30\] " "Ignored Virtual Pin assignment to \"wWB_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[6\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[3\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[4\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[5\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[15\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[2\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[13\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[2\] " "Ignored Virtual Pin assignment to \"wEX_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[3\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[16\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[20\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Instrucao " "Ignored Virtual Pin assignment to \"Instrucao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CSR " "Ignored Virtual Pin assignment to \"wEX_CSR\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[8\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oiIF_PC4 " "Ignored Virtual Pin assignment to \"oiIF_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[31\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[23\] " "Ignored Virtual Pin assignment to \"FRegister2\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[27\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[29\] " "Ignored Virtual Pin assignment to \"wEX_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[31\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[25\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[13\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[29\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[23\] " "Ignored Virtual Pin assignment to \"wID_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[0\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[0\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[15\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[1\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[5\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[30\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[21\] " "Ignored Virtual Pin assignment to \"FRegister1\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[1\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[18\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[6\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[29\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[4\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[25\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[21\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[3\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[21\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[7\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[9\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[22\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[0\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[10\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[22\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite " "Ignored Virtual Pin assignment to \"wWB_RegWrite\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[17\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[12\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[11\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[25\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[9\] " "Ignored Virtual Pin assignment to \"wEX_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister " "Ignored Virtual Pin assignment to \"Entrada_FRegister\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[20\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[5\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[20\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[16\] " "Ignored Virtual Pin assignment to \"wID_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[25\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[27\] " "Ignored Virtual Pin assignment to \"wID_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[14\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[6\] " "Ignored Virtual Pin assignment to \"FRegister2\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Escreve_FReg " "Ignored Virtual Pin assignment to \"Escreve_FReg\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[29\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[15\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[29\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[1\] " "Ignored Virtual Pin assignment to \"wID_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[17\] " "Ignored Virtual Pin assignment to \"wID_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[12\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[16\] " "Ignored Virtual Pin assignment to \"wWB_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[4\] " "Ignored Virtual Pin assignment to \"FRegister1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[22\] " "Ignored Virtual Pin assignment to \"wID_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[7\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[0\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[28\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[3\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[10\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[20\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[8\] " "Ignored Virtual Pin assignment to \"wID_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[23\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[4\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[10\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[2\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[9\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[7\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[18\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_ByteEnable " "Ignored Virtual Pin assignment to \"MemD_ByteEnable\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[20\] " "Ignored Virtual Pin assignment to \"FRegister2\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[19\] " "Ignored Virtual Pin assignment to \"wEX_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[20\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[14\] " "Ignored Virtual Pin assignment to \"wID_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oiIF_PC " "Ignored Virtual Pin assignment to \"oiIF_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[15\] " "Ignored Virtual Pin assignment to \"FRegister2\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[6\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[6\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[28\] " "Ignored Virtual Pin assignment to \"FRegister2\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[26\] " "Ignored Virtual Pin assignment to \"wEX_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[23\] " "Ignored Virtual Pin assignment to \"wID_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[4\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[6\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[3\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[3\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[3\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[13\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[22\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[18\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[1\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[30\] " "Ignored Virtual Pin assignment to \"FRegister1\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[7\] " "Ignored Virtual Pin assignment to \"wID_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[12\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[19\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[4\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[11\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[30\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[28\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[31\] " "Ignored Virtual Pin assignment to \"wEX_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[0\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[30\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDisp " "Ignored Virtual Pin assignment to \"RegDisp\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[28\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[4\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao " "Ignored Virtual Pin assignment to \"wMEM_Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[17\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[6\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[14\] " "Ignored Virtual Pin assignment to \"FRegister1\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[24\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType " "Ignored Virtual Pin assignment to \"wEX_InstrType\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[9\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[5\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[28\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[19\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[19\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[2\] " "Ignored Virtual Pin assignment to \"wWB_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[6\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[31\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[19\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[18\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[31\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[23\] " "Ignored Virtual Pin assignment to \"wWB_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[22\] " "Ignored Virtual Pin assignment to \"FRegister1\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[5\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[3\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[14\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[0\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[6\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_CSR " "Ignored Virtual Pin assignment to \"wMEM_CSR\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[18\] " "Ignored Virtual Pin assignment to \"wWB_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[30\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[30\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[10\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[11\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[10\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[15\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[10\] " "Ignored Virtual Pin assignment to \"wEX_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[10\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[18\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[14\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[9\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA " "Ignored Virtual Pin assignment to \"Saida_FPULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[0\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[29\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[1\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[28\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[5\] " "Ignored Virtual Pin assignment to \"FRegister1\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[22\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[21\] " "Ignored Virtual Pin assignment to \"wID_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[23\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_COrigBULA " "Ignored Virtual Pin assignment to \"wEX_COrigBULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[22\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[29\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[0\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[25\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[4\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[1\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[27\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[23\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[15\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[10\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[31\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[13\] " "Ignored Virtual Pin assignment to \"FRegister1\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[9\] " "Ignored Virtual Pin assignment to \"wID_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[30\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC " "Ignored Virtual Pin assignment to \"wMEM_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[12\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[4\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[28\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[12\] " "Ignored Virtual Pin assignment to \"wID_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[1\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[29\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[30\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[25\] " "Ignored Virtual Pin assignment to \"wEX_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[27\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[11\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oiIF_Instr " "Ignored Virtual Pin assignment to \"oiIF_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[20\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[5\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[17\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[11\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[7\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[23\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[9\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[2\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1 " "Ignored Virtual Pin assignment to \"FRegister1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[12\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[10\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[31\] " "Ignored Virtual Pin assignment to \"FRegister1\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[1\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[18\] " "Ignored Virtual Pin assignment to \"wID_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[11\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[20\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[19\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[0\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[10\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[28\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[4\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[18\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[11\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[20\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[7\] " "Ignored Virtual Pin assignment to \"FRegister2\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[20\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[9\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4 " "Ignored Virtual Pin assignment to \"wiIF_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1 " "Ignored Virtual Pin assignment to \"wEX_Rs1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[13\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[16\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[5\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Instr " "Ignored Virtual Pin assignment to \"wEX_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[3\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[28\] " "Ignored Virtual Pin assignment to \"wEX_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[26\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[2\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[4\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[13\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[23\] " "Ignored Virtual Pin assignment to \"FRegister1\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[12\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[17\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[4\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[21\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[13\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[5\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[27\] " "Ignored Virtual Pin assignment to \"wID_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[14\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[31\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[2\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[12\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[19\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[31\] " "Ignored Virtual Pin assignment to \"wWB_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2 " "Ignored Virtual Pin assignment to \"FRegister2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[9\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[5\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[11\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[16\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[30\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[9\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[25\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[2\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[7\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[1\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[18\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[2\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[2\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[23\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[29\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_COrigAULA " "Ignored Virtual Pin assignment to \"wEX_COrigAULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[4\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[25\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[31\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[17\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[3\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[13\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[6\] " "Ignored Virtual Pin assignment to \"FRegister1\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[5\] " "Ignored Virtual Pin assignment to \"wEX_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[3\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[10\] " "Ignored Virtual Pin assignment to \"wWB_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[3\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[5\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[22\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[7\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[4\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[10\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[4\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[12\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[27\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[18\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[19\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[21\] " "Ignored Virtual Pin assignment to \"wWB_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[15\] " "Ignored Virtual Pin assignment to \"FRegister1\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[15\] " "Ignored Virtual Pin assignment to \"wID_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[29\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3\[1\] " "Ignored Virtual Pin assignment to \"wMEM_Funct3\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao\[2\] " "Ignored Virtual Pin assignment to \"wWB_Uniao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[14\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[24\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[11\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[9\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[6\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[2\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[25\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[30\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[15\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[16\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[24\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[27\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[19\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[10\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[17\] " "Ignored Virtual Pin assignment to \"FRegister2\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[26\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[20\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[14\] " "Ignored Virtual Pin assignment to \"wEX_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[18\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2 " "Ignored Virtual Pin assignment to \"wEX_Rs2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[30\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[24\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[14\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[8\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[25\] " "Ignored Virtual Pin assignment to \"FRegister2\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult " "Ignored Virtual Pin assignment to \"wWB_ALUresult\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[5\] " "Ignored Virtual Pin assignment to \"wID_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[24\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[7\] " "Ignored Virtual Pin assignment to \"FRegister1\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Instr " "Ignored Virtual Pin assignment to \"wMEM_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[27\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[27\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[18\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[21\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[20\] " "Ignored Virtual Pin assignment to \"wID_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[12\] " "Ignored Virtual Pin assignment to \"wWB_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[27\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[10\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[11\] " "Ignored Virtual Pin assignment to \"wID_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[19\] " "Ignored Virtual Pin assignment to \"wWB_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[27\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[22\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[12\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[1\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[14\] " "Ignored Virtual Pin assignment to \"wWB_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[21\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[3\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[7\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[31\] " "Ignored Virtual Pin assignment to \"FRegister2\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[4\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[8\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[18\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[10\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[15\] " "Ignored Virtual Pin assignment to \"wEX_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[28\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegDisp " "Ignored Virtual Pin assignment to \"FRegDisp\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoEscrita " "Ignored Virtual Pin assignment to \"MemD_DadoEscrita\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[3\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Uniao " "Ignored Virtual Pin assignment to \"Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[11\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[27\] " "Ignored Virtual Pin assignment to \"FRegister2\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oWB_RegWrite " "Ignored Virtual Pin assignment to \"oWB_RegWrite\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[3\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[12\] " "Ignored Virtual Pin assignment to \"wEX_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[25\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[4\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[17\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[20\] " "Ignored Virtual Pin assignment to \"wID_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[9\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[17\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[12\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[29\] " "Ignored Virtual Pin assignment to \"wID_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[16\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[4\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[8\] " "Ignored Virtual Pin assignment to \"FRegister2\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[14\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[21\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[5\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[31\] " "Ignored Virtual Pin assignment to \"wID_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[0\] " "Ignored Virtual Pin assignment to \"wID_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[24\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[20\] " "Ignored Virtual Pin assignment to \"wWB_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[13\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[3\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[30\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[21\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[0\] " "Ignored Virtual Pin assignment to \"wEX_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[2\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[3\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[16\] " "Ignored Virtual Pin assignment to \"FRegister2\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[6\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[11\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[13\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[22\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Estado " "Ignored Virtual Pin assignment to \"Estado\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[15\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[22\] " "Ignored Virtual Pin assignment to \"FRegister2\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[30\] " "Ignored Virtual Pin assignment to \"wID_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_DadoLeitura " "Ignored Virtual Pin assignment to \"MemD_DadoLeitura\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao\[0\] " "Ignored Virtual Pin assignment to \"wMEM_Uniao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[27\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[25\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[0\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[8\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[30\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[3\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[24\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType " "Ignored Virtual Pin assignment to \"wMEM_InstrType\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[12\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[31\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[24\] " "Ignored Virtual Pin assignment to \"FRegister1\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[2\] " "Ignored Virtual Pin assignment to \"wID_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[13\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[8\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[23\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[8\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4 " "Ignored Virtual Pin assignment to \"wWB_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao " "Ignored Virtual Pin assignment to \"wWB_Uniao\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[18\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[12\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[25\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[7\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[28\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[17\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[12\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[2\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[8\] " "Ignored Virtual Pin assignment to \"FRegister1\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[3\] " "Ignored Virtual Pin assignment to \"wEX_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[30\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rd\[4\] " "Ignored Virtual Pin assignment to \"wEX_Rd\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[0\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[26\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[3\] " "Ignored Virtual Pin assignment to \"wID_PC4\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[19\] " "Ignored Virtual Pin assignment to \"wID_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[1\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[6\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[2\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[4\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[6\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[28\] " "Ignored Virtual Pin assignment to \"wID_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[15\] " "Ignored Virtual Pin assignment to \"wWB_PC\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[16\] " "Ignored Virtual Pin assignment to \"FRegister1\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[17\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[2\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[30\] " "Ignored Virtual Pin assignment to \"wID_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[17\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[27\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[29\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[8\] " "Ignored Virtual Pin assignment to \"wID_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[14\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[26\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[28\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[8\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[9\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[17\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[24\] " "Ignored Virtual Pin assignment to \"wEX_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[29\] " "Ignored Virtual Pin assignment to \"wWB_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[9\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr " "Ignored Virtual Pin assignment to \"wiIF_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oRegMEMWB " "Ignored Virtual Pin assignment to \"oRegMEMWB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[9\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[13\] " "Ignored Virtual Pin assignment to \"wEX_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[25\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[21\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[6\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[16\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[19\] " "Ignored Virtual Pin assignment to \"FRegister2\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC " "Ignored Virtual Pin assignment to \"wEX_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[1\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[14\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[11\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[13\] " "Ignored Virtual Pin assignment to \"wID_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[1\] " "Ignored Virtual Pin assignment to \"FRegister2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oRegIFID " "Ignored Virtual Pin assignment to \"oRegIFID\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[1\] " "Ignored Virtual Pin assignment to \"FRegister1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[19\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[15\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[25\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[0\] " "Ignored Virtual Pin assignment to \"wID_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[19\] " "Ignored Virtual Pin assignment to \"wID_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[28\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[2\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[21\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[25\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[20\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[23\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[17\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[18\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[7\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[24\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC " "Ignored Virtual Pin assignment to \"wID_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[27\] " "Ignored Virtual Pin assignment to \"wWB_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[28\] " "Ignored Virtual Pin assignment to \"wWB_PC\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[26\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[19\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[29\] " "Ignored Virtual Pin assignment to \"FRegister2\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[7\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[12\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Debug " "Ignored Virtual Pin assignment to \"Debug\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[22\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[8\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3\[1\] " "Ignored Virtual Pin assignment to \"wEX_Funct3\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[24\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "MemD_Endereco " "Ignored Virtual Pin assignment to \"MemD_Endereco\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_ULA " "Ignored Virtual Pin assignment to \"Saida_ULA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[0\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[26\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[1\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[20\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[16\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[24\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[25\] " "Ignored Virtual Pin assignment to \"FRegister1\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[25\] " "Ignored Virtual Pin assignment to \"wID_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[16\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[13\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[9\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd " "Ignored Virtual Pin assignment to \"wWB_Rd\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[5\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[12\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3\[0\] " "Ignored Virtual Pin assignment to \"wMEM_Funct3\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[1\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[6\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Rd\[3\] " "Ignored Virtual Pin assignment to \"wWB_Rd\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[0\] " "Ignored Virtual Pin assignment to \"FRegister2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[29\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[13\] " "Ignored Virtual Pin assignment to \"wWB_PC\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[16\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[29\] " "Ignored Virtual Pin assignment to \"wID_PC\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[8\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[0\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[4\] " "Ignored Virtual Pin assignment to \"wEX_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[19\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[31\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[8\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[3\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[26\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[20\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[17\] " "Ignored Virtual Pin assignment to \"FRegister1\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[2\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[11\] " "Ignored Virtual Pin assignment to \"wEX_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[29\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[26\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd\[4\] " "Ignored Virtual Pin assignment to \"wMEM_Rd\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[1\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "RegDispSelect " "Ignored Virtual Pin assignment to \"RegDispSelect\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[31\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[23\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[26\] " "Ignored Virtual Pin assignment to \"wID_PC4\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[15\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[15\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[28\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[10\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[13\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[28\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[18\] " "Ignored Virtual Pin assignment to \"FRegister1\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[3\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[21\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[10\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[21\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[7\] " "Ignored Virtual Pin assignment to \"wWB_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[8\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[7\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[14\] " "Ignored Virtual Pin assignment to \"wID_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[1\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[16\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[14\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[2\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[14\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[31\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[5\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[13\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[28\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[17\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[6\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oRegIDEX " "Ignored Virtual Pin assignment to \"oRegIDEX\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[27\] " "Ignored Virtual Pin assignment to \"wEX_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[31\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[0\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[2\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[24\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[24\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[22\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[11\] " "Ignored Virtual Pin assignment to \"wID_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[11\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3\[0\] " "Ignored Virtual Pin assignment to \"wEX_Funct3\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[7\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[5\] " "Ignored Virtual Pin assignment to \"FRegister2\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[31\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[16\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[22\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[0\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[3\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[19\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[17\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC " "Ignored Virtual Pin assignment to \"wWB_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[9\] " "Ignored Virtual Pin assignment to \"wWB_PC\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[9\] " "Ignored Virtual Pin assignment to \"FRegister1\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[12\] " "Ignored Virtual Pin assignment to \"wID_PC\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[10\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[23\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[4\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[9\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[14\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[22\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[10\] " "Ignored Virtual Pin assignment to \"wID_PC4\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[20\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[21\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC " "Ignored Virtual Pin assignment to \"wiIF_PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[0\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC " "Ignored Virtual Pin assignment to \"PC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEXForwardB " "Ignored Virtual Pin assignment to \"wEXForwardB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[11\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[1\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[14\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[14\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4 " "Ignored Virtual Pin assignment to \"wEX_PC4\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[23\] " "Ignored Virtual Pin assignment to \"wEX_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[17\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[2\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "oRegEXMEM " "Ignored Virtual Pin assignment to \"oRegEXMEM\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[0\] " "Ignored Virtual Pin assignment to \"FRegister1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[20\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1 " "Ignored Virtual Pin assignment to \"wEX_Read1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[26\] " "Ignored Virtual Pin assignment to \"FRegister1\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[21\] " "Ignored Virtual Pin assignment to \"wID_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad " "Ignored Virtual Pin assignment to \"wWB_MemLoad\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[23\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[15\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[0\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[6\] " "Ignored Virtual Pin assignment to \"wWB_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[18\] " "Ignored Virtual Pin assignment to \"wID_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs2\[0\] " "Ignored Virtual Pin assignment to \"wEX_Rs2\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[16\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[12\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao\[1\] " "Ignored Virtual Pin assignment to \"wMEM_Uniao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[17\] " "Ignored Virtual Pin assignment to \"wWB_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[3\] " "Ignored Virtual Pin assignment to \"FRegister2\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[6\] " "Ignored Virtual Pin assignment to \"wID_PC4\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[5\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[27\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[23\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[2\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[27\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[1\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[8\] " "Ignored Virtual Pin assignment to \"wEX_PC\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[30\] " "Ignored Virtual Pin assignment to \"wEX_PC\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[16\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[6\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[23\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[15\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[17\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[13\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[21\] " "Ignored Virtual Pin assignment to \"FRegister2\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[10\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[5\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[18\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[8\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[9\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "CSRegDisp " "Ignored Virtual Pin assignment to \"CSRegDisp\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[11\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl " "Ignored Virtual Pin assignment to \"wEX_CALUControl\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[31\] " "Ignored Virtual Pin assignment to \"wID_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_CSR " "Ignored Virtual Pin assignment to \"wWB_CSR\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[26\] " "Ignored Virtual Pin assignment to \"wWB_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[1\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[11\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[0\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3\[2\] " "Ignored Virtual Pin assignment to \"wMEM_Funct3\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType " "Ignored Virtual Pin assignment to \"wWB_InstrType\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[27\] " "Ignored Virtual Pin assignment to \"FRegister1\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[7\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[7\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[14\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[25\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[1\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[16\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[5\] " "Ignored Virtual Pin assignment to \"wWB_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[1\] " "Ignored Virtual Pin assignment to \"wWB_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[11\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[9\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[20\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[15\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao\[0\] " "Ignored Virtual Pin assignment to \"wWB_Uniao\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[1\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[7\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[22\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[27\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[4\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Funct3 " "Ignored Virtual Pin assignment to \"wEX_Funct3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[0\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[9\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[9\] " "Ignored Virtual Pin assignment to \"FRegister2\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[8\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[21\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2 " "Ignored Virtual Pin assignment to \"wEX_Read2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[28\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[24\] " "Ignored Virtual Pin assignment to \"FRegister2\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[25\] " "Ignored Virtual Pin assignment to \"wID_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[19\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_CALUControl\[2\] " "Ignored Virtual Pin assignment to \"wEX_CALUControl\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[4\] " "Ignored Virtual Pin assignment to \"wID_PC4\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[10\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[2\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[5\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[16\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[8\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[9\] " "Ignored Virtual Pin assignment to \"wID_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[3\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[5\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[7\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[10\] " "Ignored Virtual Pin assignment to \"FRegister1\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[19\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[22\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_InstrType\[12\] " "Ignored Virtual Pin assignment to \"wMEM_InstrType\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[30\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[8\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Rd " "Ignored Virtual Pin assignment to \"wMEM_Rd\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[3\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[11\] " "Ignored Virtual Pin assignment to \"wWB_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[11\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[2\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[22\] " "Ignored Virtual Pin assignment to \"wEX_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[20\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[20\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[31\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[25\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[8\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[4\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[18\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[16\] " "Ignored Virtual Pin assignment to \"wEX_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[22\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[14\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[17\] " "Ignored Virtual Pin assignment to \"wID_PC4\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[26\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[14\] " "Ignored Virtual Pin assignment to \"FRegister2\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[23\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[17\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[21\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[2\] " "Ignored Virtual Pin assignment to \"FRegister2\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[3\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[16\] " "Ignored Virtual Pin assignment to \"wID_PC\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[4\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[2\] " "Ignored Virtual Pin assignment to \"FRegister1\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[23\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Uniao\[1\] " "Ignored Virtual Pin assignment to \"wEX_Uniao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[3\] " "Ignored Virtual Pin assignment to \"wWB_PC\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_Instr " "Ignored Virtual Pin assignment to \"wID_Instr\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[7\] " "Ignored Virtual Pin assignment to \"wID_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[13\] " "Ignored Virtual Pin assignment to \"FRegister2\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[26\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[12\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[12\] " "Ignored Virtual Pin assignment to \"FRegister2\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[4\] " "Ignored Virtual Pin assignment to \"wID_PC\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[23\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[29\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[13\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Rs1\[0\] " "Ignored Virtual Pin assignment to \"wEX_Rs1\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[6\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[12\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[9\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[4\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[31\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[21\] " "Ignored Virtual Pin assignment to \"wEX_PC\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura2 " "Ignored Virtual Pin assignment to \"BR_Leitura2\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[22\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[17\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[25\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[25\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[13\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[28\] " "Ignored Virtual Pin assignment to \"FRegister1\[28\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[27\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[2\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[22\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read1\[13\] " "Ignored Virtual Pin assignment to \"wEX_Read1\[13\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[2\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[26\] " "Ignored Virtual Pin assignment to \"wID_PC\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[0\] " "Ignored Virtual Pin assignment to \"wWB_PC\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[26\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[16\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[6\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[9\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[9\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Uniao\[2\] " "Ignored Virtual Pin assignment to \"wMEM_Uniao\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[0\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC\[5\] " "Ignored Virtual Pin assignment to \"wID_PC\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister2\[26\] " "Ignored Virtual Pin assignment to \"FRegister2\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[11\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[31\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[31\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[31\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[8\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[21\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[3\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[3\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wID_PC4\[1\] " "Ignored Virtual Pin assignment to \"wID_PC4\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[27\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[1\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[5\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEXForwardA " "Ignored Virtual Pin assignment to \"wEXForwardA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[26\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[18\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[18\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[29\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[1\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate " "Ignored Virtual Pin assignment to \"wEX_Immediate\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Saida_FPULA\[7\] " "Ignored Virtual Pin assignment to \"Saida_FPULA\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_InstrType\[1\] " "Ignored Virtual Pin assignment to \"wEX_InstrType\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada_FRegister\[19\] " "Ignored Virtual Pin assignment to \"Entrada_FRegister\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[0\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[0\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[7\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[23\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "BR_Leitura1 " "Ignored Virtual Pin assignment to \"BR_Leitura1\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[7\] " "Ignored Virtual Pin assignment to \"wEX_PC\[7\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[11\] " "Ignored Virtual Pin assignment to \"FRegister1\[11\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC\[22\] " "Ignored Virtual Pin assignment to \"wWB_PC\[22\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[24\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[16\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[10\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[10\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Immediate\[26\] " "Ignored Virtual Pin assignment to \"wEX_Immediate\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_PC4\[5\] " "Ignored Virtual Pin assignment to \"wWB_PC4\[5\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ForwardB\[29\] " "Ignored Virtual Pin assignment to \"wMEM_ForwardB\[29\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "Entrada1_FPULA\[6\] " "Ignored Virtual Pin assignment to \"Entrada1_FPULA\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC4\[30\] " "Ignored Virtual Pin assignment to \"wMEM_PC4\[30\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_Read2\[16\] " "Ignored Virtual Pin assignment to \"wEX_Read2\[16\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[2\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[2\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[15\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[15\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[8\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[8\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "FRegister1\[19\] " "Ignored Virtual Pin assignment to \"FRegister1\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_CSRead " "Ignored Virtual Pin assignment to \"wMEM_CSRead\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_ALUresult\[27\] " "Ignored Virtual Pin assignment to \"wWB_ALUresult\[27\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_PC\[24\] " "Ignored Virtual Pin assignment to \"wMEM_PC\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[26\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[19\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[19\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_ALUresult\[23\] " "Ignored Virtual Pin assignment to \"wMEM_ALUresult\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_InstrType\[6\] " "Ignored Virtual Pin assignment to \"wWB_InstrType\[6\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wMEM_Funct3 " "Ignored Virtual Pin assignment to \"wMEM_Funct3\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_Uniao\[1\] " "Ignored Virtual Pin assignment to \"wWB_Uniao\[1\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC\[23\] " "Ignored Virtual Pin assignment to \"wiIF_PC\[23\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[4\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[4\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_MemLoad\[26\] " "Ignored Virtual Pin assignment to \"wWB_MemLoad\[26\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_Instr\[12\] " "Ignored Virtual Pin assignment to \"wiIF_Instr\[12\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC4\[21\] " "Ignored Virtual Pin assignment to \"wEX_PC4\[21\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wEX_PC\[17\] " "Ignored Virtual Pin assignment to \"wEX_PC\[17\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wWB_RegWrite\[24\] " "Ignored Virtual Pin assignment to \"wWB_RegWrite\[24\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "wiIF_PC4\[14\] " "Ignored Virtual Pin assignment to \"wiIF_PC4\[14\]\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687361732833 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1687361732833 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687361733889 "|TopDE|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687361733889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15023 " "Implemented 15023 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687361733973 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687361733973 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "45 " "Implemented 45 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1687361733973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14211 " "Implemented 14211 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687361733973 ""} { "Info" "ICUT_CUT_TM_RAMS" "586 " "Implemented 586 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1687361733973 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1687361733973 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1687361733973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687361733973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1202 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "731 " "Peak virtual memory: 731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687361734089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 12:35:34 2023 " "Processing ended: Wed Jun 21 12:35:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687361734089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687361734089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:18 " "Total CPU time (on all processors): 00:02:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687361734089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687361734089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1687361738709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687361738710 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 12:35:36 2023 " "Processing started: Wed Jun 21 12:35:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687361738710 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687361738710 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC-V -c TopDE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687361738710 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687361740417 ""}
{ "Info" "0" "" "Project  = RISC-V" {  } {  } 0 0 "Project  = RISC-V" 0 0 "Fitter" 0 0 1687361740440 ""}
{ "Info" "0" "" "Revision = TopDE" {  } {  } 0 0 "Revision = TopDE" 0 0 "Fitter" 0 0 1687361740441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687361741013 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopDE 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"TopDE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687361741155 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687361741232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687361741232 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1687361741527 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687361741617 ""}  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1687361741617 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1687361741669 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1687361741700 ""}  } { { "altera_pll.v" "" { Text "/home/leorb/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Fitter" 0 -1 1687361741700 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687361742840 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687361743043 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687361745265 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1687361746133 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 193 " "No exact pin location assignment(s) for 32 pins of 193 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1687361746761 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1687361766336 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|oCLK_50~CLKENA0 1138 global CLKCTRL_G2 " "CLOCK_Interface:CLOCK0\|oCLK_50~CLKENA0 with 1138 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1687361767257 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687361767257 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 15 global CLKCTRL_G13 " "AudioCODEC_Interface:Audio0\|PLL_Audio:pll1\|PLL_Audio_0002:pll_audio_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687361767257 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 223 global CLKCTRL_G11 " "VGA_Interface:VGA0\|VgaAdapter:VGA0\|VgaPll:xx\|VgaPll_0002:vgapll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 223 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687361767257 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 37 global CLKCTRL_G5 " "CLOCK_Interface:CLOCK0\|PLL_Main:PLL1\|PLL_Main_0002:pll_main_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 37 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687361767257 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLK~CLKENA0 1858 global CLKCTRL_G3 " "CLOCK_Interface:CLOCK0\|CLK~CLKENA0 with 1858 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1687361767257 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687361767257 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1687361767257 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1687361767257 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1687361767257 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687361767259 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1687361771508 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687361771540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687361771540 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687361771540 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687361771540 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1687361771540 ""}
{ "Info" "ISTA_SDC_FOUND" "TopDE.sdc " "Reading SDC File: 'TopDE.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1687361771654 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1687361771655 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 63 CLOCK_50 clock " "Ignored filter at TopDE.sdc(63): CLOCK_50 could not be matched with a clock" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1687361771655 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687361771656 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687361771656 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771656 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687361771657 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687361771657 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771657 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687361771658 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687361771658 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687361771658 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687361771658 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771658 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1687361771659 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|wcaudio_outR\[0\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register AudioCODEC_Interface:Audio0\|wcaudio_outR\[0\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771736 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771736 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|Ctrl2\[0\] CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register AudioCODEC_Interface:Audio0\|Ctrl2\[0\] is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771736 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771736 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[38\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[38\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771737 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[1\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[1\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771737 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771737 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[14\] CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[14\] is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771737 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|pr_state.ST_FETCH1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[6\]\[3\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[6\]\[3\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771737 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[3\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_code\[3\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771738 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771738 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771738 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inL\[12\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inL\[12\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771738 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771738 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771738 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[0\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[0\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771738 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[2\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771739 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687361771739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1687361771739 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687361771756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687361771756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687361771756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687361771756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687361771756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687361771756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687361771756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687361771756 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687361771756 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1687361771756 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687361771973 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687361771975 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687361771994 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687361771994 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687361771994 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1687361771994 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1687361771995 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687361771996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687361771996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687361771996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687361771996 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clock2 " "  20.000       clock2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1687361771996 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1687361771996 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687361772952 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687361772974 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687361773021 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687361773060 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687361773267 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687361773286 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687361775082 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "61 DSP block " "Packed 61 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1687361775111 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "48 " "Created 48 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1687361775111 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687361775111 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:32 " "Fitter preparation operations ending: elapsed time is 00:00:32" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687361776935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687361789979 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1687361794984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:26 " "Fitter placement preparation operations ending: elapsed time is 00:01:26" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687361876730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687361953159 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687362014659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:02 " "Fitter placement operations ending: elapsed time is 00:01:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687362014660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687362021217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 2.8% " "5e+03 ns of routing delay (approximately 2.8% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1687362057807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X45_Y11 X55_Y22 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22" {  } { { "loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X45_Y11 to location X55_Y22"} { { 12 { 0 ""} 45 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687362070916 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687362070916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687362119578 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687362119578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:27 " "Fitter routing operations ending: elapsed time is 00:01:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687362119587 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 25.67 " "Total time spent on timing analysis during the Fitter is 25.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687362151752 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687362152572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687362178434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687362178455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687362202148 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:36 " "Fitter post-fit operations ending: elapsed time is 00:01:36" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687362247090 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1687362248845 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "44 " "Following 44 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[0] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[1] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[2] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[3] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[4] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[5] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[6] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[7] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[8] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[9] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[10] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[11] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[12] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[13] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[14] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[15] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[16] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[17] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[18] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[19] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[20] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[21] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[22] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[23] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[24] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[25] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[28] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[29] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[30] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[31] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[32] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[33] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[34] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[35] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently enabled " "Pin ADC_CS_N has a permanently enabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ADC_CS_N } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[26] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { GPIO_0[27] } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/leorb/intelFPGA_lite/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "TopDE.v" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1687362249097 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1687362249097 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/output_files/TopDE.fit.smsg " "Generated suppressed messages file /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/output_files/TopDE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687362250911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 48 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2009 " "Peak virtual memory: 2009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687362258327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 12:44:18 2023 " "Processing ended: Wed Jun 21 12:44:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687362258327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:42 " "Elapsed time: 00:08:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687362258327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:52 " "Total CPU time (on all processors): 00:13:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687362258327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687362258327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687362266835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687362266835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 12:44:26 2023 " "Processing started: Wed Jun 21 12:44:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687362266835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687362266835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RISC-V -c TopDE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687362266835 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687362294309 ""}
{ "Warning" "WASM_SLD_EMBEDDED_FILE_ERROR" "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/ADC_Controller.sopcinfo " "The file, /home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/ADC_Controller.sopcinfo, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." {  } {  } 0 12914 "The file, %1!s!, is not embedded into sof file as expected.  Some tools, such as System Console, may not function fully." 0 0 "Assembler" 0 -1 1687362294349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687362295451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 12:44:55 2023 " "Processing ended: Wed Jun 21 12:44:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687362295451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687362295451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687362295451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687362295451 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687362296617 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687362297811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687362297812 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 12:44:57 2023 " "Processing started: Wed Jun 21 12:44:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687362297812 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687362297812 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c TopDE " "Command: quartus_sta RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687362297812 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687362297873 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub 16 " "Ignored 16 assignments for entity \"add_sub\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity add_sub -sip CPU/FPULA/add_sub.sip -library lib_add_sub was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300169 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300169 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "add_sub_0002 65 " "Ignored 65 assignments for entity \"add_sub_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300169 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w 16 " "Ignored 16 assignments for entity \"cvt_s_w\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300169 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_w -sip CPU/FPULA/cvt_s_w.sip -library lib_cvt_s_w was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300169 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300169 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_w_0002 65 " "Ignored 65 assignments for entity \"cvt_s_w_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu 16 " "Ignored 16 assignments for entity \"cvt_s_wu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_s_wu -sip CPU/FPULA/cvt_s_wu.sip -library lib_cvt_s_wu was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_s_wu_0002 65 " "Ignored 65 assignments for entity \"cvt_s_wu_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s 16 " "Ignored 16 assignments for entity \"cvt_w_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_w_s -sip CPU/FPULA/cvt_w_s.sip -library lib_cvt_w_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_w_s_0002 65 " "Ignored 65 assignments for entity \"cvt_w_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s 16 " "Ignored 16 assignments for entity \"cvt_wu_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity cvt_wu_s -sip CPU/FPULA/cvt_wu_s.sip -library lib_cvt_wu_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "cvt_wu_s_0002 65 " "Ignored 65 assignments for entity \"cvt_wu_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s 16 " "Ignored 16 assignments for entity \"div_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity div_s -sip CPU/FPULA/div_s.sip -library lib_div_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "div_s_0002 65 " "Ignored 65 assignments for entity \"div_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s 16 " "Ignored 16 assignments for entity \"fmax_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmax_s -sip CPU/FPULA/fmax_s.sip -library lib_fmax_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300170 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmax_s_0002 65 " "Ignored 65 assignments for entity \"fmax_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300170 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s 16 " "Ignored 16 assignments for entity \"fmin_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fmin_s -sip CPU/FPULA/fmin_s.sip -library lib_fmin_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300171 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300171 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fmin_s_0002 65 " "Ignored 65 assignments for entity \"fmin_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300171 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s 16 " "Ignored 16 assignments for entity \"mul_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity mul_s -sip CPU/FPULA/mul_s.sip -library lib_mul_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300171 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300171 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mul_s_0002 65 " "Ignored 65 assignments for entity \"mul_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300171 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s 16 " "Ignored 16 assignments for entity \"sqrt_s\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fp_functions -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300171 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity sqrt_s -sip CPU/FPULA/sqrt_s.sip -library lib_sqrt_s was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1687362300171 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300171 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "sqrt_s_0002 65 " "Ignored 65 assignments for entity \"sqrt_s_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1687362300171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687362300381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362300469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362300469 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1687362302905 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687362303557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687362303557 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1687362303557 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1687362303557 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1687362303557 ""}
{ "Info" "ISTA_SDC_FOUND" "TopDE.sdc " "Reading SDC File: 'TopDE.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1687362303767 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687362303768 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "TopDE.sdc 63 CLOCK_50 clock " "Ignored filter at TopDE.sdc(63): CLOCK_50 could not be matched with a clock" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362303769 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 63 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(63): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303769 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362303770 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 64 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(64): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362303770 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 65 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(65): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -rise_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -rise_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362303770 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 66 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(66): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362303770 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 67 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(67): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303770 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -rise_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362303771 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 68 Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(68): Argument -rise_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -setup 0.310  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362303771 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 69 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(69): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_from with value \[get_clocks \{CLOCK_50\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270   " "set_clock_uncertainty -fall_from \[get_clocks \{CLOCK_50\}\] -fall_to \[get_clocks \{CLOCK_50\}\] -hold 0.270  " {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1687362303771 ""}  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303771 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty TopDE.sdc 70 Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements " "Ignored set_clock_uncertainty at TopDE.sdc(70): Argument -fall_to with value \[get_clocks \{CLOCK_50\}\] contains zero elements" {  } { { "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" "" { Text "/home/leorb/UnB/5º_semestre/OAC/Lab/Lab4/RISC-V_restored/TopDE.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1687362303771 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303933 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303933 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303933 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303934 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303934 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303935 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303935 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303935 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303935 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[58\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[58\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303935 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[4\] CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[4\] is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303935 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|pr_state.ST_FETCH1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[2\]\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[2\]\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303935 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303935 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303935 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303936 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303936 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303936 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303936 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[5\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[5\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303936 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303936 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]~DUPLICATE AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]~DUPLICATE is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303936 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303936 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362303936 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362303936 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362303983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362303983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362303983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362303983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362303983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362303983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362303983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362303983 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362303983 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687362303983 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687362304051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362304371 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362304385 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362304385 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362304385 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362304385 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687362304387 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687362304403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.022 " "Worst-case setup slack is 5.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.022               0.000 clock  " "    5.022               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.036               0.000 altera_reserved_tck  " "   11.036               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.528               0.000 clock2  " "   11.528               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362304738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.450 " "Worst-case hold slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clock2  " "    0.450               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 altera_reserved_tck  " "    0.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 clock  " "    0.759               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362304783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.487 " "Worst-case recovery slack is 8.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.487               0.000 clock  " "    8.487               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.781               0.000 altera_reserved_tck  " "   27.781               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362304805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.820 " "Worst-case removal slack is 0.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 altera_reserved_tck  " "    0.820               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.698               0.000 clock  " "    1.698               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362304826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.788 " "Worst-case minimum pulse width slack is 7.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.788               0.000 clock  " "    7.788               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.825               0.000 clock2  " "    8.825               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.022               0.000 altera_reserved_tck  " "   15.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362304840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362304840 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362305331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362305331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362305331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362305331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.148 ns " "Worst Case Available Settling Time: 17.148 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362305331 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362305331 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362305331 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687362305336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687362305453 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687362333491 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336179 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336179 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336179 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336179 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336179 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336179 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336179 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336180 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[58\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[58\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336180 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[4\] CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[4\] is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336180 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|pr_state.ST_FETCH1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[2\]\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[2\]\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336180 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336180 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336180 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336180 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[5\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[5\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336180 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]~DUPLICATE AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]~DUPLICATE is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336180 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362336180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362336180 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362336241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362336241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362336241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362336241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362336241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362336241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362336241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362336241 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362336241 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687362336241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362336861 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362336890 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362336890 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362336890 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362336890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.635 " "Worst-case setup slack is 5.635" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.635               0.000 clock  " "    5.635               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.188               0.000 altera_reserved_tck  " "   11.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.891               0.000 clock2  " "   11.891               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362337350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.425 " "Worst-case hold slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 altera_reserved_tck  " "    0.425               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clock2  " "    0.450               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 clock  " "    0.790               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362337451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.955 " "Worst-case recovery slack is 8.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.955               0.000 clock  " "    8.955               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.967               0.000 altera_reserved_tck  " "   27.967               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362337484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.779 " "Worst-case removal slack is 0.779" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 altera_reserved_tck  " "    0.779               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.372               0.000 clock  " "    1.372               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362337511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.744 " "Worst-case minimum pulse width slack is 7.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.744               0.000 clock  " "    7.744               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.781               0.000 clock2  " "    8.781               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.970               0.000 altera_reserved_tck  " "   14.970               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362337531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362337531 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362338183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362338183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362338183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362338183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.216 ns " "Worst Case Available Settling Time: 17.216 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362338183 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362338183 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362338183 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687362338188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687362338571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687362372299 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374743 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374743 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374743 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[58\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[58\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[4\] CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[4\] is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|pr_state.ST_FETCH1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[2\]\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[2\]\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[5\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[5\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374744 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374744 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]~DUPLICATE AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]~DUPLICATE is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374745 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374745 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362374745 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362374745 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362374815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362374815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362374815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362374815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362374815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362374815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362374815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362374815 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362374815 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687362374815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362375556 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362375601 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362375601 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362375601 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362375601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.628 " "Worst-case setup slack is 8.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.628               0.000 clock  " "    8.628               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.314               0.000 altera_reserved_tck  " "   13.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.080               0.000 clock2  " "   14.080               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362375679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.195 " "Worst-case hold slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 altera_reserved_tck  " "    0.195               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clock2  " "    0.242               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clock  " "    0.457               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362375820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 11.145 " "Worst-case recovery slack is 11.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.145               0.000 clock  " "   11.145               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.449               0.000 altera_reserved_tck  " "   29.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362375848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.434 " "Worst-case removal slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 altera_reserved_tck  " "    0.434               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.676               0.000 clock  " "    1.676               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362375875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.901 " "Worst-case minimum pulse width slack is 7.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.901               0.000 clock  " "    7.901               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.827               0.000 clock2  " "    8.827               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.713               0.000 altera_reserved_tck  " "   14.713               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362375900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362375900 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362376851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362376851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362376851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362376851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.976 ns " "Worst Case Available Settling Time: 17.976 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362376851 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362376851 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362376851 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687362376859 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|SAMPLE_OUT\[11\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378760 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378760 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378761 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378761 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register Sintetizador_Interface:Sintetizador0\|SyscallSynthControl:SSC1\|regRead is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378761 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378761 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378761 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378761 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378762 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378762 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[58\] STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[58\] is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378762 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378762 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Node: CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[4\] CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1 " "Register CPU:CPU0\|Datapath_MULTI:DATAPATH0\|CSRegisters:CSRegister0\|instCounter\[4\] is being clocked by CPU:CPU0\|Control_MULTI:CONTROL0\|pr_state.ST_FETCH1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378762 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378762 "|TopDE|CPU:CPU0|Control_MULTI:CONTROL0|pr_state.ST_FETCH1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[2\]\[5\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[2\]\[5\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378762 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378762 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378762 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378762 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378762 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378762 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378762 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378762 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[5\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[5\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378762 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378762 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]~DUPLICATE AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD_COUNTER\[3\]~DUPLICATE is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378763 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|ADC_Controller:ADC0\|ADC_Controller_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1687362378763 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1687362378763 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362378809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362378809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362378809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362378809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362378809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362378809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362378809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362378809 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687362378809 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687362378809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362379280 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362379301 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362379301 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1687362379301 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362379301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.175 " "Worst-case setup slack is 10.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.175               0.000 clock  " "   10.175               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.714               0.000 altera_reserved_tck  " "   13.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.816               0.000 clock2  " "   14.816               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362379369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.160 " "Worst-case hold slack is 0.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160               0.000 altera_reserved_tck  " "    0.160               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 clock2  " "    0.232               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 clock  " "    0.449               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362379426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.367 " "Worst-case recovery slack is 12.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.367               0.000 clock  " "   12.367               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.873               0.000 altera_reserved_tck  " "   29.873               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362379449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.391 " "Worst-case removal slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 altera_reserved_tck  " "    0.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258               0.000 clock  " "    1.258               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362379472 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.052 " "Worst-case minimum pulse width slack is 8.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.052               0.000 clock  " "    8.052               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.818               0.000 clock2  " "    8.818               0.000 clock2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.759               0.000 altera_reserved_tck  " "   14.759               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687362379492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687362379492 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362380147 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362380147 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362380147 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362380147 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.181 ns " "Worst Case Available Settling Time: 18.181 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362380147 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1687362380147 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687362380147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687362385113 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687362385290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 149 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1167 " "Peak virtual memory: 1167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687362385620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 12:46:25 2023 " "Processing ended: Wed Jun 21 12:46:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687362385620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687362385620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:20 " "Total CPU time (on all processors): 00:02:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687362385620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687362385620 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1400 s " "Quartus Prime Full Compilation was successful. 0 errors, 1400 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687362386848 ""}
