// Seed: 470844879
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_17 = -1;
  id_18(
      -1
  );
endmodule
module module_1 #(
    parameter id_9 = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11[-1|id_9 :-1]
);
  output logic [7:0] id_11;
  input wire id_10;
  output wire _id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_8,
      id_8,
      id_5,
      id_6,
      id_10,
      id_10,
      id_10,
      id_7,
      id_2,
      id_2,
      id_8,
      id_8,
      id_3
  );
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_12;
endmodule
