
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_34432:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe383ffff; valaddr_reg:x3; val_offset:103296*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103296*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34433:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe387ffff; valaddr_reg:x3; val_offset:103299*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103299*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34434:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe38fffff; valaddr_reg:x3; val_offset:103302*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103302*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34435:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe39fffff; valaddr_reg:x3; val_offset:103305*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103305*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34436:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3bfffff; valaddr_reg:x3; val_offset:103308*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103308*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34437:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3c00000; valaddr_reg:x3; val_offset:103311*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103311*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34438:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3e00000; valaddr_reg:x3; val_offset:103314*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103314*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34439:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3f00000; valaddr_reg:x3; val_offset:103317*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103317*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34440:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3f80000; valaddr_reg:x3; val_offset:103320*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103320*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34441:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fc0000; valaddr_reg:x3; val_offset:103323*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103323*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34442:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fe0000; valaddr_reg:x3; val_offset:103326*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103326*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34443:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ff0000; valaddr_reg:x3; val_offset:103329*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103329*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34444:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ff8000; valaddr_reg:x3; val_offset:103332*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103332*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34445:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffc000; valaddr_reg:x3; val_offset:103335*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103335*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34446:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffe000; valaddr_reg:x3; val_offset:103338*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103338*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34447:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fff000; valaddr_reg:x3; val_offset:103341*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103341*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34448:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fff800; valaddr_reg:x3; val_offset:103344*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103344*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34449:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffc00; valaddr_reg:x3; val_offset:103347*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103347*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34450:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffe00; valaddr_reg:x3; val_offset:103350*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103350*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34451:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffff00; valaddr_reg:x3; val_offset:103353*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103353*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34452:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffff80; valaddr_reg:x3; val_offset:103356*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103356*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34453:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffffc0; valaddr_reg:x3; val_offset:103359*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103359*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34454:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffffe0; valaddr_reg:x3; val_offset:103362*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103362*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34455:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffff0; valaddr_reg:x3; val_offset:103365*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103365*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34456:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffff8; valaddr_reg:x3; val_offset:103368*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103368*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34457:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffffc; valaddr_reg:x3; val_offset:103371*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103371*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34458:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3fffffe; valaddr_reg:x3; val_offset:103374*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103374*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34459:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30190c and fs2 == 1 and fe2 == 0x00 and fm2 == 0x2e8504 and fs3 == 1 and fe3 == 0xc7 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30190c; op2val:0x802e8504;
op3val:0xe3ffffff; valaddr_reg:x3; val_offset:103377*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103377*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34460:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22800000; valaddr_reg:x3; val_offset:103380*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103380*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34461:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22800001; valaddr_reg:x3; val_offset:103383*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103383*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34462:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22800003; valaddr_reg:x3; val_offset:103386*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103386*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34463:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22800007; valaddr_reg:x3; val_offset:103389*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103389*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34464:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2280000f; valaddr_reg:x3; val_offset:103392*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103392*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34465:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2280001f; valaddr_reg:x3; val_offset:103395*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103395*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34466:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2280003f; valaddr_reg:x3; val_offset:103398*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103398*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34467:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2280007f; valaddr_reg:x3; val_offset:103401*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103401*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34468:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x228000ff; valaddr_reg:x3; val_offset:103404*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103404*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34469:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x228001ff; valaddr_reg:x3; val_offset:103407*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103407*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34470:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x228003ff; valaddr_reg:x3; val_offset:103410*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103410*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34471:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x228007ff; valaddr_reg:x3; val_offset:103413*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103413*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34472:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22800fff; valaddr_reg:x3; val_offset:103416*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103416*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34473:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22801fff; valaddr_reg:x3; val_offset:103419*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103419*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34474:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22803fff; valaddr_reg:x3; val_offset:103422*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103422*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34475:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22807fff; valaddr_reg:x3; val_offset:103425*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103425*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34476:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2280ffff; valaddr_reg:x3; val_offset:103428*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103428*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34477:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2281ffff; valaddr_reg:x3; val_offset:103431*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103431*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34478:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2283ffff; valaddr_reg:x3; val_offset:103434*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103434*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34479:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x2287ffff; valaddr_reg:x3; val_offset:103437*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103437*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34480:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x228fffff; valaddr_reg:x3; val_offset:103440*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103440*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34481:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x229fffff; valaddr_reg:x3; val_offset:103443*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103443*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34482:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22bfffff; valaddr_reg:x3; val_offset:103446*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103446*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34483:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22c00000; valaddr_reg:x3; val_offset:103449*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103449*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34484:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22e00000; valaddr_reg:x3; val_offset:103452*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103452*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34485:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22f00000; valaddr_reg:x3; val_offset:103455*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103455*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34486:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22f80000; valaddr_reg:x3; val_offset:103458*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103458*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34487:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fc0000; valaddr_reg:x3; val_offset:103461*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103461*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34488:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fe0000; valaddr_reg:x3; val_offset:103464*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103464*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34489:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ff0000; valaddr_reg:x3; val_offset:103467*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103467*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34490:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ff8000; valaddr_reg:x3; val_offset:103470*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103470*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34491:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffc000; valaddr_reg:x3; val_offset:103473*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103473*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34492:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffe000; valaddr_reg:x3; val_offset:103476*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103476*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34493:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fff000; valaddr_reg:x3; val_offset:103479*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103479*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34494:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fff800; valaddr_reg:x3; val_offset:103482*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103482*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34495:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffc00; valaddr_reg:x3; val_offset:103485*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103485*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34496:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffe00; valaddr_reg:x3; val_offset:103488*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103488*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34497:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffff00; valaddr_reg:x3; val_offset:103491*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103491*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34498:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffff80; valaddr_reg:x3; val_offset:103494*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103494*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34499:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffffc0; valaddr_reg:x3; val_offset:103497*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103497*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34500:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffffe0; valaddr_reg:x3; val_offset:103500*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103500*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34501:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffff0; valaddr_reg:x3; val_offset:103503*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103503*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34502:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffff8; valaddr_reg:x3; val_offset:103506*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103506*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34503:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffffc; valaddr_reg:x3; val_offset:103509*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103509*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34504:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22fffffe; valaddr_reg:x3; val_offset:103512*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103512*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34505:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x45 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x22ffffff; valaddr_reg:x3; val_offset:103515*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103515*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34506:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3f800001; valaddr_reg:x3; val_offset:103518*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103518*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34507:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3f800003; valaddr_reg:x3; val_offset:103521*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103521*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34508:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3f800007; valaddr_reg:x3; val_offset:103524*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103524*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34509:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3f999999; valaddr_reg:x3; val_offset:103527*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103527*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34510:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:103530*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103530*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34511:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:103533*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103533*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34512:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:103536*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103536*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34513:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:103539*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103539*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34514:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:103542*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103542*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34515:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:103545*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103545*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34516:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:103548*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103548*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34517:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:103551*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103551*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34518:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:103554*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103554*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34519:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:103557*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103557*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34520:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:103560*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103560*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34521:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30a816 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x2e5f59 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30a816; op2val:0x2e5f59;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:103563*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103563*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34522:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:103566*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103566*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34523:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:103569*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103569*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34524:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:103572*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103572*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34525:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:103575*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103575*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34526:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:103578*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103578*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34527:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:103581*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103581*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34528:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:103584*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103584*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34529:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:103587*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103587*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34530:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:103590*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103590*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34531:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:103593*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103593*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34532:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:103596*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103596*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34533:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:103599*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103599*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34534:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:103602*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103602*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34535:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:103605*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103605*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34536:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:103608*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103608*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34537:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:103611*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103611*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34538:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x84000000; valaddr_reg:x3; val_offset:103614*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103614*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34539:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x84000001; valaddr_reg:x3; val_offset:103617*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103617*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34540:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x84000003; valaddr_reg:x3; val_offset:103620*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103620*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34541:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x84000007; valaddr_reg:x3; val_offset:103623*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103623*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34542:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x8400000f; valaddr_reg:x3; val_offset:103626*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103626*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34543:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x8400001f; valaddr_reg:x3; val_offset:103629*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103629*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34544:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x8400003f; valaddr_reg:x3; val_offset:103632*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103632*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34545:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x8400007f; valaddr_reg:x3; val_offset:103635*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103635*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34546:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x840000ff; valaddr_reg:x3; val_offset:103638*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103638*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34547:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x840001ff; valaddr_reg:x3; val_offset:103641*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103641*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34548:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x840003ff; valaddr_reg:x3; val_offset:103644*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103644*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34549:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x840007ff; valaddr_reg:x3; val_offset:103647*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103647*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34550:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x84000fff; valaddr_reg:x3; val_offset:103650*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103650*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34551:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x84001fff; valaddr_reg:x3; val_offset:103653*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103653*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34552:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x84003fff; valaddr_reg:x3; val_offset:103656*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103656*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34553:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x84007fff; valaddr_reg:x3; val_offset:103659*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103659*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34554:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x8400ffff; valaddr_reg:x3; val_offset:103662*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103662*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34555:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x8401ffff; valaddr_reg:x3; val_offset:103665*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103665*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34556:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x8403ffff; valaddr_reg:x3; val_offset:103668*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103668*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34557:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x8407ffff; valaddr_reg:x3; val_offset:103671*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103671*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34558:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x840fffff; valaddr_reg:x3; val_offset:103674*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103674*0 + 3*269*FLEN/8, x4, x1, x2)

inst_34559:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x30b93e and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x08 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f30b93e; op2val:0x80000000;
op3val:0x841fffff; valaddr_reg:x3; val_offset:103677*0 + 3*269*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 103677*0 + 3*269*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3817078783,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3817340927,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3817865215,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3818913791,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3821010943,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3821010944,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3823108096,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3824156672,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3824680960,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3824943104,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825074176,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825139712,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825172480,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825188864,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825197056,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825201152,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825203200,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825204224,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825204736,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825204992,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205120,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205184,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205216,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205232,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205240,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205244,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205246,32,FLEN)
NAN_BOXED(2133858572,32,FLEN)
NAN_BOXED(2150532356,32,FLEN)
NAN_BOXED(3825205247,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813952,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813953,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813955,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813959,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813967,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578813983,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578814015,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578814079,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578814207,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578814463,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578814975,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578815999,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578818047,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578822143,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578830335,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578846719,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578879487,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(578945023,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(579076095,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(579338239,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(579862527,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(580911103,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(583008255,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(583008256,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(585105408,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(586153984,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(586678272,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(586940416,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587071488,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587137024,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587169792,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587186176,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587194368,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587198464,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587200512,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587201536,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202048,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202304,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202432,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202496,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202528,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202544,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202552,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202556,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202558,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(587202559,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2133895190,32,FLEN)
NAN_BOXED(3039065,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592512,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592513,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592515,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592519,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592527,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592543,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592575,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592639,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214592767,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214593023,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214593535,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214594559,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214596607,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214600703,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214608895,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214625279,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214658047,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214723583,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2214854655,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2215116799,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2215641087,32,FLEN)
NAN_BOXED(2133899582,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2216689663,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
