strict digraph "" {
	node [label="\N"];
	"16:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd2857b4310>",
		fillcolor=springgreen,
		label="16:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2857b4410>",
		fillcolor=turquoise,
		label="21:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2857b4450>]",
		style=filled,
		typ=Block];
	"16:IF" -> "21:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=16];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2857b4650>",
		fillcolor=turquoise,
		label="17:BL
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd2857b4690>]",
		style=filled,
		typ=Block];
	"16:IF" -> "17:BL"	[cond="['reset']",
		label=reset,
		lineno=16];
	"Leaf_14:AL"	[def_var="['present_state']",
		label="Leaf_14:AL"];
	"21:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd2857b4850>",
		fillcolor=turquoise,
		label="15:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:BL" -> "16:IF"	[cond="[]",
		lineno=None];
	"17:BL" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd2857b4890>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"14:AL" -> "15:BL"	[cond="[]",
		lineno=None];
}
