
n_ex1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000260  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000320  08000328  00010328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000320  08000320  00010320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000324  08000324  00010324  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  00010328  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000001c  20000000  08000328  00020000  2**2
                  ALLOC
  7 ._user_heap_stack 00000080  2000001c  08000328  0002001c  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00010328  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000062d  00000000  00000000  00010350  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000022a  00000000  00000000  0001097d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000078  00000000  00000000  00010ba8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00010c20  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000003e1  00000000  00000000  00010c70  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000002bd  00000000  00000000  00011051  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0001130e  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000000c8  00000000  00000000  0001138c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08000308 	.word	0x08000308

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	08000308 	.word	0x08000308

08000108 <configADC>:
**
**===========================================================================
*/

void configADC()
{
 8000108:	b580      	push	{r7, lr}
 800010a:	b082      	sub	sp, #8
 800010c:	af00      	add	r7, sp, #0
  // enable peripheral clock
    RCC->APB2ENR |= RCC_APB2ENR_ADCEN;
 800010e:	4b2d      	ldr	r3, [pc, #180]	; (80001c4 <configADC+0xbc>)
 8000110:	4a2c      	ldr	r2, [pc, #176]	; (80001c4 <configADC+0xbc>)
 8000112:	6992      	ldr	r2, [r2, #24]
 8000114:	2180      	movs	r1, #128	; 0x80
 8000116:	0089      	lsls	r1, r1, #2
 8000118:	430a      	orrs	r2, r1
 800011a:	619a      	str	r2, [r3, #24]
    RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800011c:	4b29      	ldr	r3, [pc, #164]	; (80001c4 <configADC+0xbc>)
 800011e:	4a29      	ldr	r2, [pc, #164]	; (80001c4 <configADC+0xbc>)
 8000120:	6952      	ldr	r2, [r2, #20]
 8000122:	2180      	movs	r1, #128	; 0x80
 8000124:	0289      	lsls	r1, r1, #10
 8000126:	430a      	orrs	r2, r1
 8000128:	615a      	str	r2, [r3, #20]

    //--- config GPIO for pin PA0
    // seleciona modo analógico
    GPIOA->MODER |= GPIO_MODER_MODER0;
 800012a:	2390      	movs	r3, #144	; 0x90
 800012c:	05db      	lsls	r3, r3, #23
 800012e:	2290      	movs	r2, #144	; 0x90
 8000130:	05d2      	lsls	r2, r2, #23
 8000132:	6812      	ldr	r2, [r2, #0]
 8000134:	2103      	movs	r1, #3
 8000136:	430a      	orrs	r2, r1
 8000138:	601a      	str	r2, [r3, #0]
    // high speed
    GPIOA->OSPEEDR |= GPIO_OSPEEDR_OSPEEDR0;
 800013a:	2390      	movs	r3, #144	; 0x90
 800013c:	05db      	lsls	r3, r3, #23
 800013e:	2290      	movs	r2, #144	; 0x90
 8000140:	05d2      	lsls	r2, r2, #23
 8000142:	6892      	ldr	r2, [r2, #8]
 8000144:	2103      	movs	r1, #3
 8000146:	430a      	orrs	r2, r1
 8000148:	609a      	str	r2, [r3, #8]
    // limpa seleção de pull-up/down
    GPIOA->PUPDR &= ~(GPIO_PUPDR_PUPDR0);
 800014a:	2390      	movs	r3, #144	; 0x90
 800014c:	05db      	lsls	r3, r3, #23
 800014e:	2290      	movs	r2, #144	; 0x90
 8000150:	05d2      	lsls	r2, r2, #23
 8000152:	68d2      	ldr	r2, [r2, #12]
 8000154:	2103      	movs	r1, #3
 8000156:	438a      	bics	r2, r1
 8000158:	60da      	str	r2, [r3, #12]

    // o ADC só pode ser configurado se não estiver habilitado (ADEN = 0)
    ADC1->CR &= ~(ADC_CR_ADEN);
 800015a:	4b1b      	ldr	r3, [pc, #108]	; (80001c8 <configADC+0xc0>)
 800015c:	4a1a      	ldr	r2, [pc, #104]	; (80001c8 <configADC+0xc0>)
 800015e:	6892      	ldr	r2, [r2, #8]
 8000160:	2101      	movs	r1, #1
 8000162:	438a      	bics	r2, r1
 8000164:	609a      	str	r2, [r3, #8]
    // limpa o registrador de config

    // seta modo contínuo
    ADC1->CFGR1 |= ADC_CFGR1_CONT;
 8000166:	4b18      	ldr	r3, [pc, #96]	; (80001c8 <configADC+0xc0>)
 8000168:	4a17      	ldr	r2, [pc, #92]	; (80001c8 <configADC+0xc0>)
 800016a:	68d2      	ldr	r2, [r2, #12]
 800016c:	2180      	movs	r1, #128	; 0x80
 800016e:	0189      	lsls	r1, r1, #6
 8000170:	430a      	orrs	r2, r1
 8000172:	60da      	str	r2, [r3, #12]
    // seleciona canal
    ADC1->CHSELR = ADC_CHSELR_CHSEL0;
 8000174:	4b14      	ldr	r3, [pc, #80]	; (80001c8 <configADC+0xc0>)
 8000176:	2201      	movs	r2, #1
 8000178:	629a      	str	r2, [r3, #40]	; 0x28

    // init calibration
    ADC1->CR |= ADC_CR_ADCAL;
 800017a:	4b13      	ldr	r3, [pc, #76]	; (80001c8 <configADC+0xc0>)
 800017c:	4a12      	ldr	r2, [pc, #72]	; (80001c8 <configADC+0xc0>)
 800017e:	6892      	ldr	r2, [r2, #8]
 8000180:	2180      	movs	r1, #128	; 0x80
 8000182:	0609      	lsls	r1, r1, #24
 8000184:	430a      	orrs	r2, r1
 8000186:	609a      	str	r2, [r3, #8]
    while ((ADC1->CR & ADC_CR_ADCAL) != 0);
 8000188:	46c0      	nop			; (mov r8, r8)
 800018a:	4b0f      	ldr	r3, [pc, #60]	; (80001c8 <configADC+0xc0>)
 800018c:	689b      	ldr	r3, [r3, #8]
 800018e:	2b00      	cmp	r3, #0
 8000190:	dbfb      	blt.n	800018a <configADC+0x82>

    // enable adc
    ADC1->CR |= ADC_CR_ADEN;
 8000192:	4b0d      	ldr	r3, [pc, #52]	; (80001c8 <configADC+0xc0>)
 8000194:	4a0c      	ldr	r2, [pc, #48]	; (80001c8 <configADC+0xc0>)
 8000196:	6892      	ldr	r2, [r2, #8]
 8000198:	2101      	movs	r1, #1
 800019a:	430a      	orrs	r2, r1
 800019c:	609a      	str	r2, [r3, #8]
    while ((ADC1->ISR & ADC_ISR_ADRDY) == 0);
 800019e:	46c0      	nop			; (mov r8, r8)
 80001a0:	4b09      	ldr	r3, [pc, #36]	; (80001c8 <configADC+0xc0>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	2201      	movs	r2, #1
 80001a6:	4013      	ands	r3, r2
 80001a8:	d0fa      	beq.n	80001a0 <configADC+0x98>

    // start
    ADC1->CR |= ADC_CR_ADSTART;
 80001aa:	4b07      	ldr	r3, [pc, #28]	; (80001c8 <configADC+0xc0>)
 80001ac:	4a06      	ldr	r2, [pc, #24]	; (80001c8 <configADC+0xc0>)
 80001ae:	6892      	ldr	r2, [r2, #8]
 80001b0:	2104      	movs	r1, #4
 80001b2:	430a      	orrs	r2, r1
 80001b4:	609a      	str	r2, [r3, #8]

    uint32_t new_value = 0;
 80001b6:	2300      	movs	r3, #0
 80001b8:	607b      	str	r3, [r7, #4]

    

}
 80001ba:	46c0      	nop			; (mov r8, r8)
 80001bc:	46bd      	mov	sp, r7
 80001be:	b002      	add	sp, #8
 80001c0:	bd80      	pop	{r7, pc}
 80001c2:	46c0      	nop			; (mov r8, r8)
 80001c4:	40021000 	.word	0x40021000
 80001c8:	40012400 	.word	0x40012400

080001cc <main>:
int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
  uint32_t i = 0;
 80001d2:	2300      	movs	r3, #0
 80001d4:	607b      	str	r3, [r7, #4]
  configADC();
 80001d6:	f7ff ff97 	bl	8000108 <configADC>
  /* TODO - Add your application code here */

  /* Infinite loop */
  while (1)
  {
	i++;
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	3301      	adds	r3, #1
 80001de:	607b      	str	r3, [r7, #4]
 80001e0:	e7fb      	b.n	80001da <main+0xe>
	...

080001e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80001e4:	480d      	ldr	r0, [pc, #52]	; (800021c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80001e6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80001e8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80001ea:	e003      	b.n	80001f4 <LoopCopyDataInit>

080001ec <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80001ec:	4b0c      	ldr	r3, [pc, #48]	; (8000220 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80001ee:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80001f0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80001f2:	3104      	adds	r1, #4

080001f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80001f4:	480b      	ldr	r0, [pc, #44]	; (8000224 <LoopForever+0xa>)
  ldr r3, =_edata
 80001f6:	4b0c      	ldr	r3, [pc, #48]	; (8000228 <LoopForever+0xe>)
  adds r2, r0, r1
 80001f8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80001fa:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80001fc:	d3f6      	bcc.n	80001ec <CopyDataInit>
  ldr r2, =_sbss
 80001fe:	4a0b      	ldr	r2, [pc, #44]	; (800022c <LoopForever+0x12>)
  b LoopFillZerobss
 8000200:	e002      	b.n	8000208 <LoopFillZerobss>

08000202 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000202:	2300      	movs	r3, #0
  str  r3, [r2]
 8000204:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000206:	3204      	adds	r2, #4

08000208 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000208:	4b09      	ldr	r3, [pc, #36]	; (8000230 <LoopForever+0x16>)
  cmp r2, r3
 800020a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800020c:	d3f9      	bcc.n	8000202 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800020e:	f000 f813 	bl	8000238 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000212:	f000 f855 	bl	80002c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000216:	f7ff ffd9 	bl	80001cc <main>

0800021a <LoopForever>:

LoopForever:
    b LoopForever
 800021a:	e7fe      	b.n	800021a <LoopForever>
  ldr   r0, =_estack
 800021c:	20004000 	.word	0x20004000
  ldr r3, =_sidata
 8000220:	08000328 	.word	0x08000328
  ldr r0, =_sdata
 8000224:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000228:	20000000 	.word	0x20000000
  ldr r2, =_sbss
 800022c:	20000000 	.word	0x20000000
  ldr r3, = _ebss
 8000230:	2000001c 	.word	0x2000001c

08000234 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000234:	e7fe      	b.n	8000234 <ADC1_COMP_IRQHandler>
	...

08000238 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 800023c:	4b1a      	ldr	r3, [pc, #104]	; (80002a8 <SystemInit+0x70>)
 800023e:	4a1a      	ldr	r2, [pc, #104]	; (80002a8 <SystemInit+0x70>)
 8000240:	6812      	ldr	r2, [r2, #0]
 8000242:	2101      	movs	r1, #1
 8000244:	430a      	orrs	r2, r1
 8000246:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8000248:	4b17      	ldr	r3, [pc, #92]	; (80002a8 <SystemInit+0x70>)
 800024a:	4a17      	ldr	r2, [pc, #92]	; (80002a8 <SystemInit+0x70>)
 800024c:	6852      	ldr	r2, [r2, #4]
 800024e:	4917      	ldr	r1, [pc, #92]	; (80002ac <SystemInit+0x74>)
 8000250:	400a      	ands	r2, r1
 8000252:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8000254:	4b14      	ldr	r3, [pc, #80]	; (80002a8 <SystemInit+0x70>)
 8000256:	4a14      	ldr	r2, [pc, #80]	; (80002a8 <SystemInit+0x70>)
 8000258:	6812      	ldr	r2, [r2, #0]
 800025a:	4915      	ldr	r1, [pc, #84]	; (80002b0 <SystemInit+0x78>)
 800025c:	400a      	ands	r2, r1
 800025e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8000260:	4b11      	ldr	r3, [pc, #68]	; (80002a8 <SystemInit+0x70>)
 8000262:	4a11      	ldr	r2, [pc, #68]	; (80002a8 <SystemInit+0x70>)
 8000264:	6812      	ldr	r2, [r2, #0]
 8000266:	4913      	ldr	r1, [pc, #76]	; (80002b4 <SystemInit+0x7c>)
 8000268:	400a      	ands	r2, r1
 800026a:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 800026c:	4b0e      	ldr	r3, [pc, #56]	; (80002a8 <SystemInit+0x70>)
 800026e:	4a0e      	ldr	r2, [pc, #56]	; (80002a8 <SystemInit+0x70>)
 8000270:	6852      	ldr	r2, [r2, #4]
 8000272:	4911      	ldr	r1, [pc, #68]	; (80002b8 <SystemInit+0x80>)
 8000274:	400a      	ands	r2, r1
 8000276:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8000278:	4b0b      	ldr	r3, [pc, #44]	; (80002a8 <SystemInit+0x70>)
 800027a:	4a0b      	ldr	r2, [pc, #44]	; (80002a8 <SystemInit+0x70>)
 800027c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800027e:	210f      	movs	r1, #15
 8000280:	438a      	bics	r2, r1
 8000282:	62da      	str	r2, [r3, #44]	; 0x2c
#if defined (STM32F072xB) || defined (STM32F078xx)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW, USBSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFCFE2CU;
#elif defined (STM32F071xB)
  /* Reset USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFCEACU;
 8000284:	4b08      	ldr	r3, [pc, #32]	; (80002a8 <SystemInit+0x70>)
 8000286:	4a08      	ldr	r2, [pc, #32]	; (80002a8 <SystemInit+0x70>)
 8000288:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800028a:	490c      	ldr	r1, [pc, #48]	; (80002bc <SystemInit+0x84>)
 800028c:	400a      	ands	r2, r1
 800028e:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 8000290:	4b05      	ldr	r3, [pc, #20]	; (80002a8 <SystemInit+0x70>)
 8000292:	4a05      	ldr	r2, [pc, #20]	; (80002a8 <SystemInit+0x70>)
 8000294:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8000296:	2101      	movs	r1, #1
 8000298:	438a      	bics	r2, r1
 800029a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 800029c:	4b02      	ldr	r3, [pc, #8]	; (80002a8 <SystemInit+0x70>)
 800029e:	2200      	movs	r2, #0
 80002a0:	609a      	str	r2, [r3, #8]

}
 80002a2:	46c0      	nop			; (mov r8, r8)
 80002a4:	46bd      	mov	sp, r7
 80002a6:	bd80      	pop	{r7, pc}
 80002a8:	40021000 	.word	0x40021000
 80002ac:	08ffb80c 	.word	0x08ffb80c
 80002b0:	fef6ffff 	.word	0xfef6ffff
 80002b4:	fffbffff 	.word	0xfffbffff
 80002b8:	ffc0ffff 	.word	0xffc0ffff
 80002bc:	ffffceac 	.word	0xffffceac

080002c0 <__libc_init_array>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	2600      	movs	r6, #0
 80002c4:	4d0c      	ldr	r5, [pc, #48]	; (80002f8 <__libc_init_array+0x38>)
 80002c6:	4c0d      	ldr	r4, [pc, #52]	; (80002fc <__libc_init_array+0x3c>)
 80002c8:	1b64      	subs	r4, r4, r5
 80002ca:	10a4      	asrs	r4, r4, #2
 80002cc:	42a6      	cmp	r6, r4
 80002ce:	d109      	bne.n	80002e4 <__libc_init_array+0x24>
 80002d0:	2600      	movs	r6, #0
 80002d2:	f000 f819 	bl	8000308 <_init>
 80002d6:	4d0a      	ldr	r5, [pc, #40]	; (8000300 <__libc_init_array+0x40>)
 80002d8:	4c0a      	ldr	r4, [pc, #40]	; (8000304 <__libc_init_array+0x44>)
 80002da:	1b64      	subs	r4, r4, r5
 80002dc:	10a4      	asrs	r4, r4, #2
 80002de:	42a6      	cmp	r6, r4
 80002e0:	d105      	bne.n	80002ee <__libc_init_array+0x2e>
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	00b3      	lsls	r3, r6, #2
 80002e6:	58eb      	ldr	r3, [r5, r3]
 80002e8:	4798      	blx	r3
 80002ea:	3601      	adds	r6, #1
 80002ec:	e7ee      	b.n	80002cc <__libc_init_array+0xc>
 80002ee:	00b3      	lsls	r3, r6, #2
 80002f0:	58eb      	ldr	r3, [r5, r3]
 80002f2:	4798      	blx	r3
 80002f4:	3601      	adds	r6, #1
 80002f6:	e7f2      	b.n	80002de <__libc_init_array+0x1e>
 80002f8:	08000320 	.word	0x08000320
 80002fc:	08000320 	.word	0x08000320
 8000300:	08000320 	.word	0x08000320
 8000304:	08000324 	.word	0x08000324

08000308 <_init>:
 8000308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800030a:	46c0      	nop			; (mov r8, r8)
 800030c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800030e:	bc08      	pop	{r3}
 8000310:	469e      	mov	lr, r3
 8000312:	4770      	bx	lr

08000314 <_fini>:
 8000314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000316:	46c0      	nop			; (mov r8, r8)
 8000318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800031a:	bc08      	pop	{r3}
 800031c:	469e      	mov	lr, r3
 800031e:	4770      	bx	lr
