// Seed: 3648913648
module module_0 (
    input uwire id_0
);
  wire id_2 = id_2;
  wire id_3, id_4;
  assign module_1.id_1 = 0;
  id_5(
      -1
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1
);
  module_0 modCall_1 (id_1);
endmodule
macromodule module_2 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    id_11,
    input tri id_7,
    output wand id_8,
    output wor id_9
);
  assign id_2 = id_1;
  wire id_12;
  module_0 modCall_1 (id_5);
  wire id_13;
endmodule
