module top_module( 
    input [2:0] a,
    input [2:0] b,
    output [2:0] out_or_bitwise,
    output out_or_logical,
    output [5:0] out_not
);

    // Bitwise OR of a and b
    assign out_or_bitwise = a | b;

    // Logical OR: If any bit in a or b is 1, out_or_logical will be 1.
    // The reduction OR operator "|" applied to a vector returns 1 if any bit is 1.
    assign out_or_logical = (|a) || (|b);

    // NOT of both vectors:
    // Upper half (bits [5:3]) is the inverse of b; lower half (bits [2:0]) is the inverse of a.
    assign out_not[5:3] = ~b;
    assign out_not[2:0] = ~a;

endmodule