INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1 opened at Thu Sep 12 16:26:28 -03 2024
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ulisses/Tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 3.51 sec.
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.62 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Command   open_solution done; 3.69 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute     source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Command   set_part done; 0.14 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.485 GB.
Execute       set_directive_top kernel0 -name=kernel0 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/kernel_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/kernel_kernel.cpp as C++
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang src/kernel_kernel.cpp -foptimization-record-file=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -hls-platform-db-name=/home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.cpp.clang.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -hls-platform-db-name=/home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/clang.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:161:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:163:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:258:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:260:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:506:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:508:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:603:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:605:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:702:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:950:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:997:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1201:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1204:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1207:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1210:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1213:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1216:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1219:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1222:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1225:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1228:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1231:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1234:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1237:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1240:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1243:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1246:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1249:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1252:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1255:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1258:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1261:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1264:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1267:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1270:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1273:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1276:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1279:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1282:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1285:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1288:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/kernel_kernel.cpp:1291:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.82 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.9 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.83 sec.
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.bc -hls-platform-db-name=/home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp.clang.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'c0' (src/kernel_kernel.cpp:48:42)
WARNING: [HLS 207-5292] unused parameter 'c1' (src/kernel_kernel.cpp:48:50)
WARNING: [HLS 207-5292] unused parameter 'c2' (src/kernel_kernel.cpp:48:58)
WARNING: [HLS 207-5292] unused parameter 'c0' (src/kernel_kernel.cpp:89:42)
WARNING: [HLS 207-5292] unused parameter 'c1' (src/kernel_kernel.cpp:89:50)
WARNING: [HLS 207-5292] unused parameter 'c2' (src/kernel_kernel.cpp:89:58)
WARNING: [HLS 207-5292] unused parameter 'c0' (src/kernel_kernel.cpp:129:51)
WARNING: [HLS 207-5292] unused parameter 'c1' (src/kernel_kernel.cpp:129:59)
WARNING: [HLS 207-5292] unused parameter 'c2' (src/kernel_kernel.cpp:129:67)
WARNING: [HLS 207-5292] unused parameter 'c0' (src/kernel_kernel.cpp:393:42)
WARNING: [HLS 207-5292] unused parameter 'c1' (src/kernel_kernel.cpp:393:50)
WARNING: [HLS 207-5292] unused parameter 'c2' (src/kernel_kernel.cpp:393:58)
WARNING: [HLS 207-5292] unused parameter 'c0' (src/kernel_kernel.cpp:434:42)
WARNING: [HLS 207-5292] unused parameter 'c1' (src/kernel_kernel.cpp:434:50)
WARNING: [HLS 207-5292] unused parameter 'c2' (src/kernel_kernel.cpp:434:58)
WARNING: [HLS 207-5292] unused parameter 'c0' (src/kernel_kernel.cpp:474:51)
WARNING: [HLS 207-5292] unused parameter 'c1' (src/kernel_kernel.cpp:474:59)
WARNING: [HLS 207-5292] unused parameter 'c2' (src/kernel_kernel.cpp:474:67)
WARNING: [HLS 207-5292] unused parameter 'c0' (src/kernel_kernel.cpp:837:58)
WARNING: [HLS 207-5292] unused parameter 'c1' (src/kernel_kernel.cpp:837:66)
WARNING: [HLS 207-5292] unused parameter 'c0' (src/kernel_kernel.cpp:876:58)
WARNING: [HLS 207-5292] unused parameter 'c1' (src/kernel_kernel.cpp:876:66)
WARNING: [HLS 207-5292] unused parameter 'c0' (src/kernel_kernel.cpp:918:67)
WARNING: [HLS 207-5292] unused parameter 'c1' (src/kernel_kernel.cpp:918:75)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.76 seconds. CPU system time: 1.17 seconds. Elapsed time: 6.18 seconds; current allocated memory: 1.489 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.g.bc"  
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_kernel.g.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.18 sec.
Execute       run_link_or_opt -opt -out /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.24 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.56 sec.
Execute       run_link_or_opt -opt -out /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel0 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=kernel0 -reflow-float-conversion -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.64 sec.
Execute       run_link_or_opt -out /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel0 
INFO-FLOW: run_clang exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.12 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=kernel0 -mllvm -hls-db-dir -mllvm /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu200-fsgd2104-2-e 2> /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 37,334 Compile/Link /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 37,334 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 4,116 Unroll/Inline /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,116 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,878 Performance/Pipeline /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,878 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,702 Optimizations /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,702 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_inter_trans_boundary(int, int, int, int, ap_uint<128> (*) [2], hls::stream<ap_uint<128>, 0>&)' into 'C_drain_IO_L1_out_boundary(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (src/kernel_kernel.cpp:1013:7)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_intra_trans(int, int, int, int, ap_uint<128> (*) [2], hls::stream<float, 0>&)' into 'C_drain_IO_L1_out_boundary(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (src/kernel_kernel.cpp:1005:7)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_boundary(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' into 'C_drain_IO_L1_out_boundary_wrapper(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (src/kernel_kernel.cpp:1028:3)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_inter_trans(int, int, int, int, ap_uint<128> (*) [2], hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&)' into 'C_drain_IO_L1_out(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (src/kernel_kernel.cpp:966:7)
INFO: [HLS 214-131] Inlining function 'C_drain_IO_L1_out_intra_trans(int, int, int, int, ap_uint<128> (*) [2], hls::stream<float, 0>&)' into 'C_drain_IO_L1_out(int, int, hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<128>, 0>&, hls::stream<float, 0>&)' (src/kernel_kernel.cpp:958:7)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'A' for cosimulation. (src/kernel_kernel.cpp:1181:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'B' for cosimulation. (src/kernel_kernel.cpp:1181:0)
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'C' for cosimulation. (src/kernel_kernel.cpp:1181:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1170_2' is marked as complete unroll implied by the pipeline pragma (src/kernel_kernel.cpp:1170:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_860_3' is marked as complete unroll implied by the pipeline pragma (src/kernel_kernel.cpp:860:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_720_7' is marked as complete unroll implied by the pipeline pragma (src/kernel_kernel.cpp:720:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_731_8' is marked as complete unroll implied by the pipeline pragma (src/kernel_kernel.cpp:731:37)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_740_9' is marked as complete unroll implied by the pipeline pragma (src/kernel_kernel.cpp:740:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_418_4' is marked as complete unroll implied by the pipeline pragma (src/kernel_kernel.cpp:418:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_73_4' is marked as complete unroll implied by the pipeline pragma (src/kernel_kernel.cpp:73:28)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1170_2' (src/kernel_kernel.cpp:1170:21) in function 'C_drain_IO_L3_out_serialize' completely with a factor of 4 (src/kernel_kernel.cpp:1159:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_860_3' (src/kernel_kernel.cpp:860:27) in function 'C_drain_IO_L1_out' completely with a factor of 4 (src/kernel_kernel.cpp:945:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_860_3' (src/kernel_kernel.cpp:860:27) in function 'C_drain_IO_L1_out_boundary_wrapper' completely with a factor of 4 (src/kernel_kernel.cpp:1027:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_720_7' (src/kernel_kernel.cpp:720:37) in function 'PE' completely with a factor of 2 (src/kernel_kernel.cpp:693:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_731_8' (src/kernel_kernel.cpp:731:37) in function 'PE' completely with a factor of 2 (src/kernel_kernel.cpp:693:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_740_9' (src/kernel_kernel.cpp:740:35) in function 'PE' completely with a factor of 2 (src/kernel_kernel.cpp:693:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_418_4' (src/kernel_kernel.cpp:418:29) in function 'B_IO_L2_in_intra_trans' completely with a factor of 8 (src/kernel_kernel.cpp:393:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_4' (src/kernel_kernel.cpp:73:28) in function 'A_IO_L2_in_intra_trans' completely with a factor of 8 (src/kernel_kernel.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'data_split': Complete partitioning on dimension 1. (src/kernel_kernel.cpp:52:8)
INFO: [HLS 214-248] Applying array_partition to 'data_split': Complete partitioning on dimension 1. (src/kernel_kernel.cpp:397:8)
INFO: [HLS 214-248] Applying array_partition to 'data_split.i.i': Complete partitioning on dimension 1. (src/kernel_kernel.cpp:841:15)
INFO: [HLS 214-248] Applying array_partition to 'data_split.i': Complete partitioning on dimension 1. (src/kernel_kernel.cpp:841:15)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'VITIS_LOOP_38_1'(src/kernel_kernel.cpp:38:19) has been inferred on bundle 'gmem_A'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/kernel_kernel.cpp:38:19)
INFO: [HLS 214-115] Multiple burst reads of length 1024 and bit width 512 in loop 'VITIS_LOOP_383_1'(src/kernel_kernel.cpp:383:20) has been inferred on bundle 'gmem_B'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/kernel_kernel.cpp:383:20)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 in loop 'VITIS_LOOP_1164_1'(src/kernel_kernel.cpp:1164:21) has been inferred on bundle 'gmem_C'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/kernel_kernel.cpp:1164:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.52 seconds. CPU system time: 2.25 seconds. Elapsed time: 8.21 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.490 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top kernel0 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.0.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.19 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.495 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.1.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.499 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.g.1.bc to /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.1.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'kernel0' (src/kernel_kernel.cpp:1180:1), detected/extracted 25 process function(s): 
	 'entry_proc'
	 'A_IO_L3_in_serialize'
	 'A_IO_L3_in'
	 'A_IO_L2_in'
	 'A_IO_L2_in_boundary'
	 'B_IO_L3_in_serialize'
	 'B_IO_L3_in'
	 'B_IO_L2_in'
	 'B_IO_L2_in_boundary'
	 'PE_wrapper'
	 'PE_wrapper.3'
	 'PE_wrapper.4'
	 'PE_wrapper.5'
	 'A_PE_dummy_in.1'
	 'A_PE_dummy_in'
	 'B_PE_dummy_in.2'
	 'B_PE_dummy_in'
	 'C_drain_IO_L1_out_boundary_wrapper'
	 'C_drain_IO_L1_out_wrapper'
	 'C_drain_IO_L1_out_boundary_wrapper.6'
	 'C_drain_IO_L1_out_wrapper.7'
	 'C_drain_IO_L2_out_boundary'
	 'C_drain_IO_L2_out'
	 'C_drain_IO_L3_out'
	 'C_drain_IO_L3_out_serialize'.
Command         transform done; 0.39 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.24 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.526 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.2.bc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_712_5' (src/kernel_kernel.cpp:712:29) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_710_4' (src/kernel_kernel.cpp:710:27) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_707_3' (src/kernel_kernel.cpp:707:25) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_706_2' (src/kernel_kernel.cpp:706:23) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_705_1' (src/kernel_kernel.cpp:705:20) in function 'PE'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1138_5' (src/kernel_kernel.cpp:1138:30) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1136_4' (src/kernel_kernel.cpp:1136:28) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1134_3' (src/kernel_kernel.cpp:1134:26) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1131_2' (src/kernel_kernel.cpp:1131:24) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1130_1' (src/kernel_kernel.cpp:1130:21) in function 'C_drain_IO_L3_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1105_5' (src/kernel_kernel.cpp:1105:32) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1103_4' (src/kernel_kernel.cpp:1103:30) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1097_2' (src/kernel_kernel.cpp:1097:24) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1096_1' (src/kernel_kernel.cpp:1096:22) in function 'C_drain_IO_L2_out_boundary'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1052_5' (src/kernel_kernel.cpp:1052:32) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1050_4' (src/kernel_kernel.cpp:1050:30) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1069_8' (src/kernel_kernel.cpp:1069:32) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1067_7' (src/kernel_kernel.cpp:1067:30) in function 'C_drain_IO_L2_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1047_3' (src/kernel_kernel.cpp:1047:26) in function 'C_drain_IO_L2_out' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1044_2' (src/kernel_kernel.cpp:1044:24) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1043_1' (src/kernel_kernel.cpp:1043:22) in function 'C_drain_IO_L2_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_849_1' (src/kernel_kernel.cpp:849:20) in function 'C_drain_IO_L1_out_boundary_wrapper.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_927_2' (src/kernel_kernel.cpp:927:25) in function 'C_drain_IO_L1_out_boundary_wrapper.6'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1001_2' (src/kernel_kernel.cpp:1001:24) in function 'C_drain_IO_L1_out_boundary_wrapper.6' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1000_1' (src/kernel_kernel.cpp:1000:21) in function 'C_drain_IO_L1_out_boundary_wrapper.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_849_1' (src/kernel_kernel.cpp:849:20) in function 'C_drain_IO_L1_out_boundary_wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_927_2' (src/kernel_kernel.cpp:927:25) in function 'C_drain_IO_L1_out_boundary_wrapper'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_1001_2' (src/kernel_kernel.cpp:1001:24) in function 'C_drain_IO_L1_out_boundary_wrapper' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1000_1' (src/kernel_kernel.cpp:1000:21) in function 'C_drain_IO_L1_out_boundary_wrapper'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_849_1' (src/kernel_kernel.cpp:849:20) in function 'C_drain_IO_L1_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_885_2' (src/kernel_kernel.cpp:885:25) in function 'C_drain_IO_L1_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_899_4' (src/kernel_kernel.cpp:899:25) in function 'C_drain_IO_L1_out'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_882_1' (src/kernel_kernel.cpp:882:21) in function 'C_drain_IO_L1_out' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_954_2' (src/kernel_kernel.cpp:954:23) in function 'C_drain_IO_L1_out' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_953_1' (src/kernel_kernel.cpp:953:20) in function 'C_drain_IO_L1_out'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_823_5' (src/kernel_kernel.cpp:823:29) in function 'B_PE_dummy_in.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_821_4' (src/kernel_kernel.cpp:821:27) in function 'B_PE_dummy_in.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_818_3' (src/kernel_kernel.cpp:818:25) in function 'B_PE_dummy_in.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_817_2' (src/kernel_kernel.cpp:817:23) in function 'B_PE_dummy_in.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_816_1' (src/kernel_kernel.cpp:816:21) in function 'B_PE_dummy_in.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_823_5' (src/kernel_kernel.cpp:823:29) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_821_4' (src/kernel_kernel.cpp:821:27) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_818_3' (src/kernel_kernel.cpp:818:25) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_817_2' (src/kernel_kernel.cpp:817:23) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_816_1' (src/kernel_kernel.cpp:816:21) in function 'B_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_358_4' (src/kernel_kernel.cpp:358:27) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_355_3' (src/kernel_kernel.cpp:355:25) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_354_2' (src/kernel_kernel.cpp:354:23) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_353_1' (src/kernel_kernel.cpp:353:20) in function 'B_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_409_2' (src/kernel_kernel.cpp:409:23) in function 'B_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_407_1' (src/kernel_kernel.cpp:407:21) in function 'B_IO_L2_in_intra_trans'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_442_1' (src/kernel_kernel.cpp:442:21) in function 'B_IO_L2_in_inter_trans' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_797_5' (src/kernel_kernel.cpp:797:29) in function 'A_PE_dummy_in.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_795_4' (src/kernel_kernel.cpp:795:27) in function 'A_PE_dummy_in.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_792_3' (src/kernel_kernel.cpp:792:25) in function 'A_PE_dummy_in.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_791_2' (src/kernel_kernel.cpp:791:23) in function 'A_PE_dummy_in.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_790_1' (src/kernel_kernel.cpp:790:21) in function 'A_PE_dummy_in.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_797_5' (src/kernel_kernel.cpp:797:29) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_795_4' (src/kernel_kernel.cpp:795:27) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_792_3' (src/kernel_kernel.cpp:792:25) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_791_2' (src/kernel_kernel.cpp:791:23) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_790_1' (src/kernel_kernel.cpp:790:21) in function 'A_PE_dummy_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_13_4' (src/kernel_kernel.cpp:13:26) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_10_3' (src/kernel_kernel.cpp:10:24) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_9_2' (src/kernel_kernel.cpp:9:21) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_8_1' (src/kernel_kernel.cpp:8:18) in function 'A_IO_L3_in'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_64_2' (src/kernel_kernel.cpp:64:22) in function 'A_IO_L2_in_intra_trans'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_62_1' (src/kernel_kernel.cpp:62:20) in function 'A_IO_L2_in_intra_trans'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_97_1' (src/kernel_kernel.cpp:97:20) in function 'A_IO_L2_in_inter_trans' more than one sub loop.
Execute           auto_get_db
Command         transform done; 0.91 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.61 seconds. CPU system time: 0.26 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.974 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.86 sec.
Command     elaborate done; 16.26 sec.
Execute     ap_eval exec zip -j /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.15 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'kernel0' ...
Execute       ap_set_top_model kernel0 
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper.3' to 'PE_wrapper_3'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper.4' to 'PE_wrapper_4'.
WARNING: [SYN 201-103] Legalizing function name 'PE_wrapper.5' to 'PE_wrapper_5'.
WARNING: [SYN 201-103] Legalizing function name 'A_PE_dummy_in.1' to 'A_PE_dummy_in_1'.
WARNING: [SYN 201-103] Legalizing function name 'B_PE_dummy_in.2' to 'B_PE_dummy_in_2'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1' to 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_' to 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_' to 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_' to 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_' to 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1' to 'C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI' to 'C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_boundary_wrapper.6' to 'C_drain_IO_L1_out_boundary_wrapper_6'.
WARNING: [SYN 201-103] Legalizing function name 'C_drain_IO_L1_out_wrapper.7' to 'C_drain_IO_L1_out_wrapper_7'.
Execute       get_model_list kernel0 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model kernel0 
Execute       preproc_iomode -model C_drain_IO_L3_out_serialize 
Execute       preproc_iomode -model C_drain_IO_L3_out 
Execute       preproc_iomode -model C_drain_IO_L2_out 
Execute       preproc_iomode -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
Execute       preproc_iomode -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
Execute       preproc_iomode -model C_drain_IO_L2_out_boundary 
Execute       preproc_iomode -model C_drain_IO_L1_out_wrapper.7 
Execute       preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper.6 
Execute       preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
Execute       preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
Execute       preproc_iomode -model C_drain_IO_L1_out_wrapper 
Execute       preproc_iomode -model C_drain_IO_L1_out 
Execute       preproc_iomode -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
Execute       preproc_iomode -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
Execute       preproc_iomode -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
Execute       preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper 
Execute       preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute       preproc_iomode -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute       preproc_iomode -model B_PE_dummy_in 
Execute       preproc_iomode -model B_PE_dummy_in.2 
Execute       preproc_iomode -model A_PE_dummy_in 
Execute       preproc_iomode -model A_PE_dummy_in.1 
Execute       preproc_iomode -model PE_wrapper.5 
Execute       preproc_iomode -model PE_wrapper.4 
Execute       preproc_iomode -model PE_wrapper.3 
Execute       preproc_iomode -model PE_wrapper 
Execute       preproc_iomode -model PE 
Execute       preproc_iomode -model B_IO_L2_in_boundary 
Execute       preproc_iomode -model B_IO_L2_in_inter_trans_boundary 
Execute       preproc_iomode -model B_IO_L2_in 
Execute       preproc_iomode -model B_IO_L2_in_intra_trans 
Execute       preproc_iomode -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
Execute       preproc_iomode -model B_IO_L2_in_inter_trans 
Execute       preproc_iomode -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
Execute       preproc_iomode -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
Execute       preproc_iomode -model B_IO_L3_in 
Execute       preproc_iomode -model B_IO_L3_in_serialize 
Execute       preproc_iomode -model A_IO_L2_in_boundary 
Execute       preproc_iomode -model A_IO_L2_in_inter_trans_boundary 
Execute       preproc_iomode -model A_IO_L2_in 
Execute       preproc_iomode -model A_IO_L2_in_intra_trans 
Execute       preproc_iomode -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
Execute       preproc_iomode -model A_IO_L2_in_inter_trans 
Execute       preproc_iomode -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
Execute       preproc_iomode -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
Execute       preproc_iomode -model A_IO_L3_in 
Execute       preproc_iomode -model A_IO_L3_in_serialize 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper PE_wrapper.3 PE_wrapper.4 PE_wrapper.5 A_PE_dummy_in.1 A_PE_dummy_in B_PE_dummy_in.2 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ C_drain_IO_L1_out C_drain_IO_L1_out_wrapper C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper.6 C_drain_IO_L1_out_wrapper.7 C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : A_IO_L3_in_serialize ...
Execute       set_default_model A_IO_L3_in_serialize 
Execute       apply_spec_resource_limit A_IO_L3_in_serialize 
INFO-FLOW: Configuring Module : A_IO_L3_in ...
Execute       set_default_model A_IO_L3_in 
Execute       apply_spec_resource_limit A_IO_L3_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 ...
Execute       set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
Execute       apply_spec_resource_limit A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 ...
Execute       set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
Execute       apply_spec_resource_limit A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans ...
Execute       set_default_model A_IO_L2_in_inter_trans 
Execute       apply_spec_resource_limit A_IO_L2_in_inter_trans 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI ...
Execute       set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
Execute       apply_spec_resource_limit A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
INFO-FLOW: Configuring Module : A_IO_L2_in_intra_trans ...
Execute       set_default_model A_IO_L2_in_intra_trans 
Execute       apply_spec_resource_limit A_IO_L2_in_intra_trans 
INFO-FLOW: Configuring Module : A_IO_L2_in ...
Execute       set_default_model A_IO_L2_in 
Execute       apply_spec_resource_limit A_IO_L2_in 
INFO-FLOW: Configuring Module : A_IO_L2_in_inter_trans_boundary ...
Execute       set_default_model A_IO_L2_in_inter_trans_boundary 
Execute       apply_spec_resource_limit A_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Configuring Module : A_IO_L2_in_boundary ...
Execute       set_default_model A_IO_L2_in_boundary 
Execute       apply_spec_resource_limit A_IO_L2_in_boundary 
INFO-FLOW: Configuring Module : B_IO_L3_in_serialize ...
Execute       set_default_model B_IO_L3_in_serialize 
Execute       apply_spec_resource_limit B_IO_L3_in_serialize 
INFO-FLOW: Configuring Module : B_IO_L3_in ...
Execute       set_default_model B_IO_L3_in 
Execute       apply_spec_resource_limit B_IO_L3_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 ...
Execute       set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
Execute       apply_spec_resource_limit B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 ...
Execute       set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
Execute       apply_spec_resource_limit B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans ...
Execute       set_default_model B_IO_L2_in_inter_trans 
Execute       apply_spec_resource_limit B_IO_L2_in_inter_trans 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V ...
Execute       set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
Execute       apply_spec_resource_limit B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
INFO-FLOW: Configuring Module : B_IO_L2_in_intra_trans ...
Execute       set_default_model B_IO_L2_in_intra_trans 
Execute       apply_spec_resource_limit B_IO_L2_in_intra_trans 
INFO-FLOW: Configuring Module : B_IO_L2_in ...
Execute       set_default_model B_IO_L2_in 
Execute       apply_spec_resource_limit B_IO_L2_in 
INFO-FLOW: Configuring Module : B_IO_L2_in_inter_trans_boundary ...
Execute       set_default_model B_IO_L2_in_inter_trans_boundary 
Execute       apply_spec_resource_limit B_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Configuring Module : B_IO_L2_in_boundary ...
Execute       set_default_model B_IO_L2_in_boundary 
Execute       apply_spec_resource_limit B_IO_L2_in_boundary 
INFO-FLOW: Configuring Module : PE ...
Execute       set_default_model PE 
Execute       apply_spec_resource_limit PE 
INFO-FLOW: Configuring Module : PE_wrapper ...
Execute       set_default_model PE_wrapper 
Execute       apply_spec_resource_limit PE_wrapper 
INFO-FLOW: Configuring Module : PE_wrapper.3 ...
Execute       set_default_model PE_wrapper.3 
Execute       apply_spec_resource_limit PE_wrapper.3 
INFO-FLOW: Configuring Module : PE_wrapper.4 ...
Execute       set_default_model PE_wrapper.4 
Execute       apply_spec_resource_limit PE_wrapper.4 
INFO-FLOW: Configuring Module : PE_wrapper.5 ...
Execute       set_default_model PE_wrapper.5 
Execute       apply_spec_resource_limit PE_wrapper.5 
INFO-FLOW: Configuring Module : A_PE_dummy_in.1 ...
Execute       set_default_model A_PE_dummy_in.1 
Execute       apply_spec_resource_limit A_PE_dummy_in.1 
INFO-FLOW: Configuring Module : A_PE_dummy_in ...
Execute       set_default_model A_PE_dummy_in 
Execute       apply_spec_resource_limit A_PE_dummy_in 
INFO-FLOW: Configuring Module : B_PE_dummy_in.2 ...
Execute       set_default_model B_PE_dummy_in.2 
Execute       apply_spec_resource_limit B_PE_dummy_in.2 
INFO-FLOW: Configuring Module : B_PE_dummy_in ...
Execute       set_default_model B_PE_dummy_in 
Execute       apply_spec_resource_limit B_PE_dummy_in 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ ...
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ ...
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ ...
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out ...
Execute       set_default_model C_drain_IO_L1_out 
Execute       apply_spec_resource_limit C_drain_IO_L1_out 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper ...
Execute       set_default_model C_drain_IO_L1_out_wrapper 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_wrapper 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_boundary_wrapper.6 ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_boundary_wrapper.6 
INFO-FLOW: Configuring Module : C_drain_IO_L1_out_wrapper.7 ...
Execute       set_default_model C_drain_IO_L1_out_wrapper.7 
Execute       apply_spec_resource_limit C_drain_IO_L1_out_wrapper.7 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_boundary ...
Execute       set_default_model C_drain_IO_L2_out_boundary 
Execute       apply_spec_resource_limit C_drain_IO_L2_out_boundary 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS ...
Execute       set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
Execute       apply_spec_resource_limit C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS ...
Execute       set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
Execute       apply_spec_resource_limit C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
INFO-FLOW: Configuring Module : C_drain_IO_L2_out ...
Execute       set_default_model C_drain_IO_L2_out 
Execute       apply_spec_resource_limit C_drain_IO_L2_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out ...
Execute       set_default_model C_drain_IO_L3_out 
Execute       apply_spec_resource_limit C_drain_IO_L3_out 
INFO-FLOW: Configuring Module : C_drain_IO_L3_out_serialize ...
Execute       set_default_model C_drain_IO_L3_out_serialize 
Execute       apply_spec_resource_limit C_drain_IO_L3_out_serialize 
INFO-FLOW: Configuring Module : kernel0 ...
Execute       set_default_model kernel0 
Execute       apply_spec_resource_limit kernel0 
INFO-FLOW: Model list for preprocess: entry_proc A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper PE_wrapper.3 PE_wrapper.4 PE_wrapper.5 A_PE_dummy_in.1 A_PE_dummy_in B_PE_dummy_in.2 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ C_drain_IO_L1_out C_drain_IO_L1_out_wrapper C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper.6 C_drain_IO_L1_out_wrapper.7 C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: A_IO_L3_in_serialize ...
Execute       set_default_model A_IO_L3_in_serialize 
Execute       cdfg_preprocess -model A_IO_L3_in_serialize 
Execute       rtl_gen_preprocess A_IO_L3_in_serialize 
INFO-FLOW: Preprocessing Module: A_IO_L3_in ...
Execute       set_default_model A_IO_L3_in 
Execute       cdfg_preprocess -model A_IO_L3_in 
Execute       rtl_gen_preprocess A_IO_L3_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 ...
Execute       set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
Execute       cdfg_preprocess -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 ...
Execute       set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
Execute       cdfg_preprocess -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans ...
Execute       set_default_model A_IO_L2_in_inter_trans 
Execute       cdfg_preprocess -model A_IO_L2_in_inter_trans 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI ...
Execute       set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
Execute       cdfg_preprocess -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
Execute       rtl_gen_preprocess A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_intra_trans ...
Execute       set_default_model A_IO_L2_in_intra_trans 
Execute       cdfg_preprocess -model A_IO_L2_in_intra_trans 
Execute       rtl_gen_preprocess A_IO_L2_in_intra_trans 
INFO-FLOW: Preprocessing Module: A_IO_L2_in ...
Execute       set_default_model A_IO_L2_in 
Execute       cdfg_preprocess -model A_IO_L2_in 
Execute       rtl_gen_preprocess A_IO_L2_in 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_inter_trans_boundary ...
Execute       set_default_model A_IO_L2_in_inter_trans_boundary 
Execute       cdfg_preprocess -model A_IO_L2_in_inter_trans_boundary 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Preprocessing Module: A_IO_L2_in_boundary ...
Execute       set_default_model A_IO_L2_in_boundary 
Execute       cdfg_preprocess -model A_IO_L2_in_boundary 
Execute       rtl_gen_preprocess A_IO_L2_in_boundary 
INFO-FLOW: Preprocessing Module: B_IO_L3_in_serialize ...
Execute       set_default_model B_IO_L3_in_serialize 
Execute       cdfg_preprocess -model B_IO_L3_in_serialize 
Execute       rtl_gen_preprocess B_IO_L3_in_serialize 
INFO-FLOW: Preprocessing Module: B_IO_L3_in ...
Execute       set_default_model B_IO_L3_in 
Execute       cdfg_preprocess -model B_IO_L3_in 
Execute       rtl_gen_preprocess B_IO_L3_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 ...
Execute       set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
Execute       cdfg_preprocess -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 ...
Execute       set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
Execute       cdfg_preprocess -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans ...
Execute       set_default_model B_IO_L2_in_inter_trans 
Execute       cdfg_preprocess -model B_IO_L2_in_inter_trans 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V ...
Execute       set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
Execute       cdfg_preprocess -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
Execute       rtl_gen_preprocess B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_intra_trans ...
Execute       set_default_model B_IO_L2_in_intra_trans 
Execute       cdfg_preprocess -model B_IO_L2_in_intra_trans 
Execute       rtl_gen_preprocess B_IO_L2_in_intra_trans 
INFO-FLOW: Preprocessing Module: B_IO_L2_in ...
Execute       set_default_model B_IO_L2_in 
Execute       cdfg_preprocess -model B_IO_L2_in 
Execute       rtl_gen_preprocess B_IO_L2_in 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_inter_trans_boundary ...
Execute       set_default_model B_IO_L2_in_inter_trans_boundary 
Execute       cdfg_preprocess -model B_IO_L2_in_inter_trans_boundary 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans_boundary 
INFO-FLOW: Preprocessing Module: B_IO_L2_in_boundary ...
Execute       set_default_model B_IO_L2_in_boundary 
Execute       cdfg_preprocess -model B_IO_L2_in_boundary 
Execute       rtl_gen_preprocess B_IO_L2_in_boundary 
INFO-FLOW: Preprocessing Module: PE ...
Execute       set_default_model PE 
Execute       cdfg_preprocess -model PE 
Execute       rtl_gen_preprocess PE 
INFO-FLOW: Preprocessing Module: PE_wrapper ...
Execute       set_default_model PE_wrapper 
Execute       cdfg_preprocess -model PE_wrapper 
Execute       rtl_gen_preprocess PE_wrapper 
INFO-FLOW: Preprocessing Module: PE_wrapper.3 ...
Execute       set_default_model PE_wrapper.3 
Execute       cdfg_preprocess -model PE_wrapper.3 
Execute       rtl_gen_preprocess PE_wrapper.3 
INFO-FLOW: Preprocessing Module: PE_wrapper.4 ...
Execute       set_default_model PE_wrapper.4 
Execute       cdfg_preprocess -model PE_wrapper.4 
Execute       rtl_gen_preprocess PE_wrapper.4 
INFO-FLOW: Preprocessing Module: PE_wrapper.5 ...
Execute       set_default_model PE_wrapper.5 
Execute       cdfg_preprocess -model PE_wrapper.5 
Execute       rtl_gen_preprocess PE_wrapper.5 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in.1 ...
Execute       set_default_model A_PE_dummy_in.1 
Execute       cdfg_preprocess -model A_PE_dummy_in.1 
Execute       rtl_gen_preprocess A_PE_dummy_in.1 
INFO-FLOW: Preprocessing Module: A_PE_dummy_in ...
Execute       set_default_model A_PE_dummy_in 
Execute       cdfg_preprocess -model A_PE_dummy_in 
Execute       rtl_gen_preprocess A_PE_dummy_in 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in.2 ...
Execute       set_default_model B_PE_dummy_in.2 
Execute       cdfg_preprocess -model B_PE_dummy_in.2 
Execute       rtl_gen_preprocess B_PE_dummy_in.2 
INFO-FLOW: Preprocessing Module: B_PE_dummy_in ...
Execute       set_default_model B_PE_dummy_in 
Execute       cdfg_preprocess -model B_PE_dummy_in 
Execute       rtl_gen_preprocess B_PE_dummy_in 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ ...
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ ...
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ ...
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out ...
Execute       set_default_model C_drain_IO_L1_out 
Execute       cdfg_preprocess -model C_drain_IO_L1_out 
Execute       rtl_gen_preprocess C_drain_IO_L1_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper ...
Execute       set_default_model C_drain_IO_L1_out_wrapper 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_wrapper 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_wrapper 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_boundary_wrapper.6 ...
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_boundary_wrapper.6 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper.6 
INFO-FLOW: Preprocessing Module: C_drain_IO_L1_out_wrapper.7 ...
Execute       set_default_model C_drain_IO_L1_out_wrapper.7 
Execute       cdfg_preprocess -model C_drain_IO_L1_out_wrapper.7 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_wrapper.7 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_boundary ...
Execute       set_default_model C_drain_IO_L2_out_boundary 
Execute       cdfg_preprocess -model C_drain_IO_L2_out_boundary 
Execute       rtl_gen_preprocess C_drain_IO_L2_out_boundary 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS ...
Execute       set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
Execute       cdfg_preprocess -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
Execute       rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS ...
Execute       set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
Execute       cdfg_preprocess -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
Execute       rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
INFO-FLOW: Preprocessing Module: C_drain_IO_L2_out ...
Execute       set_default_model C_drain_IO_L2_out 
Execute       cdfg_preprocess -model C_drain_IO_L2_out 
Execute       rtl_gen_preprocess C_drain_IO_L2_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out ...
Execute       set_default_model C_drain_IO_L3_out 
Execute       cdfg_preprocess -model C_drain_IO_L3_out 
Execute       rtl_gen_preprocess C_drain_IO_L3_out 
INFO-FLOW: Preprocessing Module: C_drain_IO_L3_out_serialize ...
Execute       set_default_model C_drain_IO_L3_out_serialize 
Execute       cdfg_preprocess -model C_drain_IO_L3_out_serialize 
Execute       rtl_gen_preprocess C_drain_IO_L3_out_serialize 
INFO-FLOW: Preprocessing Module: kernel0 ...
Execute       set_default_model kernel0 
Execute       cdfg_preprocess -model kernel0 
Execute       rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for synthesis: entry_proc A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper PE_wrapper.3 PE_wrapper.4 PE_wrapper.5 A_PE_dummy_in.1 A_PE_dummy_in B_PE_dummy_in.2 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ C_drain_IO_L1_out C_drain_IO_L1_out_wrapper C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper.6 C_drain_IO_L1_out_wrapper.7 C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.17 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.976 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.976 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L3_in_serialize 
Execute       schedule -model A_IO_L3_in_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_38_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.977 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in_serialize.
Execute       set_default_model A_IO_L3_in_serialize 
Execute       bind -model A_IO_L3_in_serialize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.977 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L3_in 
Execute       schedule -model A_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.977 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L3_in.
Execute       set_default_model A_IO_L3_in 
Execute       bind -model A_IO_L3_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.977 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
Execute       schedule -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.977 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.
Execute       set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
Execute       bind -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.977 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
Execute       schedule -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_100_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.977 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.
Execute       set_default_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
Execute       bind -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.977 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_inter_trans 
Execute       schedule -model A_IO_L2_in_inter_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.978 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans.
Execute       set_default_model A_IO_L2_in_inter_trans 
Execute       bind -model A_IO_L2_in_inter_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.978 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
Execute       schedule -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.978 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.
Execute       set_default_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
Execute       bind -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.978 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_intra_trans 
Execute       schedule -model A_IO_L2_in_intra_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.978 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_intra_trans.
Execute       set_default_model A_IO_L2_in_intra_trans 
Execute       bind -model A_IO_L2_in_intra_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.978 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_intra_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in 
Execute       schedule -model A_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.979 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in.
Execute       set_default_model A_IO_L2_in 
Execute       bind -model A_IO_L2_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.979 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_inter_trans_boundary 
Execute       schedule -model A_IO_L2_in_inter_trans_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_140_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_140_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.979 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_inter_trans_boundary.
Execute       set_default_model A_IO_L2_in_inter_trans_boundary 
Execute       bind -model A_IO_L2_in_inter_trans_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.979 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_inter_trans_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_IO_L2_in_boundary 
Execute       schedule -model A_IO_L2_in_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.980 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling A_IO_L2_in_boundary.
Execute       set_default_model A_IO_L2_in_boundary 
Execute       bind -model A_IO_L2_in_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.980 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.bind.adb -f 
INFO-FLOW: Finish binding A_IO_L2_in_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L3_in_serialize 
Execute       schedule -model B_IO_L3_in_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_383_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.980 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in_serialize.
Execute       set_default_model B_IO_L3_in_serialize 
Execute       bind -model B_IO_L3_in_serialize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.980 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L3_in 
Execute       schedule -model B_IO_L3_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.980 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L3_in.
Execute       set_default_model B_IO_L3_in 
Execute       bind -model B_IO_L3_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.980 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L3_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
Execute       schedule -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_457_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_457_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.981 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.
Execute       set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
Execute       bind -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.981 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
Execute       schedule -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_445_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_445_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.981 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.
Execute       set_default_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
Execute       bind -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.981 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_inter_trans 
Execute       schedule -model B_IO_L2_in_inter_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.981 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans.
Execute       set_default_model B_IO_L2_in_inter_trans 
Execute       bind -model B_IO_L2_in_inter_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.981 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
Execute       schedule -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.
Execute       set_default_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
Execute       bind -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_intra_trans 
Execute       schedule -model B_IO_L2_in_intra_trans 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_intra_trans.
Execute       set_default_model B_IO_L2_in_intra_trans 
Execute       bind -model B_IO_L2_in_intra_trans 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.982 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_intra_trans.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in 
Execute       schedule -model B_IO_L2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.983 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in.
Execute       set_default_model B_IO_L2_in 
Execute       bind -model B_IO_L2_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.983 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_inter_trans_boundary 
Execute       schedule -model B_IO_L2_in_inter_trans_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_485_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_485_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.983 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_inter_trans_boundary.
Execute       set_default_model B_IO_L2_in_inter_trans_boundary 
Execute       bind -model B_IO_L2_in_inter_trans_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.983 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_inter_trans_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_IO_L2_in_boundary 
Execute       schedule -model B_IO_L2_in_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.983 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling B_IO_L2_in_boundary.
Execute       set_default_model B_IO_L2_in_boundary 
Execute       bind -model B_IO_L2_in_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.983 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.bind.adb -f 
INFO-FLOW: Finish binding B_IO_L2_in_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE 
Execute       schedule -model PE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.35 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.sched.adb -f 
INFO-FLOW: Finish scheduling PE.
Execute       set_default_model PE 
Execute       bind -model PE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'local_C' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.bind.adb -f 
INFO-FLOW: Finish binding PE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_wrapper 
Execute       schedule -model PE_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper.
Execute       set_default_model PE_wrapper 
Execute       bind -model PE_wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_wrapper.3 
Execute       schedule -model PE_wrapper.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper.3.
Execute       set_default_model PE_wrapper.3 
Execute       bind -model PE_wrapper.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_wrapper.4 
Execute       schedule -model PE_wrapper.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper.4.
Execute       set_default_model PE_wrapper.4 
Execute       bind -model PE_wrapper.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE_wrapper_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model PE_wrapper.5 
Execute       schedule -model PE_wrapper.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5.sched.adb -f 
INFO-FLOW: Finish scheduling PE_wrapper.5.
Execute       set_default_model PE_wrapper.5 
Execute       bind -model PE_wrapper.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.985 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5.bind.adb -f 
INFO-FLOW: Finish binding PE_wrapper.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_PE_dummy_in.1 
Execute       schedule -model A_PE_dummy_in.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.986 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in.1.
Execute       set_default_model A_PE_dummy_in.1 
Execute       bind -model A_PE_dummy_in.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.986 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'A_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model A_PE_dummy_in 
Execute       schedule -model A_PE_dummy_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.986 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.sched.adb -f 
INFO-FLOW: Finish scheduling A_PE_dummy_in.
Execute       set_default_model A_PE_dummy_in 
Execute       bind -model A_PE_dummy_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.986 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.bind.adb -f 
INFO-FLOW: Finish binding A_PE_dummy_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_PE_dummy_in.2 
Execute       schedule -model B_PE_dummy_in.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.986 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in.2.
Execute       set_default_model B_PE_dummy_in.2 
Execute       bind -model B_PE_dummy_in.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.986 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'B_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model B_PE_dummy_in 
Execute       schedule -model B_PE_dummy_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.986 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.sched.adb -f 
INFO-FLOW: Finish scheduling B_PE_dummy_in.
Execute       set_default_model B_PE_dummy_in 
Execute       bind -model B_PE_dummy_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.986 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.bind.adb -f 
INFO-FLOW: Finish binding B_PE_dummy_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute       schedule -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_849_1_VITIS_LOOP_851_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_849_1_VITIS_LOOP_851_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.987 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1.
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute       bind -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.987 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute       schedule -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_927_2_VITIS_LOOP_929_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_927_2_VITIS_LOOP_929_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.987 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute       bind -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.987 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute       schedule -model C_drain_IO_L1_out_boundary_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.987 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper.
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper 
Execute       bind -model C_drain_IO_L1_out_boundary_wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.987 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
Execute       schedule -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_849_1_VITIS_LOOP_851_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_849_1_VITIS_LOOP_851_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.988 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_.
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
Execute       bind -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.988 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
Execute       schedule -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_899_4_VITIS_LOOP_901_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_899_4_VITIS_LOOP_901_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.988 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_.
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
Execute       bind -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.988 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
Execute       schedule -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_885_2_VITIS_LOOP_887_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_885_2_VITIS_LOOP_887_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.989 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_.
Execute       set_default_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
Execute       bind -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.989 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out 
Execute       schedule -model C_drain_IO_L1_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.989 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out.
Execute       set_default_model C_drain_IO_L1_out 
Execute       bind -model C_drain_IO_L1_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.989 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_wrapper 
Execute       schedule -model C_drain_IO_L1_out_wrapper 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.989 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper.
Execute       set_default_model C_drain_IO_L1_out_wrapper 
Execute       bind -model C_drain_IO_L1_out_wrapper 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.989 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
Execute       schedule -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_849_1_VITIS_LOOP_851_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_849_1_VITIS_LOOP_851_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.990 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1.
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
Execute       bind -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.990 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
Execute       schedule -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_927_2_VITIS_LOOP_929_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_927_2_VITIS_LOOP_929_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.990 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
Execute       bind -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.990 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_boundary_wrapper_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6 
Execute       schedule -model C_drain_IO_L1_out_boundary_wrapper.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.990 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_boundary_wrapper.6.
Execute       set_default_model C_drain_IO_L1_out_boundary_wrapper.6 
Execute       bind -model C_drain_IO_L1_out_boundary_wrapper.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.990 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_boundary_wrapper.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L1_out_wrapper_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L1_out_wrapper.7 
Execute       schedule -model C_drain_IO_L1_out_wrapper.7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.990 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L1_out_wrapper.7.
Execute       set_default_model C_drain_IO_L1_out_wrapper.7 
Execute       bind -model C_drain_IO_L1_out_wrapper.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.990 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L1_out_wrapper.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L2_out_boundary 
Execute       schedule -model C_drain_IO_L2_out_boundary 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_boundary.
Execute       set_default_model C_drain_IO_L2_out_boundary 
Execute       bind -model C_drain_IO_L2_out_boundary 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_boundary.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
Execute       schedule -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.
Execute       set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
Execute       bind -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
Execute       schedule -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.
Execute       set_default_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
Execute       bind -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.991 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L2_out 
Execute       schedule -model C_drain_IO_L2_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.992 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L2_out.
Execute       set_default_model C_drain_IO_L2_out 
Execute       bind -model C_drain_IO_L2_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.992 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L2_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L3_out 
Execute       schedule -model C_drain_IO_L3_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.992 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out.
Execute       set_default_model C_drain_IO_L3_out 
Execute       bind -model C_drain_IO_L3_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.992 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'C_drain_IO_L3_out_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model C_drain_IO_L3_out_serialize 
Execute       schedule -model C_drain_IO_L3_out_serialize 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1164_1'.
WARNING: [HLS 200-880] The II Violation in module 'C_drain_IO_L3_out_serialize' (loop 'VITIS_LOOP_1164_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read operation ('fifo_C_drain_C_drain_IO_L3_out_serialize_read_1', src/kernel_kernel.cpp:1171) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize' (src/kernel_kernel.cpp:1171) and fifo read operation ('fifo_C_drain_C_drain_IO_L3_out_serialize_read', src/kernel_kernel.cpp:1171) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize' (src/kernel_kernel.cpp:1171).
WARNING: [HLS 200-880] The II Violation in module 'C_drain_IO_L3_out_serialize' (loop 'VITIS_LOOP_1164_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('fifo_C_drain_C_drain_IO_L3_out_serialize_read_2', src/kernel_kernel.cpp:1171) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize' (src/kernel_kernel.cpp:1171) and fifo read operation ('fifo_C_drain_C_drain_IO_L3_out_serialize_read', src/kernel_kernel.cpp:1171) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize' (src/kernel_kernel.cpp:1171).
WARNING: [HLS 200-880] The II Violation in module 'C_drain_IO_L3_out_serialize' (loop 'VITIS_LOOP_1164_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('fifo_C_drain_C_drain_IO_L3_out_serialize_read_3', src/kernel_kernel.cpp:1171) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize' (src/kernel_kernel.cpp:1171) and fifo read operation ('fifo_C_drain_C_drain_IO_L3_out_serialize_read', src/kernel_kernel.cpp:1171) on port 'fifo_C_drain_C_drain_IO_L3_out_serialize' (src/kernel_kernel.cpp:1171).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 11, loop 'VITIS_LOOP_1164_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.992 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.sched.adb -f 
INFO-FLOW: Finish scheduling C_drain_IO_L3_out_serialize.
Execute       set_default_model C_drain_IO_L3_out_serialize 
Execute       bind -model C_drain_IO_L3_out_serialize 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.992 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.bind.adb -f 
INFO-FLOW: Finish binding C_drain_IO_L3_out_serialize.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model kernel0 
Execute       schedule -model kernel0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_C_drain_IO_L1_out_wrapper_U0 (from PE_wrapper_U0 to C_drain_IO_L1_out_wrapper_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_C_drain_IO_L1_out_wrapper_7_U0 (from PE_wrapper_3_U0 to C_drain_IO_L1_out_wrapper_7_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_C_drain_IO_L2_out_U0 (from C_drain_IO_L1_out_wrapper_U0 to C_drain_IO_L2_out_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_C_drain_IO_L3_out_serialize_U0 (from entry_proc_U0 to C_drain_IO_L3_out_serialize_U0) to 12 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_0 (from PE_wrapper_U0 to C_drain_IO_L1_out_wrapper_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_PE_0_1 (from PE_wrapper_3_U0 to C_drain_IO_L1_out_wrapper_7_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO fifo_C_drain_C_drain_IO_L1_out_0_0 (from C_drain_IO_L1_out_wrapper_U0 to C_drain_IO_L2_out_U0) to 4 to improve performance and/or avoid deadlocks.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.993 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.verbose.sched.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command       syn_report done; 0.23 sec.
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.sched.adb -f 
INFO-FLOW: Finish scheduling kernel0.
Execute       set_default_model kernel0 
Execute       bind -model kernel0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.993 GB.
Execute       syn_report -verbosereport -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.verbose.bind.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.bind.adb -f 
INFO-FLOW: Finish binding kernel0.
Execute       get_model_list kernel0 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess A_IO_L3_in_serialize 
Execute       rtl_gen_preprocess A_IO_L3_in 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans 
Execute       rtl_gen_preprocess A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
Execute       rtl_gen_preprocess A_IO_L2_in_intra_trans 
Execute       rtl_gen_preprocess A_IO_L2_in 
Execute       rtl_gen_preprocess A_IO_L2_in_inter_trans_boundary 
Execute       rtl_gen_preprocess A_IO_L2_in_boundary 
Execute       rtl_gen_preprocess B_IO_L3_in_serialize 
Execute       rtl_gen_preprocess B_IO_L3_in 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans 
Execute       rtl_gen_preprocess B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
Execute       rtl_gen_preprocess B_IO_L2_in_intra_trans 
Execute       rtl_gen_preprocess B_IO_L2_in 
Execute       rtl_gen_preprocess B_IO_L2_in_inter_trans_boundary 
Execute       rtl_gen_preprocess B_IO_L2_in_boundary 
Execute       rtl_gen_preprocess PE 
Execute       rtl_gen_preprocess PE_wrapper 
Execute       rtl_gen_preprocess PE_wrapper.3 
Execute       rtl_gen_preprocess PE_wrapper.4 
Execute       rtl_gen_preprocess PE_wrapper.5 
Execute       rtl_gen_preprocess A_PE_dummy_in.1 
Execute       rtl_gen_preprocess A_PE_dummy_in 
Execute       rtl_gen_preprocess B_PE_dummy_in.2 
Execute       rtl_gen_preprocess B_PE_dummy_in 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ 
Execute       rtl_gen_preprocess C_drain_IO_L1_out 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_wrapper 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_boundary_wrapper.6 
Execute       rtl_gen_preprocess C_drain_IO_L1_out_wrapper.7 
Execute       rtl_gen_preprocess C_drain_IO_L2_out_boundary 
Execute       rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
Execute       rtl_gen_preprocess C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
Execute       rtl_gen_preprocess C_drain_IO_L2_out 
Execute       rtl_gen_preprocess C_drain_IO_L3_out 
Execute       rtl_gen_preprocess C_drain_IO_L3_out_serialize 
Execute       rtl_gen_preprocess kernel0 
INFO-FLOW: Model list for RTL generation: entry_proc A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper PE_wrapper.3 PE_wrapper.4 PE_wrapper.5 A_PE_dummy_in.1 A_PE_dummy_in B_PE_dummy_in.2 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ C_drain_IO_L1_out C_drain_IO_L1_out_wrapper C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper.6 C_drain_IO_L1_out_wrapper.7 C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.994 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_entry_proc 
Execute       syn_report -csynth -model entry_proc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model entry_proc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model entry_proc -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model entry_proc -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_IO_L3_in_serialize -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L3_in_serialize' pipeline 'VITIS_LOOP_38_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in_serialize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.994 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L3_in_serialize -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L3_in_serialize 
Execute       gen_rtl A_IO_L3_in_serialize -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_IO_L3_in_serialize 
Execute       syn_report -csynth -model A_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L3_in_serialize_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_IO_L3_in_serialize -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.adb 
Execute       db_write -model A_IO_L3_in_serialize -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_IO_L3_in_serialize -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_IO_L3_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L3_in' pipeline 'VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L3_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.995 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L3_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L3_in 
Execute       gen_rtl A_IO_L3_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_IO_L3_in 
Execute       syn_report -csynth -model A_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L3_in_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L3_in_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_IO_L3_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.adb 
Execute       db_write -model A_IO_L3_in -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_IO_L3_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3' pipeline 'VITIS_LOOP_112_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.996 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
Execute       gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
Execute       syn_report -csynth -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.adb 
Execute       db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2' pipeline 'VITIS_LOOP_100_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.996 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
Execute       gen_rtl A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
Execute       syn_report -csynth -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.adb 
Execute       db_write -model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_IO_L2_in_inter_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.997 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_inter_trans -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans 
Execute       gen_rtl A_IO_L2_in_inter_trans -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans 
Execute       syn_report -csynth -model A_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_IO_L2_in_inter_trans -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.adb 
Execute       db_write -model A_IO_L2_in_inter_trans -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_IO_L2_in_inter_trans -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI' pipeline 'VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.998 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
Execute       gen_rtl A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
Execute       syn_report -csynth -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.adb 
Execute       db_write -model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_IO_L2_in_intra_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_intra_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.999 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_intra_trans -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_intra_trans 
Execute       gen_rtl A_IO_L2_in_intra_trans -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_intra_trans 
Execute       syn_report -csynth -model A_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_intra_trans_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_IO_L2_in_intra_trans -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.adb 
Execute       db_write -model A_IO_L2_in_intra_trans -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_IO_L2_in_intra_trans -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_IO_L2_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in'.
INFO: [RTMG 210-278] Implementing memory 'kernel0_A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.000 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in 
Execute       gen_rtl A_IO_L2_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in 
Execute       syn_report -csynth -model A_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_IO_L2_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.adb 
Execute       db_write -model A_IO_L2_in -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_IO_L2_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_IO_L2_in_inter_trans_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_IO_L2_in_inter_trans_boundary' pipeline 'VITIS_LOOP_140_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_inter_trans_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.001 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_inter_trans_boundary 
Execute       gen_rtl A_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_inter_trans_boundary 
Execute       syn_report -csynth -model A_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_boundary_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_inter_trans_boundary_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_IO_L2_in_inter_trans_boundary -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.adb 
Execute       db_write -model A_IO_L2_in_inter_trans_boundary -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_IO_L2_in_inter_trans_boundary -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_IO_L2_in_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_IO_L2_in_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.002 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_IO_L2_in_boundary -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_IO_L2_in_boundary 
Execute       gen_rtl A_IO_L2_in_boundary -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_IO_L2_in_boundary 
Execute       syn_report -csynth -model A_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_boundary_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_IO_L2_in_boundary_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_IO_L2_in_boundary -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.adb 
Execute       db_write -model A_IO_L2_in_boundary -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_IO_L2_in_boundary -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_IO_L3_in_serialize -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L3_in_serialize' pipeline 'VITIS_LOOP_383_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in_serialize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.004 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L3_in_serialize -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L3_in_serialize 
Execute       gen_rtl B_IO_L3_in_serialize -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_IO_L3_in_serialize 
Execute       syn_report -csynth -model B_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L3_in_serialize_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_IO_L3_in_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_IO_L3_in_serialize -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.adb 
Execute       db_write -model B_IO_L3_in_serialize -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_IO_L3_in_serialize -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L3_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_IO_L3_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L3_in' pipeline 'VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L3_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.005 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L3_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L3_in 
Execute       gen_rtl B_IO_L3_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_IO_L3_in 
Execute       syn_report -csynth -model B_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L3_in_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L3_in_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_IO_L3_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_IO_L3_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.adb 
Execute       db_write -model B_IO_L3_in -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_IO_L3_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3' pipeline 'VITIS_LOOP_457_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.005 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
Execute       gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
Execute       syn_report -csynth -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.adb 
Execute       db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2' pipeline 'VITIS_LOOP_445_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.006 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
Execute       gen_rtl B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
Execute       syn_report -csynth -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.adb 
Execute       db_write -model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_IO_L2_in_inter_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.007 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_inter_trans -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans 
Execute       gen_rtl B_IO_L2_in_inter_trans -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans 
Execute       syn_report -csynth -model B_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_IO_L2_in_inter_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_IO_L2_in_inter_trans -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.adb 
Execute       db_write -model B_IO_L2_in_inter_trans -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_IO_L2_in_inter_trans -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V' pipeline 'VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_64_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.008 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
Execute       gen_rtl B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
Execute       syn_report -csynth -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.adb 
Execute       db_write -model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_intra_trans' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_IO_L2_in_intra_trans -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_intra_trans'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.010 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_intra_trans -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_intra_trans 
Execute       gen_rtl B_IO_L2_in_intra_trans -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_intra_trans 
Execute       syn_report -csynth -model B_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_intra_trans_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_IO_L2_in_intra_trans -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_IO_L2_in_intra_trans -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.adb 
Execute       db_write -model B_IO_L2_in_intra_trans -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_IO_L2_in_intra_trans -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_IO_L2_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.011 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in 
Execute       gen_rtl B_IO_L2_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in 
Execute       syn_report -csynth -model B_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_IO_L2_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_IO_L2_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.adb 
Execute       db_write -model B_IO_L2_in -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_IO_L2_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_inter_trans_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_IO_L2_in_inter_trans_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_IO_L2_in_inter_trans_boundary' pipeline 'VITIS_LOOP_485_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_inter_trans_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.012 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_inter_trans_boundary 
Execute       gen_rtl B_IO_L2_in_inter_trans_boundary -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_inter_trans_boundary 
Execute       syn_report -csynth -model B_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_boundary_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_inter_trans_boundary_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_IO_L2_in_inter_trans_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_IO_L2_in_inter_trans_boundary -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.adb 
Execute       db_write -model B_IO_L2_in_inter_trans_boundary -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_IO_L2_in_inter_trans_boundary -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_IO_L2_in_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_IO_L2_in_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_IO_L2_in_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.013 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_IO_L2_in_boundary -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_IO_L2_in_boundary 
Execute       gen_rtl B_IO_L2_in_boundary -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_IO_L2_in_boundary 
Execute       syn_report -csynth -model B_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_boundary_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_IO_L2_in_boundary_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_IO_L2_in_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_IO_L2_in_boundary -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.adb 
Execute       db_write -model B_IO_L2_in_boundary -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_IO_L2_in_boundary -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE' pipeline 'VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE'.
INFO: [RTMG 210-278] Implementing memory 'kernel0_PE_local_C_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.015 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_PE 
Execute       gen_rtl PE -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_PE 
Execute       syn_report -csynth -model PE -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model PE -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model PE -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model PE -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.adb 
Execute       db_write -model PE -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_wrapper -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.018 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_wrapper -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper 
Execute       gen_rtl PE_wrapper -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper 
Execute       syn_report -csynth -model PE_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model PE_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model PE_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model PE_wrapper -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.adb 
Execute       db_write -model PE_wrapper -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_wrapper -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_wrapper.3 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.018 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_wrapper.3 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper_3 
Execute       gen_rtl PE_wrapper.3 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper_3 
Execute       syn_report -csynth -model PE_wrapper.3 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper_3_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model PE_wrapper.3 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper_3_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model PE_wrapper.3 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model PE_wrapper.3 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3.adb 
Execute       db_write -model PE_wrapper.3 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_wrapper.3 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_wrapper.4 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.019 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_wrapper.4 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper_4 
Execute       gen_rtl PE_wrapper.4 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper_4 
Execute       syn_report -csynth -model PE_wrapper.4 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper_4_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model PE_wrapper.4 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper_4_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model PE_wrapper.4 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model PE_wrapper.4 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4.adb 
Execute       db_write -model PE_wrapper.4 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_wrapper.4 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE_wrapper_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model PE_wrapper.5 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE_wrapper_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.019 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl PE_wrapper.5 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_PE_wrapper_5 
Execute       gen_rtl PE_wrapper.5 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_PE_wrapper_5 
Execute       syn_report -csynth -model PE_wrapper.5 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper_5_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model PE_wrapper.5 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/PE_wrapper_5_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model PE_wrapper.5 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model PE_wrapper.5 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5.adb 
Execute       db_write -model PE_wrapper.5 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info PE_wrapper.5 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_PE_dummy_in.1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_PE_dummy_in_1' pipeline 'VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.020 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_PE_dummy_in.1 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_PE_dummy_in_1 
Execute       gen_rtl A_PE_dummy_in.1 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_PE_dummy_in_1 
Execute       syn_report -csynth -model A_PE_dummy_in.1 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_PE_dummy_in_1_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_PE_dummy_in.1 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_PE_dummy_in_1_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_PE_dummy_in.1 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_PE_dummy_in.1 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1.adb 
Execute       db_write -model A_PE_dummy_in.1 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_PE_dummy_in.1 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'A_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model A_PE_dummy_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'A_PE_dummy_in' pipeline 'VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'A_PE_dummy_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.021 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl A_PE_dummy_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_A_PE_dummy_in 
Execute       gen_rtl A_PE_dummy_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_A_PE_dummy_in 
Execute       syn_report -csynth -model A_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_PE_dummy_in_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model A_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/A_PE_dummy_in_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model A_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model A_PE_dummy_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.adb 
Execute       db_write -model A_PE_dummy_in -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info A_PE_dummy_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_PE_dummy_in.2 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_PE_dummy_in_2' pipeline 'VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.021 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_PE_dummy_in.2 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_PE_dummy_in_2 
Execute       gen_rtl B_PE_dummy_in.2 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_PE_dummy_in_2 
Execute       syn_report -csynth -model B_PE_dummy_in.2 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_PE_dummy_in_2_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_PE_dummy_in.2 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_PE_dummy_in_2_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_PE_dummy_in.2 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_PE_dummy_in.2 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2.adb 
Execute       db_write -model B_PE_dummy_in.2 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_PE_dummy_in.2 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'B_PE_dummy_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model B_PE_dummy_in -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'B_PE_dummy_in' pipeline 'VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'B_PE_dummy_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.022 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl B_PE_dummy_in -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_B_PE_dummy_in 
Execute       gen_rtl B_PE_dummy_in -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_B_PE_dummy_in 
Execute       syn_report -csynth -model B_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_PE_dummy_in_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model B_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/B_PE_dummy_in_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model B_PE_dummy_in -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model B_PE_dummy_in -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.adb 
Execute       db_write -model B_PE_dummy_in -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info B_PE_dummy_in -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_849_1_VITIS_LOOP_851_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1' pipeline 'VITIS_LOOP_849_1_VITIS_LOOP_851_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.023 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 
Execute       syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.adb 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s' pipeline 'VITIS_LOOP_927_2_VITIS_LOOP_929_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.024 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s 
Execute       syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.adb 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_boundary_wrapper -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_2P_BRAM_1R1W' to 'C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb' due to the length limit 50
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper'.
INFO: [RTMG 210-278] Implementing memory 'kernel0_C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.025 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper 
Execute       syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.adb 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_boundary_wrapper -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_849_1_VITIS_LOOP_851_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s' pipeline 'VITIS_LOOP_849_1_VITIS_LOOP_851_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.026 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s 
Execute       gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s 
Execute       syn_report -csynth -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.adb 
Execute       db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s' pipeline 'VITIS_LOOP_899_4_VITIS_LOOP_901_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.027 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s 
Execute       gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s 
Execute       syn_report -csynth -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.adb 
Execute       db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s' pipeline 'VITIS_LOOP_885_2_VITIS_LOOP_887_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.028 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s 
Execute       gen_rtl C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s 
Execute       syn_report -csynth -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.adb 
Execute       db_write -model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.029 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out 
Execute       gen_rtl C_drain_IO_L1_out -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out 
Execute       syn_report -csynth -model C_drain_IO_L1_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.adb 
Execute       db_write -model C_drain_IO_L1_out -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_wrapper -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.030 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_wrapper -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_wrapper 
Execute       gen_rtl C_drain_IO_L1_out_wrapper -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_wrapper 
Execute       syn_report -csynth -model C_drain_IO_L1_out_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_wrapper -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_wrapper -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.adb 
Execute       db_write -model C_drain_IO_L1_out_wrapper -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_wrapper -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_849_1_VITIS_LOOP_851_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1' pipeline 'VITIS_LOOP_849_1_VITIS_LOOP_851_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.031 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1 
Execute       syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.adb 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI' pipeline 'VITIS_LOOP_927_2_VITIS_LOOP_929_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.032 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI 
Execute       syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.adb 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_boundary_wrapper_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_boundary_wrapper.6 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'C_drain_IO_L1_out_boundary_wrapper_6_local_C_RAM_2P_BRAM_1R1W' to 'C_drain_IO_L1_out_boundary_wrapper_6_local_C_RAcud' due to the length limit 50
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_boundary_wrapper_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.033 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper.6 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_boundary_wrapper_6 
Execute       gen_rtl C_drain_IO_L1_out_boundary_wrapper.6 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_boundary_wrapper_6 
Execute       syn_report -csynth -model C_drain_IO_L1_out_boundary_wrapper.6 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_6_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_boundary_wrapper.6 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_boundary_wrapper_6_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_boundary_wrapper.6 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper.6 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6.adb 
Execute       db_write -model C_drain_IO_L1_out_boundary_wrapper.6 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_boundary_wrapper.6 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L1_out_wrapper_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L1_out_wrapper.7 -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L1_out_wrapper_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.034 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L1_out_wrapper.7 -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L1_out_wrapper_7 
Execute       gen_rtl C_drain_IO_L1_out_wrapper.7 -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L1_out_wrapper_7 
Execute       syn_report -csynth -model C_drain_IO_L1_out_wrapper.7 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper_7_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L1_out_wrapper.7 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L1_out_wrapper_7_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L1_out_wrapper.7 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L1_out_wrapper.7 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7.adb 
Execute       db_write -model C_drain_IO_L1_out_wrapper.7 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L1_out_wrapper.7 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_boundary' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L2_out_boundary -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L2_out_boundary' pipeline 'VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_boundary'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.034 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L2_out_boundary -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out_boundary 
Execute       gen_rtl C_drain_IO_L2_out_boundary -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out_boundary 
Execute       syn_report -csynth -model C_drain_IO_L2_out_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_boundary_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L2_out_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_boundary_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L2_out_boundary -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L2_out_boundary -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.adb 
Execute       db_write -model C_drain_IO_L2_out_boundary -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L2_out_boundary -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS' pipeline 'VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.035 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
Execute       gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
Execute       syn_report -csynth -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.adb 
Execute       db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS' pipeline 'VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.036 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
Execute       gen_rtl C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
Execute       syn_report -csynth -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.adb 
Execute       db_write -model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L2_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L2_out -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L2_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.036 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L2_out 
Execute       gen_rtl C_drain_IO_L2_out -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L2_out 
Execute       syn_report -csynth -model C_drain_IO_L2_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L2_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L2_out_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L2_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L2_out -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.adb 
Execute       db_write -model C_drain_IO_L2_out -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L2_out -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L3_out -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L3_out' pipeline 'VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.038 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L3_out 
Execute       gen_rtl C_drain_IO_L3_out -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L3_out 
Execute       syn_report -csynth -model C_drain_IO_L3_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L3_out_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L3_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L3_out_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L3_out -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L3_out -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.adb 
Execute       db_write -model C_drain_IO_L3_out -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L3_out -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'C_drain_IO_L3_out_serialize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model C_drain_IO_L3_out_serialize -top_prefix kernel0_ -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'C_drain_IO_L3_out_serialize' pipeline 'VITIS_LOOP_1164_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'C_drain_IO_L3_out_serialize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.039 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl C_drain_IO_L3_out_serialize -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0_C_drain_IO_L3_out_serialize 
Execute       gen_rtl C_drain_IO_L3_out_serialize -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0_C_drain_IO_L3_out_serialize 
Execute       syn_report -csynth -model C_drain_IO_L3_out_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model C_drain_IO_L3_out_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/C_drain_IO_L3_out_serialize_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model C_drain_IO_L3_out_serialize -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       db_write -model C_drain_IO_L3_out_serialize -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.adb 
Execute       db_write -model C_drain_IO_L3_out_serialize -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info C_drain_IO_L3_out_serialize -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model kernel0 -top_prefix  -sub_prefix kernel0_ -mg_file /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_A' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_B' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/gmem_C' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel0/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel0' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel0'.
INFO: [RTMG 210-285] Implementing FIFO 'C_c_U(kernel0_fifo_w64_d13_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L3_in_serialize_U(kernel0_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_0_U(kernel0_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_A_IO_L2_in_1_U(kernel0_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_0_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_0_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L3_in_serialize_U(kernel0_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_0_U(kernel0_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_B_IO_L2_in_1_U(kernel0_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_0_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_0_1_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_1_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_0_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_0_2_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_1_1_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_0_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_1_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_0_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_0_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_A_PE_1_2_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_B_PE_2_1_U(kernel0_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_PE_1_1_U(kernel0_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_1_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_0_0_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_1_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L1_out_1_0_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_1_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L2_out_0_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_C_drain_C_drain_IO_L3_out_serialize_U(kernel0_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L3_out_serialize_U0_U(kernel0_start_for_C_drain_IO_L3_out_serialize_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L3_in_U0_U(kernel0_start_for_A_IO_L3_in_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2_in_U0_U(kernel0_start_for_A_IO_L2_in_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_IO_L2_in_boundary_U0_U(kernel0_start_for_A_IO_L2_in_boundary_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper_U0_U(kernel0_start_for_PE_wrapper_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper_4_U0_U(kernel0_start_for_PE_wrapper_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L3_in_U0_U(kernel0_start_for_B_IO_L3_in_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2_in_U0_U(kernel0_start_for_B_IO_L2_in_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_IO_L2_in_boundary_U0_U(kernel0_start_for_B_IO_L2_in_boundary_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper_3_U0_U(kernel0_start_for_PE_wrapper_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_wrapper_U0_U(kernel0_start_for_C_drain_IO_L1_out_wrapper_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_PE_wrapper_5_U0_U(kernel0_start_for_PE_wrapper_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_PE_dummy_in_1_U0_U(kernel0_start_for_A_PE_dummy_in_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_wrapper_7_U0_U(kernel0_start_for_C_drain_IO_L1_out_wrapper_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_PE_dummy_in_2_U0_U(kernel0_start_for_B_PE_dummy_in_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_boundary_wrapper_U0_U(kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_A_PE_dummy_in_U0_U(kernel0_start_for_A_PE_dummy_in_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_B_PE_dummy_in_U0_U(kernel0_start_for_B_PE_dummy_in_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L1_out_boundary_wrapper_6_U0_U(kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L2_out_U0_U(kernel0_start_for_C_drain_IO_L2_out_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L2_out_boundary_U0_U(kernel0_start_for_C_drain_IO_L2_out_boundary_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_C_drain_IO_L3_out_U0_U(kernel0_start_for_C_drain_IO_L3_out_U0)' using Shift Registers.
Command       create_rtl_model done; 0.55 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.044 GB.
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       gen_rtl kernel0 -istop -style xilinx -f -lang vhdl -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/vhdl/kernel0 
Execute       gen_rtl kernel0 -istop -style xilinx -f -lang vlog -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/verilog/kernel0 
Execute       syn_report -csynth -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/kernel0_csynth.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -rtlxml -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/kernel0_csynth.xml 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -verbosereport -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.verbose.rpt 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Command       syn_report done; 0.16 sec.
Execute       db_write -model kernel0 -f -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.adb 
Execute       db_write -model kernel0 -bindview -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info kernel0 -p /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0 
Execute       export_constraint_db -f -tool general -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute       syn_report -designview -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.design.xml 
Command       syn_report done; 0.96 sec.
Execute       syn_report -csynthDesign -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/csynth.rpt -MHOut /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcu200-fsgd2104-2-e 
Execute           ap_family_info -name xcu200-fsgd2104-2-e -data names 
Execute           ap_part_info -quiet -name xcu200-fsgd2104-2-e -data family 
Execute       syn_report -wcfg -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model kernel0 -o /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.protoinst 
Execute       sc_get_clocks kernel0 
Execute       sc_get_portdomain kernel0 
INFO-FLOW: Model list for RTL component generation: entry_proc A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper PE_wrapper.3 PE_wrapper.4 PE_wrapper.5 A_PE_dummy_in.1 A_PE_dummy_in B_PE_dummy_in.2 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_.1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_ C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_ C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_ C_drain_IO_L1_out C_drain_IO_L1_out_wrapper C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI.1 C_drain_IO_L1_out_boundary_wrapper.6_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper.6 C_drain_IO_L1_out_wrapper.7 C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L3_in_serialize] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [A_IO_L3_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.compgen.tcl 
INFO-FLOW: Found component kernel0_mux_8_3_64_1_1.
INFO-FLOW: Append model kernel0_mux_8_3_64_1_1
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_intra_trans] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
INFO-FLOW: Handling components in module [A_IO_L2_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
INFO-FLOW: Found component kernel0_A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model kernel0_A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W
INFO-FLOW: Handling components in module [A_IO_L2_in_inter_trans_boundary] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [A_IO_L2_in_boundary] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L3_in_serialize] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [B_IO_L3_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_intra_trans] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
INFO-FLOW: Handling components in module [B_IO_L2_in_inter_trans_boundary] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [B_IO_L2_in_boundary] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
INFO-FLOW: Handling components in module [PE] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
INFO-FLOW: Found component kernel0_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model kernel0_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component kernel0_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model kernel0_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component kernel0_PE_local_C_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model kernel0_PE_local_C_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [PE_wrapper] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_3] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_4] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4.compgen.tcl 
INFO-FLOW: Handling components in module [PE_wrapper_5] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5.compgen.tcl 
INFO-FLOW: Handling components in module [A_PE_dummy_in_1] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [A_PE_dummy_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [B_PE_dummy_in_2] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [B_PE_dummy_in] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
INFO-FLOW: Found component kernel0_C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb.
INFO-FLOW: Append model kernel0_C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_boundary_wrapper_6] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L1_out_wrapper_7] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_boundary] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [C_drain_IO_L2_out] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
INFO-FLOW: Handling components in module [C_drain_IO_L3_out] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [C_drain_IO_L3_out_serialize] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
INFO-FLOW: Found component kernel0_flow_control_loop_pipe.
INFO-FLOW: Append model kernel0_flow_control_loop_pipe
INFO-FLOW: Handling components in module [kernel0] ... 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
INFO-FLOW: Found component kernel0_fifo_w64_d13_S.
INFO-FLOW: Append model kernel0_fifo_w64_d13_S
INFO-FLOW: Found component kernel0_fifo_w512_d2_S.
INFO-FLOW: Append model kernel0_fifo_w512_d2_S
INFO-FLOW: Found component kernel0_fifo_w512_d2_S.
INFO-FLOW: Append model kernel0_fifo_w512_d2_S
INFO-FLOW: Found component kernel0_fifo_w512_d2_S.
INFO-FLOW: Append model kernel0_fifo_w512_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w512_d2_S.
INFO-FLOW: Append model kernel0_fifo_w512_d2_S
INFO-FLOW: Found component kernel0_fifo_w512_d2_S.
INFO-FLOW: Append model kernel0_fifo_w512_d2_S
INFO-FLOW: Found component kernel0_fifo_w512_d2_S.
INFO-FLOW: Append model kernel0_fifo_w512_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w64_d2_S.
INFO-FLOW: Append model kernel0_fifo_w64_d2_S
INFO-FLOW: Found component kernel0_fifo_w32_d2_S.
INFO-FLOW: Append model kernel0_fifo_w32_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_fifo_w128_d2_S.
INFO-FLOW: Append model kernel0_fifo_w128_d2_S
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L3_out_serialize_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L3_out_serialize_U0
INFO-FLOW: Found component kernel0_start_for_A_IO_L3_in_U0.
INFO-FLOW: Append model kernel0_start_for_A_IO_L3_in_U0
INFO-FLOW: Found component kernel0_start_for_A_IO_L2_in_U0.
INFO-FLOW: Append model kernel0_start_for_A_IO_L2_in_U0
INFO-FLOW: Found component kernel0_start_for_A_IO_L2_in_boundary_U0.
INFO-FLOW: Append model kernel0_start_for_A_IO_L2_in_boundary_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper_4_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper_4_U0
INFO-FLOW: Found component kernel0_start_for_B_IO_L3_in_U0.
INFO-FLOW: Append model kernel0_start_for_B_IO_L3_in_U0
INFO-FLOW: Found component kernel0_start_for_B_IO_L2_in_U0.
INFO-FLOW: Append model kernel0_start_for_B_IO_L2_in_U0
INFO-FLOW: Found component kernel0_start_for_B_IO_L2_in_boundary_U0.
INFO-FLOW: Append model kernel0_start_for_B_IO_L2_in_boundary_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper_3_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper_3_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_wrapper_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
INFO-FLOW: Found component kernel0_start_for_PE_wrapper_5_U0.
INFO-FLOW: Append model kernel0_start_for_PE_wrapper_5_U0
INFO-FLOW: Found component kernel0_start_for_A_PE_dummy_in_1_U0.
INFO-FLOW: Append model kernel0_start_for_A_PE_dummy_in_1_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_wrapper_7_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_wrapper_7_U0
INFO-FLOW: Found component kernel0_start_for_B_PE_dummy_in_2_U0.
INFO-FLOW: Append model kernel0_start_for_B_PE_dummy_in_2_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
INFO-FLOW: Found component kernel0_start_for_A_PE_dummy_in_U0.
INFO-FLOW: Append model kernel0_start_for_A_PE_dummy_in_U0
INFO-FLOW: Found component kernel0_start_for_B_PE_dummy_in_U0.
INFO-FLOW: Append model kernel0_start_for_B_PE_dummy_in_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_6_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_6_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L2_out_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L2_out_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L2_out_boundary_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L2_out_boundary_U0
INFO-FLOW: Found component kernel0_start_for_C_drain_IO_L3_out_U0.
INFO-FLOW: Append model kernel0_start_for_C_drain_IO_L3_out_U0
INFO-FLOW: Found component kernel0_gmem_A_m_axi.
INFO-FLOW: Append model kernel0_gmem_A_m_axi
INFO-FLOW: Found component kernel0_gmem_B_m_axi.
INFO-FLOW: Append model kernel0_gmem_B_m_axi
INFO-FLOW: Found component kernel0_gmem_C_m_axi.
INFO-FLOW: Append model kernel0_gmem_C_m_axi
INFO-FLOW: Found component kernel0_control_s_axi.
INFO-FLOW: Append model kernel0_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model A_IO_L3_in_serialize
INFO-FLOW: Append model A_IO_L3_in
INFO-FLOW: Append model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3
INFO-FLOW: Append model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2
INFO-FLOW: Append model A_IO_L2_in_inter_trans
INFO-FLOW: Append model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI
INFO-FLOW: Append model A_IO_L2_in_intra_trans
INFO-FLOW: Append model A_IO_L2_in
INFO-FLOW: Append model A_IO_L2_in_inter_trans_boundary
INFO-FLOW: Append model A_IO_L2_in_boundary
INFO-FLOW: Append model B_IO_L3_in_serialize
INFO-FLOW: Append model B_IO_L3_in
INFO-FLOW: Append model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3
INFO-FLOW: Append model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2
INFO-FLOW: Append model B_IO_L2_in_inter_trans
INFO-FLOW: Append model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V
INFO-FLOW: Append model B_IO_L2_in_intra_trans
INFO-FLOW: Append model B_IO_L2_in
INFO-FLOW: Append model B_IO_L2_in_inter_trans_boundary
INFO-FLOW: Append model B_IO_L2_in_boundary
INFO-FLOW: Append model PE
INFO-FLOW: Append model PE_wrapper
INFO-FLOW: Append model PE_wrapper_3
INFO-FLOW: Append model PE_wrapper_4
INFO-FLOW: Append model PE_wrapper_5
INFO-FLOW: Append model A_PE_dummy_in_1
INFO-FLOW: Append model A_PE_dummy_in
INFO-FLOW: Append model B_PE_dummy_in_2
INFO-FLOW: Append model B_PE_dummy_in
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper
INFO-FLOW: Append model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s
INFO-FLOW: Append model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s
INFO-FLOW: Append model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s
INFO-FLOW: Append model C_drain_IO_L1_out
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI
INFO-FLOW: Append model C_drain_IO_L1_out_boundary_wrapper_6
INFO-FLOW: Append model C_drain_IO_L1_out_wrapper_7
INFO-FLOW: Append model C_drain_IO_L2_out_boundary
INFO-FLOW: Append model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS
INFO-FLOW: Append model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS
INFO-FLOW: Append model C_drain_IO_L2_out
INFO-FLOW: Append model C_drain_IO_L3_out
INFO-FLOW: Append model C_drain_IO_L3_out_serialize
INFO-FLOW: Append model kernel0
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_mux_8_3_64_1_1 kernel0_flow_control_loop_pipe_sequential_init kernel0_A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_fadd_32ns_32ns_32_5_full_dsp_1 kernel0_fmul_32ns_32ns_32_4_max_dsp_1 kernel0_PE_local_C_RAM_2P_BRAM_1R1W kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe_sequential_init kernel0_flow_control_loop_pipe kernel0_flow_control_loop_pipe kernel0_fifo_w64_d13_S kernel0_fifo_w512_d2_S kernel0_fifo_w512_d2_S kernel0_fifo_w512_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w512_d2_S kernel0_fifo_w512_d2_S kernel0_fifo_w512_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w64_d2_S kernel0_fifo_w32_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_fifo_w128_d2_S kernel0_start_for_C_drain_IO_L3_out_serialize_U0 kernel0_start_for_A_IO_L3_in_U0 kernel0_start_for_A_IO_L2_in_U0 kernel0_start_for_A_IO_L2_in_boundary_U0 kernel0_start_for_PE_wrapper_U0 kernel0_start_for_PE_wrapper_4_U0 kernel0_start_for_B_IO_L3_in_U0 kernel0_start_for_B_IO_L2_in_U0 kernel0_start_for_B_IO_L2_in_boundary_U0 kernel0_start_for_PE_wrapper_3_U0 kernel0_start_for_C_drain_IO_L1_out_wrapper_U0 kernel0_start_for_PE_wrapper_5_U0 kernel0_start_for_A_PE_dummy_in_1_U0 kernel0_start_for_C_drain_IO_L1_out_wrapper_7_U0 kernel0_start_for_B_PE_dummy_in_2_U0 kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0 kernel0_start_for_A_PE_dummy_in_U0 kernel0_start_for_B_PE_dummy_in_U0 kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_6_U0 kernel0_start_for_C_drain_IO_L2_out_U0 kernel0_start_for_C_drain_IO_L2_out_boundary_U0 kernel0_start_for_C_drain_IO_L3_out_U0 kernel0_gmem_A_m_axi kernel0_gmem_B_m_axi kernel0_gmem_C_m_axi kernel0_control_s_axi entry_proc A_IO_L3_in_serialize A_IO_L3_in A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 A_IO_L2_in_inter_trans A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI A_IO_L2_in_intra_trans A_IO_L2_in A_IO_L2_in_inter_trans_boundary A_IO_L2_in_boundary B_IO_L3_in_serialize B_IO_L3_in B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 B_IO_L2_in_inter_trans B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V B_IO_L2_in_intra_trans B_IO_L2_in B_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary PE PE_wrapper PE_wrapper_3 PE_wrapper_4 PE_wrapper_5 A_PE_dummy_in_1 A_PE_dummy_in B_PE_dummy_in_2 B_PE_dummy_in C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s C_drain_IO_L1_out C_drain_IO_L1_out_wrapper C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1 C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI C_drain_IO_L1_out_boundary_wrapper_6 C_drain_IO_L1_out_wrapper_7 C_drain_IO_L2_out_boundary C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS C_drain_IO_L2_out C_drain_IO_L3_out C_drain_IO_L3_out_serialize kernel0
INFO-FLOW: Generating /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_mux_8_3_64_1_1
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model kernel0_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model kernel0_PE_local_C_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_flow_control_loop_pipe
INFO-FLOW: To file: write model kernel0_fifo_w64_d13_S
INFO-FLOW: To file: write model kernel0_fifo_w512_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w512_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w512_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w512_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w512_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w512_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w64_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w32_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_fifo_w128_d2_S
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L3_out_serialize_U0
INFO-FLOW: To file: write model kernel0_start_for_A_IO_L3_in_U0
INFO-FLOW: To file: write model kernel0_start_for_A_IO_L2_in_U0
INFO-FLOW: To file: write model kernel0_start_for_A_IO_L2_in_boundary_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper_4_U0
INFO-FLOW: To file: write model kernel0_start_for_B_IO_L3_in_U0
INFO-FLOW: To file: write model kernel0_start_for_B_IO_L2_in_U0
INFO-FLOW: To file: write model kernel0_start_for_B_IO_L2_in_boundary_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper_3_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
INFO-FLOW: To file: write model kernel0_start_for_PE_wrapper_5_U0
INFO-FLOW: To file: write model kernel0_start_for_A_PE_dummy_in_1_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_wrapper_7_U0
INFO-FLOW: To file: write model kernel0_start_for_B_PE_dummy_in_2_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
INFO-FLOW: To file: write model kernel0_start_for_A_PE_dummy_in_U0
INFO-FLOW: To file: write model kernel0_start_for_B_PE_dummy_in_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_6_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L2_out_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L2_out_boundary_U0
INFO-FLOW: To file: write model kernel0_start_for_C_drain_IO_L3_out_U0
INFO-FLOW: To file: write model kernel0_gmem_A_m_axi
INFO-FLOW: To file: write model kernel0_gmem_B_m_axi
INFO-FLOW: To file: write model kernel0_gmem_C_m_axi
INFO-FLOW: To file: write model kernel0_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model A_IO_L3_in_serialize
INFO-FLOW: To file: write model A_IO_L3_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans
INFO-FLOW: To file: write model A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI
INFO-FLOW: To file: write model A_IO_L2_in_intra_trans
INFO-FLOW: To file: write model A_IO_L2_in
INFO-FLOW: To file: write model A_IO_L2_in_inter_trans_boundary
INFO-FLOW: To file: write model A_IO_L2_in_boundary
INFO-FLOW: To file: write model B_IO_L3_in_serialize
INFO-FLOW: To file: write model B_IO_L3_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans
INFO-FLOW: To file: write model B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V
INFO-FLOW: To file: write model B_IO_L2_in_intra_trans
INFO-FLOW: To file: write model B_IO_L2_in
INFO-FLOW: To file: write model B_IO_L2_in_inter_trans_boundary
INFO-FLOW: To file: write model B_IO_L2_in_boundary
INFO-FLOW: To file: write model PE
INFO-FLOW: To file: write model PE_wrapper
INFO-FLOW: To file: write model PE_wrapper_3
INFO-FLOW: To file: write model PE_wrapper_4
INFO-FLOW: To file: write model PE_wrapper_5
INFO-FLOW: To file: write model A_PE_dummy_in_1
INFO-FLOW: To file: write model A_PE_dummy_in
INFO-FLOW: To file: write model B_PE_dummy_in_2
INFO-FLOW: To file: write model B_PE_dummy_in
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper
INFO-FLOW: To file: write model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s
INFO-FLOW: To file: write model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s
INFO-FLOW: To file: write model C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s
INFO-FLOW: To file: write model C_drain_IO_L1_out
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI
INFO-FLOW: To file: write model C_drain_IO_L1_out_boundary_wrapper_6
INFO-FLOW: To file: write model C_drain_IO_L1_out_wrapper_7
INFO-FLOW: To file: write model C_drain_IO_L2_out_boundary
INFO-FLOW: To file: write model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS
INFO-FLOW: To file: write model C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS
INFO-FLOW: To file: write model C_drain_IO_L2_out
INFO-FLOW: To file: write model C_drain_IO_L3_out
INFO-FLOW: To file: write model C_drain_IO_L3_out_serialize
INFO-FLOW: To file: write model kernel0
INFO-FLOW: Generating /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/vlog' tclDir='/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db' modelList='kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_mux_8_3_64_1_1
kernel0_flow_control_loop_pipe_sequential_init
kernel0_A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_fadd_32ns_32ns_32_5_full_dsp_1
kernel0_fmul_32ns_32ns_32_4_max_dsp_1
kernel0_PE_local_C_RAM_2P_BRAM_1R1W
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_fifo_w64_d13_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_start_for_C_drain_IO_L3_out_serialize_U0
kernel0_start_for_A_IO_L3_in_U0
kernel0_start_for_A_IO_L2_in_U0
kernel0_start_for_A_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper_U0
kernel0_start_for_PE_wrapper_4_U0
kernel0_start_for_B_IO_L3_in_U0
kernel0_start_for_B_IO_L2_in_U0
kernel0_start_for_B_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper_3_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
kernel0_start_for_PE_wrapper_5_U0
kernel0_start_for_A_PE_dummy_in_1_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper_7_U0
kernel0_start_for_B_PE_dummy_in_2_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
kernel0_start_for_A_PE_dummy_in_U0
kernel0_start_for_B_PE_dummy_in_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_6_U0
kernel0_start_for_C_drain_IO_L2_out_U0
kernel0_start_for_C_drain_IO_L2_out_boundary_U0
kernel0_start_for_C_drain_IO_L3_out_U0
kernel0_gmem_A_m_axi
kernel0_gmem_B_m_axi
kernel0_gmem_C_m_axi
kernel0_control_s_axi
entry_proc
A_IO_L3_in_serialize
A_IO_L3_in
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2
A_IO_L2_in_inter_trans
A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI
A_IO_L2_in_intra_trans
A_IO_L2_in
A_IO_L2_in_inter_trans_boundary
A_IO_L2_in_boundary
B_IO_L3_in_serialize
B_IO_L3_in
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2
B_IO_L2_in_inter_trans
B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V
B_IO_L2_in_intra_trans
B_IO_L2_in
B_IO_L2_in_inter_trans_boundary
B_IO_L2_in_boundary
PE
PE_wrapper
PE_wrapper_3
PE_wrapper_4
PE_wrapper_5
A_PE_dummy_in_1
A_PE_dummy_in
B_PE_dummy_in_2
B_PE_dummy_in
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
C_drain_IO_L1_out_boundary_wrapper
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s
C_drain_IO_L1_out
C_drain_IO_L1_out_wrapper
C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1
C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI
C_drain_IO_L1_out_boundary_wrapper_6
C_drain_IO_L1_out_wrapper_7
C_drain_IO_L2_out_boundary
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS
C_drain_IO_L2_out
C_drain_IO_L3_out
C_drain_IO_L3_out_serialize
kernel0
' expOnly='0'
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.compgen.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.compgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.63 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.74 seconds; current allocated memory: 2.047 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='kernel0_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name A_IO_L2_in_intra_trans
INFO-FLOW: No bind nodes found for module_name B_IO_L2_in_intra_trans
INFO-FLOW: No bind nodes found for module_name PE_wrapper
INFO-FLOW: No bind nodes found for module_name PE_wrapper_3
INFO-FLOW: No bind nodes found for module_name PE_wrapper_4
INFO-FLOW: No bind nodes found for module_name PE_wrapper_5
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_wrapper
INFO-FLOW: No bind nodes found for module_name C_drain_IO_L1_out_wrapper_7
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_mux_8_3_64_1_1
kernel0_flow_control_loop_pipe_sequential_init
kernel0_A_IO_L2_in_local_A_ping_RAM_2P_BRAM_1R1W
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_fadd_32ns_32ns_32_5_full_dsp_1
kernel0_fmul_32ns_32ns_32_4_max_dsp_1
kernel0_PE_local_C_RAM_2P_BRAM_1R1W
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_C_drain_IO_L1_out_boundary_wrapper_local_C_RAM_bkb
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe_sequential_init
kernel0_flow_control_loop_pipe
kernel0_flow_control_loop_pipe
kernel0_fifo_w64_d13_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w512_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w64_d2_S
kernel0_fifo_w32_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_fifo_w128_d2_S
kernel0_start_for_C_drain_IO_L3_out_serialize_U0
kernel0_start_for_A_IO_L3_in_U0
kernel0_start_for_A_IO_L2_in_U0
kernel0_start_for_A_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper_U0
kernel0_start_for_PE_wrapper_4_U0
kernel0_start_for_B_IO_L3_in_U0
kernel0_start_for_B_IO_L2_in_U0
kernel0_start_for_B_IO_L2_in_boundary_U0
kernel0_start_for_PE_wrapper_3_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper_U0
kernel0_start_for_PE_wrapper_5_U0
kernel0_start_for_A_PE_dummy_in_1_U0
kernel0_start_for_C_drain_IO_L1_out_wrapper_7_U0
kernel0_start_for_B_PE_dummy_in_2_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_U0
kernel0_start_for_A_PE_dummy_in_U0
kernel0_start_for_B_PE_dummy_in_U0
kernel0_start_for_C_drain_IO_L1_out_boundary_wrapper_6_U0
kernel0_start_for_C_drain_IO_L2_out_U0
kernel0_start_for_C_drain_IO_L2_out_boundary_U0
kernel0_start_for_C_drain_IO_L3_out_U0
kernel0_gmem_A_m_axi
kernel0_gmem_B_m_axi
kernel0_gmem_C_m_axi
kernel0_control_s_axi
entry_proc
A_IO_L3_in_serialize
A_IO_L3_in
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3
A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2
A_IO_L2_in_inter_trans
A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI
A_IO_L2_in_intra_trans
A_IO_L2_in
A_IO_L2_in_inter_trans_boundary
A_IO_L2_in_boundary
B_IO_L3_in_serialize
B_IO_L3_in
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3
B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2
B_IO_L2_in_inter_trans
B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V
B_IO_L2_in_intra_trans
B_IO_L2_in
B_IO_L2_in_inter_trans_boundary
B_IO_L2_in_boundary
PE
PE_wrapper
PE_wrapper_3
PE_wrapper_4
PE_wrapper_5
A_PE_dummy_in_1
A_PE_dummy_in
B_PE_dummy_in_2
B_PE_dummy_in
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1
C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s
C_drain_IO_L1_out_boundary_wrapper
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s
C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s
C_drain_IO_L1_out
C_drain_IO_L1_out_wrapper
C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1
C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI
C_drain_IO_L1_out_boundary_wrapper_6
C_drain_IO_L1_out_wrapper_7
C_drain_IO_L2_out_boundary
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS
C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS
C_drain_IO_L2_out
C_drain_IO_L3_out
C_drain_IO_L3_out_serialize
kernel0
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.compgen.dataonly.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in_serialize.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L3_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_intra_trans.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_inter_trans_boundary.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_IO_L2_in_boundary.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in_serialize.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L3_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_intra_trans.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_inter_trans_boundary.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_IO_L2_in_boundary.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_3.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_4.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/PE_wrapper_5.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in_1.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/A_PE_dummy_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in_2.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/B_PE_dummy_in.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_boundary_wrapper_6.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L1_out_wrapper_7.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_boundary.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L2_out.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/C_drain_IO_L3_out_serialize.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.constraint.tcl 
Execute       sc_get_clocks kernel0 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/impl/misc/kernel0_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/impl/misc/kernel0_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE kernel0 LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_A_m_axi_U SOURCE {} VARIABLE {} MODULE kernel0 LOOP {} BUNDLEDNAME gmem_A DSP 0 BRAM 30 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_B_m_axi_U SOURCE {} VARIABLE {} MODULE kernel0 LOOP {} BUNDLEDNAME gmem_B DSP 0 BRAM 30 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_C_m_axi_U SOURCE {} VARIABLE {} MODULE kernel0 LOOP {} BUNDLEDNAME gmem_C DSP 0 BRAM 30 URAM 0}} report_dict {TOPINST kernel0 MODULE2INSTS {kernel0 kernel0 entry_proc entry_proc_U0 A_IO_L3_in_serialize A_IO_L3_in_serialize_U0 B_IO_L3_in_serialize B_IO_L3_in_serialize_U0 A_IO_L3_in A_IO_L3_in_U0 B_IO_L3_in B_IO_L3_in_U0 A_IO_L2_in A_IO_L2_in_U0 A_IO_L2_in_intra_trans {grp_A_IO_L2_in_intra_trans_fu_142 grp_A_IO_L2_in_intra_trans_fu_140} A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI {grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38 grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38} A_IO_L2_in_inter_trans grp_A_IO_L2_in_inter_trans_fu_152 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60 B_IO_L2_in B_IO_L2_in_U0 B_IO_L2_in_intra_trans {grp_B_IO_L2_in_intra_trans_fu_142 grp_B_IO_L2_in_intra_trans_fu_140} B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V {grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_38 grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_38} B_IO_L2_in_inter_trans grp_B_IO_L2_in_inter_trans_fu_152 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60 A_IO_L2_in_boundary A_IO_L2_in_boundary_U0 A_IO_L2_in_inter_trans_boundary grp_A_IO_L2_in_inter_trans_boundary_fu_150 B_IO_L2_in_boundary B_IO_L2_in_boundary_U0 B_IO_L2_in_inter_trans_boundary grp_B_IO_L2_in_inter_trans_boundary_fu_150 PE_wrapper PE_wrapper_U0 PE {grp_PE_fu_30 grp_PE_fu_30 grp_PE_fu_30 grp_PE_fu_30} PE_wrapper_3 PE_wrapper_3_U0 PE_wrapper_4 PE_wrapper_4_U0 PE_wrapper_5 PE_wrapper_5_U0 A_PE_dummy_in_1 A_PE_dummy_in_1_U0 B_PE_dummy_in_2 B_PE_dummy_in_2_U0 C_drain_IO_L1_out_boundary_wrapper C_drain_IO_L1_out_boundary_wrapper_U0 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_fu_58 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_fu_65 A_PE_dummy_in A_PE_dummy_in_U0 B_PE_dummy_in B_PE_dummy_in_U0 C_drain_IO_L1_out_wrapper C_drain_IO_L1_out_wrapper_U0 C_drain_IO_L1_out {grp_C_drain_IO_L1_out_fu_26 grp_C_drain_IO_L1_out_fu_26} C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s {grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83 grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83} C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s {grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90 grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90} C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s {grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98 grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98} C_drain_IO_L1_out_boundary_wrapper_6 C_drain_IO_L1_out_boundary_wrapper_6_U0 C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1 grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58 C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65 C_drain_IO_L1_out_wrapper_7 C_drain_IO_L1_out_wrapper_7_U0 C_drain_IO_L2_out_boundary C_drain_IO_L2_out_boundary_U0 C_drain_IO_L2_out C_drain_IO_L2_out_U0 C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76 C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84 C_drain_IO_L3_out C_drain_IO_L3_out_U0 C_drain_IO_L3_out_serialize C_drain_IO_L3_out_serialize_U0} INST2MODULE {kernel0 kernel0 entry_proc_U0 entry_proc A_IO_L3_in_serialize_U0 A_IO_L3_in_serialize B_IO_L3_in_serialize_U0 B_IO_L3_in_serialize A_IO_L3_in_U0 A_IO_L3_in B_IO_L3_in_U0 B_IO_L3_in A_IO_L2_in_U0 A_IO_L2_in grp_A_IO_L2_in_intra_trans_fu_142 A_IO_L2_in_intra_trans grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38 A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI grp_A_IO_L2_in_inter_trans_fu_152 A_IO_L2_in_inter_trans grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60 A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 B_IO_L2_in_U0 B_IO_L2_in grp_B_IO_L2_in_intra_trans_fu_142 B_IO_L2_in_intra_trans grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_38 B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V grp_B_IO_L2_in_inter_trans_fu_152 B_IO_L2_in_inter_trans grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60 B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 A_IO_L2_in_boundary_U0 A_IO_L2_in_boundary grp_A_IO_L2_in_intra_trans_fu_140 A_IO_L2_in_intra_trans grp_A_IO_L2_in_inter_trans_boundary_fu_150 A_IO_L2_in_inter_trans_boundary B_IO_L2_in_boundary_U0 B_IO_L2_in_boundary grp_B_IO_L2_in_intra_trans_fu_140 B_IO_L2_in_intra_trans grp_B_IO_L2_in_inter_trans_boundary_fu_150 B_IO_L2_in_inter_trans_boundary PE_wrapper_U0 PE_wrapper grp_PE_fu_30 PE PE_wrapper_3_U0 PE_wrapper_3 PE_wrapper_4_U0 PE_wrapper_4 PE_wrapper_5_U0 PE_wrapper_5 A_PE_dummy_in_1_U0 A_PE_dummy_in_1 B_PE_dummy_in_2_U0 B_PE_dummy_in_2 C_drain_IO_L1_out_boundary_wrapper_U0 C_drain_IO_L1_out_boundary_wrapper grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_fu_58 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_fu_65 C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s A_PE_dummy_in_U0 A_PE_dummy_in B_PE_dummy_in_U0 B_PE_dummy_in C_drain_IO_L1_out_wrapper_U0 C_drain_IO_L1_out_wrapper grp_C_drain_IO_L1_out_fu_26 C_drain_IO_L1_out grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98 C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s C_drain_IO_L1_out_boundary_wrapper_6_U0 C_drain_IO_L1_out_boundary_wrapper_6 grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58 C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1 grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65 C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI C_drain_IO_L1_out_wrapper_7_U0 C_drain_IO_L1_out_wrapper_7 C_drain_IO_L2_out_boundary_U0 C_drain_IO_L2_out_boundary C_drain_IO_L2_out_U0 C_drain_IO_L2_out grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76 C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84 C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS C_drain_IO_L3_out_U0 C_drain_IO_L3_out C_drain_IO_L3_out_serialize_U0 C_drain_IO_L3_out_serialize} INSTDATA {kernel0 {DEPTH 1 CHILDREN {entry_proc_U0 A_IO_L3_in_serialize_U0 B_IO_L3_in_serialize_U0 A_IO_L3_in_U0 B_IO_L3_in_U0 A_IO_L2_in_U0 B_IO_L2_in_U0 A_IO_L2_in_boundary_U0 B_IO_L2_in_boundary_U0 PE_wrapper_U0 PE_wrapper_3_U0 PE_wrapper_4_U0 PE_wrapper_5_U0 A_PE_dummy_in_1_U0 B_PE_dummy_in_2_U0 C_drain_IO_L1_out_boundary_wrapper_U0 A_PE_dummy_in_U0 B_PE_dummy_in_U0 C_drain_IO_L1_out_wrapper_U0 C_drain_IO_L1_out_boundary_wrapper_6_U0 C_drain_IO_L1_out_wrapper_7_U0 C_drain_IO_L2_out_boundary_U0 C_drain_IO_L2_out_U0 C_drain_IO_L3_out_U0 C_drain_IO_L3_out_serialize_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} A_IO_L3_in_serialize_U0 {DEPTH 2 CHILDREN {}} B_IO_L3_in_serialize_U0 {DEPTH 2 CHILDREN {}} A_IO_L3_in_U0 {DEPTH 2 CHILDREN {}} B_IO_L3_in_U0 {DEPTH 2 CHILDREN {}} A_IO_L2_in_U0 {DEPTH 2 CHILDREN {grp_A_IO_L2_in_intra_trans_fu_142 grp_A_IO_L2_in_inter_trans_fu_152}} grp_A_IO_L2_in_intra_trans_fu_142 {DEPTH 3 CHILDREN grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38} grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38 {DEPTH 4 CHILDREN {}} grp_A_IO_L2_in_inter_trans_fu_152 {DEPTH 3 CHILDREN {grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52 grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60}} grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3_fu_52 {DEPTH 4 CHILDREN {}} grp_A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2_fu_60 {DEPTH 4 CHILDREN {}} B_IO_L2_in_U0 {DEPTH 2 CHILDREN {grp_B_IO_L2_in_intra_trans_fu_142 grp_B_IO_L2_in_inter_trans_fu_152}} grp_B_IO_L2_in_intra_trans_fu_142 {DEPTH 3 CHILDREN grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_38} grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_38 {DEPTH 4 CHILDREN {}} grp_B_IO_L2_in_inter_trans_fu_152 {DEPTH 3 CHILDREN {grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52 grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60}} grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3_fu_52 {DEPTH 4 CHILDREN {}} grp_B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2_fu_60 {DEPTH 4 CHILDREN {}} A_IO_L2_in_boundary_U0 {DEPTH 2 CHILDREN {grp_A_IO_L2_in_intra_trans_fu_140 grp_A_IO_L2_in_inter_trans_boundary_fu_150}} grp_A_IO_L2_in_intra_trans_fu_140 {DEPTH 3 CHILDREN grp_A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI_fu_38} grp_A_IO_L2_in_inter_trans_boundary_fu_150 {DEPTH 3 CHILDREN {}} B_IO_L2_in_boundary_U0 {DEPTH 2 CHILDREN {grp_B_IO_L2_in_intra_trans_fu_140 grp_B_IO_L2_in_inter_trans_boundary_fu_150}} grp_B_IO_L2_in_intra_trans_fu_140 {DEPTH 3 CHILDREN grp_B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V_fu_38} grp_B_IO_L2_in_inter_trans_boundary_fu_150 {DEPTH 3 CHILDREN {}} PE_wrapper_U0 {DEPTH 2 CHILDREN grp_PE_fu_30} grp_PE_fu_30 {DEPTH 3 CHILDREN {}} PE_wrapper_3_U0 {DEPTH 2 CHILDREN grp_PE_fu_30} PE_wrapper_4_U0 {DEPTH 2 CHILDREN grp_PE_fu_30} PE_wrapper_5_U0 {DEPTH 2 CHILDREN grp_PE_fu_30} A_PE_dummy_in_1_U0 {DEPTH 2 CHILDREN {}} B_PE_dummy_in_2_U0 {DEPTH 2 CHILDREN {}} C_drain_IO_L1_out_boundary_wrapper_U0 {DEPTH 2 CHILDREN {grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_fu_58 grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_fu_65}} grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1_fu_58 {DEPTH 3 CHILDREN {}} grp_C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s_fu_65 {DEPTH 3 CHILDREN {}} A_PE_dummy_in_U0 {DEPTH 2 CHILDREN {}} B_PE_dummy_in_U0 {DEPTH 2 CHILDREN {}} C_drain_IO_L1_out_wrapper_U0 {DEPTH 2 CHILDREN grp_C_drain_IO_L1_out_fu_26} grp_C_drain_IO_L1_out_fu_26 {DEPTH 3 CHILDREN {grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83 grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90 grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98}} grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s_fu_83 {DEPTH 4 CHILDREN {}} grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s_fu_90 {DEPTH 4 CHILDREN {}} grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s_fu_98 {DEPTH 4 CHILDREN {}} C_drain_IO_L1_out_boundary_wrapper_6_U0 {DEPTH 2 CHILDREN {grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58 grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65}} grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1_fu_58 {DEPTH 3 CHILDREN {}} grp_C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_fu_65 {DEPTH 3 CHILDREN {}} C_drain_IO_L1_out_wrapper_7_U0 {DEPTH 2 CHILDREN grp_C_drain_IO_L1_out_fu_26} C_drain_IO_L2_out_boundary_U0 {DEPTH 2 CHILDREN {}} C_drain_IO_L2_out_U0 {DEPTH 2 CHILDREN {grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76 grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84}} grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_76 {DEPTH 3 CHILDREN {}} grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_84 {DEPTH 3 CHILDREN {}} C_drain_IO_L3_out_U0 {DEPTH 2 CHILDREN {}} C_drain_IO_L3_out_serialize_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {A_IO_L3_in_serialize {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_117_p2 SOURCE src/kernel_kernel.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} A_IO_L3_in {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln8_fu_84_p2 SOURCE src/kernel_kernel.cpp:8 VARIABLE add_ln8 LOOP VITIS_LOOP_8_1_VITIS_LOOP_10_3_VITIS_LOOP_13_4_VITIS_LOOP_15_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c4_6_fu_76_p2 SOURCE src/kernel_kernel.cpp:112 VARIABLE c4_6 LOOP VITIS_LOOP_112_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_100_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_88_p2 SOURCE src/kernel_kernel.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_100_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} A_IO_L2_in_inter_trans {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c3_5_fu_82_p2 SOURCE src/kernel_kernel.cpp:97 VARIABLE c3_5 LOOP VITIS_LOOP_97_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} A_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_62_1_VI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_1_fu_165_p2 SOURCE src/kernel_kernel.cpp:62 VARIABLE add_ln62_1 LOOP VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_180_p2 SOURCE src/kernel_kernel.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln72_fu_252_p2 SOURCE src/kernel_kernel.cpp:72 VARIABLE add_ln72 LOOP VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_263_p2 SOURCE src/kernel_kernel.cpp:66 VARIABLE add_ln66 LOOP VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln64_fu_269_p2 SOURCE src/kernel_kernel.cpp:64 VARIABLE add_ln64 LOOP VITIS_LOOP_62_1_VITIS_LOOP_64_2_VITIS_LOOP_66_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} A_IO_L2_in {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_A_ping_U SOURCE src/kernel_kernel.cpp:160 VARIABLE local_A_ping LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_A_pong_U SOURCE src/kernel_kernel.cpp:162 VARIABLE local_A_pong LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c0_8_fu_175_p2 SOURCE src/kernel_kernel.cpp:173 VARIABLE c0_8 LOOP VITIS_LOOP_173_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c1_4_fu_187_p2 SOURCE src/kernel_kernel.cpp:174 VARIABLE c1_4 LOOP VITIS_LOOP_174_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c2_7_fu_203_p2 SOURCE src/kernel_kernel.cpp:175 VARIABLE c2_7 LOOP VITIS_LOOP_175_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 16 URAM 0}} A_IO_L2_in_inter_trans_boundary {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_88_p2 SOURCE src/kernel_kernel.cpp:140 VARIABLE add_ln140 LOOP VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} A_IO_L2_in_boundary {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_A_ping_U SOURCE src/kernel_kernel.cpp:257 VARIABLE local_A_ping LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_A_pong_U SOURCE src/kernel_kernel.cpp:259 VARIABLE local_A_pong LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c0_6_fu_171_p2 SOURCE src/kernel_kernel.cpp:270 VARIABLE c0_6 LOOP VITIS_LOOP_270_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c1_3_fu_183_p2 SOURCE src/kernel_kernel.cpp:271 VARIABLE c1_3 LOOP VITIS_LOOP_271_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c2_6_fu_199_p2 SOURCE src/kernel_kernel.cpp:272 VARIABLE c2_6 LOOP VITIS_LOOP_272_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 16 URAM 0}} B_IO_L3_in_serialize {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln383_fu_117_p2 SOURCE src/kernel_kernel.cpp:383 VARIABLE add_ln383 LOOP VITIS_LOOP_383_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} B_IO_L3_in {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln353_fu_84_p2 SOURCE src/kernel_kernel.cpp:353 VARIABLE add_ln353 LOOP VITIS_LOOP_353_1_VITIS_LOOP_355_3_VITIS_LOOP_358_4_VITIS_LOOP_360_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_457_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c4_3_fu_76_p2 SOURCE src/kernel_kernel.cpp:457 VARIABLE c4_3 LOOP VITIS_LOOP_457_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} B_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_445_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln445_fu_88_p2 SOURCE src/kernel_kernel.cpp:445 VARIABLE add_ln445 LOOP VITIS_LOOP_445_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} B_IO_L2_in_inter_trans {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c3_3_fu_82_p2 SOURCE src/kernel_kernel.cpp:442 VARIABLE c3_3 LOOP VITIS_LOOP_442_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} B_IO_L2_in_intra_trans_Pipeline_VITIS_LOOP_407_1_V {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_141_fu_409_p2 SOURCE {} VARIABLE empty_141 LOOP VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_1_fu_275_p2 SOURCE src/kernel_kernel.cpp:407 VARIABLE add_ln407_1 LOOP VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln407_fu_287_p2 SOURCE src/kernel_kernel.cpp:407 VARIABLE add_ln407 LOOP VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln409_fu_440_p2 SOURCE src/kernel_kernel.cpp:409 VARIABLE add_ln409 LOOP VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_450_p2 SOURCE src/kernel_kernel.cpp:409 VARIABLE empty_144 LOOP VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln411_fu_345_p2 SOURCE src/kernel_kernel.cpp:411 VARIABLE add_ln411 LOOP VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln409_1_fu_365_p2 SOURCE src/kernel_kernel.cpp:409 VARIABLE add_ln409_1 LOOP VITIS_LOOP_407_1_VITIS_LOOP_409_2_VITIS_LOOP_411_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} B_IO_L2_in {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_B_ping_U SOURCE src/kernel_kernel.cpp:505 VARIABLE local_B_ping LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_B_pong_U SOURCE src/kernel_kernel.cpp:507 VARIABLE local_B_pong LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c0_4_fu_175_p2 SOURCE src/kernel_kernel.cpp:518 VARIABLE c0_4 LOOP VITIS_LOOP_518_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c1_2_fu_187_p2 SOURCE src/kernel_kernel.cpp:519 VARIABLE c1_2 LOOP VITIS_LOOP_519_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c2_5_fu_203_p2 SOURCE src/kernel_kernel.cpp:520 VARIABLE c2_5 LOOP VITIS_LOOP_520_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 16 URAM 0}} B_IO_L2_in_inter_trans_boundary {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln485_fu_88_p2 SOURCE src/kernel_kernel.cpp:485 VARIABLE add_ln485 LOOP VITIS_LOOP_485_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} B_IO_L2_in_boundary {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_B_ping_U SOURCE src/kernel_kernel.cpp:602 VARIABLE local_B_ping LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_B_pong_U SOURCE src/kernel_kernel.cpp:604 VARIABLE local_B_pong LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c0_2_fu_171_p2 SOURCE src/kernel_kernel.cpp:615 VARIABLE c0_2 LOOP VITIS_LOOP_615_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c1_1_fu_183_p2 SOURCE src/kernel_kernel.cpp:616 VARIABLE c1_1 LOOP VITIS_LOOP_616_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c2_4_fu_199_p2 SOURCE src/kernel_kernel.cpp:617 VARIABLE c2_4 LOOP VITIS_LOOP_617_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 16 URAM 0}} PE {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_C_U SOURCE src/kernel_kernel.cpp:701 VARIABLE local_C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln705_fu_277_p2 SOURCE src/kernel_kernel.cpp:705 VARIABLE add_ln705 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c2_3_fu_499_p2 SOURCE src/kernel_kernel.cpp:707 VARIABLE c2_3 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c5_3_fu_571_p2 SOURCE src/kernel_kernel.cpp:710 VARIABLE c5_3 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_772_p2 SOURCE src/kernel_kernel.cpp:712 VARIABLE add_ln712 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_796_p2 SOURCE src/kernel_kernel.cpp:712 VARIABLE empty LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U59 SOURCE src/kernel_kernel.cpp:742 VARIABLE mul LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U57 SOURCE src/kernel_kernel.cpp:742 VARIABLE add LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U60 SOURCE src/kernel_kernel.cpp:742 VARIABLE mul_1 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U58 SOURCE src/kernel_kernel.cpp:742 VARIABLE add_1 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln714_fu_665_p2 SOURCE src/kernel_kernel.cpp:714 VARIABLE add_ln714 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_1_fu_671_p2 SOURCE src/kernel_kernel.cpp:712 VARIABLE add_ln712_1 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln710_1_fu_685_p2 SOURCE src/kernel_kernel.cpp:710 VARIABLE add_ln710_1 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln707_1_fu_699_p2 SOURCE src/kernel_kernel.cpp:707 VARIABLE add_ln707_1 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln706_fu_713_p2 SOURCE src/kernel_kernel.cpp:706 VARIABLE add_ln706 LOOP VITIS_LOOP_705_1_VITIS_LOOP_707_3_VITIS_LOOP_712_5_VITIS_LOOP_714_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 1 URAM 0}} A_PE_dummy_in_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln790_fu_74_p2 SOURCE src/kernel_kernel.cpp:790 VARIABLE add_ln790 LOOP VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} A_PE_dummy_in {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln790_fu_74_p2 SOURCE src/kernel_kernel.cpp:790 VARIABLE add_ln790 LOOP VITIS_LOOP_790_1_VITIS_LOOP_792_3_VITIS_LOOP_797_5_VITIS_LOOP_799_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} B_PE_dummy_in_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln816_fu_74_p2 SOURCE src/kernel_kernel.cpp:816 VARIABLE add_ln816 LOOP VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} B_PE_dummy_in {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln816_fu_74_p2 SOURCE src/kernel_kernel.cpp:816 VARIABLE add_ln816 LOOP VITIS_LOOP_816_1_VITIS_LOOP_818_3_VITIS_LOOP_823_5_VITIS_LOOP_825_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln849_1_fu_193_p2 SOURCE src/kernel_kernel.cpp:849 VARIABLE add_ln849_1 LOOP VITIS_LOOP_849_1_VITIS_LOOP_851_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln849_fu_210_p2 SOURCE src/kernel_kernel.cpp:849 VARIABLE add_ln849 LOOP VITIS_LOOP_849_1_VITIS_LOOP_851_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln851_fu_267_p2 SOURCE src/kernel_kernel.cpp:851 VARIABLE add_ln851 LOOP VITIS_LOOP_849_1_VITIS_LOOP_851_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L1_out_boundary_wrapper_Pipeline_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln927_1_fu_115_p2 SOURCE src/kernel_kernel.cpp:927 VARIABLE add_ln927_1 LOOP VITIS_LOOP_927_2_VITIS_LOOP_929_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln927_fu_127_p2 SOURCE src/kernel_kernel.cpp:927 VARIABLE add_ln927 LOOP VITIS_LOOP_927_2_VITIS_LOOP_929_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln934_fu_165_p2 SOURCE src/kernel_kernel.cpp:934 VARIABLE add_ln934 LOOP VITIS_LOOP_927_2_VITIS_LOOP_929_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln929_fu_176_p2 SOURCE src/kernel_kernel.cpp:929 VARIABLE add_ln929 LOOP VITIS_LOOP_927_2_VITIS_LOOP_929_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L1_out_boundary_wrapper {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_C_U SOURCE src/kernel_kernel.cpp:996 VARIABLE local_C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1000_fu_86_p2 SOURCE src/kernel_kernel.cpp:1000 VARIABLE add_ln1000 LOOP VITIS_LOOP_1000_1_VITIS_LOOP_1001_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} C_drain_IO_L1_out_Pipeline_VITIS_LOOP_849_1_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln849_2_fu_193_p2 SOURCE src/kernel_kernel.cpp:849 VARIABLE add_ln849_2 LOOP VITIS_LOOP_849_1_VITIS_LOOP_851_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln849_fu_210_p2 SOURCE src/kernel_kernel.cpp:849 VARIABLE add_ln849 LOOP VITIS_LOOP_849_1_VITIS_LOOP_851_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln851_fu_267_p2 SOURCE src/kernel_kernel.cpp:851 VARIABLE add_ln851 LOOP VITIS_LOOP_849_1_VITIS_LOOP_851_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L1_out_Pipeline_VITIS_LOOP_899_4_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln899_fu_78_p2 SOURCE src/kernel_kernel.cpp:899 VARIABLE add_ln899 LOOP VITIS_LOOP_899_4_VITIS_LOOP_901_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L1_out_Pipeline_VITIS_LOOP_885_2_VITIS_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_1_fu_115_p2 SOURCE src/kernel_kernel.cpp:885 VARIABLE add_ln885_1 LOOP VITIS_LOOP_885_2_VITIS_LOOP_887_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln885_fu_127_p2 SOURCE src/kernel_kernel.cpp:885 VARIABLE add_ln885 LOOP VITIS_LOOP_885_2_VITIS_LOOP_887_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln892_fu_165_p2 SOURCE src/kernel_kernel.cpp:892 VARIABLE add_ln892 LOOP VITIS_LOOP_885_2_VITIS_LOOP_887_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln887_fu_176_p2 SOURCE src/kernel_kernel.cpp:887 VARIABLE add_ln887 LOOP VITIS_LOOP_885_2_VITIS_LOOP_887_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L1_out {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_C_U SOURCE src/kernel_kernel.cpp:949 VARIABLE local_C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln953_fu_119_p2 SOURCE src/kernel_kernel.cpp:953 VARIABLE add_ln953 LOOP VITIS_LOOP_953_1_VITIS_LOOP_954_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c4_1_fu_131_p2 SOURCE src/kernel_kernel.cpp:882 VARIABLE c4_1 LOOP VITIS_LOOP_882_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln849_1_fu_193_p2 SOURCE src/kernel_kernel.cpp:849 VARIABLE add_ln849_1 LOOP VITIS_LOOP_849_1_VITIS_LOOP_851_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln849_fu_210_p2 SOURCE src/kernel_kernel.cpp:849 VARIABLE add_ln849 LOOP VITIS_LOOP_849_1_VITIS_LOOP_851_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln851_fu_267_p2 SOURCE src/kernel_kernel.cpp:851 VARIABLE add_ln851 LOOP VITIS_LOOP_849_1_VITIS_LOOP_851_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L1_out_boundary_wrapper_6_Pipeline_VITI {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln927_1_fu_115_p2 SOURCE src/kernel_kernel.cpp:927 VARIABLE add_ln927_1 LOOP VITIS_LOOP_927_2_VITIS_LOOP_929_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln927_fu_127_p2 SOURCE src/kernel_kernel.cpp:927 VARIABLE add_ln927 LOOP VITIS_LOOP_927_2_VITIS_LOOP_929_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln934_fu_165_p2 SOURCE src/kernel_kernel.cpp:934 VARIABLE add_ln934 LOOP VITIS_LOOP_927_2_VITIS_LOOP_929_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln929_fu_176_p2 SOURCE src/kernel_kernel.cpp:929 VARIABLE add_ln929 LOOP VITIS_LOOP_927_2_VITIS_LOOP_929_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L1_out_boundary_wrapper_6 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME local_C_U SOURCE src/kernel_kernel.cpp:996 VARIABLE local_C LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1000_fu_86_p2 SOURCE src/kernel_kernel.cpp:1000 VARIABLE add_ln1000 LOOP VITIS_LOOP_1000_1_VITIS_LOOP_1001_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 4 URAM 0}} C_drain_IO_L2_out_boundary {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1096_fu_84_p2 SOURCE src/kernel_kernel.cpp:1096 VARIABLE add_ln1096 LOOP VITIS_LOOP_1096_1_VITIS_LOOP_1103_4_VITIS_LOOP_1105_5_VITIS_LOOP_1107_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1067_fu_80_p2 SOURCE src/kernel_kernel.cpp:1067 VARIABLE add_ln1067 LOOP VITIS_LOOP_1067_7_VITIS_LOOP_1069_8_VITIS_LOOP_1071_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1050_fu_80_p2 SOURCE src/kernel_kernel.cpp:1050 VARIABLE add_ln1050 LOOP VITIS_LOOP_1050_4_VITIS_LOOP_1052_5_VITIS_LOOP_1054_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L2_out {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1043_fu_119_p2 SOURCE src/kernel_kernel.cpp:1043 VARIABLE add_ln1043 LOOP VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c3_1_fu_172_p2 SOURCE src/kernel_kernel.cpp:1047 VARIABLE c3_1 LOOP VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1044_fu_177_p2 SOURCE src/kernel_kernel.cpp:1044 VARIABLE add_ln1044 LOOP VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L3_out {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1130_fu_86_p2 SOURCE src/kernel_kernel.cpp:1130 VARIABLE add_ln1130 LOOP VITIS_LOOP_1130_1_VITIS_LOOP_1134_3_VITIS_LOOP_1138_5_VITIS_LOOP_1141_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} C_drain_IO_L3_out_serialize {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1164_fu_142_p2 SOURCE src/kernel_kernel.cpp:1164 VARIABLE add_ln1164 LOOP VITIS_LOOP_1164_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} kernel0 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME C_c_U SOURCE src/kernel_kernel.cpp:1190 VARIABLE C_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_A_A_IO_L3_in_serialize_U SOURCE src/kernel_kernel.cpp:1193 VARIABLE fifo_A_A_IO_L3_in_serialize LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_B_B_IO_L3_in_serialize_U SOURCE src/kernel_kernel.cpp:1195 VARIABLE fifo_B_B_IO_L3_in_serialize LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME fifo_C_drain_C_drain_IO_L3_out_serialize_U SOURCE src/kernel_kernel.cpp:1197 VARIABLE fifo_C_drain_C_drain_IO_L3_out_serialize LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_A_A_IO_L2_in_0_U SOURCE src/kernel_kernel.cpp:1199 VARIABLE fifo_A_A_IO_L2_in_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_A_A_IO_L2_in_1_U SOURCE src/kernel_kernel.cpp:1202 VARIABLE fifo_A_A_IO_L2_in_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_B_B_IO_L2_in_0_U SOURCE src/kernel_kernel.cpp:1208 VARIABLE fifo_B_B_IO_L2_in_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_B_B_IO_L2_in_1_U SOURCE src/kernel_kernel.cpp:1211 VARIABLE fifo_B_B_IO_L2_in_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_A_PE_0_0_U SOURCE src/kernel_kernel.cpp:1217 VARIABLE fifo_A_PE_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_A_PE_0_1_U SOURCE src/kernel_kernel.cpp:1220 VARIABLE fifo_A_PE_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_A_PE_0_2_U SOURCE src/kernel_kernel.cpp:1223 VARIABLE fifo_A_PE_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_A_PE_1_0_U SOURCE src/kernel_kernel.cpp:1226 VARIABLE fifo_A_PE_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_A_PE_1_1_U SOURCE src/kernel_kernel.cpp:1229 VARIABLE fifo_A_PE_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_A_PE_1_2_U SOURCE src/kernel_kernel.cpp:1232 VARIABLE fifo_A_PE_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_B_PE_0_0_U SOURCE src/kernel_kernel.cpp:1235 VARIABLE fifo_B_PE_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_B_PE_1_0_U SOURCE src/kernel_kernel.cpp:1238 VARIABLE fifo_B_PE_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_B_PE_2_0_U SOURCE src/kernel_kernel.cpp:1241 VARIABLE fifo_B_PE_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_B_PE_0_1_U SOURCE src/kernel_kernel.cpp:1244 VARIABLE fifo_B_PE_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_B_PE_1_1_U SOURCE src/kernel_kernel.cpp:1247 VARIABLE fifo_B_PE_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_B_PE_2_1_U SOURCE src/kernel_kernel.cpp:1250 VARIABLE fifo_B_PE_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_C_drain_PE_0_0_U SOURCE src/kernel_kernel.cpp:1253 VARIABLE fifo_C_drain_PE_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_C_drain_PE_1_0_U SOURCE src/kernel_kernel.cpp:1256 VARIABLE fifo_C_drain_PE_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_C_drain_PE_0_1_U SOURCE src/kernel_kernel.cpp:1259 VARIABLE fifo_C_drain_PE_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_C_drain_PE_1_1_U SOURCE src/kernel_kernel.cpp:1262 VARIABLE fifo_C_drain_PE_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_C_drain_C_drain_IO_L1_out_0_0_U SOURCE src/kernel_kernel.cpp:1265 VARIABLE fifo_C_drain_C_drain_IO_L1_out_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_C_drain_C_drain_IO_L1_out_0_1_U SOURCE src/kernel_kernel.cpp:1268 VARIABLE fifo_C_drain_C_drain_IO_L1_out_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_C_drain_C_drain_IO_L1_out_1_0_U SOURCE src/kernel_kernel.cpp:1274 VARIABLE fifo_C_drain_C_drain_IO_L1_out_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_C_drain_C_drain_IO_L1_out_1_1_U SOURCE src/kernel_kernel.cpp:1277 VARIABLE fifo_C_drain_C_drain_IO_L1_out_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_C_drain_C_drain_IO_L2_out_0_U SOURCE src/kernel_kernel.cpp:1283 VARIABLE fifo_C_drain_C_drain_IO_L2_out_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME fifo_C_drain_C_drain_IO_L2_out_1_U SOURCE src/kernel_kernel.cpp:1286 VARIABLE fifo_C_drain_C_drain_IO_L2_out_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}}} AREA {DSP 40 BRAM 174 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} A_IO_L2_in_intra_trans {AREA {DSP 0 BRAM 0 URAM 0}} B_IO_L2_in_intra_trans {AREA {DSP 0 BRAM 0 URAM 0}} PE_wrapper {AREA {DSP 10 BRAM 1 URAM 0}} PE_wrapper_3 {AREA {DSP 10 BRAM 1 URAM 0}} PE_wrapper_4 {AREA {DSP 10 BRAM 1 URAM 0}} PE_wrapper_5 {AREA {DSP 10 BRAM 1 URAM 0}} C_drain_IO_L1_out_wrapper {AREA {DSP 0 BRAM 4 URAM 0}} C_drain_IO_L1_out_wrapper_7 {AREA {DSP 0 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.064 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel0.
Execute       syn_report -model kernel0 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command     autosyn done; 20.99 sec.
Command   csynth_design done; 37.47 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.67 seconds. CPU system time: 4.88 seconds. Elapsed time: 37.47 seconds; current allocated memory: 592.867 MB.
Command ap_source done; 41.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1 opened at Thu Sep 12 16:28:37 -03 2024
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ulisses/Tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 4.78 sec.
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.95 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Command   open_solution done; 5.07 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute     source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Command   set_part done; 0.22 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Execute   csim_design -clean -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.79 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.83 seconds. CPU system time: 0.88 seconds. Elapsed time: 5.79 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 11.1 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1 opened at Thu Sep 12 16:29:31 -03 2024
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ulisses/Tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 4.1 sec.
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.25 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Command   open_solution done; 4.38 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute     source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Command   set_part done; 0.19 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Execute   csim_design -setup -quiet 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     send_msg_by_id INFO @200-2035@ 
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.49 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.11 seconds. CPU system time: 0.37 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 5.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1 opened at Sat Sep 14 18:37:13 -03 2024
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/ulisses/Tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 3.01 sec.
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.11 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute     config_compile -complex-mul-dsp=0 
Execute     send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=50 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=50
Execute     config_compile -name_max_length=50 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 3.19 sec.
Execute   set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute     create_platform xcu200-fsgd2104-2-e -board  
Execute     source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Command   set_part done; 0.11 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute   config_compile -name_max_length 50 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 50 
INFO: [XFORM 203-1161] The maximum of name length is set to 50.
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     send_msg_by_id WARNING @200-626@ 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_host.cpp /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_host.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_host.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_host.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.57 sec.
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: TB processing: /home/ulisses/Projects/masters-degree/autosa/mm_small/src/kernel_kernel.cpp /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_kernel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_kernel.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /home/ulisses/Tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/kernel_kernel.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.81 sec.
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.rtl_wrap.cfg.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     source /home/ulisses/Projects/masters-degree/autosa/mm_small/hls_prj/solution1/.autopilot/db/kernel0.tbgen.tcl 
Execute     ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-359] Aborting co-simulation: C TB simulation failed, nonzero return value '1'.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 0.12 sec.
INFO-FLOW: AESL_AUTOSIM::auto_sim errorInfo:

    while executing
"::AESL_AUTOSIM::auto_sim "$argn" "
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 11.74 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 9.1 seconds. CPU system time: 2.35 seconds. Elapsed time: 11.74 seconds; current allocated memory: 14.297 MB.
Command ap_source done; error code: 1; 15.06 sec.
Execute cleanup_all 
