INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Javier/Documents/Embedded electronics/Introduction to structured VLSI design/Laboratorios/Laboratorio 1/Sequences/Sequences.srcs/sources_1/new/Moore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity moore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Javier/Documents/Embedded electronics/Introduction to structured VLSI design/Laboratorios/Laboratorio 1/Sequences/Sequences.srcs/sources_1/new/Mealy.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mealy
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Javier/Documents/Embedded electronics/Introduction to structured VLSI design/Laboratorios/Laboratorio 1/Archivos/file_read.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FILE_READ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Javier/Documents/Embedded electronics/Introduction to structured VLSI design/Laboratorios/Laboratorio 1/Archivos/clockgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLOCKGENERATOR
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Javier/Documents/Embedded electronics/Introduction to structured VLSI design/Laboratorios/Laboratorio 1/Archivos/FSM_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
