Name              | Overall Success | Success Ratio Iteration 1 | Success Ratio Iteration 2 | Success Ratio Iteration 3 | Success Ratio Iteration 4 | Success Ratio Iteration 5 | Total Success | Sum of Ratios | Pass@1       | Pass@2       | Pass@3       | Pass@4       | Pass@5      
RTLLM_float_multi | 0/5           |                     0.00 |                     0.67 |                     0.67 |                     0.00 |                     0.67 |                     0.03 |    2.00 |            0 |            0 |            0 |            0 |            0
RTLLM_ROM         | 4/5           |                     1.00 |                     0.00 |                     1.00 |                     1.00 |                     1.00 |                     0.14 |    4.00 |            1 |            1 |            1 |            1 |            1
Conwaylife        | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
Adder3            | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
RTLLM_synchronizer | 4/5           |                     1.00 |                     1.00 |                     0.00 |                     1.00 |                     1.00 |                     0.11 |    4.00 |            1 |            1 |            1 |            1 |            1
Module_pos        | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
RTLLM_instr_reg   | 1/5           |                     1.00 |                    -1.00 |                    -1.00 |                    -1.00 |                    -1.00 |                    -0.60 |   -3.00 |            1 |            1 |            1 |            1 |            1
Module_fadd       | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
Rule90            | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
RTLLM_asyn_fifo   | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
RTLLM_pe          | 2/5           |                     0.00 |                     0.00 |                     0.00 |                     1.00 |                     1.00 |                     0.03 |    2.00 |            0 |            0 |            0 |            1 |            1
RTLLM_clkgenerator | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
Module_add        | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
Module_name       | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
RTLLM_RAM         | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
Module            | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
Rule110           | 0/5           |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |                     0.00 |    0.00 |            0 |            0 |            0 |            0 |            0
RTLLM_alu         | 1/5           |                     0.82 |                     0.00 |                     1.00 |                     0.82 |                     0.82 |                     0.35 |    3.47 |            0 |            0 |            1 |            1 |            1

Average Success Ratio as Percentage: 13.86%
Pass@1 Average: 0.17
Pass@2 Average: 0.17
Pass@3 Average: 0.22
Pass@4 Average: 0.28
Pass@5 Average: 0.28


