Attempting to open file: sample_mem.txt
Clock cycle: 1
  Reg State: R1=0, R2=0, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=NOP, ID=NOP, EX=NOP, MEM=NOP, WB=NOP
Pipeline PC: 0
Fetched instruction at PC: 0. Opcode: 1
Clock cycle: 2
  Reg State: R1=0, R2=0, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=NOP, EX=NOP, MEM=NOP, WB=NOP
Pipeline PC: 4
Fetched instruction at PC: 4. Opcode: 1
Clock cycle: 3
  Reg State: R1=0, R2=0, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=NOP, MEM=NOP, WB=NOP
Pipeline PC: 8
Fetched instruction at PC: 8. Opcode: 0
Clock cycle: 4
  Reg State: R1=0, R2=0, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=ADDI, MEM=NOP, WB=NOP
Pipeline PC: 12
Fetched instruction at PC: 12. Opcode: 0
Clock cycle: 5
  Reg State: R1=0, R2=0, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=ADDI, WB=NOP
Pipeline PC: 16
Fetched instruction at PC: 16. Opcode: 0
Clock cycle: 6
  Reg State: R1=0, R2=0, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADD, MEM=ADDI, WB=ADDI
Pipeline PC: 20
SIMULATE_INSTRUCTION called with PC (arch before this instr)=0, Opcode=0x1, rs=0, rt=1, rd=0, imm=1000
Fetched instruction at PC: 20. Opcode: 0
Clock cycle: 7
  Reg State: R1=1000, R2=0, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 24
SIMULATE_INSTRUCTION called with PC (arch before this instr)=4, Opcode=0x1, rs=0, rt=2, rd=0, imm=1200
Fetched instruction at PC: 24. Opcode: 1
Clock cycle: 8
  Reg State: R1=1000, R2=1200, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADD, WB=ADD
Pipeline PC: 28
SIMULATE_INSTRUCTION called with PC (arch before this instr)=8, Opcode=0x0, rs=0, rt=0, rd=7, imm=0
Fetched instruction at PC: 28. Opcode: 1
Clock cycle: 9
  Reg State: R1=1000, R2=1200, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADD
Pipeline PC: 32
SIMULATE_INSTRUCTION called with PC (arch before this instr)=12, Opcode=0x0, rs=0, rt=0, rd=8, imm=0
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 10
  Reg State: R1=1000, R2=1200, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=16, Opcode=0x0, rs=0, rt=0, rd=9, imm=0
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 11
  Reg State: R1=1000, R2=1200, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=20, Opcode=0x0, rs=0, rt=0, rd=10, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 12
  Reg State: R1=1000, R2=1200, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=0, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=ADDI, WB=ADDI
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=24, Opcode=0x1, rs=0, rt=11, rd=0, imm=50
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 13
  Reg State: R1=1000, R2=1200, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=0, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=ADDI
Pipeline PC: 44
SIMULATE_INSTRUCTION called with PC (arch before this instr)=28, Opcode=0x1, rs=0, rt=12, rd=0, imm=32
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 14
  Reg State: R1=1000, R2=1200, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 15
  Reg State: R1=1000, R2=1200, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 16
  Reg State: R1=1000, R2=1200, R3=0, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 17
  Reg State: R1=1000, R2=1200, R3=2, R4=0, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 18
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 19
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 20
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=0, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 21
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=1, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 22
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=1, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 23
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=1, R6=0, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 24
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=1, R6=1, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 25
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=1, R6=1, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 26
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=1, R6=1, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 27
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=1, R6=1, R7=0, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 28
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=1, R6=1, R7=1, R8=0, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 29
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=1, R6=1, R7=1, R8=2, R9=0, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 30
  Reg State: R1=1000, R2=1200, R3=2, R4=1, R5=1, R6=1, R7=1, R8=2, R9=1, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 31
  Reg State: R1=1004, R2=1200, R3=2, R4=1, R5=1, R6=1, R7=1, R8=2, R9=1, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 32
  Reg State: R1=1004, R2=1204, R3=2, R4=1, R5=1, R6=1, R7=1, R8=2, R9=1, R10=0, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 33
  Reg State: R1=1004, R2=1204, R3=2, R4=1, R5=1, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 34
  Reg State: R1=1004, R2=1204, R3=2, R4=1, R5=1, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 35
  Reg State: R1=1004, R2=1204, R3=2, R4=1, R5=1, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 36
  Reg State: R1=1004, R2=1204, R3=2, R4=1, R5=1, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 37
  Reg State: R1=1004, R2=1204, R3=2, R4=1, R5=1, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 38
  Reg State: R1=1004, R2=1204, R3=4, R4=1, R5=1, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 39
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=1, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 40
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=1, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 41
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=1, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 42
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 43
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 44
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=1, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 45
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=0, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 46
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=0, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 47
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=0, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 48
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=0, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 49
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=0, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 50
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=0, R7=1, R8=2, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 51
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=0, R7=1, R8=6, R9=1, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 52
  Reg State: R1=1004, R2=1204, R3=4, R4=2, R5=2, R6=0, R7=1, R8=6, R9=3, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 53
  Reg State: R1=1008, R2=1204, R3=4, R4=2, R5=2, R6=0, R7=1, R8=6, R9=3, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 54
  Reg State: R1=1008, R2=1208, R3=4, R4=2, R5=2, R6=0, R7=1, R8=6, R9=3, R10=1, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 55
  Reg State: R1=1008, R2=1208, R3=4, R4=2, R5=2, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 56
  Reg State: R1=1008, R2=1208, R3=4, R4=2, R5=2, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 57
  Reg State: R1=1008, R2=1208, R3=4, R4=2, R5=2, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 58
  Reg State: R1=1008, R2=1208, R3=4, R4=2, R5=2, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 59
  Reg State: R1=1008, R2=1208, R3=4, R4=2, R5=2, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 60
  Reg State: R1=1008, R2=1208, R3=6, R4=2, R5=2, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 61
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=2, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 62
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=2, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 63
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=2, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 64
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=3, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 65
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=3, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 66
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=3, R6=0, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 67
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=3, R6=1, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 68
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=3, R6=1, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 69
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=3, R6=1, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 70
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=3, R6=1, R7=1, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 71
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=3, R6=1, R7=2, R8=6, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 72
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=3, R6=1, R7=2, R8=12, R9=3, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 73
  Reg State: R1=1008, R2=1208, R3=6, R4=3, R5=3, R6=1, R7=2, R8=12, R9=6, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 74
  Reg State: R1=1012, R2=1208, R3=6, R4=3, R5=3, R6=1, R7=2, R8=12, R9=6, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 75
  Reg State: R1=1012, R2=1212, R3=6, R4=3, R5=3, R6=1, R7=2, R8=12, R9=6, R10=2, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 76
  Reg State: R1=1012, R2=1212, R3=6, R4=3, R5=3, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 77
  Reg State: R1=1012, R2=1212, R3=6, R4=3, R5=3, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 78
  Reg State: R1=1012, R2=1212, R3=6, R4=3, R5=3, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 79
  Reg State: R1=1012, R2=1212, R3=6, R4=3, R5=3, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 80
  Reg State: R1=1012, R2=1212, R3=6, R4=3, R5=3, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 81
  Reg State: R1=1012, R2=1212, R3=8, R4=3, R5=3, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 82
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=3, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 83
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=3, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 84
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=3, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 85
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 86
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 87
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=1, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 88
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=0, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 89
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=0, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 90
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=0, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 91
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=0, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 92
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=0, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 93
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=0, R7=2, R8=12, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 94
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=0, R7=2, R8=20, R9=6, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 95
  Reg State: R1=1012, R2=1212, R3=8, R4=4, R5=4, R6=0, R7=2, R8=20, R9=10, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 96
  Reg State: R1=1016, R2=1212, R3=8, R4=4, R5=4, R6=0, R7=2, R8=20, R9=10, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 97
  Reg State: R1=1016, R2=1216, R3=8, R4=4, R5=4, R6=0, R7=2, R8=20, R9=10, R10=3, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 98
  Reg State: R1=1016, R2=1216, R3=8, R4=4, R5=4, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 99
  Reg State: R1=1016, R2=1216, R3=8, R4=4, R5=4, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 100
  Reg State: R1=1016, R2=1216, R3=8, R4=4, R5=4, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 101
  Reg State: R1=1016, R2=1216, R3=8, R4=4, R5=4, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 102
  Reg State: R1=1016, R2=1216, R3=8, R4=4, R5=4, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 103
  Reg State: R1=1016, R2=1216, R3=10, R4=4, R5=4, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 104
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=4, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 105
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=4, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 106
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=4, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 107
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=5, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 108
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=5, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 109
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=5, R6=0, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 110
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=5, R6=1, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 111
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=5, R6=1, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 112
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=5, R6=1, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 113
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=5, R6=1, R7=2, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 114
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=5, R6=1, R7=3, R8=20, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 115
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=5, R6=1, R7=3, R8=30, R9=10, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 116
  Reg State: R1=1016, R2=1216, R3=10, R4=5, R5=5, R6=1, R7=3, R8=30, R9=15, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 117
  Reg State: R1=1020, R2=1216, R3=10, R4=5, R5=5, R6=1, R7=3, R8=30, R9=15, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 118
  Reg State: R1=1020, R2=1220, R3=10, R4=5, R5=5, R6=1, R7=3, R8=30, R9=15, R10=4, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 119
  Reg State: R1=1020, R2=1220, R3=10, R4=5, R5=5, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 120
  Reg State: R1=1020, R2=1220, R3=10, R4=5, R5=5, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 121
  Reg State: R1=1020, R2=1220, R3=10, R4=5, R5=5, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 122
  Reg State: R1=1020, R2=1220, R3=10, R4=5, R5=5, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 123
  Reg State: R1=1020, R2=1220, R3=10, R4=5, R5=5, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 124
  Reg State: R1=1020, R2=1220, R3=12, R4=5, R5=5, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 125
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=5, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 126
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=5, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 127
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=5, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 128
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 129
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 130
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=1, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 131
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=0, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 132
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=0, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 133
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=0, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 134
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=0, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 135
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=0, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 136
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=0, R7=3, R8=30, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 137
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=0, R7=3, R8=42, R9=15, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 138
  Reg State: R1=1020, R2=1220, R3=12, R4=6, R5=6, R6=0, R7=3, R8=42, R9=21, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 139
  Reg State: R1=1024, R2=1220, R3=12, R4=6, R5=6, R6=0, R7=3, R8=42, R9=21, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 140
  Reg State: R1=1024, R2=1224, R3=12, R4=6, R5=6, R6=0, R7=3, R8=42, R9=21, R10=5, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 141
  Reg State: R1=1024, R2=1224, R3=12, R4=6, R5=6, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 142
  Reg State: R1=1024, R2=1224, R3=12, R4=6, R5=6, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 143
  Reg State: R1=1024, R2=1224, R3=12, R4=6, R5=6, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 144
  Reg State: R1=1024, R2=1224, R3=12, R4=6, R5=6, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 145
  Reg State: R1=1024, R2=1224, R3=12, R4=6, R5=6, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 146
  Reg State: R1=1024, R2=1224, R3=14, R4=6, R5=6, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 147
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=6, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 148
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=6, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 149
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=6, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 150
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=7, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 151
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=7, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 152
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=7, R6=0, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 153
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=7, R6=1, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 154
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=7, R6=1, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 155
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=7, R6=1, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 156
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=7, R6=1, R7=3, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 157
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=7, R6=1, R7=4, R8=42, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 158
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=7, R6=1, R7=4, R8=56, R9=21, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 159
  Reg State: R1=1024, R2=1224, R3=14, R4=7, R5=7, R6=1, R7=4, R8=56, R9=28, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 160
  Reg State: R1=1028, R2=1224, R3=14, R4=7, R5=7, R6=1, R7=4, R8=56, R9=28, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 161
  Reg State: R1=1028, R2=1228, R3=14, R4=7, R5=7, R6=1, R7=4, R8=56, R9=28, R10=6, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 162
  Reg State: R1=1028, R2=1228, R3=14, R4=7, R5=7, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 163
  Reg State: R1=1028, R2=1228, R3=14, R4=7, R5=7, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 164
  Reg State: R1=1028, R2=1228, R3=14, R4=7, R5=7, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 165
  Reg State: R1=1028, R2=1228, R3=14, R4=7, R5=7, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 166
  Reg State: R1=1028, R2=1228, R3=14, R4=7, R5=7, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 167
  Reg State: R1=1028, R2=1228, R3=16, R4=7, R5=7, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 168
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=7, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 169
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=7, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 170
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=7, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 171
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 172
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 173
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=1, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 174
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=0, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 175
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=0, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 176
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=0, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 177
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=0, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 178
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=0, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 179
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=0, R7=4, R8=56, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 180
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=0, R7=4, R8=72, R9=28, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 181
  Reg State: R1=1028, R2=1228, R3=16, R4=8, R5=8, R6=0, R7=4, R8=72, R9=36, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 182
  Reg State: R1=1032, R2=1228, R3=16, R4=8, R5=8, R6=0, R7=4, R8=72, R9=36, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 183
  Reg State: R1=1032, R2=1232, R3=16, R4=8, R5=8, R6=0, R7=4, R8=72, R9=36, R10=7, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 184
  Reg State: R1=1032, R2=1232, R3=16, R4=8, R5=8, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 185
  Reg State: R1=1032, R2=1232, R3=16, R4=8, R5=8, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 186
  Reg State: R1=1032, R2=1232, R3=16, R4=8, R5=8, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 187
  Reg State: R1=1032, R2=1232, R3=16, R4=8, R5=8, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 188
  Reg State: R1=1032, R2=1232, R3=16, R4=8, R5=8, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 189
  Reg State: R1=1032, R2=1232, R3=18, R4=8, R5=8, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 190
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=8, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 191
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=8, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 192
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=8, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 193
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=9, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 194
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=9, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 195
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=9, R6=0, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 196
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=9, R6=1, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 197
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=9, R6=1, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 198
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=9, R6=1, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 199
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=9, R6=1, R7=4, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 200
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=9, R6=1, R7=5, R8=72, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 201
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=9, R6=1, R7=5, R8=90, R9=36, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 202
  Reg State: R1=1032, R2=1232, R3=18, R4=9, R5=9, R6=1, R7=5, R8=90, R9=45, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 203
  Reg State: R1=1036, R2=1232, R3=18, R4=9, R5=9, R6=1, R7=5, R8=90, R9=45, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 204
  Reg State: R1=1036, R2=1236, R3=18, R4=9, R5=9, R6=1, R7=5, R8=90, R9=45, R10=8, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 205
  Reg State: R1=1036, R2=1236, R3=18, R4=9, R5=9, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 206
  Reg State: R1=1036, R2=1236, R3=18, R4=9, R5=9, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 207
  Reg State: R1=1036, R2=1236, R3=18, R4=9, R5=9, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 208
  Reg State: R1=1036, R2=1236, R3=18, R4=9, R5=9, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 209
  Reg State: R1=1036, R2=1236, R3=18, R4=9, R5=9, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 210
  Reg State: R1=1036, R2=1236, R3=20, R4=9, R5=9, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 211
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=9, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 212
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=9, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 213
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=9, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 214
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 215
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 216
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=1, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 217
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=0, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 218
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=0, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 219
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=0, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 220
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=0, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 221
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=0, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 222
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=0, R7=5, R8=90, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 223
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=0, R7=5, R8=110, R9=45, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 224
  Reg State: R1=1036, R2=1236, R3=20, R4=10, R5=10, R6=0, R7=5, R8=110, R9=55, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 225
  Reg State: R1=1040, R2=1236, R3=20, R4=10, R5=10, R6=0, R7=5, R8=110, R9=55, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 226
  Reg State: R1=1040, R2=1240, R3=20, R4=10, R5=10, R6=0, R7=5, R8=110, R9=55, R10=9, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 227
  Reg State: R1=1040, R2=1240, R3=20, R4=10, R5=10, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 228
  Reg State: R1=1040, R2=1240, R3=20, R4=10, R5=10, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 229
  Reg State: R1=1040, R2=1240, R3=20, R4=10, R5=10, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 230
  Reg State: R1=1040, R2=1240, R3=20, R4=10, R5=10, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 231
  Reg State: R1=1040, R2=1240, R3=20, R4=10, R5=10, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 232
  Reg State: R1=1040, R2=1240, R3=22, R4=10, R5=10, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 233
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=10, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 234
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=10, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 235
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=10, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 236
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=11, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 237
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=11, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 238
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=11, R6=0, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 239
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=11, R6=1, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 240
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=11, R6=1, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 241
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=11, R6=1, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 242
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=11, R6=1, R7=5, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 243
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=11, R6=1, R7=6, R8=110, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 244
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=11, R6=1, R7=6, R8=132, R9=55, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 245
  Reg State: R1=1040, R2=1240, R3=22, R4=11, R5=11, R6=1, R7=6, R8=132, R9=66, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 246
  Reg State: R1=1044, R2=1240, R3=22, R4=11, R5=11, R6=1, R7=6, R8=132, R9=66, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 247
  Reg State: R1=1044, R2=1244, R3=22, R4=11, R5=11, R6=1, R7=6, R8=132, R9=66, R10=10, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 248
  Reg State: R1=1044, R2=1244, R3=22, R4=11, R5=11, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 249
  Reg State: R1=1044, R2=1244, R3=22, R4=11, R5=11, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 250
  Reg State: R1=1044, R2=1244, R3=22, R4=11, R5=11, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 251
  Reg State: R1=1044, R2=1244, R3=22, R4=11, R5=11, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 252
  Reg State: R1=1044, R2=1244, R3=22, R4=11, R5=11, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 253
  Reg State: R1=1044, R2=1244, R3=24, R4=11, R5=11, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 254
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=11, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 255
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=11, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 256
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=11, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 257
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 258
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 259
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=1, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 260
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=0, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 261
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=0, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 262
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=0, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 263
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=0, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 264
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=0, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 265
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=0, R7=6, R8=132, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 266
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=0, R7=6, R8=156, R9=66, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 267
  Reg State: R1=1044, R2=1244, R3=24, R4=12, R5=12, R6=0, R7=6, R8=156, R9=78, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 268
  Reg State: R1=1048, R2=1244, R3=24, R4=12, R5=12, R6=0, R7=6, R8=156, R9=78, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 269
  Reg State: R1=1048, R2=1248, R3=24, R4=12, R5=12, R6=0, R7=6, R8=156, R9=78, R10=11, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 270
  Reg State: R1=1048, R2=1248, R3=24, R4=12, R5=12, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 271
  Reg State: R1=1048, R2=1248, R3=24, R4=12, R5=12, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 272
  Reg State: R1=1048, R2=1248, R3=24, R4=12, R5=12, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 273
  Reg State: R1=1048, R2=1248, R3=24, R4=12, R5=12, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 274
  Reg State: R1=1048, R2=1248, R3=24, R4=12, R5=12, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 275
  Reg State: R1=1048, R2=1248, R3=26, R4=12, R5=12, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 276
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=12, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 277
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=12, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 278
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=12, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 279
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=13, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 280
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=13, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 281
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=13, R6=0, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 282
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=13, R6=1, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 283
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=13, R6=1, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 284
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=13, R6=1, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 285
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=13, R6=1, R7=6, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 286
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=13, R6=1, R7=7, R8=156, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 287
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=13, R6=1, R7=7, R8=182, R9=78, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 288
  Reg State: R1=1048, R2=1248, R3=26, R4=13, R5=13, R6=1, R7=7, R8=182, R9=91, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 289
  Reg State: R1=1052, R2=1248, R3=26, R4=13, R5=13, R6=1, R7=7, R8=182, R9=91, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 290
  Reg State: R1=1052, R2=1252, R3=26, R4=13, R5=13, R6=1, R7=7, R8=182, R9=91, R10=12, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 291
  Reg State: R1=1052, R2=1252, R3=26, R4=13, R5=13, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 292
  Reg State: R1=1052, R2=1252, R3=26, R4=13, R5=13, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 293
  Reg State: R1=1052, R2=1252, R3=26, R4=13, R5=13, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 294
  Reg State: R1=1052, R2=1252, R3=26, R4=13, R5=13, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 295
  Reg State: R1=1052, R2=1252, R3=26, R4=13, R5=13, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 296
  Reg State: R1=1052, R2=1252, R3=28, R4=13, R5=13, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 297
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=13, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 298
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=13, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 299
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=13, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 300
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 301
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 302
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=1, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 303
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=0, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 304
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=0, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 305
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=0, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 306
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=0, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 307
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=0, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 308
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=0, R7=7, R8=182, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 309
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=0, R7=7, R8=210, R9=91, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 310
  Reg State: R1=1052, R2=1252, R3=28, R4=14, R5=14, R6=0, R7=7, R8=210, R9=105, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 311
  Reg State: R1=1056, R2=1252, R3=28, R4=14, R5=14, R6=0, R7=7, R8=210, R9=105, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 312
  Reg State: R1=1056, R2=1256, R3=28, R4=14, R5=14, R6=0, R7=7, R8=210, R9=105, R10=13, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 313
  Reg State: R1=1056, R2=1256, R3=28, R4=14, R5=14, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 314
  Reg State: R1=1056, R2=1256, R3=28, R4=14, R5=14, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 315
  Reg State: R1=1056, R2=1256, R3=28, R4=14, R5=14, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 316
  Reg State: R1=1056, R2=1256, R3=28, R4=14, R5=14, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 317
  Reg State: R1=1056, R2=1256, R3=28, R4=14, R5=14, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 318
  Reg State: R1=1056, R2=1256, R3=30, R4=14, R5=14, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 319
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=14, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 320
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=14, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 321
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=14, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 322
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=15, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 323
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=15, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 324
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=15, R6=0, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 325
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=15, R6=1, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 326
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=15, R6=1, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 327
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=15, R6=1, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 328
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=15, R6=1, R7=7, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 329
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=15, R6=1, R7=8, R8=210, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 330
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=15, R6=1, R7=8, R8=240, R9=105, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 331
  Reg State: R1=1056, R2=1256, R3=30, R4=15, R5=15, R6=1, R7=8, R8=240, R9=120, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 332
  Reg State: R1=1060, R2=1256, R3=30, R4=15, R5=15, R6=1, R7=8, R8=240, R9=120, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 333
  Reg State: R1=1060, R2=1260, R3=30, R4=15, R5=15, R6=1, R7=8, R8=240, R9=120, R10=14, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 334
  Reg State: R1=1060, R2=1260, R3=30, R4=15, R5=15, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 335
  Reg State: R1=1060, R2=1260, R3=30, R4=15, R5=15, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 336
  Reg State: R1=1060, R2=1260, R3=30, R4=15, R5=15, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 337
  Reg State: R1=1060, R2=1260, R3=30, R4=15, R5=15, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 338
  Reg State: R1=1060, R2=1260, R3=30, R4=15, R5=15, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 339
  Reg State: R1=1060, R2=1260, R3=32, R4=15, R5=15, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 340
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=15, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 341
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=15, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 342
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=15, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 343
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 344
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 345
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=1, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 346
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=0, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 347
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=0, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 348
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=0, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 349
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=0, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 350
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=0, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 351
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=0, R7=8, R8=240, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 352
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=0, R7=8, R8=272, R9=120, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 353
  Reg State: R1=1060, R2=1260, R3=32, R4=16, R5=16, R6=0, R7=8, R8=272, R9=136, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 354
  Reg State: R1=1064, R2=1260, R3=32, R4=16, R5=16, R6=0, R7=8, R8=272, R9=136, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 355
  Reg State: R1=1064, R2=1264, R3=32, R4=16, R5=16, R6=0, R7=8, R8=272, R9=136, R10=15, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 356
  Reg State: R1=1064, R2=1264, R3=32, R4=16, R5=16, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 357
  Reg State: R1=1064, R2=1264, R3=32, R4=16, R5=16, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 358
  Reg State: R1=1064, R2=1264, R3=32, R4=16, R5=16, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 359
  Reg State: R1=1064, R2=1264, R3=32, R4=16, R5=16, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 360
  Reg State: R1=1064, R2=1264, R3=32, R4=16, R5=16, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 361
  Reg State: R1=1064, R2=1264, R3=34, R4=16, R5=16, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 362
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=16, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 363
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=16, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 364
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=16, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 365
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=17, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 366
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=17, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 367
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=17, R6=0, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 368
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=17, R6=1, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 369
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=17, R6=1, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 370
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=17, R6=1, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 371
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=17, R6=1, R7=8, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 372
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=17, R6=1, R7=9, R8=272, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 373
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=17, R6=1, R7=9, R8=306, R9=136, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 374
  Reg State: R1=1064, R2=1264, R3=34, R4=17, R5=17, R6=1, R7=9, R8=306, R9=153, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 375
  Reg State: R1=1068, R2=1264, R3=34, R4=17, R5=17, R6=1, R7=9, R8=306, R9=153, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 376
  Reg State: R1=1068, R2=1268, R3=34, R4=17, R5=17, R6=1, R7=9, R8=306, R9=153, R10=16, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 377
  Reg State: R1=1068, R2=1268, R3=34, R4=17, R5=17, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 378
  Reg State: R1=1068, R2=1268, R3=34, R4=17, R5=17, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 379
  Reg State: R1=1068, R2=1268, R3=34, R4=17, R5=17, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 380
  Reg State: R1=1068, R2=1268, R3=34, R4=17, R5=17, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 381
  Reg State: R1=1068, R2=1268, R3=34, R4=17, R5=17, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 382
  Reg State: R1=1068, R2=1268, R3=36, R4=17, R5=17, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 383
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=17, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 384
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=17, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 385
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=17, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 386
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 387
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 388
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=1, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 389
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=0, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 390
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=0, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 391
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=0, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 392
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=0, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 393
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=0, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 394
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=0, R7=9, R8=306, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 395
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=0, R7=9, R8=342, R9=153, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 396
  Reg State: R1=1068, R2=1268, R3=36, R4=18, R5=18, R6=0, R7=9, R8=342, R9=171, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 397
  Reg State: R1=1072, R2=1268, R3=36, R4=18, R5=18, R6=0, R7=9, R8=342, R9=171, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 398
  Reg State: R1=1072, R2=1272, R3=36, R4=18, R5=18, R6=0, R7=9, R8=342, R9=171, R10=17, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 399
  Reg State: R1=1072, R2=1272, R3=36, R4=18, R5=18, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 400
  Reg State: R1=1072, R2=1272, R3=36, R4=18, R5=18, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 401
  Reg State: R1=1072, R2=1272, R3=36, R4=18, R5=18, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 402
  Reg State: R1=1072, R2=1272, R3=36, R4=18, R5=18, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 403
  Reg State: R1=1072, R2=1272, R3=36, R4=18, R5=18, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 404
  Reg State: R1=1072, R2=1272, R3=38, R4=18, R5=18, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 405
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=18, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 406
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=18, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 407
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=18, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 408
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=19, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 409
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=19, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 410
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=19, R6=0, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 411
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=19, R6=1, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 412
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=19, R6=1, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 413
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=19, R6=1, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 414
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=19, R6=1, R7=9, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 415
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=19, R6=1, R7=10, R8=342, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 416
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=19, R6=1, R7=10, R8=380, R9=171, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 417
  Reg State: R1=1072, R2=1272, R3=38, R4=19, R5=19, R6=1, R7=10, R8=380, R9=190, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 418
  Reg State: R1=1076, R2=1272, R3=38, R4=19, R5=19, R6=1, R7=10, R8=380, R9=190, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 419
  Reg State: R1=1076, R2=1276, R3=38, R4=19, R5=19, R6=1, R7=10, R8=380, R9=190, R10=18, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 420
  Reg State: R1=1076, R2=1276, R3=38, R4=19, R5=19, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 421
  Reg State: R1=1076, R2=1276, R3=38, R4=19, R5=19, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 422
  Reg State: R1=1076, R2=1276, R3=38, R4=19, R5=19, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 423
  Reg State: R1=1076, R2=1276, R3=38, R4=19, R5=19, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 424
  Reg State: R1=1076, R2=1276, R3=38, R4=19, R5=19, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 425
  Reg State: R1=1076, R2=1276, R3=40, R4=19, R5=19, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 426
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=19, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 427
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=19, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 428
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=19, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 429
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 430
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 431
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=1, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 432
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=0, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 433
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=0, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 434
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=0, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 435
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=0, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 436
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=0, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 437
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=0, R7=10, R8=380, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 438
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=0, R7=10, R8=420, R9=190, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 439
  Reg State: R1=1076, R2=1276, R3=40, R4=20, R5=20, R6=0, R7=10, R8=420, R9=210, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 440
  Reg State: R1=1080, R2=1276, R3=40, R4=20, R5=20, R6=0, R7=10, R8=420, R9=210, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 441
  Reg State: R1=1080, R2=1280, R3=40, R4=20, R5=20, R6=0, R7=10, R8=420, R9=210, R10=19, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 442
  Reg State: R1=1080, R2=1280, R3=40, R4=20, R5=20, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 443
  Reg State: R1=1080, R2=1280, R3=40, R4=20, R5=20, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 444
  Reg State: R1=1080, R2=1280, R3=40, R4=20, R5=20, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 445
  Reg State: R1=1080, R2=1280, R3=40, R4=20, R5=20, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 446
  Reg State: R1=1080, R2=1280, R3=40, R4=20, R5=20, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 447
  Reg State: R1=1080, R2=1280, R3=42, R4=20, R5=20, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 448
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=20, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 449
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=20, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 450
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=20, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 451
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=21, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 452
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=21, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 453
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=21, R6=0, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 454
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=21, R6=1, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 455
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=21, R6=1, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 456
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=21, R6=1, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 457
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=21, R6=1, R7=10, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 458
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=21, R6=1, R7=11, R8=420, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 459
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=21, R6=1, R7=11, R8=462, R9=210, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 460
  Reg State: R1=1080, R2=1280, R3=42, R4=21, R5=21, R6=1, R7=11, R8=462, R9=231, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 461
  Reg State: R1=1084, R2=1280, R3=42, R4=21, R5=21, R6=1, R7=11, R8=462, R9=231, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 462
  Reg State: R1=1084, R2=1284, R3=42, R4=21, R5=21, R6=1, R7=11, R8=462, R9=231, R10=20, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 463
  Reg State: R1=1084, R2=1284, R3=42, R4=21, R5=21, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 464
  Reg State: R1=1084, R2=1284, R3=42, R4=21, R5=21, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 465
  Reg State: R1=1084, R2=1284, R3=42, R4=21, R5=21, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 466
  Reg State: R1=1084, R2=1284, R3=42, R4=21, R5=21, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 467
  Reg State: R1=1084, R2=1284, R3=42, R4=21, R5=21, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 468
  Reg State: R1=1084, R2=1284, R3=44, R4=21, R5=21, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 469
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=21, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 470
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=21, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 471
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=21, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 472
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 473
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 474
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=1, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 475
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=0, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 476
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=0, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 477
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=0, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 478
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=0, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 479
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=0, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 480
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=0, R7=11, R8=462, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 481
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=0, R7=11, R8=506, R9=231, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 482
  Reg State: R1=1084, R2=1284, R3=44, R4=22, R5=22, R6=0, R7=11, R8=506, R9=253, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 483
  Reg State: R1=1088, R2=1284, R3=44, R4=22, R5=22, R6=0, R7=11, R8=506, R9=253, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 484
  Reg State: R1=1088, R2=1288, R3=44, R4=22, R5=22, R6=0, R7=11, R8=506, R9=253, R10=21, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 485
  Reg State: R1=1088, R2=1288, R3=44, R4=22, R5=22, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 486
  Reg State: R1=1088, R2=1288, R3=44, R4=22, R5=22, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 487
  Reg State: R1=1088, R2=1288, R3=44, R4=22, R5=22, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 488
  Reg State: R1=1088, R2=1288, R3=44, R4=22, R5=22, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 489
  Reg State: R1=1088, R2=1288, R3=44, R4=22, R5=22, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 490
  Reg State: R1=1088, R2=1288, R3=46, R4=22, R5=22, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 491
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=22, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 492
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=22, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 493
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=22, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 494
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=23, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 495
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=23, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 496
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=23, R6=0, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 497
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=23, R6=1, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 498
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=23, R6=1, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 499
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=23, R6=1, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 500
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=23, R6=1, R7=11, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 501
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=23, R6=1, R7=12, R8=506, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 502
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=23, R6=1, R7=12, R8=552, R9=253, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 503
  Reg State: R1=1088, R2=1288, R3=46, R4=23, R5=23, R6=1, R7=12, R8=552, R9=276, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 504
  Reg State: R1=1092, R2=1288, R3=46, R4=23, R5=23, R6=1, R7=12, R8=552, R9=276, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 505
  Reg State: R1=1092, R2=1292, R3=46, R4=23, R5=23, R6=1, R7=12, R8=552, R9=276, R10=22, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 506
  Reg State: R1=1092, R2=1292, R3=46, R4=23, R5=23, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 507
  Reg State: R1=1092, R2=1292, R3=46, R4=23, R5=23, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 508
  Reg State: R1=1092, R2=1292, R3=46, R4=23, R5=23, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 509
  Reg State: R1=1092, R2=1292, R3=46, R4=23, R5=23, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 510
  Reg State: R1=1092, R2=1292, R3=46, R4=23, R5=23, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 511
  Reg State: R1=1092, R2=1292, R3=48, R4=23, R5=23, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 512
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=23, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 513
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=23, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 514
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=23, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 515
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 516
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 517
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=1, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 518
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=0, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 519
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=0, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 520
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=0, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 521
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=0, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 522
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=0, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 523
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=0, R7=12, R8=552, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 524
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=0, R7=12, R8=600, R9=276, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 525
  Reg State: R1=1092, R2=1292, R3=48, R4=24, R5=24, R6=0, R7=12, R8=600, R9=300, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 526
  Reg State: R1=1096, R2=1292, R3=48, R4=24, R5=24, R6=0, R7=12, R8=600, R9=300, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 527
  Reg State: R1=1096, R2=1296, R3=48, R4=24, R5=24, R6=0, R7=12, R8=600, R9=300, R10=23, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 528
  Reg State: R1=1096, R2=1296, R3=48, R4=24, R5=24, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 529
  Reg State: R1=1096, R2=1296, R3=48, R4=24, R5=24, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 530
  Reg State: R1=1096, R2=1296, R3=48, R4=24, R5=24, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 531
  Reg State: R1=1096, R2=1296, R3=48, R4=24, R5=24, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 532
  Reg State: R1=1096, R2=1296, R3=48, R4=24, R5=24, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 533
  Reg State: R1=1096, R2=1296, R3=50, R4=24, R5=24, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 534
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=24, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 535
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=24, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 536
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=24, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 537
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=25, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 538
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=25, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 539
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=25, R6=0, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 540
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=25, R6=1, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 541
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=25, R6=1, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 542
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=25, R6=1, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 543
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=25, R6=1, R7=12, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 544
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=25, R6=1, R7=13, R8=600, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 545
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=25, R6=1, R7=13, R8=650, R9=300, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 546
  Reg State: R1=1096, R2=1296, R3=50, R4=25, R5=25, R6=1, R7=13, R8=650, R9=325, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 547
  Reg State: R1=1100, R2=1296, R3=50, R4=25, R5=25, R6=1, R7=13, R8=650, R9=325, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 548
  Reg State: R1=1100, R2=1300, R3=50, R4=25, R5=25, R6=1, R7=13, R8=650, R9=325, R10=24, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 549
  Reg State: R1=1100, R2=1300, R3=50, R4=25, R5=25, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 550
  Reg State: R1=1100, R2=1300, R3=50, R4=25, R5=25, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 551
  Reg State: R1=1100, R2=1300, R3=50, R4=25, R5=25, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 552
  Reg State: R1=1100, R2=1300, R3=50, R4=25, R5=25, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 553
  Reg State: R1=1100, R2=1300, R3=50, R4=25, R5=25, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 554
  Reg State: R1=1100, R2=1300, R3=52, R4=25, R5=25, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 555
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=25, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 556
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=25, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 557
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=25, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 558
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 559
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 560
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=1, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 561
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=0, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 562
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=0, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 563
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=0, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 564
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=0, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 565
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=0, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 566
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=0, R7=13, R8=650, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 567
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=0, R7=13, R8=702, R9=325, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 568
  Reg State: R1=1100, R2=1300, R3=52, R4=26, R5=26, R6=0, R7=13, R8=702, R9=351, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 569
  Reg State: R1=1104, R2=1300, R3=52, R4=26, R5=26, R6=0, R7=13, R8=702, R9=351, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 570
  Reg State: R1=1104, R2=1304, R3=52, R4=26, R5=26, R6=0, R7=13, R8=702, R9=351, R10=25, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 571
  Reg State: R1=1104, R2=1304, R3=52, R4=26, R5=26, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 572
  Reg State: R1=1104, R2=1304, R3=52, R4=26, R5=26, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 573
  Reg State: R1=1104, R2=1304, R3=52, R4=26, R5=26, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 574
  Reg State: R1=1104, R2=1304, R3=52, R4=26, R5=26, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 575
  Reg State: R1=1104, R2=1304, R3=52, R4=26, R5=26, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 576
  Reg State: R1=1104, R2=1304, R3=54, R4=26, R5=26, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 577
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=26, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 578
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=26, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 579
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=26, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 580
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=27, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 581
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=27, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 582
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=27, R6=0, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 583
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=27, R6=1, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 584
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=27, R6=1, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 585
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=27, R6=1, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 586
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=27, R6=1, R7=13, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 587
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=27, R6=1, R7=14, R8=702, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 588
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=27, R6=1, R7=14, R8=756, R9=351, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 589
  Reg State: R1=1104, R2=1304, R3=54, R4=27, R5=27, R6=1, R7=14, R8=756, R9=378, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 590
  Reg State: R1=1108, R2=1304, R3=54, R4=27, R5=27, R6=1, R7=14, R8=756, R9=378, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 591
  Reg State: R1=1108, R2=1308, R3=54, R4=27, R5=27, R6=1, R7=14, R8=756, R9=378, R10=26, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 592
  Reg State: R1=1108, R2=1308, R3=54, R4=27, R5=27, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 593
  Reg State: R1=1108, R2=1308, R3=54, R4=27, R5=27, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 594
  Reg State: R1=1108, R2=1308, R3=54, R4=27, R5=27, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 595
  Reg State: R1=1108, R2=1308, R3=54, R4=27, R5=27, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 596
  Reg State: R1=1108, R2=1308, R3=54, R4=27, R5=27, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 597
  Reg State: R1=1108, R2=1308, R3=56, R4=27, R5=27, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 598
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=27, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 599
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=27, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 600
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=27, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 601
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 602
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 603
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=1, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 604
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=0, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 605
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=0, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 606
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=0, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 607
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=0, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 608
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=0, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 609
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=0, R7=14, R8=756, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 610
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=0, R7=14, R8=812, R9=378, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 611
  Reg State: R1=1108, R2=1308, R3=56, R4=28, R5=28, R6=0, R7=14, R8=812, R9=406, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 612
  Reg State: R1=1112, R2=1308, R3=56, R4=28, R5=28, R6=0, R7=14, R8=812, R9=406, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 613
  Reg State: R1=1112, R2=1312, R3=56, R4=28, R5=28, R6=0, R7=14, R8=812, R9=406, R10=27, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 614
  Reg State: R1=1112, R2=1312, R3=56, R4=28, R5=28, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 615
  Reg State: R1=1112, R2=1312, R3=56, R4=28, R5=28, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 616
  Reg State: R1=1112, R2=1312, R3=56, R4=28, R5=28, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 617
  Reg State: R1=1112, R2=1312, R3=56, R4=28, R5=28, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 618
  Reg State: R1=1112, R2=1312, R3=56, R4=28, R5=28, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 619
  Reg State: R1=1112, R2=1312, R3=58, R4=28, R5=28, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 620
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=28, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 621
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=28, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 622
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=28, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 623
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=29, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 624
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=29, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 625
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=29, R6=0, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 626
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=29, R6=1, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 627
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=29, R6=1, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 628
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=29, R6=1, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 629
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=29, R6=1, R7=14, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 630
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=29, R6=1, R7=15, R8=812, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 631
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=29, R6=1, R7=15, R8=870, R9=406, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 632
  Reg State: R1=1112, R2=1312, R3=58, R4=29, R5=29, R6=1, R7=15, R8=870, R9=435, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 633
  Reg State: R1=1116, R2=1312, R3=58, R4=29, R5=29, R6=1, R7=15, R8=870, R9=435, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 634
  Reg State: R1=1116, R2=1316, R3=58, R4=29, R5=29, R6=1, R7=15, R8=870, R9=435, R10=28, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 635
  Reg State: R1=1116, R2=1316, R3=58, R4=29, R5=29, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 636
  Reg State: R1=1116, R2=1316, R3=58, R4=29, R5=29, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 637
  Reg State: R1=1116, R2=1316, R3=58, R4=29, R5=29, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 638
  Reg State: R1=1116, R2=1316, R3=58, R4=29, R5=29, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 639
  Reg State: R1=1116, R2=1316, R3=58, R4=29, R5=29, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 640
  Reg State: R1=1116, R2=1316, R3=60, R4=29, R5=29, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 641
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=29, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 642
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=29, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 643
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=29, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 644
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 645
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 646
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=1, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 647
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=0, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 648
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=0, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 649
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=0, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 650
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=0, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 651
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=0, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 652
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=0, R7=15, R8=870, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 653
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=0, R7=15, R8=930, R9=435, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 654
  Reg State: R1=1116, R2=1316, R3=60, R4=30, R5=30, R6=0, R7=15, R8=930, R9=465, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 655
  Reg State: R1=1120, R2=1316, R3=60, R4=30, R5=30, R6=0, R7=15, R8=930, R9=465, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 656
  Reg State: R1=1120, R2=1320, R3=60, R4=30, R5=30, R6=0, R7=15, R8=930, R9=465, R10=29, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 657
  Reg State: R1=1120, R2=1320, R3=60, R4=30, R5=30, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 658
  Reg State: R1=1120, R2=1320, R3=60, R4=30, R5=30, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 659
  Reg State: R1=1120, R2=1320, R3=60, R4=30, R5=30, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 660
  Reg State: R1=1120, R2=1320, R3=60, R4=30, R5=30, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 661
  Reg State: R1=1120, R2=1320, R3=60, R4=30, R5=30, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 662
  Reg State: R1=1120, R2=1320, R3=62, R4=30, R5=30, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 663
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=30, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 664
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=30, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 665
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=30, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 666
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=31, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 667
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=31, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 668
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=31, R6=0, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 669
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=31, R6=1, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 670
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=31, R6=1, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 671
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=31, R6=1, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 672
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=31, R6=1, R7=15, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 673
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=31, R6=1, R7=16, R8=930, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 674
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=31, R6=1, R7=16, R8=992, R9=465, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 675
  Reg State: R1=1120, R2=1320, R3=62, R4=31, R5=31, R6=1, R7=16, R8=992, R9=496, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 676
  Reg State: R1=1124, R2=1320, R3=62, R4=31, R5=31, R6=1, R7=16, R8=992, R9=496, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 677
  Reg State: R1=1124, R2=1324, R3=62, R4=31, R5=31, R6=1, R7=16, R8=992, R9=496, R10=30, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 678
  Reg State: R1=1124, R2=1324, R3=62, R4=31, R5=31, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 679
  Reg State: R1=1124, R2=1324, R3=62, R4=31, R5=31, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 680
  Reg State: R1=1124, R2=1324, R3=62, R4=31, R5=31, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 681
  Reg State: R1=1124, R2=1324, R3=62, R4=31, R5=31, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 682
  Reg State: R1=1124, R2=1324, R3=62, R4=31, R5=31, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 683
  Reg State: R1=1124, R2=1324, R3=64, R4=31, R5=31, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 684
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=31, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 685
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=31, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 686
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=31, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 687
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 688
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 689
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=1, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 690
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=0, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 691
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=0, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 692
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=0, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 693
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=0, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 694
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=0, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 695
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=0, R7=16, R8=992, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 696
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=0, R7=16, R8=1056, R9=496, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 697
  Reg State: R1=1124, R2=1324, R3=64, R4=32, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 698
  Reg State: R1=1128, R2=1324, R3=64, R4=32, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 699
  Reg State: R1=1128, R2=1328, R3=64, R4=32, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=31, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 700
  Reg State: R1=1128, R2=1328, R3=64, R4=32, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 701
  Reg State: R1=1128, R2=1328, R3=64, R4=32, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 702
  Reg State: R1=1128, R2=1328, R3=64, R4=32, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 703
  Reg State: R1=1128, R2=1328, R3=64, R4=32, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 704
  Reg State: R1=1128, R2=1328, R3=64, R4=32, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 705
  Reg State: R1=1128, R2=1328, R3=66, R4=32, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 706
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 707
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 708
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=32, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 709
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=33, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 710
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=33, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 711
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=33, R6=0, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 712
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=33, R6=1, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 713
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=33, R6=1, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 714
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=33, R6=1, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 715
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=33, R6=1, R7=16, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 716
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=33, R6=1, R7=17, R8=1056, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 717
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=33, R6=1, R7=17, R8=1122, R9=528, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 718
  Reg State: R1=1128, R2=1328, R3=66, R4=33, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 719
  Reg State: R1=1132, R2=1328, R3=66, R4=33, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 720
  Reg State: R1=1132, R2=1332, R3=66, R4=33, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=32, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 721
  Reg State: R1=1132, R2=1332, R3=66, R4=33, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 722
  Reg State: R1=1132, R2=1332, R3=66, R4=33, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 723
  Reg State: R1=1132, R2=1332, R3=66, R4=33, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 724
  Reg State: R1=1132, R2=1332, R3=66, R4=33, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 725
  Reg State: R1=1132, R2=1332, R3=66, R4=33, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 726
  Reg State: R1=1132, R2=1332, R3=68, R4=33, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 727
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 728
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 729
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=33, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 730
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 731
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 732
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=1, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 733
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 734
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 735
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 736
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 737
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 738
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1122, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 739
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1190, R9=561, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 740
  Reg State: R1=1132, R2=1332, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 741
  Reg State: R1=1136, R2=1332, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 742
  Reg State: R1=1136, R2=1336, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=33, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 743
  Reg State: R1=1136, R2=1336, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 744
  Reg State: R1=1136, R2=1336, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 745
  Reg State: R1=1136, R2=1336, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 746
  Reg State: R1=1136, R2=1336, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 747
  Reg State: R1=1136, R2=1336, R3=68, R4=34, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 748
  Reg State: R1=1136, R2=1336, R3=70, R4=34, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 749
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 750
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 751
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=34, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 752
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=35, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 753
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=35, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 754
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=35, R6=0, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 755
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=35, R6=1, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 756
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=35, R6=1, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 757
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=35, R6=1, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 758
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=35, R6=1, R7=17, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 759
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=35, R6=1, R7=18, R8=1190, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 760
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=35, R6=1, R7=18, R8=1260, R9=595, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 761
  Reg State: R1=1136, R2=1336, R3=70, R4=35, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 762
  Reg State: R1=1140, R2=1336, R3=70, R4=35, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 763
  Reg State: R1=1140, R2=1340, R3=70, R4=35, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=34, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 764
  Reg State: R1=1140, R2=1340, R3=70, R4=35, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 765
  Reg State: R1=1140, R2=1340, R3=70, R4=35, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 766
  Reg State: R1=1140, R2=1340, R3=70, R4=35, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 767
  Reg State: R1=1140, R2=1340, R3=70, R4=35, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 768
  Reg State: R1=1140, R2=1340, R3=70, R4=35, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 769
  Reg State: R1=1140, R2=1340, R3=72, R4=35, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 770
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 771
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 772
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=35, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 773
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 774
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 775
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=1, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 776
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 777
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 778
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 779
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 780
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 781
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1260, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 782
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1332, R9=630, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 783
  Reg State: R1=1140, R2=1340, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 784
  Reg State: R1=1144, R2=1340, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 785
  Reg State: R1=1144, R2=1344, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=35, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 786
  Reg State: R1=1144, R2=1344, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 787
  Reg State: R1=1144, R2=1344, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 788
  Reg State: R1=1144, R2=1344, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 789
  Reg State: R1=1144, R2=1344, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 790
  Reg State: R1=1144, R2=1344, R3=72, R4=36, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 791
  Reg State: R1=1144, R2=1344, R3=74, R4=36, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 792
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 793
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 794
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=36, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 795
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=37, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 796
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=37, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 797
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=37, R6=0, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 798
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=37, R6=1, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 799
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=37, R6=1, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 800
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=37, R6=1, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 801
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=37, R6=1, R7=18, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 802
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=37, R6=1, R7=19, R8=1332, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 803
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=37, R6=1, R7=19, R8=1406, R9=666, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 804
  Reg State: R1=1144, R2=1344, R3=74, R4=37, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 805
  Reg State: R1=1148, R2=1344, R3=74, R4=37, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 806
  Reg State: R1=1148, R2=1348, R3=74, R4=37, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=36, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 807
  Reg State: R1=1148, R2=1348, R3=74, R4=37, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 808
  Reg State: R1=1148, R2=1348, R3=74, R4=37, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 809
  Reg State: R1=1148, R2=1348, R3=74, R4=37, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 810
  Reg State: R1=1148, R2=1348, R3=74, R4=37, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 811
  Reg State: R1=1148, R2=1348, R3=74, R4=37, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 812
  Reg State: R1=1148, R2=1348, R3=76, R4=37, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 813
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 814
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 815
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=37, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 816
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 817
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 818
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=1, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 819
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 820
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 821
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 822
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 823
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 824
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1406, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 825
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1482, R9=703, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 826
  Reg State: R1=1148, R2=1348, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 827
  Reg State: R1=1152, R2=1348, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 828
  Reg State: R1=1152, R2=1352, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=37, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 829
  Reg State: R1=1152, R2=1352, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 830
  Reg State: R1=1152, R2=1352, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 831
  Reg State: R1=1152, R2=1352, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 832
  Reg State: R1=1152, R2=1352, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 833
  Reg State: R1=1152, R2=1352, R3=76, R4=38, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 834
  Reg State: R1=1152, R2=1352, R3=78, R4=38, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 835
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 836
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 837
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=38, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 838
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=39, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 839
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=39, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 840
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=39, R6=0, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 841
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=39, R6=1, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 842
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=39, R6=1, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 843
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=39, R6=1, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 844
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=39, R6=1, R7=19, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 845
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=39, R6=1, R7=20, R8=1482, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 846
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=39, R6=1, R7=20, R8=1560, R9=741, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 847
  Reg State: R1=1152, R2=1352, R3=78, R4=39, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 848
  Reg State: R1=1156, R2=1352, R3=78, R4=39, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 849
  Reg State: R1=1156, R2=1356, R3=78, R4=39, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=38, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 850
  Reg State: R1=1156, R2=1356, R3=78, R4=39, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 851
  Reg State: R1=1156, R2=1356, R3=78, R4=39, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 852
  Reg State: R1=1156, R2=1356, R3=78, R4=39, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 853
  Reg State: R1=1156, R2=1356, R3=78, R4=39, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 854
  Reg State: R1=1156, R2=1356, R3=78, R4=39, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 855
  Reg State: R1=1156, R2=1356, R3=80, R4=39, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 856
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 857
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 858
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=39, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 859
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 860
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 861
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=1, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 862
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 863
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 864
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 865
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 866
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 867
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1560, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 868
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1640, R9=780, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 869
  Reg State: R1=1156, R2=1356, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 870
  Reg State: R1=1160, R2=1356, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 871
  Reg State: R1=1160, R2=1360, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=39, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 872
  Reg State: R1=1160, R2=1360, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 873
  Reg State: R1=1160, R2=1360, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 874
  Reg State: R1=1160, R2=1360, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 875
  Reg State: R1=1160, R2=1360, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 876
  Reg State: R1=1160, R2=1360, R3=80, R4=40, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 877
  Reg State: R1=1160, R2=1360, R3=82, R4=40, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 878
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 879
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 880
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=40, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 881
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=41, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 882
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=41, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 883
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=41, R6=0, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 884
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=41, R6=1, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 885
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=41, R6=1, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 886
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=41, R6=1, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 887
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=41, R6=1, R7=20, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 888
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=41, R6=1, R7=21, R8=1640, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 889
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=41, R6=1, R7=21, R8=1722, R9=820, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 890
  Reg State: R1=1160, R2=1360, R3=82, R4=41, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 891
  Reg State: R1=1164, R2=1360, R3=82, R4=41, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 892
  Reg State: R1=1164, R2=1364, R3=82, R4=41, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=40, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 893
  Reg State: R1=1164, R2=1364, R3=82, R4=41, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 894
  Reg State: R1=1164, R2=1364, R3=82, R4=41, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 895
  Reg State: R1=1164, R2=1364, R3=82, R4=41, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 896
  Reg State: R1=1164, R2=1364, R3=82, R4=41, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 897
  Reg State: R1=1164, R2=1364, R3=82, R4=41, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 898
  Reg State: R1=1164, R2=1364, R3=84, R4=41, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 899
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 900
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 901
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=41, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 902
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 903
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 904
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=1, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 905
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 906
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 907
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 908
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 909
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 910
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1722, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 911
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1806, R9=861, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 912
  Reg State: R1=1164, R2=1364, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 913
  Reg State: R1=1168, R2=1364, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 914
  Reg State: R1=1168, R2=1368, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=41, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 915
  Reg State: R1=1168, R2=1368, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 916
  Reg State: R1=1168, R2=1368, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 917
  Reg State: R1=1168, R2=1368, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 918
  Reg State: R1=1168, R2=1368, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 919
  Reg State: R1=1168, R2=1368, R3=84, R4=42, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 920
  Reg State: R1=1168, R2=1368, R3=86, R4=42, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 921
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 922
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 923
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=42, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 924
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=43, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 925
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=43, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 926
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=43, R6=0, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 927
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=43, R6=1, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 928
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=43, R6=1, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 929
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=43, R6=1, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 930
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=43, R6=1, R7=21, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 931
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=43, R6=1, R7=22, R8=1806, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 932
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=43, R6=1, R7=22, R8=1892, R9=903, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 933
  Reg State: R1=1168, R2=1368, R3=86, R4=43, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 934
  Reg State: R1=1172, R2=1368, R3=86, R4=43, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 935
  Reg State: R1=1172, R2=1372, R3=86, R4=43, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=42, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 936
  Reg State: R1=1172, R2=1372, R3=86, R4=43, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 937
  Reg State: R1=1172, R2=1372, R3=86, R4=43, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 938
  Reg State: R1=1172, R2=1372, R3=86, R4=43, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 939
  Reg State: R1=1172, R2=1372, R3=86, R4=43, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 940
  Reg State: R1=1172, R2=1372, R3=86, R4=43, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 941
  Reg State: R1=1172, R2=1372, R3=88, R4=43, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 942
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 943
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 944
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=43, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 945
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 946
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 947
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=1, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 948
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 949
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 950
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 951
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 952
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 953
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1892, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 954
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1980, R9=946, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 955
  Reg State: R1=1172, R2=1372, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 956
  Reg State: R1=1176, R2=1372, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 957
  Reg State: R1=1176, R2=1376, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=43, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 958
  Reg State: R1=1176, R2=1376, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 959
  Reg State: R1=1176, R2=1376, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 960
  Reg State: R1=1176, R2=1376, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 961
  Reg State: R1=1176, R2=1376, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 962
  Reg State: R1=1176, R2=1376, R3=88, R4=44, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 963
  Reg State: R1=1176, R2=1376, R3=90, R4=44, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 964
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 965
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 966
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=44, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 967
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=45, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 968
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=45, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 969
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=45, R6=0, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 970
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=45, R6=1, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 971
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=45, R6=1, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 972
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=45, R6=1, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 973
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=45, R6=1, R7=22, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 974
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=45, R6=1, R7=23, R8=1980, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 975
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=45, R6=1, R7=23, R8=2070, R9=990, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 976
  Reg State: R1=1176, R2=1376, R3=90, R4=45, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 977
  Reg State: R1=1180, R2=1376, R3=90, R4=45, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 978
  Reg State: R1=1180, R2=1380, R3=90, R4=45, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=44, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 979
  Reg State: R1=1180, R2=1380, R3=90, R4=45, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 980
  Reg State: R1=1180, R2=1380, R3=90, R4=45, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 981
  Reg State: R1=1180, R2=1380, R3=90, R4=45, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 982
  Reg State: R1=1180, R2=1380, R3=90, R4=45, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 983
  Reg State: R1=1180, R2=1380, R3=90, R4=45, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 984
  Reg State: R1=1180, R2=1380, R3=92, R4=45, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 985
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 986
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 987
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=45, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 988
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 989
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 990
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=1, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 991
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 992
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 993
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 994
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 995
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 996
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2070, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 997
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2162, R9=1035, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 998
  Reg State: R1=1180, R2=1380, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 999
  Reg State: R1=1184, R2=1380, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 1000
  Reg State: R1=1184, R2=1384, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=45, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 1001
  Reg State: R1=1184, R2=1384, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 1002
  Reg State: R1=1184, R2=1384, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 1003
  Reg State: R1=1184, R2=1384, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 1004
  Reg State: R1=1184, R2=1384, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1005
  Reg State: R1=1184, R2=1384, R3=92, R4=46, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1006
  Reg State: R1=1184, R2=1384, R3=94, R4=46, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 1007
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1008
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1009
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=46, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 1010
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=47, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1011
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=47, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1012
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=47, R6=0, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 1013
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=47, R6=1, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 1014
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=47, R6=1, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 1015
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=47, R6=1, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 1016
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=47, R6=1, R7=23, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 1017
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=47, R6=1, R7=24, R8=2162, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 1018
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=47, R6=1, R7=24, R8=2256, R9=1081, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 1019
  Reg State: R1=1184, R2=1384, R3=94, R4=47, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 1020
  Reg State: R1=1188, R2=1384, R3=94, R4=47, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 1021
  Reg State: R1=1188, R2=1388, R3=94, R4=47, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=46, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 1022
  Reg State: R1=1188, R2=1388, R3=94, R4=47, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 1023
  Reg State: R1=1188, R2=1388, R3=94, R4=47, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 1024
  Reg State: R1=1188, R2=1388, R3=94, R4=47, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 1025
  Reg State: R1=1188, R2=1388, R3=94, R4=47, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1026
  Reg State: R1=1188, R2=1388, R3=94, R4=47, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1027
  Reg State: R1=1188, R2=1388, R3=96, R4=47, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 1028
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1029
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1030
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=47, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 1031
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1032
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1033
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=1, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 1034
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 1035
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 1036
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 1037
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 1038
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 1039
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2256, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 1040
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2352, R9=1128, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 1041
  Reg State: R1=1188, R2=1388, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 1042
  Reg State: R1=1192, R2=1388, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 1043
  Reg State: R1=1192, R2=1392, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=47, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 1044
  Reg State: R1=1192, R2=1392, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 1045
  Reg State: R1=1192, R2=1392, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 1046
  Reg State: R1=1192, R2=1392, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 1047
  Reg State: R1=1192, R2=1392, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1048
  Reg State: R1=1192, R2=1392, R3=96, R4=48, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1049
  Reg State: R1=1192, R2=1392, R3=98, R4=48, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 1050
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1051
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1052
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=48, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 1053
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=49, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1054
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=49, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1055
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=49, R6=0, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 1056
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=49, R6=1, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 1057
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=49, R6=1, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=ADDI, MEM=BZ, WB=NOP
Pipeline PC: 68
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 1058
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=49, R6=1, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=ADDI, WB=BZ
Pipeline PC: 72
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 1059
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=49, R6=1, R7=24, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=ADDI
Pipeline PC: 76
SIMULATE_INSTRUCTION called with PC (arch before this instr)=56, Opcode=0x1, rs=7, rt=7, rd=0, imm=1
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 1060
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=49, R6=1, R7=25, R8=2352, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 1061
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=49, R6=1, R7=25, R8=2450, R9=1176, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 1062
  Reg State: R1=1192, R2=1392, R3=98, R4=49, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 1063
  Reg State: R1=1196, R2=1392, R3=98, R4=49, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 1064
  Reg State: R1=1196, R2=1396, R3=98, R4=49, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=48, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 1065
  Reg State: R1=1196, R2=1396, R3=98, R4=49, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 1066
  Reg State: R1=1196, R2=1396, R3=98, R4=49, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Fetched instruction at PC: 44. Opcode: 2
Clock cycle: 1067
  Reg State: R1=1196, R2=1396, R3=98, R4=49, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=SUB, ID=LDW, EX=LDW, MEM=BEQ, WB=NOP
Pipeline PC: 48
Fetched instruction at PC: 48. Opcode: 9
Clock cycle: 1068
  Reg State: R1=1196, R2=1396, R3=98, R4=49, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=LDW, MEM=LDW, WB=BEQ
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1069
  Reg State: R1=1196, R2=1396, R3=98, R4=49, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=LDW, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=36, Opcode=0xC, rs=1, rt=3, rd=0, imm=0
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1070
  Reg State: R1=1196, R2=1396, R3=100, R4=49, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ANDI, ID=SUB, EX=NOP, MEM=NOP, WB=LDW
Pipeline PC: 52
SIMULATE_INSTRUCTION called with PC (arch before this instr)=40, Opcode=0xC, rs=2, rt=4, rd=0, imm=0
Fetched instruction at PC: 52. Opcode: 14
Clock cycle: 1071
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=SUB, MEM=NOP, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1072
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=SUB, WB=NOP
Pipeline PC: 56
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1073
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=49, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BZ, ID=ANDI, EX=NOP, MEM=NOP, WB=SUB
Pipeline PC: 56
SIMULATE_INSTRUCTION called with PC (arch before this instr)=44, Opcode=0x2, rs=3, rt=4, rd=5, imm=0
Fetched instruction at PC: 56. Opcode: 1
Clock cycle: 1074
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=ANDI, MEM=NOP, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1075
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=ANDI, WB=NOP
Pipeline PC: 60
RAW hazard detected. Stalling pipeline.
Pipeline stalled. Inserting NOP into EX stage.
Clock cycle: 1076
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=1, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=BZ, EX=NOP, MEM=NOP, WB=ANDI
Pipeline PC: 60
SIMULATE_INSTRUCTION called with PC (arch before this instr)=48, Opcode=0x9, rs=5, rt=6, rd=0, imm=1
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 1077
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADDI, EX=BZ, MEM=NOP, WB=NOP
Pipeline PC: 64
  Branch check in EX: PC=52, Opcode=14
Branch taken in EX stage. Flushing IF and ID. New PC: 60
Fetched instruction at PC: 60. Opcode: 0
Clock cycle: 1078
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=NOP, EX=NOP, MEM=BZ, WB=NOP
Pipeline PC: 64
Fetched instruction at PC: 64. Opcode: 0
Clock cycle: 1079
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADD, ID=ADD, EX=NOP, MEM=NOP, WB=BZ
Pipeline PC: 68
SIMULATE_INSTRUCTION called with PC (arch before this instr)=52, Opcode=0xE, rs=6, rt=0, rd=0, imm=2
Fetched instruction at PC: 68. Opcode: 1
Clock cycle: 1080
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADD, EX=ADD, MEM=NOP, WB=NOP
Pipeline PC: 72
Fetched instruction at PC: 72. Opcode: 1
Clock cycle: 1081
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADD, MEM=ADD, WB=NOP
Pipeline PC: 76
Fetched instruction at PC: 76. Opcode: 1
Clock cycle: 1082
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2450, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=ADDI, ID=ADDI, EX=ADDI, MEM=ADD, WB=ADD
Pipeline PC: 80
SIMULATE_INSTRUCTION called with PC (arch before this instr)=60, Opcode=0x0, rs=8, rt=3, rd=8, imm=0
Fetched instruction at PC: 80. Opcode: 16
Clock cycle: 1083
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1225, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=JR, ID=ADDI, EX=ADDI, MEM=ADDI, WB=ADD
Pipeline PC: 84
SIMULATE_INSTRUCTION called with PC (arch before this instr)=64, Opcode=0x0, rs=9, rt=4, rd=9, imm=0
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 1084
  Reg State: R1=1196, R2=1396, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=JR, EX=ADDI, MEM=ADDI, WB=ADDI
Pipeline PC: 88
SIMULATE_INSTRUCTION called with PC (arch before this instr)=68, Opcode=0x1, rs=1, rt=1, rd=0, imm=4
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 1085
  Reg State: R1=1200, R2=1396, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=JR, MEM=ADDI, WB=ADDI
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=72, Opcode=0x1, rs=2, rt=2, rd=0, imm=4
  Branch check in EX: PC=80, Opcode=16
Branch taken in EX stage. Flushing IF and ID. New PC: 32
Fetched instruction at PC: 32. Opcode: 15
Clock cycle: 1086
  Reg State: R1=1200, R2=1400, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=49, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=BEQ, ID=NOP, EX=NOP, MEM=JR, WB=ADDI
Pipeline PC: 36
SIMULATE_INSTRUCTION called with PC (arch before this instr)=76, Opcode=0x1, rs=10, rt=10, rd=0, imm=1
Fetched instruction at PC: 36. Opcode: 12
Clock cycle: 1087
  Reg State: R1=1200, R2=1400, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=50, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=BEQ, EX=NOP, MEM=NOP, WB=JR
Pipeline PC: 40
SIMULATE_INSTRUCTION called with PC (arch before this instr)=80, Opcode=0x10, rs=12, rt=0, rd=0, imm=0
Fetched instruction at PC: 40. Opcode: 12
Clock cycle: 1088
  Reg State: R1=1200, R2=1400, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=50, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=LDW, ID=LDW, EX=BEQ, MEM=NOP, WB=NOP
Pipeline PC: 44
  Branch check in EX: PC=32, Opcode=15
Branch taken in EX stage. Flushing IF and ID. New PC: 84
Fetched instruction at PC: 84. Opcode: 13
Clock cycle: 1089
  Reg State: R1=1200, R2=1400, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=50, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=NOP, EX=NOP, MEM=BEQ, WB=NOP
Pipeline PC: 88
Fetched instruction at PC: 88. Opcode: 13
Clock cycle: 1090
  Reg State: R1=1200, R2=1400, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=50, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=NOP, MEM=NOP, WB=BEQ
Pipeline PC: 92
SIMULATE_INSTRUCTION called with PC (arch before this instr)=32, Opcode=0xF, rs=10, rt=11, rd=0, imm=13
Fetched instruction at PC: 92. Opcode: 13
Clock cycle: 1091
  Reg State: R1=1200, R2=1400, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=50, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=STW, ID=STW, EX=STW, MEM=NOP, WB=NOP
Pipeline PC: 96
HALT instruction fetched. Stopping further fetches.
Fetched instruction at PC: 96. Opcode: 17
Clock cycle: 1092
  Reg State: R1=1200, R2=1400, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=50, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=HALT, ID=STW, EX=STW, MEM=STW, WB=NOP
Pipeline PC: 100
Inserting NOP into IF stage because HALT was previously fetched and no stall/flush.
Clock cycle: 1093
  Reg State: R1=1200, R2=1400, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=50, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=NOP, ID=HALT, EX=STW, MEM=STW, WB=STW
Pipeline PC: 100
SIMULATE_INSTRUCTION called with PC (arch before this instr)=84, Opcode=0xD, rs=0, rt=7, rd=0, imm=1400
  EXECUTED STW logic for PC (arch before this instr)=84. About to break.
Inserting NOP into IF stage because HALT was previously fetched and no stall/flush.
Clock cycle: 1094
  Reg State: R1=1200, R2=1400, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=50, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=NOP, ID=NOP, EX=HALT, MEM=STW, WB=STW
Pipeline PC: 100
DEBUG WB (Cycle 1094): PC=88, Opcode in pipeline[WB].instr = 0xD, Expected STW (0x0D)
SIMULATE_INSTRUCTION called with PC (arch before this instr)=88, Opcode=0xD, rs=0, rt=8, rd=0, imm=1404
  EXECUTED STW logic for PC (arch before this instr)=88. About to break.
Inserting NOP into IF stage because HALT was previously fetched and no stall/flush.
Clock cycle: 1095
  Reg State: R1=1200, R2=1400, R3=100, R4=50, R5=50, R6=0, R7=25, R8=2550, R9=1275, R10=50, R11=50, R12=32, R13=0, R14=0, R15=0
Pipeline state: IF=NOP, ID=NOP, EX=NOP, MEM=HALT, WB=STW
Pipeline PC: 100
SIMULATE_INSTRUCTION called with PC (arch before this instr)=92, Opcode=0xD, rs=0, rt=9, rd=0, imm=1408
  EXECUTED STW logic for PC (arch before this instr)=92. About to break.
Inserting NOP into IF stage because HALT was previously fetched and no stall/flush.
Functional simulator output is as follows:

Instruction counts:
Total number of instructions: 638
Arithmetic instructions: 333
Logical instructions: 50
Memory access instructions: 103
Control transfer instructions: 152

Final register state:
Program counter: 100
R1: 1200
R2: 1400
R3: 100
R4: 50
R5: 50
R6: 0
R7: 25
R8: 2550
R9: 1275
R10: 50
R11: 50
R12: 32

Final memory state:
Address: 1400, Contents: 25
Address: 1404, Contents: 2550
Address: 1408, Contents: 1275

Total stalls: 301
Timing Simulator:
Total number of clock cycles: 1095
