|OV7725_Sdram_VGA_Disp
clk_24M => clk_24M.IN2
rst_n => rst_n.IN2
cmos_sclk <= i2c_timing_ctrl:u_i2c_timing_ctrl.i2c_sclk
cmos_sdat <> i2c_timing_ctrl:u_i2c_timing_ctrl.i2c_sdat
cmos_vsync => cmos_vsync.IN1
cmos_href => cmos_href.IN1
cmos_pclk => wfifo_wclk.IN2
cmos_xclk <= CMOS_Capture_RGB565:u_CMOS_Capture_RGB565.cmos_xclk
cmos_data[0] => cmos_data[0].IN1
cmos_data[1] => cmos_data[1].IN1
cmos_data[2] => cmos_data[2].IN1
cmos_data[3] => cmos_data[3].IN1
cmos_data[4] => cmos_data[4].IN1
cmos_data[5] => cmos_data[5].IN1
cmos_data[6] => cmos_data[6].IN1
cmos_data[7] => cmos_data[7].IN1
sdram_clk <= Sdram_Top:Sdram_Top_inst.sdram_clk
sdram_cke <= Sdram_Top:Sdram_Top_inst.sdram_cke
sdram_cs_n <= Sdram_Top:Sdram_Top_inst.sdram_cs_n
sdram_ras_n <= Sdram_Top:Sdram_Top_inst.sdram_ras_n
sdram_cas_n <= Sdram_Top:Sdram_Top_inst.sdram_cas_n
sdram_we_n <= Sdram_Top:Sdram_Top_inst.sdram_we_n
sdram_bank[0] <= Sdram_Top:Sdram_Top_inst.sdram_bank
sdram_bank[1] <= Sdram_Top:Sdram_Top_inst.sdram_bank
sdram_addr[0] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[1] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[2] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[3] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[4] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[5] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[6] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[7] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[8] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[9] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[10] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_addr[11] <= Sdram_Top:Sdram_Top_inst.sdram_addr
sdram_data[0] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[1] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[2] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[3] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[4] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[5] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[6] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[7] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[8] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[9] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[10] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[11] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[12] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[13] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[14] <> Sdram_Top:Sdram_Top_inst.sdram_data
sdram_data[15] <> Sdram_Top:Sdram_Top_inst.sdram_data
lcd_hs <= VGA_Drive:VGA_Drive_inst.lcd_hs
lcd_vs <= VGA_Drive:VGA_Drive_inst.lcd_vs
lcd_blank <= VGA_Drive:VGA_Drive_inst.lcd_blank
lcd_dclk <= VGA_Drive:VGA_Drive_inst.lcd_dclk
lcd_data[0] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[1] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[2] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[3] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[4] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[5] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[6] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[7] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[8] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[9] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[10] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[11] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[12] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[13] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[14] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data
lcd_data[15] <= VGA_Dispaly:VGA_Dispaly_inst.lcd_data


|OV7725_Sdram_VGA_Disp|Clk_Pll:Clk_Pll_inst
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|OV7725_Sdram_VGA_Disp|Clk_Pll:Clk_Pll_inst|altpll:altpll_component
inclk[0] => Clk_Pll_altpll:auto_generated.inclk[0]
inclk[1] => Clk_Pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|OV7725_Sdram_VGA_Disp|Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|OV7725_Sdram_VGA_Disp|i2c_timing_ctrl:u_i2c_timing_ctrl
clk => i2c_rdata[0]~reg0.CLK
clk => i2c_rdata[1]~reg0.CLK
clk => i2c_rdata[2]~reg0.CLK
clk => i2c_rdata[3]~reg0.CLK
clk => i2c_rdata[4]~reg0.CLK
clk => i2c_rdata[5]~reg0.CLK
clk => i2c_rdata[6]~reg0.CLK
clk => i2c_rdata[7]~reg0.CLK
clk => i2c_ack.CLK
clk => i2c_ack3.CLK
clk => i2c_ack2.CLK
clk => i2c_ack1.CLK
clk => i2c_wdata[0].CLK
clk => i2c_wdata[1].CLK
clk => i2c_wdata[2].CLK
clk => i2c_wdata[3].CLK
clk => i2c_wdata[4].CLK
clk => i2c_wdata[5].CLK
clk => i2c_wdata[6].CLK
clk => i2c_wdata[7].CLK
clk => i2c_stream_cnt[0].CLK
clk => i2c_stream_cnt[1].CLK
clk => i2c_stream_cnt[2].CLK
clk => i2c_stream_cnt[3].CLK
clk => i2c_sdat_out.CLK
clk => i2c_config_index[0]~reg0.CLK
clk => i2c_config_index[1]~reg0.CLK
clk => i2c_config_index[2]~reg0.CLK
clk => i2c_config_index[3]~reg0.CLK
clk => i2c_config_index[4]~reg0.CLK
clk => i2c_config_index[5]~reg0.CLK
clk => i2c_config_index[6]~reg0.CLK
clk => i2c_config_index[7]~reg0.CLK
clk => current_state[0].CLK
clk => current_state[1].CLK
clk => current_state[2].CLK
clk => current_state[3].CLK
clk => current_state[4].CLK
clk => i2c_capture_en.CLK
clk => i2c_transfer_en.CLK
clk => i2c_ctrl_clk.CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => clk_cnt[8].CLK
clk => clk_cnt[9].CLK
clk => clk_cnt[10].CLK
clk => clk_cnt[11].CLK
clk => clk_cnt[12].CLK
clk => clk_cnt[13].CLK
clk => clk_cnt[14].CLK
clk => clk_cnt[15].CLK
clk => delay_cnt[0].CLK
clk => delay_cnt[1].CLK
clk => delay_cnt[2].CLK
clk => delay_cnt[3].CLK
clk => delay_cnt[4].CLK
clk => delay_cnt[5].CLK
clk => delay_cnt[6].CLK
clk => delay_cnt[7].CLK
clk => delay_cnt[8].CLK
clk => delay_cnt[9].CLK
clk => delay_cnt[10].CLK
clk => delay_cnt[11].CLK
clk => delay_cnt[12].CLK
clk => delay_cnt[13].CLK
clk => delay_cnt[14].CLK
clk => delay_cnt[15].CLK
clk => delay_cnt[16].CLK
rst_n => i2c_rdata[0]~reg0.ACLR
rst_n => i2c_rdata[1]~reg0.ACLR
rst_n => i2c_rdata[2]~reg0.ACLR
rst_n => i2c_rdata[3]~reg0.ACLR
rst_n => i2c_rdata[4]~reg0.ACLR
rst_n => i2c_rdata[5]~reg0.ACLR
rst_n => i2c_rdata[6]~reg0.ACLR
rst_n => i2c_rdata[7]~reg0.ACLR
rst_n => i2c_ack.PRESET
rst_n => i2c_ack3.PRESET
rst_n => i2c_ack2.PRESET
rst_n => i2c_ack1.PRESET
rst_n => i2c_config_index[0]~reg0.ACLR
rst_n => i2c_config_index[1]~reg0.ACLR
rst_n => i2c_config_index[2]~reg0.ACLR
rst_n => i2c_config_index[3]~reg0.ACLR
rst_n => i2c_config_index[4]~reg0.ACLR
rst_n => i2c_config_index[5]~reg0.ACLR
rst_n => i2c_config_index[6]~reg0.ACLR
rst_n => i2c_config_index[7]~reg0.ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => i2c_capture_en.ACLR
rst_n => i2c_transfer_en.ACLR
rst_n => i2c_ctrl_clk.ACLR
rst_n => clk_cnt[0].ACLR
rst_n => clk_cnt[1].ACLR
rst_n => clk_cnt[2].ACLR
rst_n => clk_cnt[3].ACLR
rst_n => clk_cnt[4].ACLR
rst_n => clk_cnt[5].ACLR
rst_n => clk_cnt[6].ACLR
rst_n => clk_cnt[7].ACLR
rst_n => clk_cnt[8].ACLR
rst_n => clk_cnt[9].ACLR
rst_n => clk_cnt[10].ACLR
rst_n => clk_cnt[11].ACLR
rst_n => clk_cnt[12].ACLR
rst_n => clk_cnt[13].ACLR
rst_n => clk_cnt[14].ACLR
rst_n => clk_cnt[15].ACLR
rst_n => current_state[0].ACLR
rst_n => current_state[1].ACLR
rst_n => current_state[2].ACLR
rst_n => current_state[3].ACLR
rst_n => current_state[4].ACLR
rst_n => i2c_wdata[0].ACLR
rst_n => i2c_wdata[1].ACLR
rst_n => i2c_wdata[2].ACLR
rst_n => i2c_wdata[3].ACLR
rst_n => i2c_wdata[4].ACLR
rst_n => i2c_wdata[5].ACLR
rst_n => i2c_wdata[6].ACLR
rst_n => i2c_wdata[7].ACLR
rst_n => i2c_stream_cnt[0].ACLR
rst_n => i2c_stream_cnt[1].ACLR
rst_n => i2c_stream_cnt[2].ACLR
rst_n => i2c_stream_cnt[3].ACLR
rst_n => i2c_sdat_out.PRESET
i2c_sclk <= i2c_sclk.DB_MAX_OUTPUT_PORT_TYPE
i2c_sdat <> i2c_sdat
i2c_config_size[0] => LessThan4.IN8
i2c_config_size[0] => i2c_config_index.DATAA
i2c_config_size[0] => Equal5.IN7
i2c_config_size[1] => LessThan4.IN7
i2c_config_size[1] => i2c_config_index.DATAA
i2c_config_size[1] => Equal5.IN6
i2c_config_size[2] => LessThan4.IN6
i2c_config_size[2] => i2c_config_index.DATAA
i2c_config_size[2] => Equal5.IN5
i2c_config_size[3] => LessThan4.IN5
i2c_config_size[3] => i2c_config_index.DATAA
i2c_config_size[3] => Equal5.IN4
i2c_config_size[4] => LessThan4.IN4
i2c_config_size[4] => i2c_config_index.DATAA
i2c_config_size[4] => Equal5.IN3
i2c_config_size[5] => LessThan4.IN3
i2c_config_size[5] => i2c_config_index.DATAA
i2c_config_size[5] => Equal5.IN2
i2c_config_size[6] => LessThan4.IN2
i2c_config_size[6] => i2c_config_index.DATAA
i2c_config_size[6] => Equal5.IN1
i2c_config_size[7] => LessThan4.IN1
i2c_config_size[7] => i2c_config_index.DATAA
i2c_config_size[7] => Equal5.IN0
i2c_config_index[0] <= i2c_config_index[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[1] <= i2c_config_index[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[2] <= i2c_config_index[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[3] <= i2c_config_index[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[4] <= i2c_config_index[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[5] <= i2c_config_index[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[6] <= i2c_config_index[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_index[7] <= i2c_config_index[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_config_data[0] => Selector12.IN6
i2c_config_data[1] => Selector11.IN6
i2c_config_data[2] => Selector10.IN6
i2c_config_data[3] => Selector9.IN6
i2c_config_data[4] => Selector8.IN6
i2c_config_data[5] => Selector7.IN6
i2c_config_data[6] => Selector6.IN6
i2c_config_data[7] => Selector5.IN6
i2c_config_data[8] => Selector12.IN5
i2c_config_data[9] => Selector11.IN5
i2c_config_data[10] => Selector10.IN5
i2c_config_data[11] => Selector9.IN5
i2c_config_data[12] => Selector8.IN5
i2c_config_data[13] => Selector7.IN5
i2c_config_data[14] => Selector6.IN5
i2c_config_data[15] => Selector5.IN5
i2c_config_data[16] => Selector12.IN4
i2c_config_data[17] => Selector11.IN4
i2c_config_data[18] => Selector10.IN4
i2c_config_data[19] => Selector9.IN4
i2c_config_data[20] => Selector8.IN4
i2c_config_data[21] => Selector7.IN4
i2c_config_data[22] => Selector6.IN4
i2c_config_data[23] => Selector5.IN4
i2c_config_done <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[0] <= i2c_rdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[1] <= i2c_rdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[2] <= i2c_rdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[3] <= i2c_rdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[4] <= i2c_rdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[5] <= i2c_rdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[6] <= i2c_rdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_rdata[7] <= i2c_rdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config
LUT_INDEX[0] => Decoder0.IN7
LUT_INDEX[1] => Decoder0.IN6
LUT_INDEX[2] => Decoder0.IN5
LUT_INDEX[3] => Decoder0.IN4
LUT_INDEX[4] => Decoder0.IN3
LUT_INDEX[5] => Decoder0.IN2
LUT_INDEX[6] => Decoder0.IN1
LUT_INDEX[7] => Decoder0.IN0
LUT_DATA[0] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[1] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[6] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[7] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[8] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[9] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[10] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[11] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[12] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[13] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[14] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
LUT_DATA[15] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
LUT_SIZE[0] <= <GND>
LUT_SIZE[1] <= <VCC>
LUT_SIZE[2] <= <VCC>
LUT_SIZE[3] <= <GND>
LUT_SIZE[4] <= <GND>
LUT_SIZE[5] <= <GND>
LUT_SIZE[6] <= <VCC>
LUT_SIZE[7] <= <GND>


|OV7725_Sdram_VGA_Disp|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565
clk_cmos => cmos_xclk.DATAIN
rst_n => cmos_fps_rate[0]~reg0.ACLR
rst_n => cmos_fps_rate[1]~reg0.ACLR
rst_n => cmos_fps_rate[2]~reg0.ACLR
rst_n => cmos_fps_rate[3]~reg0.ACLR
rst_n => cmos_fps_rate[4]~reg0.ACLR
rst_n => cmos_fps_rate[5]~reg0.ACLR
rst_n => cmos_fps_rate[6]~reg0.ACLR
rst_n => cmos_fps_rate[7]~reg0.ACLR
rst_n => cmos_fps_cnt2[0].ACLR
rst_n => cmos_fps_cnt2[1].ACLR
rst_n => cmos_fps_cnt2[2].ACLR
rst_n => cmos_fps_cnt2[3].ACLR
rst_n => cmos_fps_cnt2[4].ACLR
rst_n => cmos_fps_cnt2[5].ACLR
rst_n => cmos_fps_cnt2[6].ACLR
rst_n => cmos_fps_cnt2[7].ACLR
rst_n => cmos_fps_cnt2[8].ACLR
rst_n => cmos_href_r[0].ACLR
rst_n => cmos_href_r[1].ACLR
rst_n => cmos_vsync_r[0].ACLR
rst_n => cmos_vsync_r[1].ACLR
rst_n => cmos_fps_cnt[0].ACLR
rst_n => cmos_fps_cnt[1].ACLR
rst_n => cmos_fps_cnt[2].ACLR
rst_n => cmos_fps_cnt[3].ACLR
rst_n => frame_sync_flag.ACLR
rst_n => cmos_frame_data_r[0].ACLR
rst_n => cmos_frame_data_r[1].ACLR
rst_n => cmos_frame_data_r[2].ACLR
rst_n => cmos_frame_data_r[3].ACLR
rst_n => cmos_frame_data_r[4].ACLR
rst_n => cmos_frame_data_r[5].ACLR
rst_n => cmos_frame_data_r[6].ACLR
rst_n => cmos_frame_data_r[7].ACLR
rst_n => cmos_frame_data_r[8].ACLR
rst_n => cmos_frame_data_r[9].ACLR
rst_n => cmos_frame_data_r[10].ACLR
rst_n => cmos_frame_data_r[11].ACLR
rst_n => cmos_frame_data_r[12].ACLR
rst_n => cmos_frame_data_r[13].ACLR
rst_n => cmos_frame_data_r[14].ACLR
rst_n => cmos_frame_data_r[15].ACLR
rst_n => byte_flag.ACLR
rst_n => cmos_data_r[0].ACLR
rst_n => cmos_data_r[1].ACLR
rst_n => cmos_data_r[2].ACLR
rst_n => cmos_data_r[3].ACLR
rst_n => cmos_data_r[4].ACLR
rst_n => cmos_data_r[5].ACLR
rst_n => cmos_data_r[6].ACLR
rst_n => cmos_data_r[7].ACLR
rst_n => byte_flag_r.ACLR
rst_n => delay_cnt[0].ACLR
rst_n => delay_cnt[1].ACLR
rst_n => delay_cnt[2].ACLR
rst_n => delay_cnt[3].ACLR
rst_n => delay_cnt[4].ACLR
rst_n => delay_cnt[5].ACLR
rst_n => delay_cnt[6].ACLR
rst_n => delay_cnt[7].ACLR
rst_n => delay_cnt[8].ACLR
rst_n => delay_cnt[9].ACLR
rst_n => delay_cnt[10].ACLR
rst_n => delay_cnt[11].ACLR
rst_n => delay_cnt[12].ACLR
rst_n => delay_cnt[13].ACLR
rst_n => delay_cnt[14].ACLR
rst_n => delay_cnt[15].ACLR
rst_n => delay_cnt[16].ACLR
rst_n => delay_cnt[17].ACLR
rst_n => delay_cnt[18].ACLR
rst_n => delay_cnt[19].ACLR
rst_n => delay_cnt[20].ACLR
rst_n => delay_cnt[21].ACLR
rst_n => delay_cnt[22].ACLR
rst_n => delay_cnt[23].ACLR
rst_n => delay_cnt[24].ACLR
rst_n => delay_cnt[25].ACLR
rst_n => delay_cnt[26].ACLR
rst_n => delay_cnt[27].ACLR
cmos_pclk => cmos_fps_rate[0]~reg0.CLK
cmos_pclk => cmos_fps_rate[1]~reg0.CLK
cmos_pclk => cmos_fps_rate[2]~reg0.CLK
cmos_pclk => cmos_fps_rate[3]~reg0.CLK
cmos_pclk => cmos_fps_rate[4]~reg0.CLK
cmos_pclk => cmos_fps_rate[5]~reg0.CLK
cmos_pclk => cmos_fps_rate[6]~reg0.CLK
cmos_pclk => cmos_fps_rate[7]~reg0.CLK
cmos_pclk => cmos_fps_cnt2[0].CLK
cmos_pclk => cmos_fps_cnt2[1].CLK
cmos_pclk => cmos_fps_cnt2[2].CLK
cmos_pclk => cmos_fps_cnt2[3].CLK
cmos_pclk => cmos_fps_cnt2[4].CLK
cmos_pclk => cmos_fps_cnt2[5].CLK
cmos_pclk => cmos_fps_cnt2[6].CLK
cmos_pclk => cmos_fps_cnt2[7].CLK
cmos_pclk => cmos_fps_cnt2[8].CLK
cmos_pclk => delay_cnt[0].CLK
cmos_pclk => delay_cnt[1].CLK
cmos_pclk => delay_cnt[2].CLK
cmos_pclk => delay_cnt[3].CLK
cmos_pclk => delay_cnt[4].CLK
cmos_pclk => delay_cnt[5].CLK
cmos_pclk => delay_cnt[6].CLK
cmos_pclk => delay_cnt[7].CLK
cmos_pclk => delay_cnt[8].CLK
cmos_pclk => delay_cnt[9].CLK
cmos_pclk => delay_cnt[10].CLK
cmos_pclk => delay_cnt[11].CLK
cmos_pclk => delay_cnt[12].CLK
cmos_pclk => delay_cnt[13].CLK
cmos_pclk => delay_cnt[14].CLK
cmos_pclk => delay_cnt[15].CLK
cmos_pclk => delay_cnt[16].CLK
cmos_pclk => delay_cnt[17].CLK
cmos_pclk => delay_cnt[18].CLK
cmos_pclk => delay_cnt[19].CLK
cmos_pclk => delay_cnt[20].CLK
cmos_pclk => delay_cnt[21].CLK
cmos_pclk => delay_cnt[22].CLK
cmos_pclk => delay_cnt[23].CLK
cmos_pclk => delay_cnt[24].CLK
cmos_pclk => delay_cnt[25].CLK
cmos_pclk => delay_cnt[26].CLK
cmos_pclk => delay_cnt[27].CLK
cmos_pclk => byte_flag_r.CLK
cmos_pclk => cmos_frame_data_r[0].CLK
cmos_pclk => cmos_frame_data_r[1].CLK
cmos_pclk => cmos_frame_data_r[2].CLK
cmos_pclk => cmos_frame_data_r[3].CLK
cmos_pclk => cmos_frame_data_r[4].CLK
cmos_pclk => cmos_frame_data_r[5].CLK
cmos_pclk => cmos_frame_data_r[6].CLK
cmos_pclk => cmos_frame_data_r[7].CLK
cmos_pclk => cmos_frame_data_r[8].CLK
cmos_pclk => cmos_frame_data_r[9].CLK
cmos_pclk => cmos_frame_data_r[10].CLK
cmos_pclk => cmos_frame_data_r[11].CLK
cmos_pclk => cmos_frame_data_r[12].CLK
cmos_pclk => cmos_frame_data_r[13].CLK
cmos_pclk => cmos_frame_data_r[14].CLK
cmos_pclk => cmos_frame_data_r[15].CLK
cmos_pclk => byte_flag.CLK
cmos_pclk => cmos_data_r[0].CLK
cmos_pclk => cmos_data_r[1].CLK
cmos_pclk => cmos_data_r[2].CLK
cmos_pclk => cmos_data_r[3].CLK
cmos_pclk => cmos_data_r[4].CLK
cmos_pclk => cmos_data_r[5].CLK
cmos_pclk => cmos_data_r[6].CLK
cmos_pclk => cmos_data_r[7].CLK
cmos_pclk => frame_sync_flag.CLK
cmos_pclk => cmos_fps_cnt[0].CLK
cmos_pclk => cmos_fps_cnt[1].CLK
cmos_pclk => cmos_fps_cnt[2].CLK
cmos_pclk => cmos_fps_cnt[3].CLK
cmos_pclk => cmos_href_r[0].CLK
cmos_pclk => cmos_href_r[1].CLK
cmos_pclk => cmos_vsync_r[0].CLK
cmos_pclk => cmos_vsync_r[1].CLK
cmos_xclk <= clk_cmos.DB_MAX_OUTPUT_PORT_TYPE
cmos_vsync => cmos_vsync_r[0].DATAIN
cmos_href => byte_flag.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_data_r.OUTPUTSELECT
cmos_href => cmos_href_r[0].DATAIN
cmos_href => cmos_frame_data_r[15].ENA
cmos_href => cmos_frame_data_r[14].ENA
cmos_href => cmos_frame_data_r[13].ENA
cmos_href => cmos_frame_data_r[12].ENA
cmos_href => cmos_frame_data_r[11].ENA
cmos_href => cmos_frame_data_r[10].ENA
cmos_href => cmos_frame_data_r[9].ENA
cmos_href => cmos_frame_data_r[8].ENA
cmos_href => cmos_frame_data_r[7].ENA
cmos_href => cmos_frame_data_r[6].ENA
cmos_href => cmos_frame_data_r[5].ENA
cmos_href => cmos_frame_data_r[4].ENA
cmos_href => cmos_frame_data_r[3].ENA
cmos_href => cmos_frame_data_r[2].ENA
cmos_href => cmos_frame_data_r[1].ENA
cmos_href => cmos_frame_data_r[0].ENA
cmos_data[0] => cmos_frame_data_r.DATAB
cmos_data[0] => cmos_data_r.DATAB
cmos_data[1] => cmos_frame_data_r.DATAB
cmos_data[1] => cmos_data_r.DATAB
cmos_data[2] => cmos_frame_data_r.DATAB
cmos_data[2] => cmos_data_r.DATAB
cmos_data[3] => cmos_frame_data_r.DATAB
cmos_data[3] => cmos_data_r.DATAB
cmos_data[4] => cmos_frame_data_r.DATAB
cmos_data[4] => cmos_data_r.DATAB
cmos_data[5] => cmos_frame_data_r.DATAB
cmos_data[5] => cmos_data_r.DATAB
cmos_data[6] => cmos_frame_data_r.DATAB
cmos_data[6] => cmos_data_r.DATAB
cmos_data[7] => cmos_frame_data_r.DATAB
cmos_data[7] => cmos_data_r.DATAB
cmos_frame_vsync <= cmos_frame_vsync.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_href <= cmos_frame_href.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[0] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[1] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[2] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[3] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[4] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[5] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[6] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[7] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[8] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[9] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[10] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[11] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[12] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[13] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[14] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_data[15] <= cmos_frame_data.DB_MAX_OUTPUT_PORT_TYPE
cmos_frame_clken <= cmos_frame_clken.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[0] <= cmos_fps_rate[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[1] <= cmos_fps_rate[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[2] <= cmos_fps_rate[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[3] <= cmos_fps_rate[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[4] <= cmos_fps_rate[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[5] <= cmos_fps_rate[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[6] <= cmos_fps_rate[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cmos_fps_rate[7] <= cmos_fps_rate[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst
clk => clk.IN7
rst_n => rst_n.IN5
sdram_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
sdram_cs_n <= sdram_cmd[3].DB_MAX_OUTPUT_PORT_TYPE
sdram_ras_n <= sdram_cmd[2].DB_MAX_OUTPUT_PORT_TYPE
sdram_cas_n <= sdram_cmd[1].DB_MAX_OUTPUT_PORT_TYPE
sdram_we_n <= sdram_cmd[0].DB_MAX_OUTPUT_PORT_TYPE
sdram_bank[0] <= sdram_bank.DB_MAX_OUTPUT_PORT_TYPE
sdram_bank[1] <= sdram_bank.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data[0] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[0] <> sdram_data[0]
sdram_data[1] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[1] <> sdram_data[1]
sdram_data[2] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[2] <> sdram_data[2]
sdram_data[3] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[3] <> sdram_data[3]
sdram_data[4] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[4] <> sdram_data[4]
sdram_data[5] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[5] <> sdram_data[5]
sdram_data[6] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[6] <> sdram_data[6]
sdram_data[7] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[7] <> sdram_data[7]
sdram_data[8] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[8] <> sdram_data[8]
sdram_data[9] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[9] <> sdram_data[9]
sdram_data[10] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[10] <> sdram_data[10]
sdram_data[11] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[11] <> sdram_data[11]
sdram_data[12] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[12] <> sdram_data[12]
sdram_data[13] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[13] <> sdram_data[13]
sdram_data[14] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[14] <> sdram_data[14]
sdram_data[15] <> Sdram_Read:Sdram_Read_inst.rd_data
sdram_data[15] <> sdram_data[15]
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
wfifo_wclk => wfifo_wclk.IN1
wfifo_wr_en => wfifo_wr_en.IN1
wfifo_wr_data[0] => wfifo_wr_data[0].IN1
wfifo_wr_data[1] => wfifo_wr_data[1].IN1
wfifo_wr_data[2] => wfifo_wr_data[2].IN1
wfifo_wr_data[3] => wfifo_wr_data[3].IN1
wfifo_wr_data[4] => wfifo_wr_data[4].IN1
wfifo_wr_data[5] => wfifo_wr_data[5].IN1
wfifo_wr_data[6] => wfifo_wr_data[6].IN1
wfifo_wr_data[7] => wfifo_wr_data[7].IN1
wfifo_wr_data[8] => wfifo_wr_data[8].IN1
wfifo_wr_data[9] => wfifo_wr_data[9].IN1
wfifo_wr_data[10] => wfifo_wr_data[10].IN1
wfifo_wr_data[11] => wfifo_wr_data[11].IN1
wfifo_wr_data[12] => wfifo_wr_data[12].IN1
wfifo_wr_data[13] => wfifo_wr_data[13].IN1
wfifo_wr_data[14] => wfifo_wr_data[14].IN1
wfifo_wr_data[15] => wfifo_wr_data[15].IN1
rfifo_rclk => rfifo_rclk.IN1
rfifo_rd_en => rfifo_rd_en.IN1
rfifo_rd_data[0] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[1] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[2] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[3] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[4] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[5] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[6] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[7] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[8] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[9] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[10] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[11] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[12] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[13] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[14] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_data[15] <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_data
rfifo_rd_ready <= Auto_Write_Read:Auto_Write_Read_inst.rfifo_rd_ready
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst
clk => sdram_cmd[0]~reg0.CLK
clk => sdram_cmd[1]~reg0.CLK
clk => sdram_cmd[2]~reg0.CLK
clk => sdram_cmd[3]~reg0.CLK
clk => cnt_cmd[0].CLK
clk => cnt_cmd[1].CLK
clk => cnt_cmd[2].CLK
clk => cnt_cmd[3].CLK
clk => cnt_cmd[4].CLK
clk => cnt_cmd[5].CLK
clk => cnt_cmd[6].CLK
clk => cnt_200us[0].CLK
clk => cnt_200us[1].CLK
clk => cnt_200us[2].CLK
clk => cnt_200us[3].CLK
clk => cnt_200us[4].CLK
clk => cnt_200us[5].CLK
clk => cnt_200us[6].CLK
clk => cnt_200us[7].CLK
clk => cnt_200us[8].CLK
clk => cnt_200us[9].CLK
clk => cnt_200us[10].CLK
clk => cnt_200us[11].CLK
clk => cnt_200us[12].CLK
clk => cnt_200us[13].CLK
clk => cnt_200us[14].CLK
rst_n => cnt_200us[0].ACLR
rst_n => cnt_200us[1].ACLR
rst_n => cnt_200us[2].ACLR
rst_n => cnt_200us[3].ACLR
rst_n => cnt_200us[4].ACLR
rst_n => cnt_200us[5].ACLR
rst_n => cnt_200us[6].ACLR
rst_n => cnt_200us[7].ACLR
rst_n => cnt_200us[8].ACLR
rst_n => cnt_200us[9].ACLR
rst_n => cnt_200us[10].ACLR
rst_n => cnt_200us[11].ACLR
rst_n => cnt_200us[12].ACLR
rst_n => cnt_200us[13].ACLR
rst_n => cnt_200us[14].ACLR
rst_n => sdram_cmd[0]~reg0.PRESET
rst_n => sdram_cmd[1]~reg0.PRESET
rst_n => sdram_cmd[2]~reg0.PRESET
rst_n => sdram_cmd[3]~reg0.ACLR
rst_n => cnt_cmd[0].ACLR
rst_n => cnt_cmd[1].ACLR
rst_n => cnt_cmd[2].ACLR
rst_n => cnt_cmd[3].ACLR
rst_n => cnt_cmd[4].ACLR
rst_n => cnt_cmd[5].ACLR
rst_n => cnt_cmd[6].ACLR
sdram_addr[0] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= <GND>
sdram_addr[4] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= <GND>
sdram_addr[7] <= <GND>
sdram_addr[8] <= <GND>
sdram_addr[9] <= <GND>
sdram_addr[10] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= <GND>
sdram_cmd[0] <= sdram_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[1] <= sdram_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[2] <= sdram_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[3] <= sdram_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_end <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst
clk => sdram_cmd[0]~reg0.CLK
clk => sdram_cmd[1]~reg0.CLK
clk => sdram_cmd[2]~reg0.CLK
clk => sdram_cmd[3]~reg0.CLK
clk => cnt_cmd[0].CLK
clk => cnt_cmd[1].CLK
clk => cnt_cmd[2].CLK
clk => cnt_cmd[3].CLK
clk => cnt_cmd[4].CLK
clk => ref_flag.CLK
clk => ref_rq~reg0.CLK
clk => cnt_15us[0].CLK
clk => cnt_15us[1].CLK
clk => cnt_15us[2].CLK
clk => cnt_15us[3].CLK
clk => cnt_15us[4].CLK
clk => cnt_15us[5].CLK
clk => cnt_15us[6].CLK
clk => cnt_15us[7].CLK
clk => cnt_15us[8].CLK
clk => cnt_15us[9].CLK
clk => cnt_15us[10].CLK
clk => cnt_15us[11].CLK
clk => cnt_15us[12].CLK
clk => cnt_15us[13].CLK
rst_n => cnt_15us[0].ACLR
rst_n => cnt_15us[1].ACLR
rst_n => cnt_15us[2].ACLR
rst_n => cnt_15us[3].ACLR
rst_n => cnt_15us[4].ACLR
rst_n => cnt_15us[5].ACLR
rst_n => cnt_15us[6].ACLR
rst_n => cnt_15us[7].ACLR
rst_n => cnt_15us[8].ACLR
rst_n => cnt_15us[9].ACLR
rst_n => cnt_15us[10].ACLR
rst_n => cnt_15us[11].ACLR
rst_n => cnt_15us[12].ACLR
rst_n => cnt_15us[13].ACLR
rst_n => sdram_cmd[0]~reg0.PRESET
rst_n => sdram_cmd[1]~reg0.PRESET
rst_n => sdram_cmd[2]~reg0.PRESET
rst_n => sdram_cmd[3]~reg0.ACLR
rst_n => ref_rq~reg0.ACLR
rst_n => ref_flag.ACLR
rst_n => cnt_cmd[0].ACLR
rst_n => cnt_cmd[1].ACLR
rst_n => cnt_cmd[2].ACLR
rst_n => cnt_cmd[3].ACLR
rst_n => cnt_cmd[4].ACLR
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
init_end => cnt_15us.OUTPUTSELECT
ref_en => ref_flag.OUTPUTSELECT
sdram_cmd[0] <= sdram_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[1] <= sdram_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[2] <= sdram_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[3] <= sdram_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ref_addr[0] <= <GND>
ref_addr[1] <= <GND>
ref_addr[2] <= <GND>
ref_addr[3] <= <GND>
ref_addr[4] <= <GND>
ref_addr[5] <= <GND>
ref_addr[6] <= <GND>
ref_addr[7] <= <GND>
ref_addr[8] <= <GND>
ref_addr[9] <= <GND>
ref_addr[10] <= <VCC>
ref_addr[11] <= <GND>
ref_rq <= ref_rq~reg0.DB_MAX_OUTPUT_PORT_TYPE
ref_end <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst
clk => wr_bank_addr[0]~reg0.CLK
clk => wr_bank_addr[1]~reg0.CLK
clk => burst_cnt_r[0].CLK
clk => burst_cnt_r[1].CLK
clk => burst_cnt_r[2].CLK
clk => burst_cnt_r[3].CLK
clk => burst_cnt_r[4].CLK
clk => burst_cnt_r[5].CLK
clk => burst_cnt_r[6].CLK
clk => burst_cnt_r[7].CLK
clk => burst_cnt_t[0].CLK
clk => burst_cnt_t[1].CLK
clk => burst_cnt_t[2].CLK
clk => burst_cnt_t[3].CLK
clk => burst_cnt_t[4].CLK
clk => burst_cnt_t[5].CLK
clk => burst_cnt_t[6].CLK
clk => burst_cnt_t[7].CLK
clk => wr_end_flag_r.CLK
clk => wr_end_flag~reg0.CLK
clk => wr_end.CLK
clk => row_end.CLK
clk => row_addr[0].CLK
clk => row_addr[1].CLK
clk => row_addr[2].CLK
clk => row_addr[3].CLK
clk => row_addr[4].CLK
clk => row_addr[5].CLK
clk => row_addr[6].CLK
clk => row_addr[7].CLK
clk => row_addr[8].CLK
clk => row_addr[9].CLK
clk => row_addr[10].CLK
clk => row_addr[11].CLK
clk => burst_cnt[0].CLK
clk => burst_cnt[1].CLK
clk => burst_cnt[2].CLK
clk => burst_cnt[3].CLK
clk => burst_cnt[4].CLK
clk => burst_cnt[5].CLK
clk => burst_cnt[6].CLK
clk => burst_cnt[7].CLK
clk => wr_flag.CLK
clk => act_end.CLK
clk => act_cnt[0].CLK
clk => act_cnt[1].CLK
clk => act_cnt[2].CLK
clk => act_cnt[3].CLK
clk => break_cnt[0].CLK
clk => break_cnt[1].CLK
clk => break_cnt[2].CLK
clk => break_cnt[3].CLK
clk => break_cnt[4].CLK
clk => wr_addr[0]~reg0.CLK
clk => wr_addr[1]~reg0.CLK
clk => wr_addr[2]~reg0.CLK
clk => wr_addr[3]~reg0.CLK
clk => wr_addr[4]~reg0.CLK
clk => wr_addr[5]~reg0.CLK
clk => wr_addr[6]~reg0.CLK
clk => wr_addr[7]~reg0.CLK
clk => wr_addr[8]~reg0.CLK
clk => wr_addr[9]~reg0.CLK
clk => wr_addr[10]~reg0.CLK
clk => wr_addr[11]~reg0.CLK
clk => wr_cmd[0]~reg0.CLK
clk => wr_cmd[1]~reg0.CLK
clk => wr_cmd[2]~reg0.CLK
clk => wr_cmd[3]~reg0.CLK
clk => pre_state~1.DATAIN
rst_n => wr_addr[0]~reg0.ACLR
rst_n => wr_addr[1]~reg0.ACLR
rst_n => wr_addr[2]~reg0.ACLR
rst_n => wr_addr[3]~reg0.ACLR
rst_n => wr_addr[4]~reg0.ACLR
rst_n => wr_addr[5]~reg0.ACLR
rst_n => wr_addr[6]~reg0.ACLR
rst_n => wr_addr[7]~reg0.ACLR
rst_n => wr_addr[8]~reg0.ACLR
rst_n => wr_addr[9]~reg0.ACLR
rst_n => wr_addr[10]~reg0.ACLR
rst_n => wr_addr[11]~reg0.ACLR
rst_n => wr_cmd[0]~reg0.PRESET
rst_n => wr_cmd[1]~reg0.PRESET
rst_n => wr_cmd[2]~reg0.PRESET
rst_n => wr_cmd[3]~reg0.ACLR
rst_n => wr_end_flag_r.ACLR
rst_n => wr_end_flag~reg0.ACLR
rst_n => wr_bank_addr[0]~reg0.ACLR
rst_n => wr_bank_addr[1]~reg0.ACLR
rst_n => break_cnt[0].ACLR
rst_n => break_cnt[1].ACLR
rst_n => break_cnt[2].ACLR
rst_n => break_cnt[3].ACLR
rst_n => break_cnt[4].ACLR
rst_n => act_cnt[0].ACLR
rst_n => act_cnt[1].ACLR
rst_n => act_cnt[2].ACLR
rst_n => act_cnt[3].ACLR
rst_n => act_end.ACLR
rst_n => wr_flag.ACLR
rst_n => burst_cnt[0].ACLR
rst_n => burst_cnt[1].ACLR
rst_n => burst_cnt[2].ACLR
rst_n => burst_cnt[3].ACLR
rst_n => burst_cnt[4].ACLR
rst_n => burst_cnt[5].ACLR
rst_n => burst_cnt[6].ACLR
rst_n => burst_cnt[7].ACLR
rst_n => next_state.00001_991.PRESET
rst_n => next_state.00010_980.ACLR
rst_n => next_state.00100_969.ACLR
rst_n => next_state.00101_958.ACLR
rst_n => next_state.00111_947.ACLR
rst_n => row_addr[0].ACLR
rst_n => row_addr[1].ACLR
rst_n => row_addr[2].ACLR
rst_n => row_addr[3].ACLR
rst_n => row_addr[4].ACLR
rst_n => row_addr[5].ACLR
rst_n => row_addr[6].ACLR
rst_n => row_addr[7].ACLR
rst_n => row_addr[8].ACLR
rst_n => row_addr[9].ACLR
rst_n => row_addr[10].ACLR
rst_n => row_addr[11].ACLR
rst_n => row_end.ACLR
rst_n => wr_end.ACLR
rst_n => burst_cnt_r[0].ACLR
rst_n => burst_cnt_r[1].ACLR
rst_n => burst_cnt_r[2].ACLR
rst_n => burst_cnt_r[3].ACLR
rst_n => burst_cnt_r[4].ACLR
rst_n => burst_cnt_r[5].ACLR
rst_n => burst_cnt_r[6].ACLR
rst_n => burst_cnt_r[7].ACLR
rst_n => burst_cnt_t[0].ACLR
rst_n => burst_cnt_t[1].ACLR
rst_n => burst_cnt_t[2].ACLR
rst_n => burst_cnt_t[3].ACLR
rst_n => burst_cnt_t[4].ACLR
rst_n => burst_cnt_t[5].ACLR
rst_n => burst_cnt_t[6].ACLR
rst_n => burst_cnt_t[7].ACLR
rst_n => pre_state~3.DATAIN
wr_trig => Selector1.IN4
wr_trig => Selector0.IN1
wr_en => wr_flag.OUTPUTSELECT
wr_en => Selector2.IN4
wr_en => Selector1.IN1
ref_rq => always1.IN1
ref_rq => always1.IN1
ref_rq => always1.IN1
wr_cmd[0] <= wr_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_cmd[1] <= wr_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_cmd[2] <= wr_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_cmd[3] <= wr_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[0] <= wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[1] <= wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[2] <= wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[3] <= wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[4] <= wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[5] <= wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[6] <= wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[7] <= wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[8] <= wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[9] <= wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[10] <= wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_addr[11] <= wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_rq <= wr_rq.DB_MAX_OUTPUT_PORT_TYPE
wr_end_flag <= wr_end_flag~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_bank_addr[0] <= wr_bank_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_bank_addr[1] <= wr_bank_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_data[0] <= wfifo_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
wr_data[1] <= wfifo_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
wr_data[2] <= wfifo_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
wr_data[3] <= wfifo_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
wr_data[4] <= wfifo_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
wr_data[5] <= wfifo_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
wr_data[6] <= wfifo_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
wr_data[7] <= wfifo_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
wr_data[8] <= wfifo_rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
wr_data[9] <= wfifo_rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
wr_data[10] <= wfifo_rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
wr_data[11] <= wfifo_rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
wr_data[12] <= wfifo_rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
wr_data[13] <= wfifo_rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
wr_data[14] <= wfifo_rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
wr_data[15] <= wfifo_rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
wfifo_rd_en <= wfifo_rd_en.DB_MAX_OUTPUT_PORT_TYPE
wfifo_rd_data[0] => wr_data[0].DATAIN
wfifo_rd_data[1] => wr_data[1].DATAIN
wfifo_rd_data[2] => wr_data[2].DATAIN
wfifo_rd_data[3] => wr_data[3].DATAIN
wfifo_rd_data[4] => wr_data[4].DATAIN
wfifo_rd_data[5] => wr_data[5].DATAIN
wfifo_rd_data[6] => wr_data[6].DATAIN
wfifo_rd_data[7] => wr_data[7].DATAIN
wfifo_rd_data[8] => wr_data[8].DATAIN
wfifo_rd_data[9] => wr_data[9].DATAIN
wfifo_rd_data[10] => wr_data[10].DATAIN
wfifo_rd_data[11] => wr_data[11].DATAIN
wfifo_rd_data[12] => wr_data[12].DATAIN
wfifo_rd_data[13] => wr_data[13].DATAIN
wfifo_rd_data[14] => wr_data[14].DATAIN
wfifo_rd_data[15] => wr_data[15].DATAIN


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst
clk => rd_bank_addr[0]~reg0.CLK
clk => rd_bank_addr[1]~reg0.CLK
clk => rfifo_wr_en_r[0].CLK
clk => rfifo_wr_en_r[1].CLK
clk => rfifo_wr_en_r[2].CLK
clk => rfifo_wr_en_r[3].CLK
clk => burst_cnt_t[0].CLK
clk => burst_cnt_t[1].CLK
clk => burst_cnt_t[2].CLK
clk => burst_cnt_t[3].CLK
clk => burst_cnt_t[4].CLK
clk => burst_cnt_t[5].CLK
clk => burst_cnt_t[6].CLK
clk => burst_cnt_t[7].CLK
clk => rd_end_flag_r[0].CLK
clk => rd_end_flag_r[1].CLK
clk => rd_end_flag_r[2].CLK
clk => rd_end_flag_r[3].CLK
clk => rd_end_flag_r[4].CLK
clk => rd_end.CLK
clk => row_addr[0].CLK
clk => row_addr[1].CLK
clk => row_addr[2].CLK
clk => row_addr[3].CLK
clk => row_addr[4].CLK
clk => row_addr[5].CLK
clk => row_addr[6].CLK
clk => row_addr[7].CLK
clk => row_addr[8].CLK
clk => row_addr[9].CLK
clk => row_addr[10].CLK
clk => row_addr[11].CLK
clk => row_end.CLK
clk => burst_cnt[0].CLK
clk => burst_cnt[1].CLK
clk => burst_cnt[2].CLK
clk => burst_cnt[3].CLK
clk => burst_cnt[4].CLK
clk => burst_cnt[5].CLK
clk => burst_cnt[6].CLK
clk => burst_cnt[7].CLK
clk => rd_flag.CLK
clk => act_end.CLK
clk => act_cnt[0].CLK
clk => act_cnt[1].CLK
clk => act_cnt[2].CLK
clk => act_cnt[3].CLK
clk => break_cnt[0].CLK
clk => break_cnt[1].CLK
clk => rd_addr[0]~reg0.CLK
clk => rd_addr[1]~reg0.CLK
clk => rd_addr[2]~reg0.CLK
clk => rd_addr[3]~reg0.CLK
clk => rd_addr[4]~reg0.CLK
clk => rd_addr[5]~reg0.CLK
clk => rd_addr[6]~reg0.CLK
clk => rd_addr[7]~reg0.CLK
clk => rd_addr[8]~reg0.CLK
clk => rd_addr[9]~reg0.CLK
clk => rd_addr[10]~reg0.CLK
clk => rd_addr[11]~reg0.CLK
clk => rd_cmd[0]~reg0.CLK
clk => rd_cmd[1]~reg0.CLK
clk => rd_cmd[2]~reg0.CLK
clk => rd_cmd[3]~reg0.CLK
clk => pre_state~1.DATAIN
rst_n => rd_addr[0]~reg0.ACLR
rst_n => rd_addr[1]~reg0.ACLR
rst_n => rd_addr[2]~reg0.ACLR
rst_n => rd_addr[3]~reg0.ACLR
rst_n => rd_addr[4]~reg0.ACLR
rst_n => rd_addr[5]~reg0.ACLR
rst_n => rd_addr[6]~reg0.ACLR
rst_n => rd_addr[7]~reg0.ACLR
rst_n => rd_addr[8]~reg0.ACLR
rst_n => rd_addr[9]~reg0.ACLR
rst_n => rd_addr[10]~reg0.ACLR
rst_n => rd_addr[11]~reg0.ACLR
rst_n => rd_cmd[0]~reg0.PRESET
rst_n => rd_cmd[1]~reg0.PRESET
rst_n => rd_cmd[2]~reg0.PRESET
rst_n => rd_cmd[3]~reg0.ACLR
rst_n => rd_end_flag_r[0].ACLR
rst_n => rd_end_flag_r[1].ACLR
rst_n => rd_end_flag_r[2].ACLR
rst_n => rd_end_flag_r[3].ACLR
rst_n => rd_end_flag_r[4].ACLR
rst_n => rd_bank_addr[0]~reg0.PRESET
rst_n => rd_bank_addr[1]~reg0.PRESET
rst_n => rfifo_wr_en_r[0].ACLR
rst_n => rfifo_wr_en_r[1].ACLR
rst_n => rfifo_wr_en_r[2].ACLR
rst_n => rfifo_wr_en_r[3].ACLR
rst_n => break_cnt[0].ACLR
rst_n => break_cnt[1].ACLR
rst_n => act_cnt[0].ACLR
rst_n => act_cnt[1].ACLR
rst_n => act_cnt[2].ACLR
rst_n => act_cnt[3].ACLR
rst_n => act_end.ACLR
rst_n => rd_flag.ACLR
rst_n => burst_cnt[0].ACLR
rst_n => burst_cnt[1].ACLR
rst_n => burst_cnt[2].ACLR
rst_n => burst_cnt[3].ACLR
rst_n => burst_cnt[4].ACLR
rst_n => burst_cnt[5].ACLR
rst_n => burst_cnt[6].ACLR
rst_n => burst_cnt[7].ACLR
rst_n => next_state.00001_977.PRESET
rst_n => next_state.00011_966.ACLR
rst_n => next_state.00100_955.ACLR
rst_n => next_state.00110_944.ACLR
rst_n => next_state.00111_933.ACLR
rst_n => row_end.ACLR
rst_n => row_addr[0].ACLR
rst_n => row_addr[1].ACLR
rst_n => row_addr[2].ACLR
rst_n => row_addr[3].ACLR
rst_n => row_addr[4].ACLR
rst_n => row_addr[5].ACLR
rst_n => row_addr[6].ACLR
rst_n => row_addr[7].ACLR
rst_n => row_addr[8].ACLR
rst_n => row_addr[9].ACLR
rst_n => row_addr[10].ACLR
rst_n => row_addr[11].ACLR
rst_n => rd_end.ACLR
rst_n => burst_cnt_t[0].ACLR
rst_n => burst_cnt_t[1].ACLR
rst_n => burst_cnt_t[2].ACLR
rst_n => burst_cnt_t[3].ACLR
rst_n => burst_cnt_t[4].ACLR
rst_n => burst_cnt_t[5].ACLR
rst_n => burst_cnt_t[6].ACLR
rst_n => burst_cnt_t[7].ACLR
rst_n => pre_state~3.DATAIN
rd_trig => Selector1.IN4
rd_trig => Selector0.IN1
rd_en => rd_flag.OUTPUTSELECT
rd_en => Selector2.IN4
rd_en => Selector1.IN1
ref_rq => always1.IN1
ref_rq => always1.IN1
ref_rq => always12.IN1
ref_rq => always1.IN1
rd_cmd[0] <= rd_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cmd[1] <= rd_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cmd[2] <= rd_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_cmd[3] <= rd_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[0] <= rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[1] <= rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[2] <= rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[3] <= rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[4] <= rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[5] <= rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[6] <= rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[7] <= rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[8] <= rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[9] <= rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[10] <= rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr[11] <= rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_rq <= rd_rq.DB_MAX_OUTPUT_PORT_TYPE
rd_end_flag <= rd_end_flag_r[4].DB_MAX_OUTPUT_PORT_TYPE
rd_bank_addr[0] <= rd_bank_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_bank_addr[1] <= rd_bank_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data[0] => rfifo_wr_data[0].DATAIN
rd_data[1] => rfifo_wr_data[1].DATAIN
rd_data[2] => rfifo_wr_data[2].DATAIN
rd_data[3] => rfifo_wr_data[3].DATAIN
rd_data[4] => rfifo_wr_data[4].DATAIN
rd_data[5] => rfifo_wr_data[5].DATAIN
rd_data[6] => rfifo_wr_data[6].DATAIN
rd_data[7] => rfifo_wr_data[7].DATAIN
rd_data[8] => rfifo_wr_data[8].DATAIN
rd_data[9] => rfifo_wr_data[9].DATAIN
rd_data[10] => rfifo_wr_data[10].DATAIN
rd_data[11] => rfifo_wr_data[11].DATAIN
rd_data[12] => rfifo_wr_data[12].DATAIN
rd_data[13] => rfifo_wr_data[13].DATAIN
rd_data[14] => rfifo_wr_data[14].DATAIN
rd_data[15] => rfifo_wr_data[15].DATAIN
rfifo_wr_en <= rfifo_wr_en_r[3].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[0] <= rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[1] <= rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[2] <= rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[3] <= rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[4] <= rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[5] <= rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[6] <= rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[7] <= rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[8] <= rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[9] <= rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[10] <= rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[11] <= rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[12] <= rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[13] <= rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[14] <= rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
rfifo_wr_data[15] <= rd_data[15].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst
clk => rd_flag.CLK
rst_n => rd_trig_r.ACLR
rst_n => wr_trig~reg0.ACLR
rst_n => rfifo_rd_ready~reg0.ACLR
rst_n => rd_trig_flag.ACLR
rst_n => rfifo_wr_valid.ACLR
wfifo_wclk => wfifo_wclk.IN1
wfifo_wr_en => wfifo_wr_en.IN1
wfifo_wr_data[0] => wfifo_wr_data[0].IN1
wfifo_wr_data[1] => wfifo_wr_data[1].IN1
wfifo_wr_data[2] => wfifo_wr_data[2].IN1
wfifo_wr_data[3] => wfifo_wr_data[3].IN1
wfifo_wr_data[4] => wfifo_wr_data[4].IN1
wfifo_wr_data[5] => wfifo_wr_data[5].IN1
wfifo_wr_data[6] => wfifo_wr_data[6].IN1
wfifo_wr_data[7] => wfifo_wr_data[7].IN1
wfifo_wr_data[8] => wfifo_wr_data[8].IN1
wfifo_wr_data[9] => wfifo_wr_data[9].IN1
wfifo_wr_data[10] => wfifo_wr_data[10].IN1
wfifo_wr_data[11] => wfifo_wr_data[11].IN1
wfifo_wr_data[12] => wfifo_wr_data[12].IN1
wfifo_wr_data[13] => wfifo_wr_data[13].IN1
wfifo_wr_data[14] => wfifo_wr_data[14].IN1
wfifo_wr_data[15] => wfifo_wr_data[15].IN1
wfifo_rclk => wfifo_rclk.IN1
wfifo_rd_en => wfifo_rd_en.IN1
wfifo_rd_data[0] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[1] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[2] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[3] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[4] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[5] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[6] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[7] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[8] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[9] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[10] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[11] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[12] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[13] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[14] <= dfifo_16x512:wfifo_16x512_inst.q
wfifo_rd_data[15] <= dfifo_16x512:wfifo_16x512_inst.q
wr_trig <= wr_trig~reg0.DB_MAX_OUTPUT_PORT_TYPE
rfifo_wclk => rfifo_wclk.IN1
rfifo_wr_en => rfifo_wr_en.IN1
rfifo_wr_data[0] => rfifo_wr_data[0].IN1
rfifo_wr_data[1] => rfifo_wr_data[1].IN1
rfifo_wr_data[2] => rfifo_wr_data[2].IN1
rfifo_wr_data[3] => rfifo_wr_data[3].IN1
rfifo_wr_data[4] => rfifo_wr_data[4].IN1
rfifo_wr_data[5] => rfifo_wr_data[5].IN1
rfifo_wr_data[6] => rfifo_wr_data[6].IN1
rfifo_wr_data[7] => rfifo_wr_data[7].IN1
rfifo_wr_data[8] => rfifo_wr_data[8].IN1
rfifo_wr_data[9] => rfifo_wr_data[9].IN1
rfifo_wr_data[10] => rfifo_wr_data[10].IN1
rfifo_wr_data[11] => rfifo_wr_data[11].IN1
rfifo_wr_data[12] => rfifo_wr_data[12].IN1
rfifo_wr_data[13] => rfifo_wr_data[13].IN1
rfifo_wr_data[14] => rfifo_wr_data[14].IN1
rfifo_wr_data[15] => rfifo_wr_data[15].IN1
rfifo_rclk => rfifo_rclk.IN1
rfifo_rd_en => rfifo_rd_en.IN1
rfifo_rd_data[0] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[1] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[2] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[3] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[4] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[5] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[6] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[7] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[8] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[9] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[10] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[11] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[12] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[13] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[14] <= dfifo_16x512:rfifo_16x512_inst.q
rfifo_rd_data[15] <= dfifo_16x512:rfifo_16x512_inst.q
rd_trig <= rd_trig.DB_MAX_OUTPUT_PORT_TYPE
rfifo_rd_ready <= rfifo_rd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component
data[0] => dcfifo_rof1:auto_generated.data[0]
data[1] => dcfifo_rof1:auto_generated.data[1]
data[2] => dcfifo_rof1:auto_generated.data[2]
data[3] => dcfifo_rof1:auto_generated.data[3]
data[4] => dcfifo_rof1:auto_generated.data[4]
data[5] => dcfifo_rof1:auto_generated.data[5]
data[6] => dcfifo_rof1:auto_generated.data[6]
data[7] => dcfifo_rof1:auto_generated.data[7]
data[8] => dcfifo_rof1:auto_generated.data[8]
data[9] => dcfifo_rof1:auto_generated.data[9]
data[10] => dcfifo_rof1:auto_generated.data[10]
data[11] => dcfifo_rof1:auto_generated.data[11]
data[12] => dcfifo_rof1:auto_generated.data[12]
data[13] => dcfifo_rof1:auto_generated.data[13]
data[14] => dcfifo_rof1:auto_generated.data[14]
data[15] => dcfifo_rof1:auto_generated.data[15]
q[0] <= dcfifo_rof1:auto_generated.q[0]
q[1] <= dcfifo_rof1:auto_generated.q[1]
q[2] <= dcfifo_rof1:auto_generated.q[2]
q[3] <= dcfifo_rof1:auto_generated.q[3]
q[4] <= dcfifo_rof1:auto_generated.q[4]
q[5] <= dcfifo_rof1:auto_generated.q[5]
q[6] <= dcfifo_rof1:auto_generated.q[6]
q[7] <= dcfifo_rof1:auto_generated.q[7]
q[8] <= dcfifo_rof1:auto_generated.q[8]
q[9] <= dcfifo_rof1:auto_generated.q[9]
q[10] <= dcfifo_rof1:auto_generated.q[10]
q[11] <= dcfifo_rof1:auto_generated.q[11]
q[12] <= dcfifo_rof1:auto_generated.q[12]
q[13] <= dcfifo_rof1:auto_generated.q[13]
q[14] <= dcfifo_rof1:auto_generated.q[14]
q[15] <= dcfifo_rof1:auto_generated.q[15]
rdclk => dcfifo_rof1:auto_generated.rdclk
rdreq => dcfifo_rof1:auto_generated.rdreq
wrclk => dcfifo_rof1:auto_generated.wrclk
wrreq => dcfifo_rof1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_rof1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_rof1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_rof1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_rof1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_rof1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_rof1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_rof1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_rof1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_rof1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_rof1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_rof1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_rof1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_rof1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_rof1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_rof1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_rof1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_rof1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_rof1:auto_generated.wrusedw[8]


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated
data[0] => altsyncram_a011:fifo_ram.data_a[0]
data[1] => altsyncram_a011:fifo_ram.data_a[1]
data[2] => altsyncram_a011:fifo_ram.data_a[2]
data[3] => altsyncram_a011:fifo_ram.data_a[3]
data[4] => altsyncram_a011:fifo_ram.data_a[4]
data[5] => altsyncram_a011:fifo_ram.data_a[5]
data[6] => altsyncram_a011:fifo_ram.data_a[6]
data[7] => altsyncram_a011:fifo_ram.data_a[7]
data[8] => altsyncram_a011:fifo_ram.data_a[8]
data[9] => altsyncram_a011:fifo_ram.data_a[9]
data[10] => altsyncram_a011:fifo_ram.data_a[10]
data[11] => altsyncram_a011:fifo_ram.data_a[11]
data[12] => altsyncram_a011:fifo_ram.data_a[12]
data[13] => altsyncram_a011:fifo_ram.data_a[13]
data[14] => altsyncram_a011:fifo_ram.data_a[14]
data[15] => altsyncram_a011:fifo_ram.data_a[15]
q[0] <= altsyncram_a011:fifo_ram.q_b[0]
q[1] <= altsyncram_a011:fifo_ram.q_b[1]
q[2] <= altsyncram_a011:fifo_ram.q_b[2]
q[3] <= altsyncram_a011:fifo_ram.q_b[3]
q[4] <= altsyncram_a011:fifo_ram.q_b[4]
q[5] <= altsyncram_a011:fifo_ram.q_b[5]
q[6] <= altsyncram_a011:fifo_ram.q_b[6]
q[7] <= altsyncram_a011:fifo_ram.q_b[7]
q[8] <= altsyncram_a011:fifo_ram.q_b[8]
q[9] <= altsyncram_a011:fifo_ram.q_b[9]
q[10] <= altsyncram_a011:fifo_ram.q_b[10]
q[11] <= altsyncram_a011:fifo_ram.q_b[11]
q[12] <= altsyncram_a011:fifo_ram.q_b[12]
q[13] <= altsyncram_a011:fifo_ram.q_b[13]
q[14] <= altsyncram_a011:fifo_ram.q_b[14]
q[15] <= altsyncram_a011:fifo_ram.q_b[15]
rdclk => a_graycounter_3p6:rdptr_g1p.clock
rdclk => altsyncram_a011:fifo_ram.clock1
rdclk => dffpipe_909:rs_brp.clock
rdclk => dffpipe_909:rs_bwp.clock
rdclk => alt_synch_pipe_b7d:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_v6c:wrptr_g1p.clock
wrclk => altsyncram_a011:fifo_ram.clock0
wrclk => dffpipe_909:ws_brp.clock
wrclk => dffpipe_909:ws_bwp.clock
wrclk => alt_synch_pipe_c7d:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp
clock => dffpipe_a09:dffpipe13.clock
d[0] => dffpipe_a09:dffpipe13.d[0]
d[1] => dffpipe_a09:dffpipe13.d[1]
d[2] => dffpipe_a09:dffpipe13.d[2]
d[3] => dffpipe_a09:dffpipe13.d[3]
d[4] => dffpipe_a09:dffpipe13.d[4]
d[5] => dffpipe_a09:dffpipe13.d[5]
d[6] => dffpipe_a09:dffpipe13.d[6]
d[7] => dffpipe_a09:dffpipe13.d[7]
d[8] => dffpipe_a09:dffpipe13.d[8]
d[9] => dffpipe_a09:dffpipe13.d[9]
q[0] <= dffpipe_a09:dffpipe13.q[0]
q[1] <= dffpipe_a09:dffpipe13.q[1]
q[2] <= dffpipe_a09:dffpipe13.q[2]
q[3] <= dffpipe_a09:dffpipe13.q[3]
q[4] <= dffpipe_a09:dffpipe13.q[4]
q[5] <= dffpipe_a09:dffpipe13.q[5]
q[6] <= dffpipe_a09:dffpipe13.q[6]
q[7] <= dffpipe_a09:dffpipe13.q[7]
q[8] <= dffpipe_a09:dffpipe13.q[8]
q[9] <= dffpipe_a09:dffpipe13.q[9]


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp
clock => dffpipe_b09:dffpipe16.clock
d[0] => dffpipe_b09:dffpipe16.d[0]
d[1] => dffpipe_b09:dffpipe16.d[1]
d[2] => dffpipe_b09:dffpipe16.d[2]
d[3] => dffpipe_b09:dffpipe16.d[3]
d[4] => dffpipe_b09:dffpipe16.d[4]
d[5] => dffpipe_b09:dffpipe16.d[5]
d[6] => dffpipe_b09:dffpipe16.d[6]
d[7] => dffpipe_b09:dffpipe16.d[7]
d[8] => dffpipe_b09:dffpipe16.d[8]
d[9] => dffpipe_b09:dffpipe16.d[9]
q[0] <= dffpipe_b09:dffpipe16.q[0]
q[1] <= dffpipe_b09:dffpipe16.q[1]
q[2] <= dffpipe_b09:dffpipe16.q[2]
q[3] <= dffpipe_b09:dffpipe16.q[3]
q[4] <= dffpipe_b09:dffpipe16.q[4]
q[5] <= dffpipe_b09:dffpipe16.q[5]
q[6] <= dffpipe_b09:dffpipe16.q[6]
q[7] <= dffpipe_b09:dffpipe16.q[7]
q[8] <= dffpipe_b09:dffpipe16.q[8]
q[9] <= dffpipe_b09:dffpipe16.q[9]


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component
data[0] => dcfifo_rof1:auto_generated.data[0]
data[1] => dcfifo_rof1:auto_generated.data[1]
data[2] => dcfifo_rof1:auto_generated.data[2]
data[3] => dcfifo_rof1:auto_generated.data[3]
data[4] => dcfifo_rof1:auto_generated.data[4]
data[5] => dcfifo_rof1:auto_generated.data[5]
data[6] => dcfifo_rof1:auto_generated.data[6]
data[7] => dcfifo_rof1:auto_generated.data[7]
data[8] => dcfifo_rof1:auto_generated.data[8]
data[9] => dcfifo_rof1:auto_generated.data[9]
data[10] => dcfifo_rof1:auto_generated.data[10]
data[11] => dcfifo_rof1:auto_generated.data[11]
data[12] => dcfifo_rof1:auto_generated.data[12]
data[13] => dcfifo_rof1:auto_generated.data[13]
data[14] => dcfifo_rof1:auto_generated.data[14]
data[15] => dcfifo_rof1:auto_generated.data[15]
q[0] <= dcfifo_rof1:auto_generated.q[0]
q[1] <= dcfifo_rof1:auto_generated.q[1]
q[2] <= dcfifo_rof1:auto_generated.q[2]
q[3] <= dcfifo_rof1:auto_generated.q[3]
q[4] <= dcfifo_rof1:auto_generated.q[4]
q[5] <= dcfifo_rof1:auto_generated.q[5]
q[6] <= dcfifo_rof1:auto_generated.q[6]
q[7] <= dcfifo_rof1:auto_generated.q[7]
q[8] <= dcfifo_rof1:auto_generated.q[8]
q[9] <= dcfifo_rof1:auto_generated.q[9]
q[10] <= dcfifo_rof1:auto_generated.q[10]
q[11] <= dcfifo_rof1:auto_generated.q[11]
q[12] <= dcfifo_rof1:auto_generated.q[12]
q[13] <= dcfifo_rof1:auto_generated.q[13]
q[14] <= dcfifo_rof1:auto_generated.q[14]
q[15] <= dcfifo_rof1:auto_generated.q[15]
rdclk => dcfifo_rof1:auto_generated.rdclk
rdreq => dcfifo_rof1:auto_generated.rdreq
wrclk => dcfifo_rof1:auto_generated.wrclk
wrreq => dcfifo_rof1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= <UNC>
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_rof1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_rof1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_rof1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_rof1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_rof1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_rof1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_rof1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_rof1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_rof1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_rof1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_rof1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_rof1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_rof1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_rof1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_rof1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_rof1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_rof1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_rof1:auto_generated.wrusedw[8]


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated
data[0] => altsyncram_a011:fifo_ram.data_a[0]
data[1] => altsyncram_a011:fifo_ram.data_a[1]
data[2] => altsyncram_a011:fifo_ram.data_a[2]
data[3] => altsyncram_a011:fifo_ram.data_a[3]
data[4] => altsyncram_a011:fifo_ram.data_a[4]
data[5] => altsyncram_a011:fifo_ram.data_a[5]
data[6] => altsyncram_a011:fifo_ram.data_a[6]
data[7] => altsyncram_a011:fifo_ram.data_a[7]
data[8] => altsyncram_a011:fifo_ram.data_a[8]
data[9] => altsyncram_a011:fifo_ram.data_a[9]
data[10] => altsyncram_a011:fifo_ram.data_a[10]
data[11] => altsyncram_a011:fifo_ram.data_a[11]
data[12] => altsyncram_a011:fifo_ram.data_a[12]
data[13] => altsyncram_a011:fifo_ram.data_a[13]
data[14] => altsyncram_a011:fifo_ram.data_a[14]
data[15] => altsyncram_a011:fifo_ram.data_a[15]
q[0] <= altsyncram_a011:fifo_ram.q_b[0]
q[1] <= altsyncram_a011:fifo_ram.q_b[1]
q[2] <= altsyncram_a011:fifo_ram.q_b[2]
q[3] <= altsyncram_a011:fifo_ram.q_b[3]
q[4] <= altsyncram_a011:fifo_ram.q_b[4]
q[5] <= altsyncram_a011:fifo_ram.q_b[5]
q[6] <= altsyncram_a011:fifo_ram.q_b[6]
q[7] <= altsyncram_a011:fifo_ram.q_b[7]
q[8] <= altsyncram_a011:fifo_ram.q_b[8]
q[9] <= altsyncram_a011:fifo_ram.q_b[9]
q[10] <= altsyncram_a011:fifo_ram.q_b[10]
q[11] <= altsyncram_a011:fifo_ram.q_b[11]
q[12] <= altsyncram_a011:fifo_ram.q_b[12]
q[13] <= altsyncram_a011:fifo_ram.q_b[13]
q[14] <= altsyncram_a011:fifo_ram.q_b[14]
q[15] <= altsyncram_a011:fifo_ram.q_b[15]
rdclk => a_graycounter_3p6:rdptr_g1p.clock
rdclk => altsyncram_a011:fifo_ram.clock1
rdclk => dffpipe_909:rs_brp.clock
rdclk => dffpipe_909:rs_bwp.clock
rdclk => alt_synch_pipe_b7d:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_v6c:wrptr_g1p.clock
wrclk => altsyncram_a011:fifo_ram.clock0
wrclk => dffpipe_909:ws_brp.clock
wrclk => dffpipe_909:ws_bwp.clock
wrclk => alt_synch_pipe_c7d:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp
clock => dffpipe_a09:dffpipe13.clock
d[0] => dffpipe_a09:dffpipe13.d[0]
d[1] => dffpipe_a09:dffpipe13.d[1]
d[2] => dffpipe_a09:dffpipe13.d[2]
d[3] => dffpipe_a09:dffpipe13.d[3]
d[4] => dffpipe_a09:dffpipe13.d[4]
d[5] => dffpipe_a09:dffpipe13.d[5]
d[6] => dffpipe_a09:dffpipe13.d[6]
d[7] => dffpipe_a09:dffpipe13.d[7]
d[8] => dffpipe_a09:dffpipe13.d[8]
d[9] => dffpipe_a09:dffpipe13.d[9]
q[0] <= dffpipe_a09:dffpipe13.q[0]
q[1] <= dffpipe_a09:dffpipe13.q[1]
q[2] <= dffpipe_a09:dffpipe13.q[2]
q[3] <= dffpipe_a09:dffpipe13.q[3]
q[4] <= dffpipe_a09:dffpipe13.q[4]
q[5] <= dffpipe_a09:dffpipe13.q[5]
q[6] <= dffpipe_a09:dffpipe13.q[6]
q[7] <= dffpipe_a09:dffpipe13.q[7]
q[8] <= dffpipe_a09:dffpipe13.q[8]
q[9] <= dffpipe_a09:dffpipe13.q[9]


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp
clock => dffpipe_b09:dffpipe16.clock
d[0] => dffpipe_b09:dffpipe16.d[0]
d[1] => dffpipe_b09:dffpipe16.d[1]
d[2] => dffpipe_b09:dffpipe16.d[2]
d[3] => dffpipe_b09:dffpipe16.d[3]
d[4] => dffpipe_b09:dffpipe16.d[4]
d[5] => dffpipe_b09:dffpipe16.d[5]
d[6] => dffpipe_b09:dffpipe16.d[6]
d[7] => dffpipe_b09:dffpipe16.d[7]
d[8] => dffpipe_b09:dffpipe16.d[8]
d[9] => dffpipe_b09:dffpipe16.d[9]
q[0] <= dffpipe_b09:dffpipe16.q[0]
q[1] <= dffpipe_b09:dffpipe16.q[1]
q[2] <= dffpipe_b09:dffpipe16.q[2]
q[3] <= dffpipe_b09:dffpipe16.q[3]
q[4] <= dffpipe_b09:dffpipe16.q[4]
q[5] <= dffpipe_b09:dffpipe16.q[5]
q[6] <= dffpipe_b09:dffpipe16.q[6]
q[7] <= dffpipe_b09:dffpipe16.q[7]
q[8] <= dffpipe_b09:dffpipe16.q[8]
q[9] <= dffpipe_b09:dffpipe16.q[9]


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|OV7725_Sdram_VGA_Disp|VGA_Drive:VGA_Drive_inst
clk => vcnt[0]~reg0.CLK
clk => vcnt[1]~reg0.CLK
clk => vcnt[2]~reg0.CLK
clk => vcnt[3]~reg0.CLK
clk => vcnt[4]~reg0.CLK
clk => vcnt[5]~reg0.CLK
clk => vcnt[6]~reg0.CLK
clk => vcnt[7]~reg0.CLK
clk => vcnt[8]~reg0.CLK
clk => vcnt[9]~reg0.CLK
clk => vcnt[10]~reg0.CLK
clk => vcnt[11]~reg0.CLK
clk => lcd_vsen.CLK
clk => hcnt[0]~reg0.CLK
clk => hcnt[1]~reg0.CLK
clk => hcnt[2]~reg0.CLK
clk => hcnt[3]~reg0.CLK
clk => hcnt[4]~reg0.CLK
clk => hcnt[5]~reg0.CLK
clk => hcnt[6]~reg0.CLK
clk => hcnt[7]~reg0.CLK
clk => hcnt[8]~reg0.CLK
clk => hcnt[9]~reg0.CLK
clk => hcnt[10]~reg0.CLK
clk => hcnt[11]~reg0.CLK
clk => lcd_dclk.DATAIN
rst_n => lcd_vsen.ACLR
rst_n => hcnt[0]~reg0.ACLR
rst_n => hcnt[1]~reg0.ACLR
rst_n => hcnt[2]~reg0.ACLR
rst_n => hcnt[3]~reg0.ACLR
rst_n => hcnt[4]~reg0.ACLR
rst_n => hcnt[5]~reg0.ACLR
rst_n => hcnt[6]~reg0.ACLR
rst_n => hcnt[7]~reg0.ACLR
rst_n => hcnt[8]~reg0.ACLR
rst_n => hcnt[9]~reg0.ACLR
rst_n => hcnt[10]~reg0.ACLR
rst_n => hcnt[11]~reg0.ACLR
rst_n => vcnt[0]~reg0.ACLR
rst_n => vcnt[1]~reg0.ACLR
rst_n => vcnt[2]~reg0.ACLR
rst_n => vcnt[3]~reg0.ACLR
rst_n => vcnt[4]~reg0.ACLR
rst_n => vcnt[5]~reg0.ACLR
rst_n => vcnt[6]~reg0.ACLR
rst_n => vcnt[7]~reg0.ACLR
rst_n => vcnt[8]~reg0.ACLR
rst_n => vcnt[9]~reg0.ACLR
rst_n => vcnt[10]~reg0.ACLR
rst_n => vcnt[11]~reg0.ACLR
lcd_hs <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
lcd_vs <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
lcd_blank <= lcd_blank.DB_MAX_OUTPUT_PORT_TYPE
lcd_dclk <= clk.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[0] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[1] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[2] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[3] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[4] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[5] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[6] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[7] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[8] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[9] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[10] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[11] <= lcd_x.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[0] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[1] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[2] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[3] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[4] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[5] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[6] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[7] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[8] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[9] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[10] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
lcd_y[11] <= lcd_y.DB_MAX_OUTPUT_PORT_TYPE
hcnt[0] <= hcnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[1] <= hcnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[2] <= hcnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[3] <= hcnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[4] <= hcnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[5] <= hcnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[6] <= hcnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[7] <= hcnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[8] <= hcnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[9] <= hcnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[10] <= hcnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hcnt[11] <= hcnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[0] <= vcnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[1] <= vcnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[2] <= vcnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[3] <= vcnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[4] <= vcnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[5] <= vcnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[6] <= vcnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[7] <= vcnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[8] <= vcnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[9] <= vcnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[10] <= vcnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vcnt[11] <= vcnt[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|OV7725_Sdram_VGA_Disp|VGA_Dispaly:VGA_Dispaly_inst
clk => ~NO_FANOUT~
rst_n => ~NO_FANOUT~
lcd_x[0] => ~NO_FANOUT~
lcd_x[1] => ~NO_FANOUT~
lcd_x[2] => ~NO_FANOUT~
lcd_x[3] => ~NO_FANOUT~
lcd_x[4] => ~NO_FANOUT~
lcd_x[5] => ~NO_FANOUT~
lcd_x[6] => ~NO_FANOUT~
lcd_x[7] => ~NO_FANOUT~
lcd_x[8] => ~NO_FANOUT~
lcd_x[9] => ~NO_FANOUT~
lcd_x[10] => ~NO_FANOUT~
lcd_x[11] => ~NO_FANOUT~
lcd_y[0] => ~NO_FANOUT~
lcd_y[1] => ~NO_FANOUT~
lcd_y[2] => ~NO_FANOUT~
lcd_y[3] => ~NO_FANOUT~
lcd_y[4] => ~NO_FANOUT~
lcd_y[5] => ~NO_FANOUT~
lcd_y[6] => ~NO_FANOUT~
lcd_y[7] => ~NO_FANOUT~
lcd_y[8] => ~NO_FANOUT~
lcd_y[9] => ~NO_FANOUT~
lcd_y[10] => ~NO_FANOUT~
lcd_y[11] => ~NO_FANOUT~
hcnt[0] => LessThan0.IN24
hcnt[0] => LessThan1.IN24
hcnt[1] => LessThan0.IN23
hcnt[1] => LessThan1.IN23
hcnt[2] => LessThan0.IN22
hcnt[2] => LessThan1.IN22
hcnt[3] => LessThan0.IN21
hcnt[3] => LessThan1.IN21
hcnt[4] => LessThan0.IN20
hcnt[4] => LessThan1.IN20
hcnt[5] => LessThan0.IN19
hcnt[5] => LessThan1.IN19
hcnt[6] => LessThan0.IN18
hcnt[6] => LessThan1.IN18
hcnt[7] => LessThan0.IN17
hcnt[7] => LessThan1.IN17
hcnt[8] => LessThan0.IN16
hcnt[8] => LessThan1.IN16
hcnt[9] => LessThan0.IN15
hcnt[9] => LessThan1.IN15
hcnt[10] => LessThan0.IN14
hcnt[10] => LessThan1.IN14
hcnt[11] => LessThan0.IN13
hcnt[11] => LessThan1.IN13
vcnt[0] => LessThan2.IN24
vcnt[0] => LessThan3.IN24
vcnt[1] => LessThan2.IN23
vcnt[1] => LessThan3.IN23
vcnt[2] => LessThan2.IN22
vcnt[2] => LessThan3.IN22
vcnt[3] => LessThan2.IN21
vcnt[3] => LessThan3.IN21
vcnt[4] => LessThan2.IN20
vcnt[4] => LessThan3.IN20
vcnt[5] => LessThan2.IN19
vcnt[5] => LessThan3.IN19
vcnt[6] => LessThan2.IN18
vcnt[6] => LessThan3.IN18
vcnt[7] => LessThan2.IN17
vcnt[7] => LessThan3.IN17
vcnt[8] => LessThan2.IN16
vcnt[8] => LessThan3.IN16
vcnt[9] => LessThan2.IN15
vcnt[9] => LessThan3.IN15
vcnt[10] => LessThan2.IN14
vcnt[10] => LessThan3.IN14
vcnt[11] => LessThan2.IN13
vcnt[11] => LessThan3.IN13
dina[0] => lcd_data.DATAB
dina[1] => lcd_data.DATAB
dina[2] => lcd_data.DATAB
dina[3] => lcd_data.DATAB
dina[4] => lcd_data.DATAB
dina[5] => lcd_data.DATAB
dina[6] => lcd_data.DATAB
dina[7] => lcd_data.DATAB
dina[8] => lcd_data.DATAB
dina[9] => lcd_data.DATAB
dina[10] => lcd_data.DATAB
dina[11] => lcd_data.DATAB
dina[12] => lcd_data.DATAB
dina[13] => lcd_data.DATAB
dina[14] => lcd_data.DATAB
dina[15] => lcd_data.DATAB
rfifo_rd_ready => ~NO_FANOUT~
disp_en <= disp_en.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[8] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[9] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[10] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[11] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[12] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[13] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[14] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[15] <= lcd_data.DB_MAX_OUTPUT_PORT_TYPE


