INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sources_1/new/int32_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int32_MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucet/semester/21s-hardware-system-design/Project/proj/V1_Quantization/Verilog/mm_mul/mm_mul.srcs/sim_1/new/tb_int32_MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_int32_MAC
