5 18 1fd81 4 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (write1.vcd) 2 -o (write1.cdd) 2 -v (write1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 write1.v 9 29 1 
2 1 13 13 13 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 11 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 write1.v 13 18 1 
2 2 0 0 0 0 1 4e 1002 0 0 1 18 0 1 0 0 0 0
2 3 15 15 15 50008 1 0 21004 0 0 1 16 0 0
2 4 15 15 15 10001 0 1 1410 0 0 1 1 a
2 5 15 15 15 10008 1 37 16 3 4
2 6 16 16 16 20002 1 0 1008 0 0 32 48 5 0
2 7 16 16 16 10002 2 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 17 17 17 50008 1 0 21008 0 0 1 16 1 0
2 9 17 17 17 10001 0 1 1410 0 0 1 1 a
2 10 17 17 17 10008 1 37 1a 8 9
4 2 11 5 5 2
4 5 0 7 7 2
4 7 0 10 0 2
4 10 0 0 0 2
3 1 main.u$1 "main.u$1" 0 write1.v 20 27 1 
