// Seed: 726244164
module module_0 (
    output wor   id_0,
    input  wire  id_1,
    input  uwire id_2,
    output wor   id_3,
    input  wor   id_4,
    output uwire id_5,
    output tri0  id_6,
    output wor   id_7,
    input  uwire id_8,
    output tri   id_9
);
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4
);
  always @(negedge id_2) begin
    $display;
  end
  assign id_3 = 1;
  wire id_6;
  module_0(
      id_3, id_4, id_2, id_3, id_2, id_3, id_3, id_3, id_2, id_3
  );
endmodule
