Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id C9E9A3BB49D
	for <lists+linux-kernel@lfdr.de>; Mon,  5 Jul 2021 03:21:43 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S229873AbhGEBYP (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Sun, 4 Jul 2021 21:24:15 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46612 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S229549AbhGEBYN (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sun, 4 Jul 2021 21:24:13 -0400
Received: from mail-pl1-x635.google.com (mail-pl1-x635.google.com [IPv6:2607:f8b0:4864:20::635])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D482AC061574;
        Sun,  4 Jul 2021 18:21:36 -0700 (PDT)
Received: by mail-pl1-x635.google.com with SMTP id i13so9340847plb.10;
        Sun, 04 Jul 2021 18:21:36 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20161025;
        h=from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=ua7jcnq1KkRupY4R+8sEqCnGnigSamk+j60c3bJxSG8=;
        b=dyo8sBcS4fozURQM/triuUvbedJSXJ0BxZEZYQxaMw6H54+B78KpDEj6VuEFOddkrc
         Vo/Oag/n0obE9jUerQkHzSaDYh4SJH9WqrmhzaEzTK2o/Nhw/YGUlFM6ohHinWZC9HjK
         zki9bYFLcsyRiOKHQpkDAlb3tr8ogcJQFLIs9CK92P2hMp4NTXjdL7j2MCEHD5xXXoZR
         GlU5V1IMVYMDCg76Hb8xVaz36BGT8lk4w4pnsF8No7RTxweeexKz5VmIhzoB7V3/brje
         PA9aUOFPwhG2dPiYK0PLzW9d4OKTVajx1cMMUQvpq1KZBmd2xesVn2NPNEVHxGZBopy0
         m1uw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=ua7jcnq1KkRupY4R+8sEqCnGnigSamk+j60c3bJxSG8=;
        b=hr8Dsdx0v7El+SALnLJsUPs6WLxbFBPAUVTGAm+5ovf+tUg0QgYF5VsvKf0KVIKGpF
         WprJt4PTJXMGqkEPTcfjyhq+72jG1UcrMpsM/V4302fZhBh5nKt9s+2y75LpMrFE8sDW
         GE7QIM4ltNxBpTAB2wCFbaAg6Wsu6NQO/z9FWaFC910JzdGWF7SiRkVSg0A9myVUSlRE
         AmdPEHM64z25PFKxucuI2nLt5Np1YTsYKHv0oUZZpOJAq9oaGCFpqfU9WxK/0Pu8ZbLV
         dgwZBYI7797FI6ZKbX5HrA60U/cc2m3cnpUwkdwDfn9IO5mg3jPQYPRm+KoCXR7/UxvX
         O2cQ==
X-Gm-Message-State: AOAM530DUtWcaYp9jnyqSq1AG9tIJJ+7yjILAvsme9noOV41dm8kAGMw
        Wa/NhhCo823SfZZBVrioplc=
X-Google-Smtp-Source: ABdhPJz2DLe8aiwoOzXDcuaV7Mx9e4NA0b3eQBHvR3EpbruCEhv+PTtp3om+jpf673YtSdyQS0b7GQ==
X-Received: by 2002:a17:90a:7d06:: with SMTP id g6mr12405181pjl.91.1625448096309;
        Sun, 04 Jul 2021 18:21:36 -0700 (PDT)
Received: from ubuntu.localdomain ([103.220.76.197])
        by smtp.gmail.com with ESMTPSA id q67sm10677104pfb.8.2021.07.04.18.21.31
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Sun, 04 Jul 2021 18:21:35 -0700 (PDT)
From:   gushengxian <gushengxian507419@gmail.com>
To:     rth@twiddle.net, ink@jurassic.park.msu.ru, mattst88@gmail.com,
        peterz@infradead.org, mingo@redhat.com, acme@kernel.org,
        mark.rutland@arm.com, alexander.shishkin@linux.intel.com,
        jolsa@redhat.com, namhyung@kernel.org
Cc:     linux-alpha@vger.kernel.org, linux-kernel@vger.kernel.org,
        linux-perf-users@vger.kernel.org,
        gushengxian <gushengxian@yulong.com>
Subject: [PATCH] arch: alpha: fix spelling mistakes
Date:   Sun,  4 Jul 2021 18:21:25 -0700
Message-Id: <20210705012125.657022-1-gushengxian507419@gmail.com>
X-Mailer: git-send-email 2.25.1
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

From: gushengxian <gushengxian@yulong.com>

Fix some spelling mistakes in comments:
delarations ==> declarations
softare ==> software
suffiently ==> sufficiently
requred ==> required
unaliged ==> unaligned

Signed-off-by: gushengxian <gushengxian@yulong.com>
---
 arch/alpha/boot/misc.c           | 2 +-
 arch/alpha/kernel/osf_sys.c      | 4 ++--
 arch/alpha/kernel/perf_event.c   | 2 +-
 arch/alpha/kernel/sys_nautilus.c | 2 +-
 arch/alpha/kernel/traps.c        | 2 +-
 5 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/arch/alpha/boot/misc.c b/arch/alpha/boot/misc.c
index d65192202703..325d4dd4f904 100644
--- a/arch/alpha/boot/misc.c
+++ b/arch/alpha/boot/misc.c
@@ -30,7 +30,7 @@ extern long srm_printk(const char *, ...)
      __attribute__ ((format (printf, 1, 2)));
 
 /*
- * gzip delarations
+ * gzip declarations
  */
 #define OF(args)  args
 #define STATIC static
diff --git a/arch/alpha/kernel/osf_sys.c b/arch/alpha/kernel/osf_sys.c
index d5367a1c6300..d31167e3269c 100644
--- a/arch/alpha/kernel/osf_sys.c
+++ b/arch/alpha/kernel/osf_sys.c
@@ -834,7 +834,7 @@ SYSCALL_DEFINE5(osf_setsysinfo, unsigned long, op, void __user *, buffer,
 			return -EFAULT;
 		state = &current_thread_info()->ieee_state;
 
-		/* Update softare trap enable bits.  */
+		/* Update software trap enable bits.  */
 		*state = (*state & ~IEEE_SW_MASK) | (swcr & IEEE_SW_MASK);
 
 		/* Update the real fpcr.  */
@@ -854,7 +854,7 @@ SYSCALL_DEFINE5(osf_setsysinfo, unsigned long, op, void __user *, buffer,
 		state = &current_thread_info()->ieee_state;
 		exc &= IEEE_STATUS_MASK;
 
-		/* Update softare trap enable bits.  */
+		/* Update software trap enable bits.  */
  		swcr = (*state & IEEE_SW_MASK) | exc;
 		*state |= exc;
 
diff --git a/arch/alpha/kernel/perf_event.c b/arch/alpha/kernel/perf_event.c
index e7a59d927d78..efcf7321701b 100644
--- a/arch/alpha/kernel/perf_event.c
+++ b/arch/alpha/kernel/perf_event.c
@@ -574,7 +574,7 @@ static void alpha_pmu_start(struct perf_event *event, int flags)
  * Check that CPU performance counters are supported.
  * - currently support EV67 and later CPUs.
  * - actually some later revisions of the EV6 have the same PMC model as the
- *     EV67 but we don't do suffiently deep CPU detection to detect them.
+ *     EV67 but we don't do sufficiently deep CPU detection to detect them.
  *     Bad luck to the very few people who might have one, I guess.
  */
 static int supported_cpu(void)
diff --git a/arch/alpha/kernel/sys_nautilus.c b/arch/alpha/kernel/sys_nautilus.c
index 53adf43dcd44..96fd6ff3fe81 100644
--- a/arch/alpha/kernel/sys_nautilus.c
+++ b/arch/alpha/kernel/sys_nautilus.c
@@ -212,7 +212,7 @@ nautilus_init_pci(void)
 
 	/* Use default IO. */
 	pci_add_resource(&bridge->windows, &ioport_resource);
-	/* Irongate PCI memory aperture, calculate requred size before
+	/* Irongate PCI memory aperture, calculate required size before
 	   setting it up. */
 	pci_add_resource(&bridge->windows, &irongate_mem);
 
diff --git a/arch/alpha/kernel/traps.c b/arch/alpha/kernel/traps.c
index 921d4b6e4d95..5398f982bdd1 100644
--- a/arch/alpha/kernel/traps.c
+++ b/arch/alpha/kernel/traps.c
@@ -730,7 +730,7 @@ do_entUnaUser(void __user * va, unsigned long opcode,
 	long error;
 
 	/* Check the UAC bits to decide what the user wants us to do
-	   with the unaliged access.  */
+	   with the unaligned access.  */
 
 	if (!(current_thread_info()->status & TS_UAC_NOPRINT)) {
 		if (__ratelimit(&ratelimit)) {
-- 
2.25.1

