#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dca9c39f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001dca9ece470_0 .net "PC", 31 0, L_000001dca9f4fdc0;  1 drivers
v000001dca9ecd750_0 .net "cycles_consumed", 31 0, v000001dca9ece650_0;  1 drivers
v000001dca9ecd570_0 .var "input_clk", 0 0;
v000001dca9ecf690_0 .var "rst", 0 0;
S_000001dca9e4cea0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001dca9c39f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001dca9e11990 .functor NOR 1, v000001dca9ecd570_0, v000001dca9ebfa20_0, C4<0>, C4<0>;
L_000001dca9e11a70 .functor AND 1, v000001dca9ea2800_0, v000001dca9ea1900_0, C4<1>, C4<1>;
L_000001dca9e10ab0 .functor AND 1, L_000001dca9e11a70, L_000001dca9ecdd90, C4<1>, C4<1>;
L_000001dca9e10f80 .functor AND 1, v000001dca9e93880_0, v000001dca9e94140_0, C4<1>, C4<1>;
L_000001dca9e108f0 .functor AND 1, L_000001dca9e10f80, L_000001dca9ece1f0, C4<1>, C4<1>;
L_000001dca9e12250 .functor AND 1, v000001dca9ebeee0_0, v000001dca9ebe080_0, C4<1>, C4<1>;
L_000001dca9e11140 .functor AND 1, L_000001dca9e12250, L_000001dca9ecd2f0, C4<1>, C4<1>;
L_000001dca9e12410 .functor AND 1, v000001dca9ea2800_0, v000001dca9ea1900_0, C4<1>, C4<1>;
L_000001dca9e10960 .functor AND 1, L_000001dca9e12410, L_000001dca9ecec90, C4<1>, C4<1>;
L_000001dca9e11530 .functor AND 1, v000001dca9e93880_0, v000001dca9e94140_0, C4<1>, C4<1>;
L_000001dca9e109d0 .functor AND 1, L_000001dca9e11530, L_000001dca9ecef10, C4<1>, C4<1>;
L_000001dca9e10a40 .functor AND 1, v000001dca9ebeee0_0, v000001dca9ebe080_0, C4<1>, C4<1>;
L_000001dca9e10d50 .functor AND 1, L_000001dca9e10a40, L_000001dca9ece3d0, C4<1>, C4<1>;
L_000001dca9ed60a0 .functor NOT 1, L_000001dca9e11990, C4<0>, C4<0>, C4<0>;
L_000001dca9ed58c0 .functor NOT 1, L_000001dca9e11990, C4<0>, C4<0>, C4<0>;
L_000001dca9f3a2e0 .functor NOT 1, L_000001dca9e11990, C4<0>, C4<0>, C4<0>;
L_000001dca9f3bd90 .functor NOT 1, L_000001dca9e11990, C4<0>, C4<0>, C4<0>;
L_000001dca9f3bb60 .functor NOT 1, L_000001dca9e11990, C4<0>, C4<0>, C4<0>;
L_000001dca9f4fdc0 .functor BUFZ 32, v000001dca9ebc640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dca9ebff20_0 .net "EX1_ALU_OPER1", 31 0, L_000001dca9ed6ce0;  1 drivers
v000001dca9ec0380_0 .net "EX1_ALU_OPER2", 31 0, L_000001dca9f3aa50;  1 drivers
v000001dca9ec06a0_0 .net "EX1_PC", 31 0, v000001dca9ea4ec0_0;  1 drivers
v000001dca9ebfca0_0 .net "EX1_PFC", 31 0, v000001dca9ea41a0_0;  1 drivers
v000001dca9ebfe80_0 .net "EX1_PFC_to_IF", 31 0, L_000001dca9ed3650;  1 drivers
v000001dca9ec0420_0 .net "EX1_forward_to_B", 31 0, v000001dca9ea4f60_0;  1 drivers
v000001dca9ebffc0_0 .net "EX1_is_beq", 0 0, v000001dca9ea5000_0;  1 drivers
v000001dca9ec1780_0 .net "EX1_is_bne", 0 0, v000001dca9ea53c0_0;  1 drivers
v000001dca9ec20e0_0 .net "EX1_is_jal", 0 0, v000001dca9ea44c0_0;  1 drivers
v000001dca9ec1140_0 .net "EX1_is_jr", 0 0, v000001dca9ea55a0_0;  1 drivers
v000001dca9ec0740_0 .net "EX1_is_oper2_immed", 0 0, v000001dca9ea5780_0;  1 drivers
v000001dca9ec02e0_0 .net "EX1_memread", 0 0, v000001dca9ea5320_0;  1 drivers
v000001dca9ec09c0_0 .net "EX1_memwrite", 0 0, v000001dca9ea4740_0;  1 drivers
v000001dca9ec04c0_0 .net "EX1_opcode", 11 0, v000001dca9ea5460_0;  1 drivers
v000001dca9ec0060_0 .net "EX1_predicted", 0 0, v000001dca9ea47e0_0;  1 drivers
v000001dca9ebfac0_0 .net "EX1_rd_ind", 4 0, v000001dca9ea4880_0;  1 drivers
v000001dca9ebfd40_0 .net "EX1_rd_indzero", 0 0, v000001dca9ea5640_0;  1 drivers
v000001dca9ec1320_0 .net "EX1_regwrite", 0 0, v000001dca9ea4c40_0;  1 drivers
v000001dca9ec01a0_0 .net "EX1_rs1", 31 0, v000001dca9ea5140_0;  1 drivers
v000001dca9ec0100_0 .net "EX1_rs1_ind", 4 0, v000001dca9ea51e0_0;  1 drivers
v000001dca9ebfc00_0 .net "EX1_rs2", 31 0, v000001dca9ea4a60_0;  1 drivers
v000001dca9ec1f00_0 .net "EX1_rs2_ind", 4 0, v000001dca9ea4100_0;  1 drivers
v000001dca9ec1280_0 .net "EX1_rs2_out", 31 0, L_000001dca9f3a660;  1 drivers
v000001dca9ec1c80_0 .net "EX2_ALU_OPER1", 31 0, v000001dca9ea35c0_0;  1 drivers
v000001dca9ec13c0_0 .net "EX2_ALU_OPER2", 31 0, v000001dca9ea3fc0_0;  1 drivers
v000001dca9ec2040_0 .net "EX2_ALU_OUT", 31 0, L_000001dca9ed3e70;  1 drivers
v000001dca9ec16e0_0 .net "EX2_PC", 31 0, v000001dca9ea3980_0;  1 drivers
v000001dca9ec1460_0 .net "EX2_PFC_to_IF", 31 0, v000001dca9ea3660_0;  1 drivers
v000001dca9ec2180_0 .net "EX2_forward_to_B", 31 0, v000001dca9ea37a0_0;  1 drivers
v000001dca9ec0ce0_0 .net "EX2_is_beq", 0 0, v000001dca9ea3a20_0;  1 drivers
v000001dca9ec2220_0 .net "EX2_is_bne", 0 0, v000001dca9ea2b20_0;  1 drivers
v000001dca9ec0a60_0 .net "EX2_is_jal", 0 0, v000001dca9ea1c20_0;  1 drivers
v000001dca9ebfde0_0 .net "EX2_is_jr", 0 0, v000001dca9ea2440_0;  1 drivers
v000001dca9ec1960_0 .net "EX2_is_oper2_immed", 0 0, v000001dca9ea2bc0_0;  1 drivers
v000001dca9ec1dc0_0 .net "EX2_memread", 0 0, v000001dca9ea2260_0;  1 drivers
v000001dca9ec0d80_0 .net "EX2_memwrite", 0 0, v000001dca9ea2e40_0;  1 drivers
v000001dca9ec0560_0 .net "EX2_opcode", 11 0, v000001dca9ea3840_0;  1 drivers
v000001dca9ec0f60_0 .net "EX2_predicted", 0 0, v000001dca9ea19a0_0;  1 drivers
v000001dca9ec1500_0 .net "EX2_rd_ind", 4 0, v000001dca9ea2c60_0;  1 drivers
v000001dca9ec1fa0_0 .net "EX2_rd_indzero", 0 0, v000001dca9ea1900_0;  1 drivers
v000001dca9ec0e20_0 .net "EX2_regwrite", 0 0, v000001dca9ea2800_0;  1 drivers
v000001dca9ec1a00_0 .net "EX2_rs1", 31 0, v000001dca9ea3ac0_0;  1 drivers
v000001dca9ec0920_0 .net "EX2_rs1_ind", 4 0, v000001dca9ea2300_0;  1 drivers
v000001dca9ec0240_0 .net "EX2_rs2_ind", 4 0, v000001dca9ea23a0_0;  1 drivers
v000001dca9ec0ba0_0 .net "EX2_rs2_out", 31 0, v000001dca9ea26c0_0;  1 drivers
v000001dca9ec0b00_0 .net "ID_INST", 31 0, v000001dca9eae070_0;  1 drivers
v000001dca9ec0ec0_0 .net "ID_PC", 31 0, v000001dca9eae250_0;  1 drivers
v000001dca9ec1640_0 .net "ID_PFC_to_EX", 31 0, L_000001dca9ed0090;  1 drivers
v000001dca9ec0600_0 .net "ID_PFC_to_IF", 31 0, L_000001dca9ed0f90;  1 drivers
v000001dca9ec1000_0 .net "ID_forward_to_B", 31 0, L_000001dca9ed1e90;  1 drivers
v000001dca9ebfb60_0 .net "ID_is_beq", 0 0, L_000001dca9ed1490;  1 drivers
v000001dca9ec11e0_0 .net "ID_is_bne", 0 0, L_000001dca9ed0450;  1 drivers
v000001dca9ec15a0_0 .net "ID_is_j", 0 0, L_000001dca9ed0630;  1 drivers
v000001dca9ec1820_0 .net "ID_is_jal", 0 0, L_000001dca9ecf910;  1 drivers
v000001dca9ec07e0_0 .net "ID_is_jr", 0 0, L_000001dca9ed04f0;  1 drivers
v000001dca9ec0880_0 .net "ID_is_oper2_immed", 0 0, L_000001dca9ed66c0;  1 drivers
v000001dca9ec1aa0_0 .net "ID_memread", 0 0, L_000001dca9ed1a30;  1 drivers
v000001dca9ec1b40_0 .net "ID_memwrite", 0 0, L_000001dca9ed0bd0;  1 drivers
v000001dca9ec1be0_0 .net "ID_opcode", 11 0, v000001dca9ebbc40_0;  1 drivers
v000001dca9ec1d20_0 .net "ID_predicted", 0 0, v000001dca9ea87b0_0;  1 drivers
v000001dca9ec27c0_0 .net "ID_rd_ind", 4 0, v000001dca9ebc5a0_0;  1 drivers
v000001dca9ec2360_0 .net "ID_regwrite", 0 0, L_000001dca9ed1ad0;  1 drivers
v000001dca9ec2680_0 .net "ID_rs1", 31 0, v000001dca9eaca90_0;  1 drivers
v000001dca9ec2860_0 .net "ID_rs1_ind", 4 0, v000001dca9ebca00_0;  1 drivers
v000001dca9ec2400_0 .net "ID_rs2", 31 0, v000001dca9eaba50_0;  1 drivers
v000001dca9ec2720_0 .net "ID_rs2_ind", 4 0, v000001dca9ebcd20_0;  1 drivers
v000001dca9ec22c0_0 .net "IF_INST", 31 0, L_000001dca9ed5a10;  1 drivers
v000001dca9ec24a0_0 .net "IF_pc", 31 0, v000001dca9ebc640_0;  1 drivers
v000001dca9ec2540_0 .net "MEM_ALU_OUT", 31 0, v000001dca9e92980_0;  1 drivers
v000001dca9ec2900_0 .net "MEM_Data_mem_out", 31 0, v000001dca9ebf340_0;  1 drivers
v000001dca9ec29a0_0 .net "MEM_memread", 0 0, v000001dca9e934c0_0;  1 drivers
v000001dca9ec25e0_0 .net "MEM_memwrite", 0 0, v000001dca9e93ce0_0;  1 drivers
v000001dca9ed49b0_0 .net "MEM_opcode", 11 0, v000001dca9e928e0_0;  1 drivers
v000001dca9ed4c30_0 .net "MEM_rd_ind", 4 0, v000001dca9e91da0_0;  1 drivers
v000001dca9ed4e10_0 .net "MEM_rd_indzero", 0 0, v000001dca9e94140_0;  1 drivers
v000001dca9ed4a50_0 .net "MEM_regwrite", 0 0, v000001dca9e93880_0;  1 drivers
v000001dca9ed4910_0 .net "MEM_rs2", 31 0, v000001dca9e941e0_0;  1 drivers
v000001dca9ed4af0_0 .net "PC", 31 0, L_000001dca9f4fdc0;  alias, 1 drivers
v000001dca9ed4eb0_0 .net "STALL_ID1_FLUSH", 0 0, v000001dca9ea8490_0;  1 drivers
v000001dca9ed4d70_0 .net "STALL_ID2_FLUSH", 0 0, v000001dca9ea8530_0;  1 drivers
v000001dca9ed4b90_0 .net "STALL_IF_FLUSH", 0 0, v000001dca9ea8f30_0;  1 drivers
v000001dca9ed4cd0_0 .net "WB_ALU_OUT", 31 0, v000001dca9ebe4e0_0;  1 drivers
v000001dca9ed4f50_0 .net "WB_Data_mem_out", 31 0, v000001dca9ebf8e0_0;  1 drivers
v000001dca9ed4870_0 .net "WB_memread", 0 0, v000001dca9ebdf40_0;  1 drivers
v000001dca9ecd930_0 .net "WB_rd_ind", 4 0, v000001dca9ebdfe0_0;  1 drivers
v000001dca9ecde30_0 .net "WB_rd_indzero", 0 0, v000001dca9ebe080_0;  1 drivers
v000001dca9ecd610_0 .net "WB_regwrite", 0 0, v000001dca9ebeee0_0;  1 drivers
v000001dca9ecedd0_0 .net "Wrong_prediction", 0 0, L_000001dca9f3bbd0;  1 drivers
v000001dca9ecf230_0 .net *"_ivl_1", 0 0, L_000001dca9e11a70;  1 drivers
v000001dca9eceab0_0 .net *"_ivl_13", 0 0, L_000001dca9e12250;  1 drivers
v000001dca9ecefb0_0 .net *"_ivl_14", 0 0, L_000001dca9ecd2f0;  1 drivers
v000001dca9ecf7d0_0 .net *"_ivl_19", 0 0, L_000001dca9e12410;  1 drivers
v000001dca9ece8d0_0 .net *"_ivl_2", 0 0, L_000001dca9ecdd90;  1 drivers
v000001dca9ecf370_0 .net *"_ivl_20", 0 0, L_000001dca9ecec90;  1 drivers
v000001dca9ecd1b0_0 .net *"_ivl_25", 0 0, L_000001dca9e11530;  1 drivers
v000001dca9ecf730_0 .net *"_ivl_26", 0 0, L_000001dca9ecef10;  1 drivers
v000001dca9ecd390_0 .net *"_ivl_31", 0 0, L_000001dca9e10a40;  1 drivers
v000001dca9ecf4b0_0 .net *"_ivl_32", 0 0, L_000001dca9ece3d0;  1 drivers
v000001dca9ece330_0 .net *"_ivl_40", 31 0, L_000001dca9ed1b70;  1 drivers
L_000001dca9ef0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ece510_0 .net *"_ivl_43", 26 0, L_000001dca9ef0c58;  1 drivers
L_000001dca9ef0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ecdf70_0 .net/2u *"_ivl_44", 31 0, L_000001dca9ef0ca0;  1 drivers
v000001dca9ece150_0 .net *"_ivl_52", 31 0, L_000001dca9f41410;  1 drivers
L_000001dca9ef0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ecea10_0 .net *"_ivl_55", 26 0, L_000001dca9ef0d30;  1 drivers
L_000001dca9ef0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ecdc50_0 .net/2u *"_ivl_56", 31 0, L_000001dca9ef0d78;  1 drivers
v000001dca9ecd9d0_0 .net *"_ivl_7", 0 0, L_000001dca9e10f80;  1 drivers
v000001dca9ecded0_0 .net *"_ivl_8", 0 0, L_000001dca9ece1f0;  1 drivers
v000001dca9ecd6b0_0 .net "alu_selA", 1 0, L_000001dca9ecf050;  1 drivers
v000001dca9ecf2d0_0 .net "alu_selB", 1 0, L_000001dca9ece290;  1 drivers
v000001dca9eceb50_0 .net "clk", 0 0, L_000001dca9e11990;  1 drivers
v000001dca9ece650_0 .var "cycles_consumed", 31 0;
v000001dca9ecd070_0 .net "exhaz", 0 0, L_000001dca9e108f0;  1 drivers
v000001dca9ece970_0 .net "exhaz2", 0 0, L_000001dca9e109d0;  1 drivers
v000001dca9ecf410_0 .net "hlt", 0 0, v000001dca9ebfa20_0;  1 drivers
v000001dca9ecd250_0 .net "idhaz", 0 0, L_000001dca9e10ab0;  1 drivers
v000001dca9ecd110_0 .net "idhaz2", 0 0, L_000001dca9e10960;  1 drivers
v000001dca9ecd430_0 .net "if_id_write", 0 0, v000001dca9eaa650_0;  1 drivers
v000001dca9ecdcf0_0 .net "input_clk", 0 0, v000001dca9ecd570_0;  1 drivers
v000001dca9ecebf0_0 .net "is_branch_and_taken", 0 0, L_000001dca9ed59a0;  1 drivers
v000001dca9ece010_0 .net "memhaz", 0 0, L_000001dca9e11140;  1 drivers
v000001dca9ece0b0_0 .net "memhaz2", 0 0, L_000001dca9e10d50;  1 drivers
v000001dca9ecf550_0 .net "pc_src", 2 0, L_000001dca9ecf9b0;  1 drivers
v000001dca9ece6f0_0 .net "pc_write", 0 0, v000001dca9eaad30_0;  1 drivers
v000001dca9ecf190_0 .net "rst", 0 0, v000001dca9ecf690_0;  1 drivers
v000001dca9ecdb10_0 .net "store_rs2_forward", 1 0, L_000001dca9ecee70;  1 drivers
v000001dca9ecf5f0_0 .net "wdata_to_reg_file", 31 0, L_000001dca9f3be70;  1 drivers
E_000001dca9e27f00/0 .event negedge, v000001dca9ea7450_0;
E_000001dca9e27f00/1 .event posedge, v000001dca9e93560_0;
E_000001dca9e27f00 .event/or E_000001dca9e27f00/0, E_000001dca9e27f00/1;
L_000001dca9ecdd90 .cmp/eq 5, v000001dca9ea2c60_0, v000001dca9ea51e0_0;
L_000001dca9ece1f0 .cmp/eq 5, v000001dca9e91da0_0, v000001dca9ea51e0_0;
L_000001dca9ecd2f0 .cmp/eq 5, v000001dca9ebdfe0_0, v000001dca9ea51e0_0;
L_000001dca9ecec90 .cmp/eq 5, v000001dca9ea2c60_0, v000001dca9ea4100_0;
L_000001dca9ecef10 .cmp/eq 5, v000001dca9e91da0_0, v000001dca9ea4100_0;
L_000001dca9ece3d0 .cmp/eq 5, v000001dca9ebdfe0_0, v000001dca9ea4100_0;
L_000001dca9ed1b70 .concat [ 5 27 0 0], v000001dca9ebc5a0_0, L_000001dca9ef0c58;
L_000001dca9ed1c10 .cmp/ne 32, L_000001dca9ed1b70, L_000001dca9ef0ca0;
L_000001dca9f41410 .concat [ 5 27 0 0], v000001dca9ea2c60_0, L_000001dca9ef0d30;
L_000001dca9f41910 .cmp/ne 32, L_000001dca9f41410, L_000001dca9ef0d78;
S_000001dca9e4d030 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001dca9e11d80 .functor NOT 1, L_000001dca9e108f0, C4<0>, C4<0>, C4<0>;
L_000001dca9e10880 .functor AND 1, L_000001dca9e11140, L_000001dca9e11d80, C4<1>, C4<1>;
L_000001dca9e10e30 .functor OR 1, L_000001dca9e10ab0, L_000001dca9e10880, C4<0>, C4<0>;
L_000001dca9e122c0 .functor OR 1, L_000001dca9e10ab0, L_000001dca9e108f0, C4<0>, C4<0>;
v000001dca9e36d30_0 .net *"_ivl_12", 0 0, L_000001dca9e122c0;  1 drivers
v000001dca9e37050_0 .net *"_ivl_2", 0 0, L_000001dca9e11d80;  1 drivers
v000001dca9e37ff0_0 .net *"_ivl_5", 0 0, L_000001dca9e10880;  1 drivers
v000001dca9e37af0_0 .net *"_ivl_7", 0 0, L_000001dca9e10e30;  1 drivers
v000001dca9e38310_0 .net "alu_selA", 1 0, L_000001dca9ecf050;  alias, 1 drivers
v000001dca9e38770_0 .net "exhaz", 0 0, L_000001dca9e108f0;  alias, 1 drivers
v000001dca9e37c30_0 .net "idhaz", 0 0, L_000001dca9e10ab0;  alias, 1 drivers
v000001dca9e384f0_0 .net "memhaz", 0 0, L_000001dca9e11140;  alias, 1 drivers
L_000001dca9ecf050 .concat8 [ 1 1 0 0], L_000001dca9e10e30, L_000001dca9e122c0;
S_000001dca9c06030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001dca9e10ff0 .functor NOT 1, L_000001dca9e109d0, C4<0>, C4<0>, C4<0>;
L_000001dca9e10b20 .functor AND 1, L_000001dca9e10d50, L_000001dca9e10ff0, C4<1>, C4<1>;
L_000001dca9e111b0 .functor OR 1, L_000001dca9e10960, L_000001dca9e10b20, C4<0>, C4<0>;
L_000001dca9e11300 .functor NOT 1, v000001dca9ea5780_0, C4<0>, C4<0>, C4<0>;
L_000001dca9e11370 .functor AND 1, L_000001dca9e111b0, L_000001dca9e11300, C4<1>, C4<1>;
L_000001dca9e113e0 .functor OR 1, L_000001dca9e10960, L_000001dca9e109d0, C4<0>, C4<0>;
L_000001dca9e11450 .functor NOT 1, v000001dca9ea5780_0, C4<0>, C4<0>, C4<0>;
L_000001dca9e114c0 .functor AND 1, L_000001dca9e113e0, L_000001dca9e11450, C4<1>, C4<1>;
v000001dca9e374b0_0 .net "EX1_is_oper2_immed", 0 0, v000001dca9ea5780_0;  alias, 1 drivers
v000001dca9e38590_0 .net *"_ivl_11", 0 0, L_000001dca9e11370;  1 drivers
v000001dca9e370f0_0 .net *"_ivl_16", 0 0, L_000001dca9e113e0;  1 drivers
v000001dca9e37690_0 .net *"_ivl_17", 0 0, L_000001dca9e11450;  1 drivers
v000001dca9e38630_0 .net *"_ivl_2", 0 0, L_000001dca9e10ff0;  1 drivers
v000001dca9e38090_0 .net *"_ivl_20", 0 0, L_000001dca9e114c0;  1 drivers
v000001dca9e37730_0 .net *"_ivl_5", 0 0, L_000001dca9e10b20;  1 drivers
v000001dca9e38130_0 .net *"_ivl_7", 0 0, L_000001dca9e111b0;  1 drivers
v000001dca9e379b0_0 .net *"_ivl_8", 0 0, L_000001dca9e11300;  1 drivers
v000001dca9e386d0_0 .net "alu_selB", 1 0, L_000001dca9ece290;  alias, 1 drivers
v000001dca9e37190_0 .net "exhaz", 0 0, L_000001dca9e109d0;  alias, 1 drivers
v000001dca9e37a50_0 .net "idhaz", 0 0, L_000001dca9e10960;  alias, 1 drivers
v000001dca9e368d0_0 .net "memhaz", 0 0, L_000001dca9e10d50;  alias, 1 drivers
L_000001dca9ece290 .concat8 [ 1 1 0 0], L_000001dca9e11370, L_000001dca9e114c0;
S_000001dca9c061c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001dca9e12790 .functor NOT 1, L_000001dca9e109d0, C4<0>, C4<0>, C4<0>;
L_000001dca9e124f0 .functor AND 1, L_000001dca9e10d50, L_000001dca9e12790, C4<1>, C4<1>;
L_000001dca9e12480 .functor OR 1, L_000001dca9e10960, L_000001dca9e124f0, C4<0>, C4<0>;
L_000001dca9e12560 .functor OR 1, L_000001dca9e10960, L_000001dca9e109d0, C4<0>, C4<0>;
v000001dca9e37230_0 .net *"_ivl_12", 0 0, L_000001dca9e12560;  1 drivers
v000001dca9e372d0_0 .net *"_ivl_2", 0 0, L_000001dca9e12790;  1 drivers
v000001dca9e36a10_0 .net *"_ivl_5", 0 0, L_000001dca9e124f0;  1 drivers
v000001dca9e36ab0_0 .net *"_ivl_7", 0 0, L_000001dca9e12480;  1 drivers
v000001dca9e37370_0 .net "exhaz", 0 0, L_000001dca9e109d0;  alias, 1 drivers
v000001dca9e37550_0 .net "idhaz", 0 0, L_000001dca9e10960;  alias, 1 drivers
v000001dca9db5c20_0 .net "memhaz", 0 0, L_000001dca9e10d50;  alias, 1 drivers
v000001dca9db4640_0 .net "store_rs2_forward", 1 0, L_000001dca9ecee70;  alias, 1 drivers
L_000001dca9ecee70 .concat8 [ 1 1 0 0], L_000001dca9e12480, L_000001dca9e12560;
S_000001dca9ce69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001dca9db4fa0_0 .net "EX_ALU_OUT", 31 0, L_000001dca9ed3e70;  alias, 1 drivers
v000001dca9db57c0_0 .net "EX_memread", 0 0, v000001dca9ea2260_0;  alias, 1 drivers
v000001dca9d9d6c0_0 .net "EX_memwrite", 0 0, v000001dca9ea2e40_0;  alias, 1 drivers
v000001dca9d9da80_0 .net "EX_opcode", 11 0, v000001dca9ea3840_0;  alias, 1 drivers
v000001dca9e91ee0_0 .net "EX_rd_ind", 4 0, v000001dca9ea2c60_0;  alias, 1 drivers
v000001dca9e920c0_0 .net "EX_rd_indzero", 0 0, L_000001dca9f41910;  1 drivers
v000001dca9e93d80_0 .net "EX_regwrite", 0 0, v000001dca9ea2800_0;  alias, 1 drivers
v000001dca9e93060_0 .net "EX_rs2_out", 31 0, v000001dca9ea26c0_0;  alias, 1 drivers
v000001dca9e92980_0 .var "MEM_ALU_OUT", 31 0;
v000001dca9e934c0_0 .var "MEM_memread", 0 0;
v000001dca9e93ce0_0 .var "MEM_memwrite", 0 0;
v000001dca9e928e0_0 .var "MEM_opcode", 11 0;
v000001dca9e91da0_0 .var "MEM_rd_ind", 4 0;
v000001dca9e94140_0 .var "MEM_rd_indzero", 0 0;
v000001dca9e93880_0 .var "MEM_regwrite", 0 0;
v000001dca9e941e0_0 .var "MEM_rs2", 31 0;
v000001dca9e92b60_0 .net "clk", 0 0, L_000001dca9f3bd90;  1 drivers
v000001dca9e93560_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
E_000001dca9e27c00 .event posedge, v000001dca9e93560_0, v000001dca9e92b60_0;
S_000001dca9ce6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001dca9c11490 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9c114c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9c11500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9c11538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9c11570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9c115a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9c115e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9c11618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9c11650 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9c11688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9c116c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9c116f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9c11730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9c11768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9c117a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9c117d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9c11810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9c11848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9c11880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9c118b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9c118f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9c11928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9c11960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9c11998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9c119d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dca9f3b7e0 .functor XOR 1, L_000001dca9f3b000, v000001dca9ea19a0_0, C4<0>, C4<0>;
L_000001dca9f3b850 .functor NOT 1, L_000001dca9f3b7e0, C4<0>, C4<0>, C4<0>;
L_000001dca9f3bd20 .functor OR 1, v000001dca9ecf690_0, L_000001dca9f3b850, C4<0>, C4<0>;
L_000001dca9f3bbd0 .functor NOT 1, L_000001dca9f3bd20, C4<0>, C4<0>, C4<0>;
v000001dca9e96710_0 .net "ALU_OP", 3 0, v000001dca9e965d0_0;  1 drivers
v000001dca9e98c90_0 .net "BranchDecision", 0 0, L_000001dca9f3b000;  1 drivers
v000001dca9e994b0_0 .net "CF", 0 0, v000001dca9e96530_0;  1 drivers
v000001dca9e98470_0 .net "EX_opcode", 11 0, v000001dca9ea3840_0;  alias, 1 drivers
v000001dca9e999b0_0 .net "Wrong_prediction", 0 0, L_000001dca9f3bbd0;  alias, 1 drivers
v000001dca9e99190_0 .net "ZF", 0 0, L_000001dca9f3b380;  1 drivers
L_000001dca9ef0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dca9e98330_0 .net/2u *"_ivl_0", 31 0, L_000001dca9ef0ce8;  1 drivers
v000001dca9e98bf0_0 .net *"_ivl_11", 0 0, L_000001dca9f3bd20;  1 drivers
v000001dca9e98510_0 .net *"_ivl_2", 31 0, L_000001dca9ed36f0;  1 drivers
v000001dca9e99550_0 .net *"_ivl_6", 0 0, L_000001dca9f3b7e0;  1 drivers
v000001dca9e988d0_0 .net *"_ivl_8", 0 0, L_000001dca9f3b850;  1 drivers
v000001dca9e98650_0 .net "alu_out", 31 0, L_000001dca9ed3e70;  alias, 1 drivers
v000001dca9e985b0_0 .net "alu_outw", 31 0, v000001dca9e95ef0_0;  1 drivers
v000001dca9e98f10_0 .net "is_beq", 0 0, v000001dca9ea3a20_0;  alias, 1 drivers
v000001dca9e983d0_0 .net "is_bne", 0 0, v000001dca9ea2b20_0;  alias, 1 drivers
v000001dca9e986f0_0 .net "is_jal", 0 0, v000001dca9ea1c20_0;  alias, 1 drivers
v000001dca9e98970_0 .net "oper1", 31 0, v000001dca9ea35c0_0;  alias, 1 drivers
v000001dca9e99730_0 .net "oper2", 31 0, v000001dca9ea3fc0_0;  alias, 1 drivers
v000001dca9e98dd0_0 .net "pc", 31 0, v000001dca9ea3980_0;  alias, 1 drivers
v000001dca9e98790_0 .net "predicted", 0 0, v000001dca9ea19a0_0;  alias, 1 drivers
v000001dca9e98830_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
L_000001dca9ed36f0 .arith/sum 32, v000001dca9ea3980_0, L_000001dca9ef0ce8;
L_000001dca9ed3e70 .functor MUXZ 32, v000001dca9e95ef0_0, L_000001dca9ed36f0, v000001dca9ea1c20_0, C4<>;
S_000001dca9c29aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001dca9ce6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001dca9f3ae40 .functor AND 1, v000001dca9ea3a20_0, L_000001dca9f3add0, C4<1>, C4<1>;
L_000001dca9f3af90 .functor NOT 1, L_000001dca9f3add0, C4<0>, C4<0>, C4<0>;
L_000001dca9f39f60 .functor AND 1, v000001dca9ea2b20_0, L_000001dca9f3af90, C4<1>, C4<1>;
L_000001dca9f3b000 .functor OR 1, L_000001dca9f3ae40, L_000001dca9f39f60, C4<0>, C4<0>;
v000001dca9e97cf0_0 .net "BranchDecision", 0 0, L_000001dca9f3b000;  alias, 1 drivers
v000001dca9e980b0_0 .net *"_ivl_2", 0 0, L_000001dca9f3af90;  1 drivers
v000001dca9e97f70_0 .net "is_beq", 0 0, v000001dca9ea3a20_0;  alias, 1 drivers
v000001dca9e95b30_0 .net "is_beq_taken", 0 0, L_000001dca9f3ae40;  1 drivers
v000001dca9e97610_0 .net "is_bne", 0 0, v000001dca9ea2b20_0;  alias, 1 drivers
v000001dca9e976b0_0 .net "is_bne_taken", 0 0, L_000001dca9f39f60;  1 drivers
v000001dca9e97a70_0 .net "is_eq", 0 0, L_000001dca9f3add0;  1 drivers
v000001dca9e97750_0 .net "oper1", 31 0, v000001dca9ea35c0_0;  alias, 1 drivers
v000001dca9e977f0_0 .net "oper2", 31 0, v000001dca9ea3fc0_0;  alias, 1 drivers
S_000001dca9c29c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001dca9c29aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001dca9f3aeb0 .functor XOR 1, L_000001dca9ed3790, L_000001dca9ed2390, C4<0>, C4<0>;
L_000001dca9f3a120 .functor XOR 1, L_000001dca9ed3a10, L_000001dca9ed4550, C4<0>, C4<0>;
L_000001dca9f3a6d0 .functor XOR 1, L_000001dca9ed4230, L_000001dca9ed3c90, C4<0>, C4<0>;
L_000001dca9f3aac0 .functor XOR 1, L_000001dca9ed2430, L_000001dca9ed3d30, C4<0>, C4<0>;
L_000001dca9f3ba10 .functor XOR 1, L_000001dca9ed3fb0, L_000001dca9ed4370, C4<0>, C4<0>;
L_000001dca9f3b3f0 .functor XOR 1, L_000001dca9ed4410, L_000001dca9ed44b0, C4<0>, C4<0>;
L_000001dca9f3a890 .functor XOR 1, L_000001dca9f40510, L_000001dca9f3efd0, C4<0>, C4<0>;
L_000001dca9f39fd0 .functor XOR 1, L_000001dca9f3f110, L_000001dca9f405b0, C4<0>, C4<0>;
L_000001dca9f3ab30 .functor XOR 1, L_000001dca9f3fd90, L_000001dca9f40470, C4<0>, C4<0>;
L_000001dca9f3b690 .functor XOR 1, L_000001dca9f3e170, L_000001dca9f3f570, C4<0>, C4<0>;
L_000001dca9f3b5b0 .functor XOR 1, L_000001dca9f3ecb0, L_000001dca9f3f930, C4<0>, C4<0>;
L_000001dca9f3a430 .functor XOR 1, L_000001dca9f3fe30, L_000001dca9f3e850, C4<0>, C4<0>;
L_000001dca9f3a270 .functor XOR 1, L_000001dca9f3fcf0, L_000001dca9f3e7b0, C4<0>, C4<0>;
L_000001dca9f3b460 .functor XOR 1, L_000001dca9f3e8f0, L_000001dca9f3ed50, C4<0>, C4<0>;
L_000001dca9f3a4a0 .functor XOR 1, L_000001dca9f3fed0, L_000001dca9f406f0, C4<0>, C4<0>;
L_000001dca9f3b4d0 .functor XOR 1, L_000001dca9f40650, L_000001dca9f3e2b0, C4<0>, C4<0>;
L_000001dca9f3b9a0 .functor XOR 1, L_000001dca9f3df90, L_000001dca9f3ff70, C4<0>, C4<0>;
L_000001dca9f3af20 .functor XOR 1, L_000001dca9f3e990, L_000001dca9f3fc50, C4<0>, C4<0>;
L_000001dca9f3ba80 .functor XOR 1, L_000001dca9f3e670, L_000001dca9f3ef30, C4<0>, C4<0>;
L_000001dca9f3a740 .functor XOR 1, L_000001dca9f40010, L_000001dca9f3ec10, C4<0>, C4<0>;
L_000001dca9f3ac80 .functor XOR 1, L_000001dca9f3ea30, L_000001dca9f3fa70, C4<0>, C4<0>;
L_000001dca9f3a820 .functor XOR 1, L_000001dca9f401f0, L_000001dca9f3ee90, C4<0>, C4<0>;
L_000001dca9f3a190 .functor XOR 1, L_000001dca9f40290, L_000001dca9f3f9d0, C4<0>, C4<0>;
L_000001dca9f3b540 .functor XOR 1, L_000001dca9f3e030, L_000001dca9f3f390, C4<0>, C4<0>;
L_000001dca9f3b700 .functor XOR 1, L_000001dca9f3e490, L_000001dca9f3fb10, C4<0>, C4<0>;
L_000001dca9f3a900 .functor XOR 1, L_000001dca9f3e0d0, L_000001dca9f3f7f0, C4<0>, C4<0>;
L_000001dca9f3a970 .functor XOR 1, L_000001dca9f40330, L_000001dca9f3ead0, C4<0>, C4<0>;
L_000001dca9f3b770 .functor XOR 1, L_000001dca9f3e210, L_000001dca9f3fbb0, C4<0>, C4<0>;
L_000001dca9f3a200 .functor XOR 1, L_000001dca9f400b0, L_000001dca9f3e350, C4<0>, C4<0>;
L_000001dca9f3a9e0 .functor XOR 1, L_000001dca9f403d0, L_000001dca9f3e3f0, C4<0>, C4<0>;
L_000001dca9f3acf0 .functor XOR 1, L_000001dca9f40150, L_000001dca9f3e530, C4<0>, C4<0>;
L_000001dca9f3baf0 .functor XOR 1, L_000001dca9f3eb70, L_000001dca9f3e710, C4<0>, C4<0>;
L_000001dca9f3add0/0/0 .functor OR 1, L_000001dca9f3edf0, L_000001dca9f3f070, L_000001dca9f3f1b0, L_000001dca9f3f250;
L_000001dca9f3add0/0/4 .functor OR 1, L_000001dca9f3f610, L_000001dca9f3f2f0, L_000001dca9f3f430, L_000001dca9f3f890;
L_000001dca9f3add0/0/8 .functor OR 1, L_000001dca9f3f4d0, L_000001dca9f3f6b0, L_000001dca9f3f750, L_000001dca9f40b50;
L_000001dca9f3add0/0/12 .functor OR 1, L_000001dca9f41eb0, L_000001dca9f40dd0, L_000001dca9f42770, L_000001dca9f40bf0;
L_000001dca9f3add0/0/16 .functor OR 1, L_000001dca9f41c30, L_000001dca9f41e10, L_000001dca9f42630, L_000001dca9f41870;
L_000001dca9f3add0/0/20 .functor OR 1, L_000001dca9f42450, L_000001dca9f41b90, L_000001dca9f41370, L_000001dca9f410f0;
L_000001dca9f3add0/0/24 .functor OR 1, L_000001dca9f424f0, L_000001dca9f421d0, L_000001dca9f42590, L_000001dca9f41f50;
L_000001dca9f3add0/0/28 .functor OR 1, L_000001dca9f41d70, L_000001dca9f42db0, L_000001dca9f42810, L_000001dca9f42a90;
L_000001dca9f3add0/1/0 .functor OR 1, L_000001dca9f3add0/0/0, L_000001dca9f3add0/0/4, L_000001dca9f3add0/0/8, L_000001dca9f3add0/0/12;
L_000001dca9f3add0/1/4 .functor OR 1, L_000001dca9f3add0/0/16, L_000001dca9f3add0/0/20, L_000001dca9f3add0/0/24, L_000001dca9f3add0/0/28;
L_000001dca9f3add0 .functor NOR 1, L_000001dca9f3add0/1/0, L_000001dca9f3add0/1/4, C4<0>, C4<0>;
v000001dca9e91bc0_0 .net *"_ivl_0", 0 0, L_000001dca9f3aeb0;  1 drivers
v000001dca9e92700_0 .net *"_ivl_101", 0 0, L_000001dca9f3ff70;  1 drivers
v000001dca9e93e20_0 .net *"_ivl_102", 0 0, L_000001dca9f3af20;  1 drivers
v000001dca9e91d00_0 .net *"_ivl_105", 0 0, L_000001dca9f3e990;  1 drivers
v000001dca9e91f80_0 .net *"_ivl_107", 0 0, L_000001dca9f3fc50;  1 drivers
v000001dca9e92480_0 .net *"_ivl_108", 0 0, L_000001dca9f3ba80;  1 drivers
v000001dca9e92020_0 .net *"_ivl_11", 0 0, L_000001dca9ed4550;  1 drivers
v000001dca9e92160_0 .net *"_ivl_111", 0 0, L_000001dca9f3e670;  1 drivers
v000001dca9e92f20_0 .net *"_ivl_113", 0 0, L_000001dca9f3ef30;  1 drivers
v000001dca9e93ec0_0 .net *"_ivl_114", 0 0, L_000001dca9f3a740;  1 drivers
v000001dca9e92c00_0 .net *"_ivl_117", 0 0, L_000001dca9f40010;  1 drivers
v000001dca9e92200_0 .net *"_ivl_119", 0 0, L_000001dca9f3ec10;  1 drivers
v000001dca9e94280_0 .net *"_ivl_12", 0 0, L_000001dca9f3a6d0;  1 drivers
v000001dca9e91c60_0 .net *"_ivl_120", 0 0, L_000001dca9f3ac80;  1 drivers
v000001dca9e922a0_0 .net *"_ivl_123", 0 0, L_000001dca9f3ea30;  1 drivers
v000001dca9e93a60_0 .net *"_ivl_125", 0 0, L_000001dca9f3fa70;  1 drivers
v000001dca9e93f60_0 .net *"_ivl_126", 0 0, L_000001dca9f3a820;  1 drivers
v000001dca9e92340_0 .net *"_ivl_129", 0 0, L_000001dca9f401f0;  1 drivers
v000001dca9e939c0_0 .net *"_ivl_131", 0 0, L_000001dca9f3ee90;  1 drivers
v000001dca9e93380_0 .net *"_ivl_132", 0 0, L_000001dca9f3a190;  1 drivers
v000001dca9e92a20_0 .net *"_ivl_135", 0 0, L_000001dca9f40290;  1 drivers
v000001dca9e91e40_0 .net *"_ivl_137", 0 0, L_000001dca9f3f9d0;  1 drivers
v000001dca9e91b20_0 .net *"_ivl_138", 0 0, L_000001dca9f3b540;  1 drivers
v000001dca9e92de0_0 .net *"_ivl_141", 0 0, L_000001dca9f3e030;  1 drivers
v000001dca9e923e0_0 .net *"_ivl_143", 0 0, L_000001dca9f3f390;  1 drivers
v000001dca9e92520_0 .net *"_ivl_144", 0 0, L_000001dca9f3b700;  1 drivers
v000001dca9e92e80_0 .net *"_ivl_147", 0 0, L_000001dca9f3e490;  1 drivers
v000001dca9e925c0_0 .net *"_ivl_149", 0 0, L_000001dca9f3fb10;  1 drivers
v000001dca9e93c40_0 .net *"_ivl_15", 0 0, L_000001dca9ed4230;  1 drivers
v000001dca9e93b00_0 .net *"_ivl_150", 0 0, L_000001dca9f3a900;  1 drivers
v000001dca9e93420_0 .net *"_ivl_153", 0 0, L_000001dca9f3e0d0;  1 drivers
v000001dca9e93100_0 .net *"_ivl_155", 0 0, L_000001dca9f3f7f0;  1 drivers
v000001dca9e93740_0 .net *"_ivl_156", 0 0, L_000001dca9f3a970;  1 drivers
v000001dca9e92660_0 .net *"_ivl_159", 0 0, L_000001dca9f40330;  1 drivers
v000001dca9e927a0_0 .net *"_ivl_161", 0 0, L_000001dca9f3ead0;  1 drivers
v000001dca9e92840_0 .net *"_ivl_162", 0 0, L_000001dca9f3b770;  1 drivers
v000001dca9e94000_0 .net *"_ivl_165", 0 0, L_000001dca9f3e210;  1 drivers
v000001dca9e92fc0_0 .net *"_ivl_167", 0 0, L_000001dca9f3fbb0;  1 drivers
v000001dca9e940a0_0 .net *"_ivl_168", 0 0, L_000001dca9f3a200;  1 drivers
v000001dca9e931a0_0 .net *"_ivl_17", 0 0, L_000001dca9ed3c90;  1 drivers
v000001dca9e92ac0_0 .net *"_ivl_171", 0 0, L_000001dca9f400b0;  1 drivers
v000001dca9e93600_0 .net *"_ivl_173", 0 0, L_000001dca9f3e350;  1 drivers
v000001dca9e93240_0 .net *"_ivl_174", 0 0, L_000001dca9f3a9e0;  1 drivers
v000001dca9e92ca0_0 .net *"_ivl_177", 0 0, L_000001dca9f403d0;  1 drivers
v000001dca9e932e0_0 .net *"_ivl_179", 0 0, L_000001dca9f3e3f0;  1 drivers
v000001dca9e93ba0_0 .net *"_ivl_18", 0 0, L_000001dca9f3aac0;  1 drivers
v000001dca9e93920_0 .net *"_ivl_180", 0 0, L_000001dca9f3acf0;  1 drivers
v000001dca9e936a0_0 .net *"_ivl_183", 0 0, L_000001dca9f40150;  1 drivers
v000001dca9e937e0_0 .net *"_ivl_185", 0 0, L_000001dca9f3e530;  1 drivers
v000001dca9e95220_0 .net *"_ivl_186", 0 0, L_000001dca9f3baf0;  1 drivers
v000001dca9e94e60_0 .net *"_ivl_190", 0 0, L_000001dca9f3eb70;  1 drivers
v000001dca9e95900_0 .net *"_ivl_192", 0 0, L_000001dca9f3e710;  1 drivers
v000001dca9e94a00_0 .net *"_ivl_194", 0 0, L_000001dca9f3edf0;  1 drivers
v000001dca9e94f00_0 .net *"_ivl_196", 0 0, L_000001dca9f3f070;  1 drivers
v000001dca9e943c0_0 .net *"_ivl_198", 0 0, L_000001dca9f3f1b0;  1 drivers
v000001dca9e94460_0 .net *"_ivl_200", 0 0, L_000001dca9f3f250;  1 drivers
v000001dca9e952c0_0 .net *"_ivl_202", 0 0, L_000001dca9f3f610;  1 drivers
v000001dca9e94820_0 .net *"_ivl_204", 0 0, L_000001dca9f3f2f0;  1 drivers
v000001dca9e94aa0_0 .net *"_ivl_206", 0 0, L_000001dca9f3f430;  1 drivers
v000001dca9e94500_0 .net *"_ivl_208", 0 0, L_000001dca9f3f890;  1 drivers
v000001dca9e945a0_0 .net *"_ivl_21", 0 0, L_000001dca9ed2430;  1 drivers
v000001dca9e95360_0 .net *"_ivl_210", 0 0, L_000001dca9f3f4d0;  1 drivers
v000001dca9e954a0_0 .net *"_ivl_212", 0 0, L_000001dca9f3f6b0;  1 drivers
v000001dca9e95400_0 .net *"_ivl_214", 0 0, L_000001dca9f3f750;  1 drivers
v000001dca9e94fa0_0 .net *"_ivl_216", 0 0, L_000001dca9f40b50;  1 drivers
v000001dca9e94320_0 .net *"_ivl_218", 0 0, L_000001dca9f41eb0;  1 drivers
v000001dca9e959a0_0 .net *"_ivl_220", 0 0, L_000001dca9f40dd0;  1 drivers
v000001dca9e94dc0_0 .net *"_ivl_222", 0 0, L_000001dca9f42770;  1 drivers
v000001dca9e94c80_0 .net *"_ivl_224", 0 0, L_000001dca9f40bf0;  1 drivers
v000001dca9e94640_0 .net *"_ivl_226", 0 0, L_000001dca9f41c30;  1 drivers
v000001dca9e94b40_0 .net *"_ivl_228", 0 0, L_000001dca9f41e10;  1 drivers
v000001dca9e94be0_0 .net *"_ivl_23", 0 0, L_000001dca9ed3d30;  1 drivers
v000001dca9e94d20_0 .net *"_ivl_230", 0 0, L_000001dca9f42630;  1 drivers
v000001dca9e94780_0 .net *"_ivl_232", 0 0, L_000001dca9f41870;  1 drivers
v000001dca9e95040_0 .net *"_ivl_234", 0 0, L_000001dca9f42450;  1 drivers
v000001dca9e95860_0 .net *"_ivl_236", 0 0, L_000001dca9f41b90;  1 drivers
v000001dca9e95540_0 .net *"_ivl_238", 0 0, L_000001dca9f41370;  1 drivers
v000001dca9e950e0_0 .net *"_ivl_24", 0 0, L_000001dca9f3ba10;  1 drivers
v000001dca9e948c0_0 .net *"_ivl_240", 0 0, L_000001dca9f410f0;  1 drivers
v000001dca9e946e0_0 .net *"_ivl_242", 0 0, L_000001dca9f424f0;  1 drivers
v000001dca9e955e0_0 .net *"_ivl_244", 0 0, L_000001dca9f421d0;  1 drivers
v000001dca9e95180_0 .net *"_ivl_246", 0 0, L_000001dca9f42590;  1 drivers
v000001dca9e95680_0 .net *"_ivl_248", 0 0, L_000001dca9f41f50;  1 drivers
v000001dca9e95720_0 .net *"_ivl_250", 0 0, L_000001dca9f41d70;  1 drivers
v000001dca9e957c0_0 .net *"_ivl_252", 0 0, L_000001dca9f42db0;  1 drivers
v000001dca9e94960_0 .net *"_ivl_254", 0 0, L_000001dca9f42810;  1 drivers
v000001dca9db4780_0 .net *"_ivl_256", 0 0, L_000001dca9f42a90;  1 drivers
v000001dca9e97930_0 .net *"_ivl_27", 0 0, L_000001dca9ed3fb0;  1 drivers
v000001dca9e96990_0 .net *"_ivl_29", 0 0, L_000001dca9ed4370;  1 drivers
v000001dca9e95f90_0 .net *"_ivl_3", 0 0, L_000001dca9ed3790;  1 drivers
v000001dca9e96c10_0 .net *"_ivl_30", 0 0, L_000001dca9f3b3f0;  1 drivers
v000001dca9e96170_0 .net *"_ivl_33", 0 0, L_000001dca9ed4410;  1 drivers
v000001dca9e96f30_0 .net *"_ivl_35", 0 0, L_000001dca9ed44b0;  1 drivers
v000001dca9e97070_0 .net *"_ivl_36", 0 0, L_000001dca9f3a890;  1 drivers
v000001dca9e96cb0_0 .net *"_ivl_39", 0 0, L_000001dca9f40510;  1 drivers
v000001dca9e98150_0 .net *"_ivl_41", 0 0, L_000001dca9f3efd0;  1 drivers
v000001dca9e96ad0_0 .net *"_ivl_42", 0 0, L_000001dca9f39fd0;  1 drivers
v000001dca9e96850_0 .net *"_ivl_45", 0 0, L_000001dca9f3f110;  1 drivers
v000001dca9e979d0_0 .net *"_ivl_47", 0 0, L_000001dca9f405b0;  1 drivers
v000001dca9e96210_0 .net *"_ivl_48", 0 0, L_000001dca9f3ab30;  1 drivers
v000001dca9e97d90_0 .net *"_ivl_5", 0 0, L_000001dca9ed2390;  1 drivers
v000001dca9e96a30_0 .net *"_ivl_51", 0 0, L_000001dca9f3fd90;  1 drivers
v000001dca9e95d10_0 .net *"_ivl_53", 0 0, L_000001dca9f40470;  1 drivers
v000001dca9e97110_0 .net *"_ivl_54", 0 0, L_000001dca9f3b690;  1 drivers
v000001dca9e97b10_0 .net *"_ivl_57", 0 0, L_000001dca9f3e170;  1 drivers
v000001dca9e97e30_0 .net *"_ivl_59", 0 0, L_000001dca9f3f570;  1 drivers
v000001dca9e968f0_0 .net *"_ivl_6", 0 0, L_000001dca9f3a120;  1 drivers
v000001dca9e97ed0_0 .net *"_ivl_60", 0 0, L_000001dca9f3b5b0;  1 drivers
v000001dca9e96fd0_0 .net *"_ivl_63", 0 0, L_000001dca9f3ecb0;  1 drivers
v000001dca9e981f0_0 .net *"_ivl_65", 0 0, L_000001dca9f3f930;  1 drivers
v000001dca9e97bb0_0 .net *"_ivl_66", 0 0, L_000001dca9f3a430;  1 drivers
v000001dca9e96030_0 .net *"_ivl_69", 0 0, L_000001dca9f3fe30;  1 drivers
v000001dca9e971b0_0 .net *"_ivl_71", 0 0, L_000001dca9f3e850;  1 drivers
v000001dca9e98010_0 .net *"_ivl_72", 0 0, L_000001dca9f3a270;  1 drivers
v000001dca9e967b0_0 .net *"_ivl_75", 0 0, L_000001dca9f3fcf0;  1 drivers
v000001dca9e97390_0 .net *"_ivl_77", 0 0, L_000001dca9f3e7b0;  1 drivers
v000001dca9e96490_0 .net *"_ivl_78", 0 0, L_000001dca9f3b460;  1 drivers
v000001dca9e96b70_0 .net *"_ivl_81", 0 0, L_000001dca9f3e8f0;  1 drivers
v000001dca9e96e90_0 .net *"_ivl_83", 0 0, L_000001dca9f3ed50;  1 drivers
v000001dca9e97c50_0 .net *"_ivl_84", 0 0, L_000001dca9f3a4a0;  1 drivers
v000001dca9e960d0_0 .net *"_ivl_87", 0 0, L_000001dca9f3fed0;  1 drivers
v000001dca9e97430_0 .net *"_ivl_89", 0 0, L_000001dca9f406f0;  1 drivers
v000001dca9e962b0_0 .net *"_ivl_9", 0 0, L_000001dca9ed3a10;  1 drivers
v000001dca9e98290_0 .net *"_ivl_90", 0 0, L_000001dca9f3b4d0;  1 drivers
v000001dca9e96d50_0 .net *"_ivl_93", 0 0, L_000001dca9f40650;  1 drivers
v000001dca9e96df0_0 .net *"_ivl_95", 0 0, L_000001dca9f3e2b0;  1 drivers
v000001dca9e97250_0 .net *"_ivl_96", 0 0, L_000001dca9f3b9a0;  1 drivers
v000001dca9e97890_0 .net *"_ivl_99", 0 0, L_000001dca9f3df90;  1 drivers
v000001dca9e96350_0 .net "a", 31 0, v000001dca9ea35c0_0;  alias, 1 drivers
v000001dca9e972f0_0 .net "b", 31 0, v000001dca9ea3fc0_0;  alias, 1 drivers
v000001dca9e974d0_0 .net "out", 0 0, L_000001dca9f3add0;  alias, 1 drivers
v000001dca9e97570_0 .net "temp", 31 0, L_000001dca9f3e5d0;  1 drivers
L_000001dca9ed3790 .part v000001dca9ea35c0_0, 0, 1;
L_000001dca9ed2390 .part v000001dca9ea3fc0_0, 0, 1;
L_000001dca9ed3a10 .part v000001dca9ea35c0_0, 1, 1;
L_000001dca9ed4550 .part v000001dca9ea3fc0_0, 1, 1;
L_000001dca9ed4230 .part v000001dca9ea35c0_0, 2, 1;
L_000001dca9ed3c90 .part v000001dca9ea3fc0_0, 2, 1;
L_000001dca9ed2430 .part v000001dca9ea35c0_0, 3, 1;
L_000001dca9ed3d30 .part v000001dca9ea3fc0_0, 3, 1;
L_000001dca9ed3fb0 .part v000001dca9ea35c0_0, 4, 1;
L_000001dca9ed4370 .part v000001dca9ea3fc0_0, 4, 1;
L_000001dca9ed4410 .part v000001dca9ea35c0_0, 5, 1;
L_000001dca9ed44b0 .part v000001dca9ea3fc0_0, 5, 1;
L_000001dca9f40510 .part v000001dca9ea35c0_0, 6, 1;
L_000001dca9f3efd0 .part v000001dca9ea3fc0_0, 6, 1;
L_000001dca9f3f110 .part v000001dca9ea35c0_0, 7, 1;
L_000001dca9f405b0 .part v000001dca9ea3fc0_0, 7, 1;
L_000001dca9f3fd90 .part v000001dca9ea35c0_0, 8, 1;
L_000001dca9f40470 .part v000001dca9ea3fc0_0, 8, 1;
L_000001dca9f3e170 .part v000001dca9ea35c0_0, 9, 1;
L_000001dca9f3f570 .part v000001dca9ea3fc0_0, 9, 1;
L_000001dca9f3ecb0 .part v000001dca9ea35c0_0, 10, 1;
L_000001dca9f3f930 .part v000001dca9ea3fc0_0, 10, 1;
L_000001dca9f3fe30 .part v000001dca9ea35c0_0, 11, 1;
L_000001dca9f3e850 .part v000001dca9ea3fc0_0, 11, 1;
L_000001dca9f3fcf0 .part v000001dca9ea35c0_0, 12, 1;
L_000001dca9f3e7b0 .part v000001dca9ea3fc0_0, 12, 1;
L_000001dca9f3e8f0 .part v000001dca9ea35c0_0, 13, 1;
L_000001dca9f3ed50 .part v000001dca9ea3fc0_0, 13, 1;
L_000001dca9f3fed0 .part v000001dca9ea35c0_0, 14, 1;
L_000001dca9f406f0 .part v000001dca9ea3fc0_0, 14, 1;
L_000001dca9f40650 .part v000001dca9ea35c0_0, 15, 1;
L_000001dca9f3e2b0 .part v000001dca9ea3fc0_0, 15, 1;
L_000001dca9f3df90 .part v000001dca9ea35c0_0, 16, 1;
L_000001dca9f3ff70 .part v000001dca9ea3fc0_0, 16, 1;
L_000001dca9f3e990 .part v000001dca9ea35c0_0, 17, 1;
L_000001dca9f3fc50 .part v000001dca9ea3fc0_0, 17, 1;
L_000001dca9f3e670 .part v000001dca9ea35c0_0, 18, 1;
L_000001dca9f3ef30 .part v000001dca9ea3fc0_0, 18, 1;
L_000001dca9f40010 .part v000001dca9ea35c0_0, 19, 1;
L_000001dca9f3ec10 .part v000001dca9ea3fc0_0, 19, 1;
L_000001dca9f3ea30 .part v000001dca9ea35c0_0, 20, 1;
L_000001dca9f3fa70 .part v000001dca9ea3fc0_0, 20, 1;
L_000001dca9f401f0 .part v000001dca9ea35c0_0, 21, 1;
L_000001dca9f3ee90 .part v000001dca9ea3fc0_0, 21, 1;
L_000001dca9f40290 .part v000001dca9ea35c0_0, 22, 1;
L_000001dca9f3f9d0 .part v000001dca9ea3fc0_0, 22, 1;
L_000001dca9f3e030 .part v000001dca9ea35c0_0, 23, 1;
L_000001dca9f3f390 .part v000001dca9ea3fc0_0, 23, 1;
L_000001dca9f3e490 .part v000001dca9ea35c0_0, 24, 1;
L_000001dca9f3fb10 .part v000001dca9ea3fc0_0, 24, 1;
L_000001dca9f3e0d0 .part v000001dca9ea35c0_0, 25, 1;
L_000001dca9f3f7f0 .part v000001dca9ea3fc0_0, 25, 1;
L_000001dca9f40330 .part v000001dca9ea35c0_0, 26, 1;
L_000001dca9f3ead0 .part v000001dca9ea3fc0_0, 26, 1;
L_000001dca9f3e210 .part v000001dca9ea35c0_0, 27, 1;
L_000001dca9f3fbb0 .part v000001dca9ea3fc0_0, 27, 1;
L_000001dca9f400b0 .part v000001dca9ea35c0_0, 28, 1;
L_000001dca9f3e350 .part v000001dca9ea3fc0_0, 28, 1;
L_000001dca9f403d0 .part v000001dca9ea35c0_0, 29, 1;
L_000001dca9f3e3f0 .part v000001dca9ea3fc0_0, 29, 1;
L_000001dca9f40150 .part v000001dca9ea35c0_0, 30, 1;
L_000001dca9f3e530 .part v000001dca9ea3fc0_0, 30, 1;
LS_000001dca9f3e5d0_0_0 .concat8 [ 1 1 1 1], L_000001dca9f3aeb0, L_000001dca9f3a120, L_000001dca9f3a6d0, L_000001dca9f3aac0;
LS_000001dca9f3e5d0_0_4 .concat8 [ 1 1 1 1], L_000001dca9f3ba10, L_000001dca9f3b3f0, L_000001dca9f3a890, L_000001dca9f39fd0;
LS_000001dca9f3e5d0_0_8 .concat8 [ 1 1 1 1], L_000001dca9f3ab30, L_000001dca9f3b690, L_000001dca9f3b5b0, L_000001dca9f3a430;
LS_000001dca9f3e5d0_0_12 .concat8 [ 1 1 1 1], L_000001dca9f3a270, L_000001dca9f3b460, L_000001dca9f3a4a0, L_000001dca9f3b4d0;
LS_000001dca9f3e5d0_0_16 .concat8 [ 1 1 1 1], L_000001dca9f3b9a0, L_000001dca9f3af20, L_000001dca9f3ba80, L_000001dca9f3a740;
LS_000001dca9f3e5d0_0_20 .concat8 [ 1 1 1 1], L_000001dca9f3ac80, L_000001dca9f3a820, L_000001dca9f3a190, L_000001dca9f3b540;
LS_000001dca9f3e5d0_0_24 .concat8 [ 1 1 1 1], L_000001dca9f3b700, L_000001dca9f3a900, L_000001dca9f3a970, L_000001dca9f3b770;
LS_000001dca9f3e5d0_0_28 .concat8 [ 1 1 1 1], L_000001dca9f3a200, L_000001dca9f3a9e0, L_000001dca9f3acf0, L_000001dca9f3baf0;
LS_000001dca9f3e5d0_1_0 .concat8 [ 4 4 4 4], LS_000001dca9f3e5d0_0_0, LS_000001dca9f3e5d0_0_4, LS_000001dca9f3e5d0_0_8, LS_000001dca9f3e5d0_0_12;
LS_000001dca9f3e5d0_1_4 .concat8 [ 4 4 4 4], LS_000001dca9f3e5d0_0_16, LS_000001dca9f3e5d0_0_20, LS_000001dca9f3e5d0_0_24, LS_000001dca9f3e5d0_0_28;
L_000001dca9f3e5d0 .concat8 [ 16 16 0 0], LS_000001dca9f3e5d0_1_0, LS_000001dca9f3e5d0_1_4;
L_000001dca9f3eb70 .part v000001dca9ea35c0_0, 31, 1;
L_000001dca9f3e710 .part v000001dca9ea3fc0_0, 31, 1;
L_000001dca9f3edf0 .part L_000001dca9f3e5d0, 0, 1;
L_000001dca9f3f070 .part L_000001dca9f3e5d0, 1, 1;
L_000001dca9f3f1b0 .part L_000001dca9f3e5d0, 2, 1;
L_000001dca9f3f250 .part L_000001dca9f3e5d0, 3, 1;
L_000001dca9f3f610 .part L_000001dca9f3e5d0, 4, 1;
L_000001dca9f3f2f0 .part L_000001dca9f3e5d0, 5, 1;
L_000001dca9f3f430 .part L_000001dca9f3e5d0, 6, 1;
L_000001dca9f3f890 .part L_000001dca9f3e5d0, 7, 1;
L_000001dca9f3f4d0 .part L_000001dca9f3e5d0, 8, 1;
L_000001dca9f3f6b0 .part L_000001dca9f3e5d0, 9, 1;
L_000001dca9f3f750 .part L_000001dca9f3e5d0, 10, 1;
L_000001dca9f40b50 .part L_000001dca9f3e5d0, 11, 1;
L_000001dca9f41eb0 .part L_000001dca9f3e5d0, 12, 1;
L_000001dca9f40dd0 .part L_000001dca9f3e5d0, 13, 1;
L_000001dca9f42770 .part L_000001dca9f3e5d0, 14, 1;
L_000001dca9f40bf0 .part L_000001dca9f3e5d0, 15, 1;
L_000001dca9f41c30 .part L_000001dca9f3e5d0, 16, 1;
L_000001dca9f41e10 .part L_000001dca9f3e5d0, 17, 1;
L_000001dca9f42630 .part L_000001dca9f3e5d0, 18, 1;
L_000001dca9f41870 .part L_000001dca9f3e5d0, 19, 1;
L_000001dca9f42450 .part L_000001dca9f3e5d0, 20, 1;
L_000001dca9f41b90 .part L_000001dca9f3e5d0, 21, 1;
L_000001dca9f41370 .part L_000001dca9f3e5d0, 22, 1;
L_000001dca9f410f0 .part L_000001dca9f3e5d0, 23, 1;
L_000001dca9f424f0 .part L_000001dca9f3e5d0, 24, 1;
L_000001dca9f421d0 .part L_000001dca9f3e5d0, 25, 1;
L_000001dca9f42590 .part L_000001dca9f3e5d0, 26, 1;
L_000001dca9f41f50 .part L_000001dca9f3e5d0, 27, 1;
L_000001dca9f41d70 .part L_000001dca9f3e5d0, 28, 1;
L_000001dca9f42db0 .part L_000001dca9f3e5d0, 29, 1;
L_000001dca9f42810 .part L_000001dca9f3e5d0, 30, 1;
L_000001dca9f42a90 .part L_000001dca9f3e5d0, 31, 1;
S_000001dca9c6d8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001dca9ce6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001dca9e28680 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001dca9f3b380 .functor NOT 1, L_000001dca9ed3dd0, C4<0>, C4<0>, C4<0>;
v000001dca9e95bd0_0 .net "A", 31 0, v000001dca9ea35c0_0;  alias, 1 drivers
v000001dca9e95c70_0 .net "ALUOP", 3 0, v000001dca9e965d0_0;  alias, 1 drivers
v000001dca9e95db0_0 .net "B", 31 0, v000001dca9ea3fc0_0;  alias, 1 drivers
v000001dca9e96530_0 .var "CF", 0 0;
v000001dca9e963f0_0 .net "ZF", 0 0, L_000001dca9f3b380;  alias, 1 drivers
v000001dca9e95e50_0 .net *"_ivl_1", 0 0, L_000001dca9ed3dd0;  1 drivers
v000001dca9e95ef0_0 .var "res", 31 0;
E_000001dca9e28800 .event anyedge, v000001dca9e95c70_0, v000001dca9e96350_0, v000001dca9e972f0_0, v000001dca9e96530_0;
L_000001dca9ed3dd0 .reduce/or v000001dca9e95ef0_0;
S_000001dca9c6da30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001dca9ce6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001dca9e9a2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9e9a328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9e9a360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9e9a398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9e9a3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9e9a408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9e9a440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9e9a478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9e9a4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9e9a4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9e9a520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9e9a558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9e9a590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9e9a5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9e9a600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9e9a638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9e9a670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9e9a6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9e9a6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9e9a718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9e9a750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9e9a788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9e9a7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9e9a7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9e9a830 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dca9e965d0_0 .var "ALU_OP", 3 0;
v000001dca9e96670_0 .net "opcode", 11 0, v000001dca9ea3840_0;  alias, 1 drivers
E_000001dca9e28340 .event anyedge, v000001dca9d9da80_0;
S_000001dca9c70140 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001dca9ea4e20_0 .net "EX1_forward_to_B", 31 0, v000001dca9ea4f60_0;  alias, 1 drivers
v000001dca9ea5280_0 .net "EX_PFC", 31 0, v000001dca9ea41a0_0;  alias, 1 drivers
v000001dca9ea4240_0 .net "EX_PFC_to_IF", 31 0, L_000001dca9ed3650;  alias, 1 drivers
v000001dca9ea50a0_0 .net "alu_selA", 1 0, L_000001dca9ecf050;  alias, 1 drivers
v000001dca9ea4600_0 .net "alu_selB", 1 0, L_000001dca9ece290;  alias, 1 drivers
v000001dca9ea4920_0 .net "ex_haz", 31 0, v000001dca9e92980_0;  alias, 1 drivers
v000001dca9ea4380_0 .net "id_haz", 31 0, L_000001dca9ed3e70;  alias, 1 drivers
v000001dca9ea42e0_0 .net "is_jr", 0 0, v000001dca9ea55a0_0;  alias, 1 drivers
v000001dca9ea4b00_0 .net "mem_haz", 31 0, L_000001dca9f3be70;  alias, 1 drivers
v000001dca9ea5500_0 .net "oper1", 31 0, L_000001dca9ed6ce0;  alias, 1 drivers
v000001dca9ea4ba0_0 .net "oper2", 31 0, L_000001dca9f3aa50;  alias, 1 drivers
v000001dca9ea56e0_0 .net "pc", 31 0, v000001dca9ea4ec0_0;  alias, 1 drivers
v000001dca9ea4d80_0 .net "rs1", 31 0, v000001dca9ea5140_0;  alias, 1 drivers
v000001dca9ea4560_0 .net "rs2_in", 31 0, v000001dca9ea4a60_0;  alias, 1 drivers
v000001dca9ea46a0_0 .net "rs2_out", 31 0, L_000001dca9f3a660;  alias, 1 drivers
v000001dca9ea4420_0 .net "store_rs2_forward", 1 0, L_000001dca9ecee70;  alias, 1 drivers
L_000001dca9ed3650 .functor MUXZ 32, v000001dca9ea41a0_0, L_000001dca9ed6ce0, v000001dca9ea55a0_0, C4<>;
S_000001dca9c702d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001dca9c70140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dca9e283c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dca9ed6730 .functor NOT 1, L_000001dca9ed3290, C4<0>, C4<0>, C4<0>;
L_000001dca9ed6110 .functor NOT 1, L_000001dca9ed2250, C4<0>, C4<0>, C4<0>;
L_000001dca9ed54d0 .functor NOT 1, L_000001dca9ed24d0, C4<0>, C4<0>, C4<0>;
L_000001dca9ed6880 .functor NOT 1, L_000001dca9ed3470, C4<0>, C4<0>, C4<0>;
L_000001dca9ed68f0 .functor AND 32, L_000001dca9ed5070, v000001dca9ea5140_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9ed5310 .functor AND 32, L_000001dca9ed61f0, L_000001dca9f3be70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9ed5540 .functor OR 32, L_000001dca9ed68f0, L_000001dca9ed5310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dca9ed5620 .functor AND 32, L_000001dca9ed6810, v000001dca9e92980_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9ed5cb0 .functor OR 32, L_000001dca9ed5540, L_000001dca9ed5620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dca9ed6f80 .functor AND 32, L_000001dca9ed6960, L_000001dca9ed3e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9ed6ce0 .functor OR 32, L_000001dca9ed5cb0, L_000001dca9ed6f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dca9e99870_0 .net *"_ivl_1", 0 0, L_000001dca9ed3290;  1 drivers
v000001dca9e995f0_0 .net *"_ivl_13", 0 0, L_000001dca9ed24d0;  1 drivers
v000001dca9e990f0_0 .net *"_ivl_14", 0 0, L_000001dca9ed54d0;  1 drivers
v000001dca9e99690_0 .net *"_ivl_19", 0 0, L_000001dca9ed2750;  1 drivers
v000001dca9e99910_0 .net *"_ivl_2", 0 0, L_000001dca9ed6730;  1 drivers
v000001dca9e9cec0_0 .net *"_ivl_23", 0 0, L_000001dca9ed2ed0;  1 drivers
v000001dca9e9c100_0 .net *"_ivl_27", 0 0, L_000001dca9ed3470;  1 drivers
v000001dca9e9c1a0_0 .net *"_ivl_28", 0 0, L_000001dca9ed6880;  1 drivers
v000001dca9e9bd40_0 .net *"_ivl_33", 0 0, L_000001dca9ed21b0;  1 drivers
v000001dca9e9ddc0_0 .net *"_ivl_37", 0 0, L_000001dca9ed29d0;  1 drivers
v000001dca9e9c240_0 .net *"_ivl_40", 31 0, L_000001dca9ed68f0;  1 drivers
v000001dca9e9bfc0_0 .net *"_ivl_42", 31 0, L_000001dca9ed5310;  1 drivers
v000001dca9e9be80_0 .net *"_ivl_44", 31 0, L_000001dca9ed5540;  1 drivers
v000001dca9e9ba20_0 .net *"_ivl_46", 31 0, L_000001dca9ed5620;  1 drivers
v000001dca9e9c2e0_0 .net *"_ivl_48", 31 0, L_000001dca9ed5cb0;  1 drivers
v000001dca9e9d780_0 .net *"_ivl_50", 31 0, L_000001dca9ed6f80;  1 drivers
v000001dca9e9d140_0 .net *"_ivl_7", 0 0, L_000001dca9ed2250;  1 drivers
v000001dca9e9d500_0 .net *"_ivl_8", 0 0, L_000001dca9ed6110;  1 drivers
v000001dca9e9d1e0_0 .net "ina", 31 0, v000001dca9ea5140_0;  alias, 1 drivers
v000001dca9e9b8e0_0 .net "inb", 31 0, L_000001dca9f3be70;  alias, 1 drivers
v000001dca9e9dfa0_0 .net "inc", 31 0, v000001dca9e92980_0;  alias, 1 drivers
v000001dca9e9c920_0 .net "ind", 31 0, L_000001dca9ed3e70;  alias, 1 drivers
v000001dca9e9d280_0 .net "out", 31 0, L_000001dca9ed6ce0;  alias, 1 drivers
v000001dca9e9ca60_0 .net "s0", 31 0, L_000001dca9ed5070;  1 drivers
v000001dca9e9bc00_0 .net "s1", 31 0, L_000001dca9ed61f0;  1 drivers
v000001dca9e9d320_0 .net "s2", 31 0, L_000001dca9ed6810;  1 drivers
v000001dca9e9dd20_0 .net "s3", 31 0, L_000001dca9ed6960;  1 drivers
v000001dca9e9d6e0_0 .net "sel", 1 0, L_000001dca9ecf050;  alias, 1 drivers
L_000001dca9ed3290 .part L_000001dca9ecf050, 1, 1;
LS_000001dca9ed2070_0_0 .concat [ 1 1 1 1], L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730;
LS_000001dca9ed2070_0_4 .concat [ 1 1 1 1], L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730;
LS_000001dca9ed2070_0_8 .concat [ 1 1 1 1], L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730;
LS_000001dca9ed2070_0_12 .concat [ 1 1 1 1], L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730;
LS_000001dca9ed2070_0_16 .concat [ 1 1 1 1], L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730;
LS_000001dca9ed2070_0_20 .concat [ 1 1 1 1], L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730;
LS_000001dca9ed2070_0_24 .concat [ 1 1 1 1], L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730;
LS_000001dca9ed2070_0_28 .concat [ 1 1 1 1], L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730, L_000001dca9ed6730;
LS_000001dca9ed2070_1_0 .concat [ 4 4 4 4], LS_000001dca9ed2070_0_0, LS_000001dca9ed2070_0_4, LS_000001dca9ed2070_0_8, LS_000001dca9ed2070_0_12;
LS_000001dca9ed2070_1_4 .concat [ 4 4 4 4], LS_000001dca9ed2070_0_16, LS_000001dca9ed2070_0_20, LS_000001dca9ed2070_0_24, LS_000001dca9ed2070_0_28;
L_000001dca9ed2070 .concat [ 16 16 0 0], LS_000001dca9ed2070_1_0, LS_000001dca9ed2070_1_4;
L_000001dca9ed2250 .part L_000001dca9ecf050, 0, 1;
LS_000001dca9ed4690_0_0 .concat [ 1 1 1 1], L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110;
LS_000001dca9ed4690_0_4 .concat [ 1 1 1 1], L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110;
LS_000001dca9ed4690_0_8 .concat [ 1 1 1 1], L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110;
LS_000001dca9ed4690_0_12 .concat [ 1 1 1 1], L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110;
LS_000001dca9ed4690_0_16 .concat [ 1 1 1 1], L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110;
LS_000001dca9ed4690_0_20 .concat [ 1 1 1 1], L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110;
LS_000001dca9ed4690_0_24 .concat [ 1 1 1 1], L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110;
LS_000001dca9ed4690_0_28 .concat [ 1 1 1 1], L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110, L_000001dca9ed6110;
LS_000001dca9ed4690_1_0 .concat [ 4 4 4 4], LS_000001dca9ed4690_0_0, LS_000001dca9ed4690_0_4, LS_000001dca9ed4690_0_8, LS_000001dca9ed4690_0_12;
LS_000001dca9ed4690_1_4 .concat [ 4 4 4 4], LS_000001dca9ed4690_0_16, LS_000001dca9ed4690_0_20, LS_000001dca9ed4690_0_24, LS_000001dca9ed4690_0_28;
L_000001dca9ed4690 .concat [ 16 16 0 0], LS_000001dca9ed4690_1_0, LS_000001dca9ed4690_1_4;
L_000001dca9ed24d0 .part L_000001dca9ecf050, 1, 1;
LS_000001dca9ed3150_0_0 .concat [ 1 1 1 1], L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0;
LS_000001dca9ed3150_0_4 .concat [ 1 1 1 1], L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0;
LS_000001dca9ed3150_0_8 .concat [ 1 1 1 1], L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0;
LS_000001dca9ed3150_0_12 .concat [ 1 1 1 1], L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0;
LS_000001dca9ed3150_0_16 .concat [ 1 1 1 1], L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0;
LS_000001dca9ed3150_0_20 .concat [ 1 1 1 1], L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0;
LS_000001dca9ed3150_0_24 .concat [ 1 1 1 1], L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0;
LS_000001dca9ed3150_0_28 .concat [ 1 1 1 1], L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0, L_000001dca9ed54d0;
LS_000001dca9ed3150_1_0 .concat [ 4 4 4 4], LS_000001dca9ed3150_0_0, LS_000001dca9ed3150_0_4, LS_000001dca9ed3150_0_8, LS_000001dca9ed3150_0_12;
LS_000001dca9ed3150_1_4 .concat [ 4 4 4 4], LS_000001dca9ed3150_0_16, LS_000001dca9ed3150_0_20, LS_000001dca9ed3150_0_24, LS_000001dca9ed3150_0_28;
L_000001dca9ed3150 .concat [ 16 16 0 0], LS_000001dca9ed3150_1_0, LS_000001dca9ed3150_1_4;
L_000001dca9ed2750 .part L_000001dca9ecf050, 0, 1;
LS_000001dca9ed2e30_0_0 .concat [ 1 1 1 1], L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750;
LS_000001dca9ed2e30_0_4 .concat [ 1 1 1 1], L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750;
LS_000001dca9ed2e30_0_8 .concat [ 1 1 1 1], L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750;
LS_000001dca9ed2e30_0_12 .concat [ 1 1 1 1], L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750;
LS_000001dca9ed2e30_0_16 .concat [ 1 1 1 1], L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750;
LS_000001dca9ed2e30_0_20 .concat [ 1 1 1 1], L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750;
LS_000001dca9ed2e30_0_24 .concat [ 1 1 1 1], L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750;
LS_000001dca9ed2e30_0_28 .concat [ 1 1 1 1], L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750, L_000001dca9ed2750;
LS_000001dca9ed2e30_1_0 .concat [ 4 4 4 4], LS_000001dca9ed2e30_0_0, LS_000001dca9ed2e30_0_4, LS_000001dca9ed2e30_0_8, LS_000001dca9ed2e30_0_12;
LS_000001dca9ed2e30_1_4 .concat [ 4 4 4 4], LS_000001dca9ed2e30_0_16, LS_000001dca9ed2e30_0_20, LS_000001dca9ed2e30_0_24, LS_000001dca9ed2e30_0_28;
L_000001dca9ed2e30 .concat [ 16 16 0 0], LS_000001dca9ed2e30_1_0, LS_000001dca9ed2e30_1_4;
L_000001dca9ed2ed0 .part L_000001dca9ecf050, 1, 1;
LS_000001dca9ed4190_0_0 .concat [ 1 1 1 1], L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0;
LS_000001dca9ed4190_0_4 .concat [ 1 1 1 1], L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0;
LS_000001dca9ed4190_0_8 .concat [ 1 1 1 1], L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0;
LS_000001dca9ed4190_0_12 .concat [ 1 1 1 1], L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0;
LS_000001dca9ed4190_0_16 .concat [ 1 1 1 1], L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0;
LS_000001dca9ed4190_0_20 .concat [ 1 1 1 1], L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0;
LS_000001dca9ed4190_0_24 .concat [ 1 1 1 1], L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0;
LS_000001dca9ed4190_0_28 .concat [ 1 1 1 1], L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0, L_000001dca9ed2ed0;
LS_000001dca9ed4190_1_0 .concat [ 4 4 4 4], LS_000001dca9ed4190_0_0, LS_000001dca9ed4190_0_4, LS_000001dca9ed4190_0_8, LS_000001dca9ed4190_0_12;
LS_000001dca9ed4190_1_4 .concat [ 4 4 4 4], LS_000001dca9ed4190_0_16, LS_000001dca9ed4190_0_20, LS_000001dca9ed4190_0_24, LS_000001dca9ed4190_0_28;
L_000001dca9ed4190 .concat [ 16 16 0 0], LS_000001dca9ed4190_1_0, LS_000001dca9ed4190_1_4;
L_000001dca9ed3470 .part L_000001dca9ecf050, 0, 1;
LS_000001dca9ed2570_0_0 .concat [ 1 1 1 1], L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880;
LS_000001dca9ed2570_0_4 .concat [ 1 1 1 1], L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880;
LS_000001dca9ed2570_0_8 .concat [ 1 1 1 1], L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880;
LS_000001dca9ed2570_0_12 .concat [ 1 1 1 1], L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880;
LS_000001dca9ed2570_0_16 .concat [ 1 1 1 1], L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880;
LS_000001dca9ed2570_0_20 .concat [ 1 1 1 1], L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880;
LS_000001dca9ed2570_0_24 .concat [ 1 1 1 1], L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880;
LS_000001dca9ed2570_0_28 .concat [ 1 1 1 1], L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880, L_000001dca9ed6880;
LS_000001dca9ed2570_1_0 .concat [ 4 4 4 4], LS_000001dca9ed2570_0_0, LS_000001dca9ed2570_0_4, LS_000001dca9ed2570_0_8, LS_000001dca9ed2570_0_12;
LS_000001dca9ed2570_1_4 .concat [ 4 4 4 4], LS_000001dca9ed2570_0_16, LS_000001dca9ed2570_0_20, LS_000001dca9ed2570_0_24, LS_000001dca9ed2570_0_28;
L_000001dca9ed2570 .concat [ 16 16 0 0], LS_000001dca9ed2570_1_0, LS_000001dca9ed2570_1_4;
L_000001dca9ed21b0 .part L_000001dca9ecf050, 1, 1;
LS_000001dca9ed2930_0_0 .concat [ 1 1 1 1], L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0;
LS_000001dca9ed2930_0_4 .concat [ 1 1 1 1], L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0;
LS_000001dca9ed2930_0_8 .concat [ 1 1 1 1], L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0;
LS_000001dca9ed2930_0_12 .concat [ 1 1 1 1], L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0;
LS_000001dca9ed2930_0_16 .concat [ 1 1 1 1], L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0;
LS_000001dca9ed2930_0_20 .concat [ 1 1 1 1], L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0;
LS_000001dca9ed2930_0_24 .concat [ 1 1 1 1], L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0;
LS_000001dca9ed2930_0_28 .concat [ 1 1 1 1], L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0, L_000001dca9ed21b0;
LS_000001dca9ed2930_1_0 .concat [ 4 4 4 4], LS_000001dca9ed2930_0_0, LS_000001dca9ed2930_0_4, LS_000001dca9ed2930_0_8, LS_000001dca9ed2930_0_12;
LS_000001dca9ed2930_1_4 .concat [ 4 4 4 4], LS_000001dca9ed2930_0_16, LS_000001dca9ed2930_0_20, LS_000001dca9ed2930_0_24, LS_000001dca9ed2930_0_28;
L_000001dca9ed2930 .concat [ 16 16 0 0], LS_000001dca9ed2930_1_0, LS_000001dca9ed2930_1_4;
L_000001dca9ed29d0 .part L_000001dca9ecf050, 0, 1;
LS_000001dca9ed2c50_0_0 .concat [ 1 1 1 1], L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0;
LS_000001dca9ed2c50_0_4 .concat [ 1 1 1 1], L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0;
LS_000001dca9ed2c50_0_8 .concat [ 1 1 1 1], L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0;
LS_000001dca9ed2c50_0_12 .concat [ 1 1 1 1], L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0;
LS_000001dca9ed2c50_0_16 .concat [ 1 1 1 1], L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0;
LS_000001dca9ed2c50_0_20 .concat [ 1 1 1 1], L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0;
LS_000001dca9ed2c50_0_24 .concat [ 1 1 1 1], L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0;
LS_000001dca9ed2c50_0_28 .concat [ 1 1 1 1], L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0, L_000001dca9ed29d0;
LS_000001dca9ed2c50_1_0 .concat [ 4 4 4 4], LS_000001dca9ed2c50_0_0, LS_000001dca9ed2c50_0_4, LS_000001dca9ed2c50_0_8, LS_000001dca9ed2c50_0_12;
LS_000001dca9ed2c50_1_4 .concat [ 4 4 4 4], LS_000001dca9ed2c50_0_16, LS_000001dca9ed2c50_0_20, LS_000001dca9ed2c50_0_24, LS_000001dca9ed2c50_0_28;
L_000001dca9ed2c50 .concat [ 16 16 0 0], LS_000001dca9ed2c50_1_0, LS_000001dca9ed2c50_1_4;
S_000001dca9c28200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dca9c702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9ed5070 .functor AND 32, L_000001dca9ed2070, L_000001dca9ed4690, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e98a10_0 .net "in1", 31 0, L_000001dca9ed2070;  1 drivers
v000001dca9e98ab0_0 .net "in2", 31 0, L_000001dca9ed4690;  1 drivers
v000001dca9e98d30_0 .net "out", 31 0, L_000001dca9ed5070;  alias, 1 drivers
S_000001dca9c28390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dca9c702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9ed61f0 .functor AND 32, L_000001dca9ed3150, L_000001dca9ed2e30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e99230_0 .net "in1", 31 0, L_000001dca9ed3150;  1 drivers
v000001dca9e99370_0 .net "in2", 31 0, L_000001dca9ed2e30;  1 drivers
v000001dca9e98b50_0 .net "out", 31 0, L_000001dca9ed61f0;  alias, 1 drivers
S_000001dca9c60940 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dca9c702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9ed6810 .functor AND 32, L_000001dca9ed4190, L_000001dca9ed2570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e98e70_0 .net "in1", 31 0, L_000001dca9ed4190;  1 drivers
v000001dca9e98fb0_0 .net "in2", 31 0, L_000001dca9ed2570;  1 drivers
v000001dca9e997d0_0 .net "out", 31 0, L_000001dca9ed6810;  alias, 1 drivers
S_000001dca9e9af00 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dca9c702d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9ed6960 .functor AND 32, L_000001dca9ed2930, L_000001dca9ed2c50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e99050_0 .net "in1", 31 0, L_000001dca9ed2930;  1 drivers
v000001dca9e992d0_0 .net "in2", 31 0, L_000001dca9ed2c50;  1 drivers
v000001dca9e99410_0 .net "out", 31 0, L_000001dca9ed6960;  alias, 1 drivers
S_000001dca9e9ad70 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001dca9c70140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dca9e284c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dca9ed6f10 .functor NOT 1, L_000001dca9ed2890, C4<0>, C4<0>, C4<0>;
L_000001dca9ed6dc0 .functor NOT 1, L_000001dca9ed4730, C4<0>, C4<0>, C4<0>;
L_000001dca9ed6c70 .functor NOT 1, L_000001dca9ed33d0, C4<0>, C4<0>, C4<0>;
L_000001dca9e10dc0 .functor NOT 1, L_000001dca9ed2110, C4<0>, C4<0>, C4<0>;
L_000001dca9f3a580 .functor AND 32, L_000001dca9ed6d50, v000001dca9ea4f60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9f3a350 .functor AND 32, L_000001dca9ed6e30, L_000001dca9f3be70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9f3b1c0 .functor OR 32, L_000001dca9f3a580, L_000001dca9f3a350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dca9f3b070 .functor AND 32, L_000001dca9ed6ea0, v000001dca9e92980_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9f3a040 .functor OR 32, L_000001dca9f3b1c0, L_000001dca9f3b070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dca9f3b8c0 .functor AND 32, L_000001dca9f3b150, L_000001dca9ed3e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9f3aa50 .functor OR 32, L_000001dca9f3a040, L_000001dca9f3b8c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dca9e9d5a0_0 .net *"_ivl_1", 0 0, L_000001dca9ed2890;  1 drivers
v000001dca9e9bca0_0 .net *"_ivl_13", 0 0, L_000001dca9ed33d0;  1 drivers
v000001dca9e9c420_0 .net *"_ivl_14", 0 0, L_000001dca9ed6c70;  1 drivers
v000001dca9e9cb00_0 .net *"_ivl_19", 0 0, L_000001dca9ed2f70;  1 drivers
v000001dca9e9b980_0 .net *"_ivl_2", 0 0, L_000001dca9ed6f10;  1 drivers
v000001dca9e9c560_0 .net *"_ivl_23", 0 0, L_000001dca9ed3b50;  1 drivers
v000001dca9e9c7e0_0 .net *"_ivl_27", 0 0, L_000001dca9ed2110;  1 drivers
v000001dca9e9d640_0 .net *"_ivl_28", 0 0, L_000001dca9e10dc0;  1 drivers
v000001dca9e9c4c0_0 .net *"_ivl_33", 0 0, L_000001dca9ed3ab0;  1 drivers
v000001dca9e9bb60_0 .net *"_ivl_37", 0 0, L_000001dca9ed3f10;  1 drivers
v000001dca9e9d820_0 .net *"_ivl_40", 31 0, L_000001dca9f3a580;  1 drivers
v000001dca9e9d8c0_0 .net *"_ivl_42", 31 0, L_000001dca9f3a350;  1 drivers
v000001dca9e9d960_0 .net *"_ivl_44", 31 0, L_000001dca9f3b1c0;  1 drivers
v000001dca9e9ce20_0 .net *"_ivl_46", 31 0, L_000001dca9f3b070;  1 drivers
v000001dca9e9c740_0 .net *"_ivl_48", 31 0, L_000001dca9f3a040;  1 drivers
v000001dca9e9daa0_0 .net *"_ivl_50", 31 0, L_000001dca9f3b8c0;  1 drivers
v000001dca9e9db40_0 .net *"_ivl_7", 0 0, L_000001dca9ed4730;  1 drivers
v000001dca9e9da00_0 .net *"_ivl_8", 0 0, L_000001dca9ed6dc0;  1 drivers
v000001dca9e9dbe0_0 .net "ina", 31 0, v000001dca9ea4f60_0;  alias, 1 drivers
v000001dca9e9dc80_0 .net "inb", 31 0, L_000001dca9f3be70;  alias, 1 drivers
v000001dca9e9de60_0 .net "inc", 31 0, v000001dca9e92980_0;  alias, 1 drivers
v000001dca9e9cc40_0 .net "ind", 31 0, L_000001dca9ed3e70;  alias, 1 drivers
v000001dca9e9bf20_0 .net "out", 31 0, L_000001dca9f3aa50;  alias, 1 drivers
v000001dca9e9cba0_0 .net "s0", 31 0, L_000001dca9ed6d50;  1 drivers
v000001dca9e9c600_0 .net "s1", 31 0, L_000001dca9ed6e30;  1 drivers
v000001dca9e9c880_0 .net "s2", 31 0, L_000001dca9ed6ea0;  1 drivers
v000001dca9e9c9c0_0 .net "s3", 31 0, L_000001dca9f3b150;  1 drivers
v000001dca9e9cce0_0 .net "sel", 1 0, L_000001dca9ece290;  alias, 1 drivers
L_000001dca9ed2890 .part L_000001dca9ece290, 1, 1;
LS_000001dca9ed45f0_0_0 .concat [ 1 1 1 1], L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10;
LS_000001dca9ed45f0_0_4 .concat [ 1 1 1 1], L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10;
LS_000001dca9ed45f0_0_8 .concat [ 1 1 1 1], L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10;
LS_000001dca9ed45f0_0_12 .concat [ 1 1 1 1], L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10;
LS_000001dca9ed45f0_0_16 .concat [ 1 1 1 1], L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10;
LS_000001dca9ed45f0_0_20 .concat [ 1 1 1 1], L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10;
LS_000001dca9ed45f0_0_24 .concat [ 1 1 1 1], L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10;
LS_000001dca9ed45f0_0_28 .concat [ 1 1 1 1], L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10, L_000001dca9ed6f10;
LS_000001dca9ed45f0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed45f0_0_0, LS_000001dca9ed45f0_0_4, LS_000001dca9ed45f0_0_8, LS_000001dca9ed45f0_0_12;
LS_000001dca9ed45f0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed45f0_0_16, LS_000001dca9ed45f0_0_20, LS_000001dca9ed45f0_0_24, LS_000001dca9ed45f0_0_28;
L_000001dca9ed45f0 .concat [ 16 16 0 0], LS_000001dca9ed45f0_1_0, LS_000001dca9ed45f0_1_4;
L_000001dca9ed4730 .part L_000001dca9ece290, 0, 1;
LS_000001dca9ed27f0_0_0 .concat [ 1 1 1 1], L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0;
LS_000001dca9ed27f0_0_4 .concat [ 1 1 1 1], L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0;
LS_000001dca9ed27f0_0_8 .concat [ 1 1 1 1], L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0;
LS_000001dca9ed27f0_0_12 .concat [ 1 1 1 1], L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0;
LS_000001dca9ed27f0_0_16 .concat [ 1 1 1 1], L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0;
LS_000001dca9ed27f0_0_20 .concat [ 1 1 1 1], L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0;
LS_000001dca9ed27f0_0_24 .concat [ 1 1 1 1], L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0;
LS_000001dca9ed27f0_0_28 .concat [ 1 1 1 1], L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0, L_000001dca9ed6dc0;
LS_000001dca9ed27f0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed27f0_0_0, LS_000001dca9ed27f0_0_4, LS_000001dca9ed27f0_0_8, LS_000001dca9ed27f0_0_12;
LS_000001dca9ed27f0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed27f0_0_16, LS_000001dca9ed27f0_0_20, LS_000001dca9ed27f0_0_24, LS_000001dca9ed27f0_0_28;
L_000001dca9ed27f0 .concat [ 16 16 0 0], LS_000001dca9ed27f0_1_0, LS_000001dca9ed27f0_1_4;
L_000001dca9ed33d0 .part L_000001dca9ece290, 1, 1;
LS_000001dca9ed2610_0_0 .concat [ 1 1 1 1], L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70;
LS_000001dca9ed2610_0_4 .concat [ 1 1 1 1], L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70;
LS_000001dca9ed2610_0_8 .concat [ 1 1 1 1], L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70;
LS_000001dca9ed2610_0_12 .concat [ 1 1 1 1], L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70;
LS_000001dca9ed2610_0_16 .concat [ 1 1 1 1], L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70;
LS_000001dca9ed2610_0_20 .concat [ 1 1 1 1], L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70;
LS_000001dca9ed2610_0_24 .concat [ 1 1 1 1], L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70;
LS_000001dca9ed2610_0_28 .concat [ 1 1 1 1], L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70, L_000001dca9ed6c70;
LS_000001dca9ed2610_1_0 .concat [ 4 4 4 4], LS_000001dca9ed2610_0_0, LS_000001dca9ed2610_0_4, LS_000001dca9ed2610_0_8, LS_000001dca9ed2610_0_12;
LS_000001dca9ed2610_1_4 .concat [ 4 4 4 4], LS_000001dca9ed2610_0_16, LS_000001dca9ed2610_0_20, LS_000001dca9ed2610_0_24, LS_000001dca9ed2610_0_28;
L_000001dca9ed2610 .concat [ 16 16 0 0], LS_000001dca9ed2610_1_0, LS_000001dca9ed2610_1_4;
L_000001dca9ed2f70 .part L_000001dca9ece290, 0, 1;
LS_000001dca9ed3970_0_0 .concat [ 1 1 1 1], L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70;
LS_000001dca9ed3970_0_4 .concat [ 1 1 1 1], L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70;
LS_000001dca9ed3970_0_8 .concat [ 1 1 1 1], L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70;
LS_000001dca9ed3970_0_12 .concat [ 1 1 1 1], L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70;
LS_000001dca9ed3970_0_16 .concat [ 1 1 1 1], L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70;
LS_000001dca9ed3970_0_20 .concat [ 1 1 1 1], L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70;
LS_000001dca9ed3970_0_24 .concat [ 1 1 1 1], L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70;
LS_000001dca9ed3970_0_28 .concat [ 1 1 1 1], L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70, L_000001dca9ed2f70;
LS_000001dca9ed3970_1_0 .concat [ 4 4 4 4], LS_000001dca9ed3970_0_0, LS_000001dca9ed3970_0_4, LS_000001dca9ed3970_0_8, LS_000001dca9ed3970_0_12;
LS_000001dca9ed3970_1_4 .concat [ 4 4 4 4], LS_000001dca9ed3970_0_16, LS_000001dca9ed3970_0_20, LS_000001dca9ed3970_0_24, LS_000001dca9ed3970_0_28;
L_000001dca9ed3970 .concat [ 16 16 0 0], LS_000001dca9ed3970_1_0, LS_000001dca9ed3970_1_4;
L_000001dca9ed3b50 .part L_000001dca9ece290, 1, 1;
LS_000001dca9ed3330_0_0 .concat [ 1 1 1 1], L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50;
LS_000001dca9ed3330_0_4 .concat [ 1 1 1 1], L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50;
LS_000001dca9ed3330_0_8 .concat [ 1 1 1 1], L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50;
LS_000001dca9ed3330_0_12 .concat [ 1 1 1 1], L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50;
LS_000001dca9ed3330_0_16 .concat [ 1 1 1 1], L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50;
LS_000001dca9ed3330_0_20 .concat [ 1 1 1 1], L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50;
LS_000001dca9ed3330_0_24 .concat [ 1 1 1 1], L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50;
LS_000001dca9ed3330_0_28 .concat [ 1 1 1 1], L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50, L_000001dca9ed3b50;
LS_000001dca9ed3330_1_0 .concat [ 4 4 4 4], LS_000001dca9ed3330_0_0, LS_000001dca9ed3330_0_4, LS_000001dca9ed3330_0_8, LS_000001dca9ed3330_0_12;
LS_000001dca9ed3330_1_4 .concat [ 4 4 4 4], LS_000001dca9ed3330_0_16, LS_000001dca9ed3330_0_20, LS_000001dca9ed3330_0_24, LS_000001dca9ed3330_0_28;
L_000001dca9ed3330 .concat [ 16 16 0 0], LS_000001dca9ed3330_1_0, LS_000001dca9ed3330_1_4;
L_000001dca9ed2110 .part L_000001dca9ece290, 0, 1;
LS_000001dca9ed4050_0_0 .concat [ 1 1 1 1], L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0;
LS_000001dca9ed4050_0_4 .concat [ 1 1 1 1], L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0;
LS_000001dca9ed4050_0_8 .concat [ 1 1 1 1], L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0;
LS_000001dca9ed4050_0_12 .concat [ 1 1 1 1], L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0;
LS_000001dca9ed4050_0_16 .concat [ 1 1 1 1], L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0;
LS_000001dca9ed4050_0_20 .concat [ 1 1 1 1], L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0;
LS_000001dca9ed4050_0_24 .concat [ 1 1 1 1], L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0;
LS_000001dca9ed4050_0_28 .concat [ 1 1 1 1], L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0, L_000001dca9e10dc0;
LS_000001dca9ed4050_1_0 .concat [ 4 4 4 4], LS_000001dca9ed4050_0_0, LS_000001dca9ed4050_0_4, LS_000001dca9ed4050_0_8, LS_000001dca9ed4050_0_12;
LS_000001dca9ed4050_1_4 .concat [ 4 4 4 4], LS_000001dca9ed4050_0_16, LS_000001dca9ed4050_0_20, LS_000001dca9ed4050_0_24, LS_000001dca9ed4050_0_28;
L_000001dca9ed4050 .concat [ 16 16 0 0], LS_000001dca9ed4050_1_0, LS_000001dca9ed4050_1_4;
L_000001dca9ed3ab0 .part L_000001dca9ece290, 1, 1;
LS_000001dca9ed40f0_0_0 .concat [ 1 1 1 1], L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0;
LS_000001dca9ed40f0_0_4 .concat [ 1 1 1 1], L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0;
LS_000001dca9ed40f0_0_8 .concat [ 1 1 1 1], L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0;
LS_000001dca9ed40f0_0_12 .concat [ 1 1 1 1], L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0;
LS_000001dca9ed40f0_0_16 .concat [ 1 1 1 1], L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0;
LS_000001dca9ed40f0_0_20 .concat [ 1 1 1 1], L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0;
LS_000001dca9ed40f0_0_24 .concat [ 1 1 1 1], L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0;
LS_000001dca9ed40f0_0_28 .concat [ 1 1 1 1], L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0, L_000001dca9ed3ab0;
LS_000001dca9ed40f0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed40f0_0_0, LS_000001dca9ed40f0_0_4, LS_000001dca9ed40f0_0_8, LS_000001dca9ed40f0_0_12;
LS_000001dca9ed40f0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed40f0_0_16, LS_000001dca9ed40f0_0_20, LS_000001dca9ed40f0_0_24, LS_000001dca9ed40f0_0_28;
L_000001dca9ed40f0 .concat [ 16 16 0 0], LS_000001dca9ed40f0_1_0, LS_000001dca9ed40f0_1_4;
L_000001dca9ed3f10 .part L_000001dca9ece290, 0, 1;
LS_000001dca9ed2a70_0_0 .concat [ 1 1 1 1], L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10;
LS_000001dca9ed2a70_0_4 .concat [ 1 1 1 1], L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10;
LS_000001dca9ed2a70_0_8 .concat [ 1 1 1 1], L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10;
LS_000001dca9ed2a70_0_12 .concat [ 1 1 1 1], L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10;
LS_000001dca9ed2a70_0_16 .concat [ 1 1 1 1], L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10;
LS_000001dca9ed2a70_0_20 .concat [ 1 1 1 1], L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10;
LS_000001dca9ed2a70_0_24 .concat [ 1 1 1 1], L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10;
LS_000001dca9ed2a70_0_28 .concat [ 1 1 1 1], L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10, L_000001dca9ed3f10;
LS_000001dca9ed2a70_1_0 .concat [ 4 4 4 4], LS_000001dca9ed2a70_0_0, LS_000001dca9ed2a70_0_4, LS_000001dca9ed2a70_0_8, LS_000001dca9ed2a70_0_12;
LS_000001dca9ed2a70_1_4 .concat [ 4 4 4 4], LS_000001dca9ed2a70_0_16, LS_000001dca9ed2a70_0_20, LS_000001dca9ed2a70_0_24, LS_000001dca9ed2a70_0_28;
L_000001dca9ed2a70 .concat [ 16 16 0 0], LS_000001dca9ed2a70_1_0, LS_000001dca9ed2a70_1_4;
S_000001dca9e9abe0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dca9e9ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9ed6d50 .functor AND 32, L_000001dca9ed45f0, L_000001dca9ed27f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e9df00_0 .net "in1", 31 0, L_000001dca9ed45f0;  1 drivers
v000001dca9e9d460_0 .net "in2", 31 0, L_000001dca9ed27f0;  1 drivers
v000001dca9e9d3c0_0 .net "out", 31 0, L_000001dca9ed6d50;  alias, 1 drivers
S_000001dca9e9aa50 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dca9e9ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9ed6e30 .functor AND 32, L_000001dca9ed2610, L_000001dca9ed3970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e9bac0_0 .net "in1", 31 0, L_000001dca9ed2610;  1 drivers
v000001dca9e9d000_0 .net "in2", 31 0, L_000001dca9ed3970;  1 drivers
v000001dca9e9cf60_0 .net "out", 31 0, L_000001dca9ed6e30;  alias, 1 drivers
S_000001dca9e9b090 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dca9e9ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9ed6ea0 .functor AND 32, L_000001dca9ed3330, L_000001dca9ed4050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e9e040_0 .net "in1", 31 0, L_000001dca9ed3330;  1 drivers
v000001dca9e9c380_0 .net "in2", 31 0, L_000001dca9ed4050;  1 drivers
v000001dca9e9bde0_0 .net "out", 31 0, L_000001dca9ed6ea0;  alias, 1 drivers
S_000001dca9e9b220 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dca9e9ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9f3b150 .functor AND 32, L_000001dca9ed40f0, L_000001dca9ed2a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e9c060_0 .net "in1", 31 0, L_000001dca9ed40f0;  1 drivers
v000001dca9e9c6a0_0 .net "in2", 31 0, L_000001dca9ed2a70;  1 drivers
v000001dca9e9d0a0_0 .net "out", 31 0, L_000001dca9f3b150;  alias, 1 drivers
S_000001dca9e9b3b0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001dca9c70140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001dca9e28e80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001dca9f3a5f0 .functor NOT 1, L_000001dca9ed26b0, C4<0>, C4<0>, C4<0>;
L_000001dca9f3aba0 .functor NOT 1, L_000001dca9ed2b10, C4<0>, C4<0>, C4<0>;
L_000001dca9f3b0e0 .functor NOT 1, L_000001dca9ed22f0, C4<0>, C4<0>, C4<0>;
L_000001dca9f3b930 .functor NOT 1, L_000001dca9ed2d90, C4<0>, C4<0>, C4<0>;
L_000001dca9f3ac10 .functor AND 32, L_000001dca9f3a510, v000001dca9ea4a60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9f3ad60 .functor AND 32, L_000001dca9f3b230, L_000001dca9f3be70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9f3b620 .functor OR 32, L_000001dca9f3ac10, L_000001dca9f3ad60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dca9f3a0b0 .functor AND 32, L_000001dca9f3b310, v000001dca9e92980_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9f3a7b0 .functor OR 32, L_000001dca9f3b620, L_000001dca9f3a0b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dca9f3b2a0 .functor AND 32, L_000001dca9f3a3c0, L_000001dca9ed3e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9f3a660 .functor OR 32, L_000001dca9f3a7b0, L_000001dca9f3b2a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dca9e9e900_0 .net *"_ivl_1", 0 0, L_000001dca9ed26b0;  1 drivers
v000001dca9e9f4e0_0 .net *"_ivl_13", 0 0, L_000001dca9ed22f0;  1 drivers
v000001dca9e9e7c0_0 .net *"_ivl_14", 0 0, L_000001dca9f3b0e0;  1 drivers
v000001dca9e9e9a0_0 .net *"_ivl_19", 0 0, L_000001dca9ed3830;  1 drivers
v000001dca9e9f620_0 .net *"_ivl_2", 0 0, L_000001dca9f3a5f0;  1 drivers
v000001dca9e9eea0_0 .net *"_ivl_23", 0 0, L_000001dca9ed3010;  1 drivers
v000001dca9e9f760_0 .net *"_ivl_27", 0 0, L_000001dca9ed2d90;  1 drivers
v000001dca9e9ecc0_0 .net *"_ivl_28", 0 0, L_000001dca9f3b930;  1 drivers
v000001dca9e9ef40_0 .net *"_ivl_33", 0 0, L_000001dca9ed31f0;  1 drivers
v000001dca9e9f1c0_0 .net *"_ivl_37", 0 0, L_000001dca9ed47d0;  1 drivers
v000001dca9e9f440_0 .net *"_ivl_40", 31 0, L_000001dca9f3ac10;  1 drivers
v000001dca9e9e0e0_0 .net *"_ivl_42", 31 0, L_000001dca9f3ad60;  1 drivers
v000001dca9e9e400_0 .net *"_ivl_44", 31 0, L_000001dca9f3b620;  1 drivers
v000001dca9e9e220_0 .net *"_ivl_46", 31 0, L_000001dca9f3a0b0;  1 drivers
v000001dca9e9f260_0 .net *"_ivl_48", 31 0, L_000001dca9f3a7b0;  1 drivers
v000001dca9e9f300_0 .net *"_ivl_50", 31 0, L_000001dca9f3b2a0;  1 drivers
v000001dca9e9e4a0_0 .net *"_ivl_7", 0 0, L_000001dca9ed2b10;  1 drivers
v000001dca9e9e540_0 .net *"_ivl_8", 0 0, L_000001dca9f3aba0;  1 drivers
v000001dca9e9ea40_0 .net "ina", 31 0, v000001dca9ea4a60_0;  alias, 1 drivers
v000001dca9e9e2c0_0 .net "inb", 31 0, L_000001dca9f3be70;  alias, 1 drivers
v000001dca9e9f3a0_0 .net "inc", 31 0, v000001dca9e92980_0;  alias, 1 drivers
v000001dca9e9e860_0 .net "ind", 31 0, L_000001dca9ed3e70;  alias, 1 drivers
v000001dca9e9f580_0 .net "out", 31 0, L_000001dca9f3a660;  alias, 1 drivers
v000001dca9e9e720_0 .net "s0", 31 0, L_000001dca9f3a510;  1 drivers
v000001dca9e9eae0_0 .net "s1", 31 0, L_000001dca9f3b230;  1 drivers
v000001dca9e9eb80_0 .net "s2", 31 0, L_000001dca9f3b310;  1 drivers
v000001dca9ea4ce0_0 .net "s3", 31 0, L_000001dca9f3a3c0;  1 drivers
v000001dca9ea49c0_0 .net "sel", 1 0, L_000001dca9ecee70;  alias, 1 drivers
L_000001dca9ed26b0 .part L_000001dca9ecee70, 1, 1;
LS_000001dca9ed42d0_0_0 .concat [ 1 1 1 1], L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0;
LS_000001dca9ed42d0_0_4 .concat [ 1 1 1 1], L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0;
LS_000001dca9ed42d0_0_8 .concat [ 1 1 1 1], L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0;
LS_000001dca9ed42d0_0_12 .concat [ 1 1 1 1], L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0;
LS_000001dca9ed42d0_0_16 .concat [ 1 1 1 1], L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0;
LS_000001dca9ed42d0_0_20 .concat [ 1 1 1 1], L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0;
LS_000001dca9ed42d0_0_24 .concat [ 1 1 1 1], L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0;
LS_000001dca9ed42d0_0_28 .concat [ 1 1 1 1], L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0, L_000001dca9f3a5f0;
LS_000001dca9ed42d0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed42d0_0_0, LS_000001dca9ed42d0_0_4, LS_000001dca9ed42d0_0_8, LS_000001dca9ed42d0_0_12;
LS_000001dca9ed42d0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed42d0_0_16, LS_000001dca9ed42d0_0_20, LS_000001dca9ed42d0_0_24, LS_000001dca9ed42d0_0_28;
L_000001dca9ed42d0 .concat [ 16 16 0 0], LS_000001dca9ed42d0_1_0, LS_000001dca9ed42d0_1_4;
L_000001dca9ed2b10 .part L_000001dca9ecee70, 0, 1;
LS_000001dca9ed3510_0_0 .concat [ 1 1 1 1], L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0;
LS_000001dca9ed3510_0_4 .concat [ 1 1 1 1], L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0;
LS_000001dca9ed3510_0_8 .concat [ 1 1 1 1], L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0;
LS_000001dca9ed3510_0_12 .concat [ 1 1 1 1], L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0;
LS_000001dca9ed3510_0_16 .concat [ 1 1 1 1], L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0;
LS_000001dca9ed3510_0_20 .concat [ 1 1 1 1], L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0;
LS_000001dca9ed3510_0_24 .concat [ 1 1 1 1], L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0;
LS_000001dca9ed3510_0_28 .concat [ 1 1 1 1], L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0, L_000001dca9f3aba0;
LS_000001dca9ed3510_1_0 .concat [ 4 4 4 4], LS_000001dca9ed3510_0_0, LS_000001dca9ed3510_0_4, LS_000001dca9ed3510_0_8, LS_000001dca9ed3510_0_12;
LS_000001dca9ed3510_1_4 .concat [ 4 4 4 4], LS_000001dca9ed3510_0_16, LS_000001dca9ed3510_0_20, LS_000001dca9ed3510_0_24, LS_000001dca9ed3510_0_28;
L_000001dca9ed3510 .concat [ 16 16 0 0], LS_000001dca9ed3510_1_0, LS_000001dca9ed3510_1_4;
L_000001dca9ed22f0 .part L_000001dca9ecee70, 1, 1;
LS_000001dca9ed2bb0_0_0 .concat [ 1 1 1 1], L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0;
LS_000001dca9ed2bb0_0_4 .concat [ 1 1 1 1], L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0;
LS_000001dca9ed2bb0_0_8 .concat [ 1 1 1 1], L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0;
LS_000001dca9ed2bb0_0_12 .concat [ 1 1 1 1], L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0;
LS_000001dca9ed2bb0_0_16 .concat [ 1 1 1 1], L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0;
LS_000001dca9ed2bb0_0_20 .concat [ 1 1 1 1], L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0;
LS_000001dca9ed2bb0_0_24 .concat [ 1 1 1 1], L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0;
LS_000001dca9ed2bb0_0_28 .concat [ 1 1 1 1], L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0, L_000001dca9f3b0e0;
LS_000001dca9ed2bb0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed2bb0_0_0, LS_000001dca9ed2bb0_0_4, LS_000001dca9ed2bb0_0_8, LS_000001dca9ed2bb0_0_12;
LS_000001dca9ed2bb0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed2bb0_0_16, LS_000001dca9ed2bb0_0_20, LS_000001dca9ed2bb0_0_24, LS_000001dca9ed2bb0_0_28;
L_000001dca9ed2bb0 .concat [ 16 16 0 0], LS_000001dca9ed2bb0_1_0, LS_000001dca9ed2bb0_1_4;
L_000001dca9ed3830 .part L_000001dca9ecee70, 0, 1;
LS_000001dca9ed38d0_0_0 .concat [ 1 1 1 1], L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830;
LS_000001dca9ed38d0_0_4 .concat [ 1 1 1 1], L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830;
LS_000001dca9ed38d0_0_8 .concat [ 1 1 1 1], L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830;
LS_000001dca9ed38d0_0_12 .concat [ 1 1 1 1], L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830;
LS_000001dca9ed38d0_0_16 .concat [ 1 1 1 1], L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830;
LS_000001dca9ed38d0_0_20 .concat [ 1 1 1 1], L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830;
LS_000001dca9ed38d0_0_24 .concat [ 1 1 1 1], L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830;
LS_000001dca9ed38d0_0_28 .concat [ 1 1 1 1], L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830, L_000001dca9ed3830;
LS_000001dca9ed38d0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed38d0_0_0, LS_000001dca9ed38d0_0_4, LS_000001dca9ed38d0_0_8, LS_000001dca9ed38d0_0_12;
LS_000001dca9ed38d0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed38d0_0_16, LS_000001dca9ed38d0_0_20, LS_000001dca9ed38d0_0_24, LS_000001dca9ed38d0_0_28;
L_000001dca9ed38d0 .concat [ 16 16 0 0], LS_000001dca9ed38d0_1_0, LS_000001dca9ed38d0_1_4;
L_000001dca9ed3010 .part L_000001dca9ecee70, 1, 1;
LS_000001dca9ed2cf0_0_0 .concat [ 1 1 1 1], L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010;
LS_000001dca9ed2cf0_0_4 .concat [ 1 1 1 1], L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010;
LS_000001dca9ed2cf0_0_8 .concat [ 1 1 1 1], L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010;
LS_000001dca9ed2cf0_0_12 .concat [ 1 1 1 1], L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010;
LS_000001dca9ed2cf0_0_16 .concat [ 1 1 1 1], L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010;
LS_000001dca9ed2cf0_0_20 .concat [ 1 1 1 1], L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010;
LS_000001dca9ed2cf0_0_24 .concat [ 1 1 1 1], L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010;
LS_000001dca9ed2cf0_0_28 .concat [ 1 1 1 1], L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010, L_000001dca9ed3010;
LS_000001dca9ed2cf0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed2cf0_0_0, LS_000001dca9ed2cf0_0_4, LS_000001dca9ed2cf0_0_8, LS_000001dca9ed2cf0_0_12;
LS_000001dca9ed2cf0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed2cf0_0_16, LS_000001dca9ed2cf0_0_20, LS_000001dca9ed2cf0_0_24, LS_000001dca9ed2cf0_0_28;
L_000001dca9ed2cf0 .concat [ 16 16 0 0], LS_000001dca9ed2cf0_1_0, LS_000001dca9ed2cf0_1_4;
L_000001dca9ed2d90 .part L_000001dca9ecee70, 0, 1;
LS_000001dca9ed30b0_0_0 .concat [ 1 1 1 1], L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930;
LS_000001dca9ed30b0_0_4 .concat [ 1 1 1 1], L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930;
LS_000001dca9ed30b0_0_8 .concat [ 1 1 1 1], L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930;
LS_000001dca9ed30b0_0_12 .concat [ 1 1 1 1], L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930;
LS_000001dca9ed30b0_0_16 .concat [ 1 1 1 1], L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930;
LS_000001dca9ed30b0_0_20 .concat [ 1 1 1 1], L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930;
LS_000001dca9ed30b0_0_24 .concat [ 1 1 1 1], L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930;
LS_000001dca9ed30b0_0_28 .concat [ 1 1 1 1], L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930, L_000001dca9f3b930;
LS_000001dca9ed30b0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed30b0_0_0, LS_000001dca9ed30b0_0_4, LS_000001dca9ed30b0_0_8, LS_000001dca9ed30b0_0_12;
LS_000001dca9ed30b0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed30b0_0_16, LS_000001dca9ed30b0_0_20, LS_000001dca9ed30b0_0_24, LS_000001dca9ed30b0_0_28;
L_000001dca9ed30b0 .concat [ 16 16 0 0], LS_000001dca9ed30b0_1_0, LS_000001dca9ed30b0_1_4;
L_000001dca9ed31f0 .part L_000001dca9ecee70, 1, 1;
LS_000001dca9ed3bf0_0_0 .concat [ 1 1 1 1], L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0;
LS_000001dca9ed3bf0_0_4 .concat [ 1 1 1 1], L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0;
LS_000001dca9ed3bf0_0_8 .concat [ 1 1 1 1], L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0;
LS_000001dca9ed3bf0_0_12 .concat [ 1 1 1 1], L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0;
LS_000001dca9ed3bf0_0_16 .concat [ 1 1 1 1], L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0;
LS_000001dca9ed3bf0_0_20 .concat [ 1 1 1 1], L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0;
LS_000001dca9ed3bf0_0_24 .concat [ 1 1 1 1], L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0;
LS_000001dca9ed3bf0_0_28 .concat [ 1 1 1 1], L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0, L_000001dca9ed31f0;
LS_000001dca9ed3bf0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed3bf0_0_0, LS_000001dca9ed3bf0_0_4, LS_000001dca9ed3bf0_0_8, LS_000001dca9ed3bf0_0_12;
LS_000001dca9ed3bf0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed3bf0_0_16, LS_000001dca9ed3bf0_0_20, LS_000001dca9ed3bf0_0_24, LS_000001dca9ed3bf0_0_28;
L_000001dca9ed3bf0 .concat [ 16 16 0 0], LS_000001dca9ed3bf0_1_0, LS_000001dca9ed3bf0_1_4;
L_000001dca9ed47d0 .part L_000001dca9ecee70, 0, 1;
LS_000001dca9ed35b0_0_0 .concat [ 1 1 1 1], L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0;
LS_000001dca9ed35b0_0_4 .concat [ 1 1 1 1], L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0;
LS_000001dca9ed35b0_0_8 .concat [ 1 1 1 1], L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0;
LS_000001dca9ed35b0_0_12 .concat [ 1 1 1 1], L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0;
LS_000001dca9ed35b0_0_16 .concat [ 1 1 1 1], L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0;
LS_000001dca9ed35b0_0_20 .concat [ 1 1 1 1], L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0;
LS_000001dca9ed35b0_0_24 .concat [ 1 1 1 1], L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0;
LS_000001dca9ed35b0_0_28 .concat [ 1 1 1 1], L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0, L_000001dca9ed47d0;
LS_000001dca9ed35b0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed35b0_0_0, LS_000001dca9ed35b0_0_4, LS_000001dca9ed35b0_0_8, LS_000001dca9ed35b0_0_12;
LS_000001dca9ed35b0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed35b0_0_16, LS_000001dca9ed35b0_0_20, LS_000001dca9ed35b0_0_24, LS_000001dca9ed35b0_0_28;
L_000001dca9ed35b0 .concat [ 16 16 0 0], LS_000001dca9ed35b0_1_0, LS_000001dca9ed35b0_1_4;
S_000001dca9e9b540 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001dca9e9b3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9f3a510 .functor AND 32, L_000001dca9ed42d0, L_000001dca9ed3510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e9cd80_0 .net "in1", 31 0, L_000001dca9ed42d0;  1 drivers
v000001dca9e9f080_0 .net "in2", 31 0, L_000001dca9ed3510;  1 drivers
v000001dca9e9f120_0 .net "out", 31 0, L_000001dca9f3a510;  alias, 1 drivers
S_000001dca9e9b6d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001dca9e9b3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9f3b230 .functor AND 32, L_000001dca9ed2bb0, L_000001dca9ed38d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e9e180_0 .net "in1", 31 0, L_000001dca9ed2bb0;  1 drivers
v000001dca9e9ee00_0 .net "in2", 31 0, L_000001dca9ed38d0;  1 drivers
v000001dca9e9ed60_0 .net "out", 31 0, L_000001dca9f3b230;  alias, 1 drivers
S_000001dca9e9a8c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001dca9e9b3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9f3b310 .functor AND 32, L_000001dca9ed2cf0, L_000001dca9ed30b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e9f6c0_0 .net "in1", 31 0, L_000001dca9ed2cf0;  1 drivers
v000001dca9e9e5e0_0 .net "in2", 31 0, L_000001dca9ed30b0;  1 drivers
v000001dca9e9e360_0 .net "out", 31 0, L_000001dca9f3b310;  alias, 1 drivers
S_000001dca9ea0880 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001dca9e9b3b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001dca9f3a3c0 .functor AND 32, L_000001dca9ed3bf0, L_000001dca9ed35b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001dca9e9e680_0 .net "in1", 31 0, L_000001dca9ed3bf0;  1 drivers
v000001dca9e9efe0_0 .net "in2", 31 0, L_000001dca9ed35b0;  1 drivers
v000001dca9e9ec20_0 .net "out", 31 0, L_000001dca9f3a3c0;  alias, 1 drivers
S_000001dca9ea03d0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001dca9ea58b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9ea58e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9ea5920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9ea5958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9ea5990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9ea59c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9ea5a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9ea5a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9ea5a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9ea5aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9ea5ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9ea5b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9ea5b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9ea5b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9ea5bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9ea5bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9ea5c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9ea5c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9ea5ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9ea5cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9ea5d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9ea5d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9ea5d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9ea5db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9ea5df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dca9ea4ec0_0 .var "EX1_PC", 31 0;
v000001dca9ea41a0_0 .var "EX1_PFC", 31 0;
v000001dca9ea4f60_0 .var "EX1_forward_to_B", 31 0;
v000001dca9ea5000_0 .var "EX1_is_beq", 0 0;
v000001dca9ea53c0_0 .var "EX1_is_bne", 0 0;
v000001dca9ea44c0_0 .var "EX1_is_jal", 0 0;
v000001dca9ea55a0_0 .var "EX1_is_jr", 0 0;
v000001dca9ea5780_0 .var "EX1_is_oper2_immed", 0 0;
v000001dca9ea5320_0 .var "EX1_memread", 0 0;
v000001dca9ea4740_0 .var "EX1_memwrite", 0 0;
v000001dca9ea5460_0 .var "EX1_opcode", 11 0;
v000001dca9ea47e0_0 .var "EX1_predicted", 0 0;
v000001dca9ea4880_0 .var "EX1_rd_ind", 4 0;
v000001dca9ea5640_0 .var "EX1_rd_indzero", 0 0;
v000001dca9ea4c40_0 .var "EX1_regwrite", 0 0;
v000001dca9ea5140_0 .var "EX1_rs1", 31 0;
v000001dca9ea51e0_0 .var "EX1_rs1_ind", 4 0;
v000001dca9ea4a60_0 .var "EX1_rs2", 31 0;
v000001dca9ea4100_0 .var "EX1_rs2_ind", 4 0;
v000001dca9ea3020_0 .net "FLUSH", 0 0, v000001dca9ea8490_0;  alias, 1 drivers
v000001dca9ea38e0_0 .net "ID_PC", 31 0, v000001dca9eae250_0;  alias, 1 drivers
v000001dca9ea1d60_0 .net "ID_PFC_to_EX", 31 0, L_000001dca9ed0090;  alias, 1 drivers
v000001dca9ea3160_0 .net "ID_forward_to_B", 31 0, L_000001dca9ed1e90;  alias, 1 drivers
v000001dca9ea1e00_0 .net "ID_is_beq", 0 0, L_000001dca9ed1490;  alias, 1 drivers
v000001dca9ea3c00_0 .net "ID_is_bne", 0 0, L_000001dca9ed0450;  alias, 1 drivers
v000001dca9ea1a40_0 .net "ID_is_jal", 0 0, L_000001dca9ecf910;  alias, 1 drivers
v000001dca9ea2580_0 .net "ID_is_jr", 0 0, L_000001dca9ed04f0;  alias, 1 drivers
v000001dca9ea32a0_0 .net "ID_is_oper2_immed", 0 0, L_000001dca9ed66c0;  alias, 1 drivers
v000001dca9ea2760_0 .net "ID_memread", 0 0, L_000001dca9ed1a30;  alias, 1 drivers
v000001dca9ea28a0_0 .net "ID_memwrite", 0 0, L_000001dca9ed0bd0;  alias, 1 drivers
v000001dca9ea3ca0_0 .net "ID_opcode", 11 0, v000001dca9ebbc40_0;  alias, 1 drivers
v000001dca9ea2ee0_0 .net "ID_predicted", 0 0, v000001dca9ea87b0_0;  alias, 1 drivers
v000001dca9ea2d00_0 .net "ID_rd_ind", 4 0, v000001dca9ebc5a0_0;  alias, 1 drivers
v000001dca9ea3d40_0 .net "ID_rd_indzero", 0 0, L_000001dca9ed1c10;  1 drivers
v000001dca9ea2f80_0 .net "ID_regwrite", 0 0, L_000001dca9ed1ad0;  alias, 1 drivers
v000001dca9ea2940_0 .net "ID_rs1", 31 0, v000001dca9eaca90_0;  alias, 1 drivers
v000001dca9ea2620_0 .net "ID_rs1_ind", 4 0, v000001dca9ebca00_0;  alias, 1 drivers
v000001dca9ea3700_0 .net "ID_rs2", 31 0, v000001dca9eaba50_0;  alias, 1 drivers
v000001dca9ea1f40_0 .net "ID_rs2_ind", 4 0, v000001dca9ebcd20_0;  alias, 1 drivers
v000001dca9ea3b60_0 .net "clk", 0 0, L_000001dca9ed58c0;  1 drivers
v000001dca9ea30c0_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
E_000001dca9e28d40 .event posedge, v000001dca9e93560_0, v000001dca9ea3b60_0;
S_000001dca9ea0ba0 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001dca9ea5e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9ea5e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9ea5ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9ea5ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9ea5f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9ea5f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9ea5f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9ea5fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9ea5ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9ea6028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9ea6060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9ea6098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9ea60d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9ea6108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9ea6140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9ea6178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9ea61b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9ea61e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9ea6220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9ea6258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9ea6290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9ea62c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9ea6300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9ea6338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9ea6370 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dca9ea3200_0 .net "EX1_ALU_OPER1", 31 0, L_000001dca9ed6ce0;  alias, 1 drivers
v000001dca9ea24e0_0 .net "EX1_ALU_OPER2", 31 0, L_000001dca9f3aa50;  alias, 1 drivers
v000001dca9ea1ea0_0 .net "EX1_PC", 31 0, v000001dca9ea4ec0_0;  alias, 1 drivers
v000001dca9ea29e0_0 .net "EX1_PFC_to_IF", 31 0, L_000001dca9ed3650;  alias, 1 drivers
v000001dca9ea3de0_0 .net "EX1_forward_to_B", 31 0, v000001dca9ea4f60_0;  alias, 1 drivers
v000001dca9ea2a80_0 .net "EX1_is_beq", 0 0, v000001dca9ea5000_0;  alias, 1 drivers
v000001dca9ea1cc0_0 .net "EX1_is_bne", 0 0, v000001dca9ea53c0_0;  alias, 1 drivers
v000001dca9ea2da0_0 .net "EX1_is_jal", 0 0, v000001dca9ea44c0_0;  alias, 1 drivers
v000001dca9ea3340_0 .net "EX1_is_jr", 0 0, v000001dca9ea55a0_0;  alias, 1 drivers
v000001dca9ea2120_0 .net "EX1_is_oper2_immed", 0 0, v000001dca9ea5780_0;  alias, 1 drivers
v000001dca9ea1ae0_0 .net "EX1_memread", 0 0, v000001dca9ea5320_0;  alias, 1 drivers
v000001dca9ea33e0_0 .net "EX1_memwrite", 0 0, v000001dca9ea4740_0;  alias, 1 drivers
v000001dca9ea1fe0_0 .net "EX1_opcode", 11 0, v000001dca9ea5460_0;  alias, 1 drivers
v000001dca9ea4060_0 .net "EX1_predicted", 0 0, v000001dca9ea47e0_0;  alias, 1 drivers
v000001dca9ea1b80_0 .net "EX1_rd_ind", 4 0, v000001dca9ea4880_0;  alias, 1 drivers
v000001dca9ea3480_0 .net "EX1_rd_indzero", 0 0, v000001dca9ea5640_0;  alias, 1 drivers
v000001dca9ea2080_0 .net "EX1_regwrite", 0 0, v000001dca9ea4c40_0;  alias, 1 drivers
v000001dca9ea21c0_0 .net "EX1_rs1", 31 0, v000001dca9ea5140_0;  alias, 1 drivers
v000001dca9ea3e80_0 .net "EX1_rs1_ind", 4 0, v000001dca9ea51e0_0;  alias, 1 drivers
v000001dca9ea3f20_0 .net "EX1_rs2_ind", 4 0, v000001dca9ea4100_0;  alias, 1 drivers
v000001dca9ea3520_0 .net "EX1_rs2_out", 31 0, L_000001dca9f3a660;  alias, 1 drivers
v000001dca9ea35c0_0 .var "EX2_ALU_OPER1", 31 0;
v000001dca9ea3fc0_0 .var "EX2_ALU_OPER2", 31 0;
v000001dca9ea3980_0 .var "EX2_PC", 31 0;
v000001dca9ea3660_0 .var "EX2_PFC_to_IF", 31 0;
v000001dca9ea37a0_0 .var "EX2_forward_to_B", 31 0;
v000001dca9ea3a20_0 .var "EX2_is_beq", 0 0;
v000001dca9ea2b20_0 .var "EX2_is_bne", 0 0;
v000001dca9ea1c20_0 .var "EX2_is_jal", 0 0;
v000001dca9ea2440_0 .var "EX2_is_jr", 0 0;
v000001dca9ea2bc0_0 .var "EX2_is_oper2_immed", 0 0;
v000001dca9ea2260_0 .var "EX2_memread", 0 0;
v000001dca9ea2e40_0 .var "EX2_memwrite", 0 0;
v000001dca9ea3840_0 .var "EX2_opcode", 11 0;
v000001dca9ea19a0_0 .var "EX2_predicted", 0 0;
v000001dca9ea2c60_0 .var "EX2_rd_ind", 4 0;
v000001dca9ea1900_0 .var "EX2_rd_indzero", 0 0;
v000001dca9ea2800_0 .var "EX2_regwrite", 0 0;
v000001dca9ea3ac0_0 .var "EX2_rs1", 31 0;
v000001dca9ea2300_0 .var "EX2_rs1_ind", 4 0;
v000001dca9ea23a0_0 .var "EX2_rs2_ind", 4 0;
v000001dca9ea26c0_0 .var "EX2_rs2_out", 31 0;
v000001dca9ea7d10_0 .net "FLUSH", 0 0, v000001dca9ea8530_0;  alias, 1 drivers
v000001dca9ea73b0_0 .net "clk", 0 0, L_000001dca9f3a2e0;  1 drivers
v000001dca9ea88f0_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
E_000001dca9e29900 .event posedge, v000001dca9e93560_0, v000001dca9ea73b0_0;
S_000001dca9ea0a10 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001dca9eae3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9eae3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9eae430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9eae468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9eae4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9eae4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9eae510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9eae548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9eae580 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9eae5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9eae5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9eae628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9eae660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9eae698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9eae6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9eae708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9eae740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9eae778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9eae7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9eae7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9eae820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9eae858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9eae890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9eae8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9eae900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dca9ed53f0 .functor OR 1, L_000001dca9ed1490, L_000001dca9ed0450, C4<0>, C4<0>;
L_000001dca9ed59a0 .functor AND 1, L_000001dca9ed53f0, L_000001dca9ed5f50, C4<1>, C4<1>;
L_000001dca9ed6ab0 .functor OR 1, L_000001dca9ed1490, L_000001dca9ed0450, C4<0>, C4<0>;
L_000001dca9ed6570 .functor AND 1, L_000001dca9ed6ab0, L_000001dca9ed5f50, C4<1>, C4<1>;
L_000001dca9ed5af0 .functor OR 1, L_000001dca9ed1490, L_000001dca9ed0450, C4<0>, C4<0>;
L_000001dca9ed63b0 .functor AND 1, L_000001dca9ed5af0, v000001dca9ea87b0_0, C4<1>, C4<1>;
v000001dca9eabff0_0 .net "EX1_memread", 0 0, v000001dca9ea5320_0;  alias, 1 drivers
v000001dca9eabd70_0 .net "EX1_opcode", 11 0, v000001dca9ea5460_0;  alias, 1 drivers
v000001dca9eac270_0 .net "EX1_rd_ind", 4 0, v000001dca9ea4880_0;  alias, 1 drivers
v000001dca9eac770_0 .net "EX1_rd_indzero", 0 0, v000001dca9ea5640_0;  alias, 1 drivers
v000001dca9eacbd0_0 .net "EX2_memread", 0 0, v000001dca9ea2260_0;  alias, 1 drivers
v000001dca9ead3f0_0 .net "EX2_opcode", 11 0, v000001dca9ea3840_0;  alias, 1 drivers
v000001dca9eab690_0 .net "EX2_rd_ind", 4 0, v000001dca9ea2c60_0;  alias, 1 drivers
v000001dca9eadb70_0 .net "EX2_rd_indzero", 0 0, v000001dca9ea1900_0;  alias, 1 drivers
v000001dca9eacc70_0 .net "ID_EX1_flush", 0 0, v000001dca9ea8490_0;  alias, 1 drivers
v000001dca9eab9b0_0 .net "ID_EX2_flush", 0 0, v000001dca9ea8530_0;  alias, 1 drivers
v000001dca9ead7b0_0 .net "ID_is_beq", 0 0, L_000001dca9ed1490;  alias, 1 drivers
v000001dca9eab550_0 .net "ID_is_bne", 0 0, L_000001dca9ed0450;  alias, 1 drivers
v000001dca9eac090_0 .net "ID_is_j", 0 0, L_000001dca9ed0630;  alias, 1 drivers
v000001dca9eacdb0_0 .net "ID_is_jal", 0 0, L_000001dca9ecf910;  alias, 1 drivers
v000001dca9eac310_0 .net "ID_is_jr", 0 0, L_000001dca9ed04f0;  alias, 1 drivers
v000001dca9eac3b0_0 .net "ID_opcode", 11 0, v000001dca9ebbc40_0;  alias, 1 drivers
v000001dca9ead850_0 .net "ID_rs1_ind", 4 0, v000001dca9ebca00_0;  alias, 1 drivers
v000001dca9eac9f0_0 .net "ID_rs2_ind", 4 0, v000001dca9ebcd20_0;  alias, 1 drivers
v000001dca9ead530_0 .net "IF_ID_flush", 0 0, v000001dca9ea8f30_0;  alias, 1 drivers
v000001dca9eac450_0 .net "IF_ID_write", 0 0, v000001dca9eaa650_0;  alias, 1 drivers
v000001dca9eabcd0_0 .net "PC_src", 2 0, L_000001dca9ecf9b0;  alias, 1 drivers
v000001dca9eacd10_0 .net "PFC_to_EX", 31 0, L_000001dca9ed0090;  alias, 1 drivers
v000001dca9eac8b0_0 .net "PFC_to_IF", 31 0, L_000001dca9ed0f90;  alias, 1 drivers
v000001dca9eac950_0 .net "WB_rd_ind", 4 0, v000001dca9ebdfe0_0;  alias, 1 drivers
v000001dca9eac4f0_0 .net "Wrong_prediction", 0 0, L_000001dca9f3bbd0;  alias, 1 drivers
v000001dca9eabaf0_0 .net *"_ivl_11", 0 0, L_000001dca9ed6570;  1 drivers
v000001dca9eab730_0 .net *"_ivl_13", 9 0, L_000001dca9ed08b0;  1 drivers
v000001dca9eacef0_0 .net *"_ivl_15", 9 0, L_000001dca9ed1530;  1 drivers
v000001dca9eab410_0 .net *"_ivl_16", 9 0, L_000001dca9ed0c70;  1 drivers
v000001dca9eab7d0_0 .net *"_ivl_19", 9 0, L_000001dca9ed0810;  1 drivers
v000001dca9eace50_0 .net *"_ivl_20", 9 0, L_000001dca9ed0ef0;  1 drivers
v000001dca9ead0d0_0 .net *"_ivl_25", 0 0, L_000001dca9ed5af0;  1 drivers
v000001dca9eabb90_0 .net *"_ivl_27", 0 0, L_000001dca9ed63b0;  1 drivers
v000001dca9ead670_0 .net *"_ivl_29", 9 0, L_000001dca9ecfb90;  1 drivers
v000001dca9ead8f0_0 .net *"_ivl_3", 0 0, L_000001dca9ed53f0;  1 drivers
L_000001dca9ef01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001dca9eac590_0 .net/2u *"_ivl_30", 9 0, L_000001dca9ef01f0;  1 drivers
v000001dca9ead5d0_0 .net *"_ivl_32", 9 0, L_000001dca9ed17b0;  1 drivers
v000001dca9ead990_0 .net *"_ivl_35", 9 0, L_000001dca9ed0770;  1 drivers
v000001dca9ead030_0 .net *"_ivl_37", 9 0, L_000001dca9ecfcd0;  1 drivers
v000001dca9ead170_0 .net *"_ivl_38", 9 0, L_000001dca9ed1670;  1 drivers
v000001dca9eab4b0_0 .net *"_ivl_40", 9 0, L_000001dca9ecfe10;  1 drivers
L_000001dca9ef0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eadad0_0 .net/2s *"_ivl_45", 21 0, L_000001dca9ef0238;  1 drivers
L_000001dca9ef0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eac630_0 .net/2s *"_ivl_50", 21 0, L_000001dca9ef0280;  1 drivers
v000001dca9ead2b0_0 .net *"_ivl_9", 0 0, L_000001dca9ed6ab0;  1 drivers
v000001dca9eac6d0_0 .net "clk", 0 0, L_000001dca9e11990;  alias, 1 drivers
v000001dca9ead350_0 .net "forward_to_B", 31 0, L_000001dca9ed1e90;  alias, 1 drivers
v000001dca9eabc30_0 .net "imm", 31 0, v000001dca9eaaab0_0;  1 drivers
v000001dca9ead490_0 .net "inst", 31 0, v000001dca9eae070_0;  alias, 1 drivers
v000001dca9eabe10_0 .net "is_branch_and_taken", 0 0, L_000001dca9ed59a0;  alias, 1 drivers
v000001dca9eabeb0_0 .net "is_oper2_immed", 0 0, L_000001dca9ed66c0;  alias, 1 drivers
v000001dca9eabf50_0 .net "mem_read", 0 0, L_000001dca9ed1a30;  alias, 1 drivers
v000001dca9eac130_0 .net "mem_write", 0 0, L_000001dca9ed0bd0;  alias, 1 drivers
v000001dca9eae110_0 .net "pc", 31 0, v000001dca9eae250_0;  alias, 1 drivers
v000001dca9eae2f0_0 .net "pc_write", 0 0, v000001dca9eaad30_0;  alias, 1 drivers
v000001dca9eaddf0_0 .net "predicted", 0 0, L_000001dca9ed5f50;  1 drivers
v000001dca9eade90_0 .net "predicted_to_EX", 0 0, v000001dca9ea87b0_0;  alias, 1 drivers
v000001dca9eadf30_0 .net "reg_write", 0 0, L_000001dca9ed1ad0;  alias, 1 drivers
v000001dca9eadc10_0 .net "reg_write_from_wb", 0 0, v000001dca9ebeee0_0;  alias, 1 drivers
v000001dca9eadcb0_0 .net "rs1", 31 0, v000001dca9eaca90_0;  alias, 1 drivers
v000001dca9eae1b0_0 .net "rs2", 31 0, v000001dca9eaba50_0;  alias, 1 drivers
v000001dca9eadd50_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
v000001dca9eadfd0_0 .net "wr_reg_data", 31 0, L_000001dca9f3be70;  alias, 1 drivers
L_000001dca9ed1e90 .functor MUXZ 32, v000001dca9eaba50_0, v000001dca9eaaab0_0, L_000001dca9ed66c0, C4<>;
L_000001dca9ed08b0 .part v000001dca9eae250_0, 0, 10;
L_000001dca9ed1530 .part v000001dca9eae070_0, 0, 10;
L_000001dca9ed0c70 .arith/sum 10, L_000001dca9ed08b0, L_000001dca9ed1530;
L_000001dca9ed0810 .part v000001dca9eae070_0, 0, 10;
L_000001dca9ed0ef0 .functor MUXZ 10, L_000001dca9ed0810, L_000001dca9ed0c70, L_000001dca9ed6570, C4<>;
L_000001dca9ecfb90 .part v000001dca9eae250_0, 0, 10;
L_000001dca9ed17b0 .arith/sum 10, L_000001dca9ecfb90, L_000001dca9ef01f0;
L_000001dca9ed0770 .part v000001dca9eae250_0, 0, 10;
L_000001dca9ecfcd0 .part v000001dca9eae070_0, 0, 10;
L_000001dca9ed1670 .arith/sum 10, L_000001dca9ed0770, L_000001dca9ecfcd0;
L_000001dca9ecfe10 .functor MUXZ 10, L_000001dca9ed1670, L_000001dca9ed17b0, L_000001dca9ed63b0, C4<>;
L_000001dca9ed0f90 .concat8 [ 10 22 0 0], L_000001dca9ed0ef0, L_000001dca9ef0238;
L_000001dca9ed0090 .concat8 [ 10 22 0 0], L_000001dca9ecfe10, L_000001dca9ef0280;
S_000001dca9ea0560 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001dca9ea0a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001dca9eae940 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9eae978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9eae9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9eae9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9eaea20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9eaea58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9eaea90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9eaeac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9eaeb00 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9eaeb38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9eaeb70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9eaeba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9eaebe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9eaec18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9eaec50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9eaec88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9eaecc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9eaecf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9eaed30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9eaed68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9eaeda0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9eaedd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9eaee10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9eaee48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9eaee80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dca9ed6b20 .functor OR 1, L_000001dca9ed5f50, L_000001dca9ed0270, C4<0>, C4<0>;
L_000001dca9ed5b60 .functor OR 1, L_000001dca9ed6b20, L_000001dca9ed1cb0, C4<0>, C4<0>;
v000001dca9ea64b0_0 .net "EX1_opcode", 11 0, v000001dca9ea5460_0;  alias, 1 drivers
v000001dca9ea6cd0_0 .net "EX2_opcode", 11 0, v000001dca9ea3840_0;  alias, 1 drivers
v000001dca9ea6ff0_0 .net "ID_opcode", 11 0, v000001dca9ebbc40_0;  alias, 1 drivers
v000001dca9ea6910_0 .net "PC_src", 2 0, L_000001dca9ecf9b0;  alias, 1 drivers
v000001dca9ea8210_0 .net "Wrong_prediction", 0 0, L_000001dca9f3bbd0;  alias, 1 drivers
L_000001dca9ef03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001dca9ea6d70_0 .net/2u *"_ivl_0", 2 0, L_000001dca9ef03e8;  1 drivers
v000001dca9ea69b0_0 .net *"_ivl_10", 0 0, L_000001dca9ecfff0;  1 drivers
L_000001dca9ef0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001dca9ea80d0_0 .net/2u *"_ivl_12", 2 0, L_000001dca9ef0508;  1 drivers
L_000001dca9ef0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea7950_0 .net/2u *"_ivl_14", 11 0, L_000001dca9ef0550;  1 drivers
v000001dca9ea6e10_0 .net *"_ivl_16", 0 0, L_000001dca9ed0270;  1 drivers
v000001dca9ea7310_0 .net *"_ivl_19", 0 0, L_000001dca9ed6b20;  1 drivers
L_000001dca9ef0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea6eb0_0 .net/2u *"_ivl_2", 11 0, L_000001dca9ef0430;  1 drivers
L_000001dca9ef0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea6a50_0 .net/2u *"_ivl_20", 11 0, L_000001dca9ef0598;  1 drivers
v000001dca9ea6730_0 .net *"_ivl_22", 0 0, L_000001dca9ed1cb0;  1 drivers
v000001dca9ea67d0_0 .net *"_ivl_25", 0 0, L_000001dca9ed5b60;  1 drivers
L_000001dca9ef05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001dca9ea6f50_0 .net/2u *"_ivl_26", 2 0, L_000001dca9ef05e0;  1 drivers
L_000001dca9ef0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea6b90_0 .net/2u *"_ivl_28", 2 0, L_000001dca9ef0628;  1 drivers
v000001dca9ea7f90_0 .net *"_ivl_30", 2 0, L_000001dca9ed0a90;  1 drivers
v000001dca9ea7bd0_0 .net *"_ivl_32", 2 0, L_000001dca9ed10d0;  1 drivers
v000001dca9ea74f0_0 .net *"_ivl_34", 2 0, L_000001dca9ed1170;  1 drivers
v000001dca9ea85d0_0 .net *"_ivl_4", 0 0, L_000001dca9ed1850;  1 drivers
L_000001dca9ef0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001dca9ea7c70_0 .net/2u *"_ivl_6", 2 0, L_000001dca9ef0478;  1 drivers
L_000001dca9ef04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea7590_0 .net/2u *"_ivl_8", 11 0, L_000001dca9ef04c0;  1 drivers
v000001dca9ea7090_0 .net "clk", 0 0, L_000001dca9e11990;  alias, 1 drivers
v000001dca9ea8030_0 .net "predicted", 0 0, L_000001dca9ed5f50;  alias, 1 drivers
v000001dca9ea7130_0 .net "predicted_to_EX", 0 0, v000001dca9ea87b0_0;  alias, 1 drivers
v000001dca9ea7630_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
v000001dca9ea76d0_0 .net "state", 1 0, v000001dca9ea7a90_0;  1 drivers
L_000001dca9ed1850 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0430;
L_000001dca9ecfff0 .cmp/eq 12, v000001dca9ea5460_0, L_000001dca9ef04c0;
L_000001dca9ed0270 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0550;
L_000001dca9ed1cb0 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0598;
L_000001dca9ed0a90 .functor MUXZ 3, L_000001dca9ef0628, L_000001dca9ef05e0, L_000001dca9ed5b60, C4<>;
L_000001dca9ed10d0 .functor MUXZ 3, L_000001dca9ed0a90, L_000001dca9ef0508, L_000001dca9ecfff0, C4<>;
L_000001dca9ed1170 .functor MUXZ 3, L_000001dca9ed10d0, L_000001dca9ef0478, L_000001dca9ed1850, C4<>;
L_000001dca9ecf9b0 .functor MUXZ 3, L_000001dca9ed1170, L_000001dca9ef03e8, L_000001dca9f3bbd0, C4<>;
S_000001dca9ea0ec0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001dca9ea0560;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001dca9eaeec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9eaeef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9eaef30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9eaef68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9eaefa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9eaefd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9eaf010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9eaf048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9eaf080 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9eaf0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9eaf0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9eaf128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9eaf160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9eaf198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9eaf1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9eaf208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9eaf240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9eaf278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9eaf2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9eaf2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9eaf320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9eaf358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9eaf390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9eaf3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9eaf400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dca9ed65e0 .functor OR 1, L_000001dca9ecfaf0, L_000001dca9ecff50, C4<0>, C4<0>;
L_000001dca9ed5230 .functor OR 1, L_000001dca9ed1030, L_000001dca9ed1df0, C4<0>, C4<0>;
L_000001dca9ed5d90 .functor AND 1, L_000001dca9ed65e0, L_000001dca9ed5230, C4<1>, C4<1>;
L_000001dca9ed6650 .functor NOT 1, L_000001dca9ed5d90, C4<0>, C4<0>, C4<0>;
L_000001dca9ed67a0 .functor OR 1, v000001dca9ecf690_0, L_000001dca9ed6650, C4<0>, C4<0>;
L_000001dca9ed5f50 .functor NOT 1, L_000001dca9ed67a0, C4<0>, C4<0>, C4<0>;
v000001dca9ea7810_0 .net "EX_opcode", 11 0, v000001dca9ea3840_0;  alias, 1 drivers
v000001dca9ea6870_0 .net "ID_opcode", 11 0, v000001dca9ebbc40_0;  alias, 1 drivers
v000001dca9ea71d0_0 .net "Wrong_prediction", 0 0, L_000001dca9f3bbd0;  alias, 1 drivers
L_000001dca9ef02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea6550_0 .net/2u *"_ivl_0", 11 0, L_000001dca9ef02c8;  1 drivers
L_000001dca9ef0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001dca9ea65f0_0 .net/2u *"_ivl_10", 1 0, L_000001dca9ef0358;  1 drivers
v000001dca9ea7db0_0 .net *"_ivl_12", 0 0, L_000001dca9ed1030;  1 drivers
L_000001dca9ef03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001dca9ea7270_0 .net/2u *"_ivl_14", 1 0, L_000001dca9ef03a0;  1 drivers
v000001dca9ea8990_0 .net *"_ivl_16", 0 0, L_000001dca9ed1df0;  1 drivers
v000001dca9ea8170_0 .net *"_ivl_19", 0 0, L_000001dca9ed5230;  1 drivers
v000001dca9ea6c30_0 .net *"_ivl_2", 0 0, L_000001dca9ecfaf0;  1 drivers
v000001dca9ea8a30_0 .net *"_ivl_21", 0 0, L_000001dca9ed5d90;  1 drivers
v000001dca9ea8ad0_0 .net *"_ivl_22", 0 0, L_000001dca9ed6650;  1 drivers
v000001dca9ea7b30_0 .net *"_ivl_25", 0 0, L_000001dca9ed67a0;  1 drivers
L_000001dca9ef0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea6690_0 .net/2u *"_ivl_4", 11 0, L_000001dca9ef0310;  1 drivers
v000001dca9ea78b0_0 .net *"_ivl_6", 0 0, L_000001dca9ecff50;  1 drivers
v000001dca9ea6af0_0 .net *"_ivl_9", 0 0, L_000001dca9ed65e0;  1 drivers
v000001dca9ea7450_0 .net "clk", 0 0, L_000001dca9e11990;  alias, 1 drivers
v000001dca9ea79f0_0 .net "predicted", 0 0, L_000001dca9ed5f50;  alias, 1 drivers
v000001dca9ea87b0_0 .var "predicted_to_EX", 0 0;
v000001dca9ea8b70_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
v000001dca9ea7a90_0 .var "state", 1 0;
E_000001dca9e28f80 .event posedge, v000001dca9ea7450_0, v000001dca9e93560_0;
L_000001dca9ecfaf0 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef02c8;
L_000001dca9ecff50 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0310;
L_000001dca9ed1030 .cmp/eq 2, v000001dca9ea7a90_0, L_000001dca9ef0358;
L_000001dca9ed1df0 .cmp/eq 2, v000001dca9ea7a90_0, L_000001dca9ef03a0;
S_000001dca9ea0d30 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001dca9ea0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001dca9eb1450 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9eb1488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9eb14c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9eb14f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9eb1530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9eb1568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9eb15a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9eb15d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9eb1610 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9eb1648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9eb1680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9eb16b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9eb16f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9eb1728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9eb1760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9eb1798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9eb17d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9eb1808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9eb1840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9eb1878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9eb18b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9eb18e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9eb1920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9eb1958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9eb1990 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dca9ea7e50_0 .net "EX1_memread", 0 0, v000001dca9ea5320_0;  alias, 1 drivers
v000001dca9ea7770_0 .net "EX1_rd_ind", 4 0, v000001dca9ea4880_0;  alias, 1 drivers
v000001dca9ea7ef0_0 .net "EX1_rd_indzero", 0 0, v000001dca9ea5640_0;  alias, 1 drivers
v000001dca9ea82b0_0 .net "EX2_memread", 0 0, v000001dca9ea2260_0;  alias, 1 drivers
v000001dca9ea8350_0 .net "EX2_rd_ind", 4 0, v000001dca9ea2c60_0;  alias, 1 drivers
v000001dca9ea83f0_0 .net "EX2_rd_indzero", 0 0, v000001dca9ea1900_0;  alias, 1 drivers
v000001dca9ea8490_0 .var "ID_EX1_flush", 0 0;
v000001dca9ea8530_0 .var "ID_EX2_flush", 0 0;
v000001dca9ea8670_0 .net "ID_opcode", 11 0, v000001dca9ebbc40_0;  alias, 1 drivers
v000001dca9ea8710_0 .net "ID_rs1_ind", 4 0, v000001dca9ebca00_0;  alias, 1 drivers
v000001dca9ea8850_0 .net "ID_rs2_ind", 4 0, v000001dca9ebcd20_0;  alias, 1 drivers
v000001dca9eaa650_0 .var "IF_ID_Write", 0 0;
v000001dca9ea8f30_0 .var "IF_ID_flush", 0 0;
v000001dca9eaad30_0 .var "PC_Write", 0 0;
v000001dca9ea9a70_0 .net "Wrong_prediction", 0 0, L_000001dca9f3bbd0;  alias, 1 drivers
E_000001dca9e29440/0 .event anyedge, v000001dca9e999b0_0, v000001dca9ea5320_0, v000001dca9ea5640_0, v000001dca9ea2620_0;
E_000001dca9e29440/1 .event anyedge, v000001dca9ea4880_0, v000001dca9ea1f40_0, v000001dca9db57c0_0, v000001dca9ea1900_0;
E_000001dca9e29440/2 .event anyedge, v000001dca9e91ee0_0, v000001dca9ea3ca0_0;
E_000001dca9e29440 .event/or E_000001dca9e29440/0, E_000001dca9e29440/1, E_000001dca9e29440/2;
S_000001dca9ea06f0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001dca9ea0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001dca9eb99e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9eb9a18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9eb9a50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9eb9a88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9eb9ac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9eb9af8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9eb9b30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9eb9b68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9eb9ba0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9eb9bd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9eb9c10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9eb9c48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9eb9c80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9eb9cb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9eb9cf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9eb9d28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9eb9d60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9eb9d98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9eb9dd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9eb9e08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9eb9e40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9eb9e78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9eb9eb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9eb9ee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9eb9f20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001dca9ed5460 .functor OR 1, L_000001dca9ed0130, L_000001dca9ed01d0, C4<0>, C4<0>;
L_000001dca9ed5e00 .functor OR 1, L_000001dca9ed5460, L_000001dca9ecfc30, C4<0>, C4<0>;
L_000001dca9ed57e0 .functor OR 1, L_000001dca9ed5e00, L_000001dca9ed0310, C4<0>, C4<0>;
L_000001dca9ed5e70 .functor OR 1, L_000001dca9ed57e0, L_000001dca9ed1d50, C4<0>, C4<0>;
L_000001dca9ed6c00 .functor OR 1, L_000001dca9ed5e70, L_000001dca9ed1350, C4<0>, C4<0>;
L_000001dca9ed5770 .functor OR 1, L_000001dca9ed6c00, L_000001dca9ed13f0, C4<0>, C4<0>;
L_000001dca9ed5bd0 .functor OR 1, L_000001dca9ed5770, L_000001dca9ed03b0, C4<0>, C4<0>;
L_000001dca9ed66c0 .functor OR 1, L_000001dca9ed5bd0, L_000001dca9ed0950, C4<0>, C4<0>;
L_000001dca9ed5c40 .functor OR 1, L_000001dca9ed18f0, L_000001dca9ed09f0, C4<0>, C4<0>;
L_000001dca9ed52a0 .functor OR 1, L_000001dca9ed5c40, L_000001dca9ed1f30, C4<0>, C4<0>;
L_000001dca9ed55b0 .functor OR 1, L_000001dca9ed52a0, L_000001dca9ed0b30, C4<0>, C4<0>;
L_000001dca9ed6030 .functor OR 1, L_000001dca9ed55b0, L_000001dca9ed1990, C4<0>, C4<0>;
v000001dca9ea9b10_0 .net "ID_opcode", 11 0, v000001dca9ebbc40_0;  alias, 1 drivers
L_000001dca9ef0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eaabf0_0 .net/2u *"_ivl_0", 11 0, L_000001dca9ef0670;  1 drivers
L_000001dca9ef0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eab370_0 .net/2u *"_ivl_10", 11 0, L_000001dca9ef0700;  1 drivers
L_000001dca9ef0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eaaf10_0 .net/2u *"_ivl_102", 11 0, L_000001dca9ef0bc8;  1 drivers
L_000001dca9ef0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eaafb0_0 .net/2u *"_ivl_106", 11 0, L_000001dca9ef0c10;  1 drivers
v000001dca9ea9890_0 .net *"_ivl_12", 0 0, L_000001dca9ecfc30;  1 drivers
v000001dca9eaa5b0_0 .net *"_ivl_15", 0 0, L_000001dca9ed5e00;  1 drivers
L_000001dca9ef0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea9bb0_0 .net/2u *"_ivl_16", 11 0, L_000001dca9ef0748;  1 drivers
v000001dca9eab0f0_0 .net *"_ivl_18", 0 0, L_000001dca9ed0310;  1 drivers
v000001dca9ea94d0_0 .net *"_ivl_2", 0 0, L_000001dca9ed0130;  1 drivers
v000001dca9ea9430_0 .net *"_ivl_21", 0 0, L_000001dca9ed57e0;  1 drivers
L_000001dca9ef0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea96b0_0 .net/2u *"_ivl_22", 11 0, L_000001dca9ef0790;  1 drivers
v000001dca9ea9570_0 .net *"_ivl_24", 0 0, L_000001dca9ed1d50;  1 drivers
v000001dca9eaa8d0_0 .net *"_ivl_27", 0 0, L_000001dca9ed5e70;  1 drivers
L_000001dca9ef07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eab190_0 .net/2u *"_ivl_28", 11 0, L_000001dca9ef07d8;  1 drivers
v000001dca9ea9c50_0 .net *"_ivl_30", 0 0, L_000001dca9ed1350;  1 drivers
v000001dca9eaa0b0_0 .net *"_ivl_33", 0 0, L_000001dca9ed6c00;  1 drivers
L_000001dca9ef0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea9cf0_0 .net/2u *"_ivl_34", 11 0, L_000001dca9ef0820;  1 drivers
v000001dca9eaa1f0_0 .net *"_ivl_36", 0 0, L_000001dca9ed13f0;  1 drivers
v000001dca9eab050_0 .net *"_ivl_39", 0 0, L_000001dca9ed5770;  1 drivers
L_000001dca9ef06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eab230_0 .net/2u *"_ivl_4", 11 0, L_000001dca9ef06b8;  1 drivers
L_000001dca9ef0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001dca9eaa330_0 .net/2u *"_ivl_40", 11 0, L_000001dca9ef0868;  1 drivers
v000001dca9ea9d90_0 .net *"_ivl_42", 0 0, L_000001dca9ed03b0;  1 drivers
v000001dca9ea9390_0 .net *"_ivl_45", 0 0, L_000001dca9ed5bd0;  1 drivers
L_000001dca9ef08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eaadd0_0 .net/2u *"_ivl_46", 11 0, L_000001dca9ef08b0;  1 drivers
v000001dca9ea8fd0_0 .net *"_ivl_48", 0 0, L_000001dca9ed0950;  1 drivers
L_000001dca9ef08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eaa6f0_0 .net/2u *"_ivl_52", 11 0, L_000001dca9ef08f8;  1 drivers
L_000001dca9ef0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea9610_0 .net/2u *"_ivl_56", 11 0, L_000001dca9ef0940;  1 drivers
v000001dca9ea97f0_0 .net *"_ivl_6", 0 0, L_000001dca9ed01d0;  1 drivers
L_000001dca9ef0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dca9eaae70_0 .net/2u *"_ivl_60", 11 0, L_000001dca9ef0988;  1 drivers
L_000001dca9ef09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea8cb0_0 .net/2u *"_ivl_64", 11 0, L_000001dca9ef09d0;  1 drivers
L_000001dca9ef0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea9e30_0 .net/2u *"_ivl_68", 11 0, L_000001dca9ef0a18;  1 drivers
L_000001dca9ef0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001dca9eab2d0_0 .net/2u *"_ivl_72", 11 0, L_000001dca9ef0a60;  1 drivers
v000001dca9ea9ed0_0 .net *"_ivl_74", 0 0, L_000001dca9ed18f0;  1 drivers
L_000001dca9ef0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea9070_0 .net/2u *"_ivl_76", 11 0, L_000001dca9ef0aa8;  1 drivers
v000001dca9eaa010_0 .net *"_ivl_78", 0 0, L_000001dca9ed09f0;  1 drivers
v000001dca9ea9930_0 .net *"_ivl_81", 0 0, L_000001dca9ed5c40;  1 drivers
L_000001dca9ef0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea9750_0 .net/2u *"_ivl_82", 11 0, L_000001dca9ef0af0;  1 drivers
v000001dca9ea99d0_0 .net *"_ivl_84", 0 0, L_000001dca9ed1f30;  1 drivers
v000001dca9eaa790_0 .net *"_ivl_87", 0 0, L_000001dca9ed52a0;  1 drivers
L_000001dca9ef0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ea9f70_0 .net/2u *"_ivl_88", 11 0, L_000001dca9ef0b38;  1 drivers
v000001dca9ea9110_0 .net *"_ivl_9", 0 0, L_000001dca9ed5460;  1 drivers
v000001dca9eaa150_0 .net *"_ivl_90", 0 0, L_000001dca9ed0b30;  1 drivers
v000001dca9eaa290_0 .net *"_ivl_93", 0 0, L_000001dca9ed55b0;  1 drivers
L_000001dca9ef0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001dca9eaa3d0_0 .net/2u *"_ivl_94", 11 0, L_000001dca9ef0b80;  1 drivers
v000001dca9eaa470_0 .net *"_ivl_96", 0 0, L_000001dca9ed1990;  1 drivers
v000001dca9eaa510_0 .net *"_ivl_99", 0 0, L_000001dca9ed6030;  1 drivers
v000001dca9ea8c10_0 .net "is_beq", 0 0, L_000001dca9ed1490;  alias, 1 drivers
v000001dca9ea8d50_0 .net "is_bne", 0 0, L_000001dca9ed0450;  alias, 1 drivers
v000001dca9ea8df0_0 .net "is_j", 0 0, L_000001dca9ed0630;  alias, 1 drivers
v000001dca9eaa830_0 .net "is_jal", 0 0, L_000001dca9ecf910;  alias, 1 drivers
v000001dca9eaa970_0 .net "is_jr", 0 0, L_000001dca9ed04f0;  alias, 1 drivers
v000001dca9ea8e90_0 .net "is_oper2_immed", 0 0, L_000001dca9ed66c0;  alias, 1 drivers
v000001dca9eaaa10_0 .net "memread", 0 0, L_000001dca9ed1a30;  alias, 1 drivers
v000001dca9ea91b0_0 .net "memwrite", 0 0, L_000001dca9ed0bd0;  alias, 1 drivers
v000001dca9ea9250_0 .net "regwrite", 0 0, L_000001dca9ed1ad0;  alias, 1 drivers
L_000001dca9ed0130 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0670;
L_000001dca9ed01d0 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef06b8;
L_000001dca9ecfc30 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0700;
L_000001dca9ed0310 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0748;
L_000001dca9ed1d50 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0790;
L_000001dca9ed1350 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef07d8;
L_000001dca9ed13f0 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0820;
L_000001dca9ed03b0 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0868;
L_000001dca9ed0950 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef08b0;
L_000001dca9ed1490 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef08f8;
L_000001dca9ed0450 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0940;
L_000001dca9ed04f0 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0988;
L_000001dca9ecf910 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef09d0;
L_000001dca9ed0630 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0a18;
L_000001dca9ed18f0 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0a60;
L_000001dca9ed09f0 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0aa8;
L_000001dca9ed1f30 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0af0;
L_000001dca9ed0b30 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0b38;
L_000001dca9ed1990 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0b80;
L_000001dca9ed1ad0 .reduce/nor L_000001dca9ed6030;
L_000001dca9ed1a30 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0bc8;
L_000001dca9ed0bd0 .cmp/eq 12, v000001dca9ebbc40_0, L_000001dca9ef0c10;
S_000001dca9ea1050 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001dca9ea0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001dca9eb9f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9eb9f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9eb9fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9eba008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9eba040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9eba078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9eba0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9eba0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9eba120 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9eba158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9eba190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9eba1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9eba200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9eba238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9eba270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9eba2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9eba2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9eba318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9eba350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9eba388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9eba3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9eba3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9eba430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9eba468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9eba4a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dca9eaaab0_0 .var "Immed", 31 0;
v000001dca9eaab50_0 .net "Inst", 31 0, v000001dca9eae070_0;  alias, 1 drivers
v000001dca9eaac90_0 .net "opcode", 11 0, v000001dca9ebbc40_0;  alias, 1 drivers
E_000001dca9e29000 .event anyedge, v000001dca9ea3ca0_0, v000001dca9eaab50_0;
S_000001dca9ea11e0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001dca9ea0a10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001dca9eaca90_0 .var "Read_data1", 31 0;
v000001dca9eaba50_0 .var "Read_data2", 31 0;
v000001dca9eab5f0_0 .net "Read_reg1", 4 0, v000001dca9ebca00_0;  alias, 1 drivers
v000001dca9ead710_0 .net "Read_reg2", 4 0, v000001dca9ebcd20_0;  alias, 1 drivers
v000001dca9eac1d0_0 .net "Write_data", 31 0, L_000001dca9f3be70;  alias, 1 drivers
v000001dca9eacb30_0 .net "Write_en", 0 0, v000001dca9ebeee0_0;  alias, 1 drivers
v000001dca9eac810_0 .net "Write_reg", 4 0, v000001dca9ebdfe0_0;  alias, 1 drivers
v000001dca9eada30_0 .net "clk", 0 0, L_000001dca9e11990;  alias, 1 drivers
v000001dca9ead210_0 .var/i "i", 31 0;
v000001dca9eab870 .array "reg_file", 0 31, 31 0;
v000001dca9eab910_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
E_000001dca9e29400 .event posedge, v000001dca9ea7450_0;
S_000001dca9ea1370 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001dca9ea11e0;
 .timescale 0 0;
v000001dca9eacf90_0 .var/i "i", 31 0;
S_000001dca9e9fd90 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001dca9eba4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9eba518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9eba550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9eba588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9eba5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9eba5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9eba630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9eba668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9eba6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9eba6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9eba710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9eba748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9eba780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9eba7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9eba7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9eba828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9eba860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9eba898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9eba8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9eba908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9eba940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9eba978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9eba9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9eba9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9ebaa20 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dca9eae070_0 .var "ID_INST", 31 0;
v000001dca9eae250_0 .var "ID_PC", 31 0;
v000001dca9ebbc40_0 .var "ID_opcode", 11 0;
v000001dca9ebc5a0_0 .var "ID_rd_ind", 4 0;
v000001dca9ebca00_0 .var "ID_rs1_ind", 4 0;
v000001dca9ebcd20_0 .var "ID_rs2_ind", 4 0;
v000001dca9ebcdc0_0 .net "IF_FLUSH", 0 0, v000001dca9ea8f30_0;  alias, 1 drivers
v000001dca9ebaf20_0 .net "IF_INST", 31 0, L_000001dca9ed5a10;  alias, 1 drivers
v000001dca9ebc820_0 .net "IF_PC", 31 0, v000001dca9ebc640_0;  alias, 1 drivers
v000001dca9ebce60_0 .net "clk", 0 0, L_000001dca9ed60a0;  1 drivers
v000001dca9ebafc0_0 .net "if_id_Write", 0 0, v000001dca9eaa650_0;  alias, 1 drivers
v000001dca9ebc780_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
E_000001dca9e29780 .event posedge, v000001dca9e93560_0, v000001dca9ebce60_0;
S_000001dca9ea1500 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001dca9ebf020_0 .net "EX1_PFC", 31 0, L_000001dca9ed3650;  alias, 1 drivers
v000001dca9ebe260_0 .net "EX2_PFC", 31 0, v000001dca9ea3660_0;  alias, 1 drivers
v000001dca9ebf2a0_0 .net "ID_PFC", 31 0, L_000001dca9ed0f90;  alias, 1 drivers
v000001dca9ebe440_0 .net "PC_src", 2 0, L_000001dca9ecf9b0;  alias, 1 drivers
v000001dca9ebdcc0_0 .net "PC_write", 0 0, v000001dca9eaad30_0;  alias, 1 drivers
L_000001dca9ef0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dca9ebe800_0 .net/2u *"_ivl_0", 31 0, L_000001dca9ef0088;  1 drivers
v000001dca9ebe120_0 .net "clk", 0 0, L_000001dca9e11990;  alias, 1 drivers
v000001dca9ebd360_0 .net "inst", 31 0, L_000001dca9ed5a10;  alias, 1 drivers
v000001dca9ebdd60_0 .net "inst_mem_in", 31 0, v000001dca9ebc640_0;  alias, 1 drivers
v000001dca9ebe1c0_0 .net "pc_reg_in", 31 0, L_000001dca9ed5150;  1 drivers
v000001dca9ebd860_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
L_000001dca9ed12b0 .arith/sum 32, v000001dca9ebc640_0, L_000001dca9ef0088;
S_000001dca9ea1690 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001dca9ea1500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001dca9ed5a10 .functor BUFZ 32, L_000001dca9ecfd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dca9ebc460_0 .net "Data_Out", 31 0, L_000001dca9ed5a10;  alias, 1 drivers
v000001dca9ebba60 .array "InstMem", 0 1023, 31 0;
v000001dca9ebc8c0_0 .net *"_ivl_0", 31 0, L_000001dca9ecfd70;  1 drivers
v000001dca9ebcbe0_0 .net *"_ivl_3", 9 0, L_000001dca9ed15d0;  1 drivers
v000001dca9ebcc80_0 .net *"_ivl_4", 11 0, L_000001dca9ed1210;  1 drivers
L_000001dca9ef01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dca9ebc1e0_0 .net *"_ivl_7", 1 0, L_000001dca9ef01a8;  1 drivers
v000001dca9ebbec0_0 .net "addr", 31 0, v000001dca9ebc640_0;  alias, 1 drivers
v000001dca9ebbf60_0 .net "clk", 0 0, L_000001dca9e11990;  alias, 1 drivers
v000001dca9ebad40_0 .var/i "i", 31 0;
L_000001dca9ecfd70 .array/port v000001dca9ebba60, L_000001dca9ed1210;
L_000001dca9ed15d0 .part v000001dca9ebc640_0, 0, 10;
L_000001dca9ed1210 .concat [ 10 2 0 0], L_000001dca9ed15d0, L_000001dca9ef01a8;
S_000001dca9e9f8e0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001dca9ea1500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001dca9e29280 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001dca9ebb6a0_0 .net "DataIn", 31 0, L_000001dca9ed5150;  alias, 1 drivers
v000001dca9ebc640_0 .var "DataOut", 31 0;
v000001dca9ebc3c0_0 .net "PC_Write", 0 0, v000001dca9eaad30_0;  alias, 1 drivers
v000001dca9ebcfa0_0 .net "clk", 0 0, L_000001dca9e11990;  alias, 1 drivers
v000001dca9ebb740_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
S_000001dca9e9fa70 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001dca9ea1500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001dca9e29700 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001dca9e126b0 .functor NOT 1, L_000001dca9eced30, C4<0>, C4<0>, C4<0>;
L_000001dca9e125d0 .functor NOT 1, L_000001dca9ece5b0, C4<0>, C4<0>, C4<0>;
L_000001dca9e12640 .functor AND 1, L_000001dca9e126b0, L_000001dca9e125d0, C4<1>, C4<1>;
L_000001dca9e12720 .functor NOT 1, L_000001dca9ecd4d0, C4<0>, C4<0>, C4<0>;
L_000001dca9dac320 .functor AND 1, L_000001dca9e12640, L_000001dca9e12720, C4<1>, C4<1>;
L_000001dca9dac9b0 .functor AND 32, L_000001dca9ecd7f0, L_000001dca9ed12b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9dacb70 .functor NOT 1, L_000001dca9ece790, C4<0>, C4<0>, C4<0>;
L_000001dca9daccc0 .functor NOT 1, L_000001dca9ece830, C4<0>, C4<0>, C4<0>;
L_000001dca9ed5d20 .functor AND 1, L_000001dca9dacb70, L_000001dca9daccc0, C4<1>, C4<1>;
L_000001dca9ed5690 .functor AND 1, L_000001dca9ed5d20, L_000001dca9ecd890, C4<1>, C4<1>;
L_000001dca9ed51c0 .functor AND 32, L_000001dca9ecf0f0, L_000001dca9ed0f90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9ed6340 .functor OR 32, L_000001dca9dac9b0, L_000001dca9ed51c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dca9ed5ee0 .functor NOT 1, L_000001dca9ecda70, C4<0>, C4<0>, C4<0>;
L_000001dca9ed5700 .functor AND 1, L_000001dca9ed5ee0, L_000001dca9ecdbb0, C4<1>, C4<1>;
L_000001dca9ed50e0 .functor NOT 1, L_000001dca9ed1fd0, C4<0>, C4<0>, C4<0>;
L_000001dca9ed6490 .functor AND 1, L_000001dca9ed5700, L_000001dca9ed50e0, C4<1>, C4<1>;
L_000001dca9ed6260 .functor AND 32, L_000001dca9ed0db0, v000001dca9ebc640_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9ed6420 .functor OR 32, L_000001dca9ed6340, L_000001dca9ed6260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dca9ed6b90 .functor NOT 1, L_000001dca9ecf870, C4<0>, C4<0>, C4<0>;
L_000001dca9ed62d0 .functor AND 1, L_000001dca9ed6b90, L_000001dca9ed1710, C4<1>, C4<1>;
L_000001dca9ed69d0 .functor AND 1, L_000001dca9ed62d0, L_000001dca9ed0d10, C4<1>, C4<1>;
L_000001dca9ed5930 .functor AND 32, L_000001dca9ed06d0, L_000001dca9ed3650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9ed5a80 .functor OR 32, L_000001dca9ed6420, L_000001dca9ed5930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dca9ed5fc0 .functor NOT 1, L_000001dca9ed0e50, C4<0>, C4<0>, C4<0>;
L_000001dca9ed6a40 .functor AND 1, L_000001dca9ecfa50, L_000001dca9ed5fc0, C4<1>, C4<1>;
L_000001dca9ed6180 .functor NOT 1, L_000001dca9ed0590, C4<0>, C4<0>, C4<0>;
L_000001dca9ed5380 .functor AND 1, L_000001dca9ed6a40, L_000001dca9ed6180, C4<1>, C4<1>;
L_000001dca9ed6500 .functor AND 32, L_000001dca9ecfeb0, v000001dca9ea3660_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9ed5150 .functor OR 32, L_000001dca9ed5a80, L_000001dca9ed6500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dca9ebd0e0_0 .net *"_ivl_1", 0 0, L_000001dca9eced30;  1 drivers
v000001dca9ebb7e0_0 .net *"_ivl_11", 0 0, L_000001dca9ecd4d0;  1 drivers
v000001dca9ebaca0_0 .net *"_ivl_12", 0 0, L_000001dca9e12720;  1 drivers
v000001dca9ebb060_0 .net *"_ivl_14", 0 0, L_000001dca9dac320;  1 drivers
v000001dca9ebd220_0 .net *"_ivl_16", 31 0, L_000001dca9ecd7f0;  1 drivers
v000001dca9ebb2e0_0 .net *"_ivl_18", 31 0, L_000001dca9dac9b0;  1 drivers
v000001dca9ebb1a0_0 .net *"_ivl_2", 0 0, L_000001dca9e126b0;  1 drivers
v000001dca9ebb100_0 .net *"_ivl_21", 0 0, L_000001dca9ece790;  1 drivers
v000001dca9ebac00_0 .net *"_ivl_22", 0 0, L_000001dca9dacb70;  1 drivers
v000001dca9ebb920_0 .net *"_ivl_25", 0 0, L_000001dca9ece830;  1 drivers
v000001dca9ebd040_0 .net *"_ivl_26", 0 0, L_000001dca9daccc0;  1 drivers
v000001dca9ebd180_0 .net *"_ivl_28", 0 0, L_000001dca9ed5d20;  1 drivers
v000001dca9ebc6e0_0 .net *"_ivl_31", 0 0, L_000001dca9ecd890;  1 drivers
v000001dca9ebc500_0 .net *"_ivl_32", 0 0, L_000001dca9ed5690;  1 drivers
v000001dca9ebaac0_0 .net *"_ivl_34", 31 0, L_000001dca9ecf0f0;  1 drivers
v000001dca9ebab60_0 .net *"_ivl_36", 31 0, L_000001dca9ed51c0;  1 drivers
v000001dca9ebbb00_0 .net *"_ivl_38", 31 0, L_000001dca9ed6340;  1 drivers
v000001dca9ebc960_0 .net *"_ivl_41", 0 0, L_000001dca9ecda70;  1 drivers
v000001dca9ebb380_0 .net *"_ivl_42", 0 0, L_000001dca9ed5ee0;  1 drivers
v000001dca9ebade0_0 .net *"_ivl_45", 0 0, L_000001dca9ecdbb0;  1 drivers
v000001dca9ebae80_0 .net *"_ivl_46", 0 0, L_000001dca9ed5700;  1 drivers
v000001dca9ebb420_0 .net *"_ivl_49", 0 0, L_000001dca9ed1fd0;  1 drivers
v000001dca9ebb880_0 .net *"_ivl_5", 0 0, L_000001dca9ece5b0;  1 drivers
v000001dca9ebcaa0_0 .net *"_ivl_50", 0 0, L_000001dca9ed50e0;  1 drivers
v000001dca9ebb240_0 .net *"_ivl_52", 0 0, L_000001dca9ed6490;  1 drivers
v000001dca9ebb4c0_0 .net *"_ivl_54", 31 0, L_000001dca9ed0db0;  1 drivers
v000001dca9ebb9c0_0 .net *"_ivl_56", 31 0, L_000001dca9ed6260;  1 drivers
v000001dca9ebb560_0 .net *"_ivl_58", 31 0, L_000001dca9ed6420;  1 drivers
v000001dca9ebc000_0 .net *"_ivl_6", 0 0, L_000001dca9e125d0;  1 drivers
v000001dca9ebb600_0 .net *"_ivl_61", 0 0, L_000001dca9ecf870;  1 drivers
v000001dca9ebc0a0_0 .net *"_ivl_62", 0 0, L_000001dca9ed6b90;  1 drivers
v000001dca9ebbba0_0 .net *"_ivl_65", 0 0, L_000001dca9ed1710;  1 drivers
v000001dca9ebcb40_0 .net *"_ivl_66", 0 0, L_000001dca9ed62d0;  1 drivers
v000001dca9ebbce0_0 .net *"_ivl_69", 0 0, L_000001dca9ed0d10;  1 drivers
v000001dca9ebbd80_0 .net *"_ivl_70", 0 0, L_000001dca9ed69d0;  1 drivers
v000001dca9ebbe20_0 .net *"_ivl_72", 31 0, L_000001dca9ed06d0;  1 drivers
v000001dca9ebc140_0 .net *"_ivl_74", 31 0, L_000001dca9ed5930;  1 drivers
v000001dca9ebc280_0 .net *"_ivl_76", 31 0, L_000001dca9ed5a80;  1 drivers
v000001dca9ebc320_0 .net *"_ivl_79", 0 0, L_000001dca9ecfa50;  1 drivers
v000001dca9ebe8a0_0 .net *"_ivl_8", 0 0, L_000001dca9e12640;  1 drivers
v000001dca9ebed00_0 .net *"_ivl_81", 0 0, L_000001dca9ed0e50;  1 drivers
v000001dca9ebe6c0_0 .net *"_ivl_82", 0 0, L_000001dca9ed5fc0;  1 drivers
v000001dca9ebf980_0 .net *"_ivl_84", 0 0, L_000001dca9ed6a40;  1 drivers
v000001dca9ebe620_0 .net *"_ivl_87", 0 0, L_000001dca9ed0590;  1 drivers
v000001dca9ebf0c0_0 .net *"_ivl_88", 0 0, L_000001dca9ed6180;  1 drivers
v000001dca9ebd720_0 .net *"_ivl_90", 0 0, L_000001dca9ed5380;  1 drivers
v000001dca9ebd7c0_0 .net *"_ivl_92", 31 0, L_000001dca9ecfeb0;  1 drivers
v000001dca9ebf160_0 .net *"_ivl_94", 31 0, L_000001dca9ed6500;  1 drivers
v000001dca9ebdae0_0 .net "ina", 31 0, L_000001dca9ed12b0;  1 drivers
v000001dca9ebe760_0 .net "inb", 31 0, L_000001dca9ed0f90;  alias, 1 drivers
v000001dca9ebd9a0_0 .net "inc", 31 0, v000001dca9ebc640_0;  alias, 1 drivers
v000001dca9ebdb80_0 .net "ind", 31 0, L_000001dca9ed3650;  alias, 1 drivers
v000001dca9ebeda0_0 .net "ine", 31 0, v000001dca9ea3660_0;  alias, 1 drivers
L_000001dca9ef00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ebe9e0_0 .net "inf", 31 0, L_000001dca9ef00d0;  1 drivers
L_000001dca9ef0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ebd680_0 .net "ing", 31 0, L_000001dca9ef0118;  1 drivers
L_000001dca9ef0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dca9ebd400_0 .net "inh", 31 0, L_000001dca9ef0160;  1 drivers
v000001dca9ebdc20_0 .net "out", 31 0, L_000001dca9ed5150;  alias, 1 drivers
v000001dca9ebf200_0 .net "sel", 2 0, L_000001dca9ecf9b0;  alias, 1 drivers
L_000001dca9eced30 .part L_000001dca9ecf9b0, 2, 1;
L_000001dca9ece5b0 .part L_000001dca9ecf9b0, 1, 1;
L_000001dca9ecd4d0 .part L_000001dca9ecf9b0, 0, 1;
LS_000001dca9ecd7f0_0_0 .concat [ 1 1 1 1], L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320;
LS_000001dca9ecd7f0_0_4 .concat [ 1 1 1 1], L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320;
LS_000001dca9ecd7f0_0_8 .concat [ 1 1 1 1], L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320;
LS_000001dca9ecd7f0_0_12 .concat [ 1 1 1 1], L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320;
LS_000001dca9ecd7f0_0_16 .concat [ 1 1 1 1], L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320;
LS_000001dca9ecd7f0_0_20 .concat [ 1 1 1 1], L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320;
LS_000001dca9ecd7f0_0_24 .concat [ 1 1 1 1], L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320;
LS_000001dca9ecd7f0_0_28 .concat [ 1 1 1 1], L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320, L_000001dca9dac320;
LS_000001dca9ecd7f0_1_0 .concat [ 4 4 4 4], LS_000001dca9ecd7f0_0_0, LS_000001dca9ecd7f0_0_4, LS_000001dca9ecd7f0_0_8, LS_000001dca9ecd7f0_0_12;
LS_000001dca9ecd7f0_1_4 .concat [ 4 4 4 4], LS_000001dca9ecd7f0_0_16, LS_000001dca9ecd7f0_0_20, LS_000001dca9ecd7f0_0_24, LS_000001dca9ecd7f0_0_28;
L_000001dca9ecd7f0 .concat [ 16 16 0 0], LS_000001dca9ecd7f0_1_0, LS_000001dca9ecd7f0_1_4;
L_000001dca9ece790 .part L_000001dca9ecf9b0, 2, 1;
L_000001dca9ece830 .part L_000001dca9ecf9b0, 1, 1;
L_000001dca9ecd890 .part L_000001dca9ecf9b0, 0, 1;
LS_000001dca9ecf0f0_0_0 .concat [ 1 1 1 1], L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690;
LS_000001dca9ecf0f0_0_4 .concat [ 1 1 1 1], L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690;
LS_000001dca9ecf0f0_0_8 .concat [ 1 1 1 1], L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690;
LS_000001dca9ecf0f0_0_12 .concat [ 1 1 1 1], L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690;
LS_000001dca9ecf0f0_0_16 .concat [ 1 1 1 1], L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690;
LS_000001dca9ecf0f0_0_20 .concat [ 1 1 1 1], L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690;
LS_000001dca9ecf0f0_0_24 .concat [ 1 1 1 1], L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690;
LS_000001dca9ecf0f0_0_28 .concat [ 1 1 1 1], L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690, L_000001dca9ed5690;
LS_000001dca9ecf0f0_1_0 .concat [ 4 4 4 4], LS_000001dca9ecf0f0_0_0, LS_000001dca9ecf0f0_0_4, LS_000001dca9ecf0f0_0_8, LS_000001dca9ecf0f0_0_12;
LS_000001dca9ecf0f0_1_4 .concat [ 4 4 4 4], LS_000001dca9ecf0f0_0_16, LS_000001dca9ecf0f0_0_20, LS_000001dca9ecf0f0_0_24, LS_000001dca9ecf0f0_0_28;
L_000001dca9ecf0f0 .concat [ 16 16 0 0], LS_000001dca9ecf0f0_1_0, LS_000001dca9ecf0f0_1_4;
L_000001dca9ecda70 .part L_000001dca9ecf9b0, 2, 1;
L_000001dca9ecdbb0 .part L_000001dca9ecf9b0, 1, 1;
L_000001dca9ed1fd0 .part L_000001dca9ecf9b0, 0, 1;
LS_000001dca9ed0db0_0_0 .concat [ 1 1 1 1], L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490;
LS_000001dca9ed0db0_0_4 .concat [ 1 1 1 1], L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490;
LS_000001dca9ed0db0_0_8 .concat [ 1 1 1 1], L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490;
LS_000001dca9ed0db0_0_12 .concat [ 1 1 1 1], L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490;
LS_000001dca9ed0db0_0_16 .concat [ 1 1 1 1], L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490;
LS_000001dca9ed0db0_0_20 .concat [ 1 1 1 1], L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490;
LS_000001dca9ed0db0_0_24 .concat [ 1 1 1 1], L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490;
LS_000001dca9ed0db0_0_28 .concat [ 1 1 1 1], L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490, L_000001dca9ed6490;
LS_000001dca9ed0db0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed0db0_0_0, LS_000001dca9ed0db0_0_4, LS_000001dca9ed0db0_0_8, LS_000001dca9ed0db0_0_12;
LS_000001dca9ed0db0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed0db0_0_16, LS_000001dca9ed0db0_0_20, LS_000001dca9ed0db0_0_24, LS_000001dca9ed0db0_0_28;
L_000001dca9ed0db0 .concat [ 16 16 0 0], LS_000001dca9ed0db0_1_0, LS_000001dca9ed0db0_1_4;
L_000001dca9ecf870 .part L_000001dca9ecf9b0, 2, 1;
L_000001dca9ed1710 .part L_000001dca9ecf9b0, 1, 1;
L_000001dca9ed0d10 .part L_000001dca9ecf9b0, 0, 1;
LS_000001dca9ed06d0_0_0 .concat [ 1 1 1 1], L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0;
LS_000001dca9ed06d0_0_4 .concat [ 1 1 1 1], L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0;
LS_000001dca9ed06d0_0_8 .concat [ 1 1 1 1], L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0;
LS_000001dca9ed06d0_0_12 .concat [ 1 1 1 1], L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0;
LS_000001dca9ed06d0_0_16 .concat [ 1 1 1 1], L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0;
LS_000001dca9ed06d0_0_20 .concat [ 1 1 1 1], L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0;
LS_000001dca9ed06d0_0_24 .concat [ 1 1 1 1], L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0;
LS_000001dca9ed06d0_0_28 .concat [ 1 1 1 1], L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0, L_000001dca9ed69d0;
LS_000001dca9ed06d0_1_0 .concat [ 4 4 4 4], LS_000001dca9ed06d0_0_0, LS_000001dca9ed06d0_0_4, LS_000001dca9ed06d0_0_8, LS_000001dca9ed06d0_0_12;
LS_000001dca9ed06d0_1_4 .concat [ 4 4 4 4], LS_000001dca9ed06d0_0_16, LS_000001dca9ed06d0_0_20, LS_000001dca9ed06d0_0_24, LS_000001dca9ed06d0_0_28;
L_000001dca9ed06d0 .concat [ 16 16 0 0], LS_000001dca9ed06d0_1_0, LS_000001dca9ed06d0_1_4;
L_000001dca9ecfa50 .part L_000001dca9ecf9b0, 2, 1;
L_000001dca9ed0e50 .part L_000001dca9ecf9b0, 1, 1;
L_000001dca9ed0590 .part L_000001dca9ecf9b0, 0, 1;
LS_000001dca9ecfeb0_0_0 .concat [ 1 1 1 1], L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380;
LS_000001dca9ecfeb0_0_4 .concat [ 1 1 1 1], L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380;
LS_000001dca9ecfeb0_0_8 .concat [ 1 1 1 1], L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380;
LS_000001dca9ecfeb0_0_12 .concat [ 1 1 1 1], L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380;
LS_000001dca9ecfeb0_0_16 .concat [ 1 1 1 1], L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380;
LS_000001dca9ecfeb0_0_20 .concat [ 1 1 1 1], L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380;
LS_000001dca9ecfeb0_0_24 .concat [ 1 1 1 1], L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380;
LS_000001dca9ecfeb0_0_28 .concat [ 1 1 1 1], L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380, L_000001dca9ed5380;
LS_000001dca9ecfeb0_1_0 .concat [ 4 4 4 4], LS_000001dca9ecfeb0_0_0, LS_000001dca9ecfeb0_0_4, LS_000001dca9ecfeb0_0_8, LS_000001dca9ecfeb0_0_12;
LS_000001dca9ecfeb0_1_4 .concat [ 4 4 4 4], LS_000001dca9ecfeb0_0_16, LS_000001dca9ecfeb0_0_20, LS_000001dca9ecfeb0_0_24, LS_000001dca9ecfeb0_0_28;
L_000001dca9ecfeb0 .concat [ 16 16 0 0], LS_000001dca9ecfeb0_1_0, LS_000001dca9ecfeb0_1_4;
S_000001dca9e9fc00 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001dca9ebf480_0 .net "Write_Data", 31 0, v000001dca9e941e0_0;  alias, 1 drivers
v000001dca9ebee40_0 .net "addr", 31 0, v000001dca9e92980_0;  alias, 1 drivers
v000001dca9ebebc0_0 .net "clk", 0 0, L_000001dca9e11990;  alias, 1 drivers
v000001dca9ebef80_0 .net "mem_out", 31 0, v000001dca9ebf340_0;  alias, 1 drivers
v000001dca9ebf700_0 .net "mem_read", 0 0, v000001dca9e934c0_0;  alias, 1 drivers
v000001dca9ebf520_0 .net "mem_write", 0 0, v000001dca9e93ce0_0;  alias, 1 drivers
S_000001dca9e9ff20 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001dca9e9fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001dca9ebe940 .array "DataMem", 1023 0, 31 0;
v000001dca9ebf7a0_0 .net "Data_In", 31 0, v000001dca9e941e0_0;  alias, 1 drivers
v000001dca9ebf340_0 .var "Data_Out", 31 0;
v000001dca9ebeb20_0 .net "Write_en", 0 0, v000001dca9e93ce0_0;  alias, 1 drivers
v000001dca9ebf3e0_0 .net "addr", 31 0, v000001dca9e92980_0;  alias, 1 drivers
v000001dca9ebea80_0 .net "clk", 0 0, L_000001dca9e11990;  alias, 1 drivers
v000001dca9ebd2c0_0 .var/i "i", 31 0;
S_000001dca9ea00b0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001dca9ec4a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001dca9ec4ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001dca9ec4af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001dca9ec4b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001dca9ec4b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001dca9ec4b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001dca9ec4bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001dca9ec4c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001dca9ec4c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001dca9ec4c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001dca9ec4cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001dca9ec4ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001dca9ec4d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001dca9ec4d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001dca9ec4d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001dca9ec4dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001dca9ec4e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001dca9ec4e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001dca9ec4e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001dca9ec4ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001dca9ec4ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001dca9ec4f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001dca9ec4f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001dca9ec4f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001dca9ec4fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001dca9ebd4a0_0 .net "MEM_ALU_OUT", 31 0, v000001dca9e92980_0;  alias, 1 drivers
v000001dca9ebec60_0 .net "MEM_Data_mem_out", 31 0, v000001dca9ebf340_0;  alias, 1 drivers
v000001dca9ebdea0_0 .net "MEM_memread", 0 0, v000001dca9e934c0_0;  alias, 1 drivers
v000001dca9ebd540_0 .net "MEM_opcode", 11 0, v000001dca9e928e0_0;  alias, 1 drivers
v000001dca9ebd900_0 .net "MEM_rd_ind", 4 0, v000001dca9e91da0_0;  alias, 1 drivers
v000001dca9ebde00_0 .net "MEM_rd_indzero", 0 0, v000001dca9e94140_0;  alias, 1 drivers
v000001dca9ebf5c0_0 .net "MEM_regwrite", 0 0, v000001dca9e93880_0;  alias, 1 drivers
v000001dca9ebe4e0_0 .var "WB_ALU_OUT", 31 0;
v000001dca9ebf8e0_0 .var "WB_Data_mem_out", 31 0;
v000001dca9ebdf40_0 .var "WB_memread", 0 0;
v000001dca9ebdfe0_0 .var "WB_rd_ind", 4 0;
v000001dca9ebe080_0 .var "WB_rd_indzero", 0 0;
v000001dca9ebeee0_0 .var "WB_regwrite", 0 0;
v000001dca9ebe300_0 .net "clk", 0 0, L_000001dca9f3bb60;  1 drivers
v000001dca9ebfa20_0 .var "hlt", 0 0;
v000001dca9ebd5e0_0 .net "rst", 0 0, v000001dca9ecf690_0;  alias, 1 drivers
E_000001dca9e28cc0 .event posedge, v000001dca9e93560_0, v000001dca9ebe300_0;
S_000001dca9ea0240 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000001dca9e4cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001dca9f3bc40 .functor AND 32, v000001dca9ebf8e0_0, L_000001dca9f42ef0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9f3bcb0 .functor NOT 1, v000001dca9ebdf40_0, C4<0>, C4<0>, C4<0>;
L_000001dca9f3be00 .functor AND 32, v000001dca9ebe4e0_0, L_000001dca9f419b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001dca9f3be70 .functor OR 32, L_000001dca9f3bc40, L_000001dca9f3be00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dca9ebf660_0 .net "Write_Data_RegFile", 31 0, L_000001dca9f3be70;  alias, 1 drivers
v000001dca9ebf840_0 .net *"_ivl_0", 31 0, L_000001dca9f42ef0;  1 drivers
v000001dca9ebda40_0 .net *"_ivl_2", 31 0, L_000001dca9f3bc40;  1 drivers
v000001dca9ebe3a0_0 .net *"_ivl_4", 0 0, L_000001dca9f3bcb0;  1 drivers
v000001dca9ebe580_0 .net *"_ivl_6", 31 0, L_000001dca9f419b0;  1 drivers
v000001dca9ec1e60_0 .net *"_ivl_8", 31 0, L_000001dca9f3be00;  1 drivers
v000001dca9ec0c40_0 .net "alu_out", 31 0, v000001dca9ebe4e0_0;  alias, 1 drivers
v000001dca9ec10a0_0 .net "mem_out", 31 0, v000001dca9ebf8e0_0;  alias, 1 drivers
v000001dca9ec18c0_0 .net "mem_read", 0 0, v000001dca9ebdf40_0;  alias, 1 drivers
LS_000001dca9f42ef0_0_0 .concat [ 1 1 1 1], v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0;
LS_000001dca9f42ef0_0_4 .concat [ 1 1 1 1], v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0;
LS_000001dca9f42ef0_0_8 .concat [ 1 1 1 1], v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0;
LS_000001dca9f42ef0_0_12 .concat [ 1 1 1 1], v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0;
LS_000001dca9f42ef0_0_16 .concat [ 1 1 1 1], v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0;
LS_000001dca9f42ef0_0_20 .concat [ 1 1 1 1], v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0;
LS_000001dca9f42ef0_0_24 .concat [ 1 1 1 1], v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0;
LS_000001dca9f42ef0_0_28 .concat [ 1 1 1 1], v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0, v000001dca9ebdf40_0;
LS_000001dca9f42ef0_1_0 .concat [ 4 4 4 4], LS_000001dca9f42ef0_0_0, LS_000001dca9f42ef0_0_4, LS_000001dca9f42ef0_0_8, LS_000001dca9f42ef0_0_12;
LS_000001dca9f42ef0_1_4 .concat [ 4 4 4 4], LS_000001dca9f42ef0_0_16, LS_000001dca9f42ef0_0_20, LS_000001dca9f42ef0_0_24, LS_000001dca9f42ef0_0_28;
L_000001dca9f42ef0 .concat [ 16 16 0 0], LS_000001dca9f42ef0_1_0, LS_000001dca9f42ef0_1_4;
LS_000001dca9f419b0_0_0 .concat [ 1 1 1 1], L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0;
LS_000001dca9f419b0_0_4 .concat [ 1 1 1 1], L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0;
LS_000001dca9f419b0_0_8 .concat [ 1 1 1 1], L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0;
LS_000001dca9f419b0_0_12 .concat [ 1 1 1 1], L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0;
LS_000001dca9f419b0_0_16 .concat [ 1 1 1 1], L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0;
LS_000001dca9f419b0_0_20 .concat [ 1 1 1 1], L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0;
LS_000001dca9f419b0_0_24 .concat [ 1 1 1 1], L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0;
LS_000001dca9f419b0_0_28 .concat [ 1 1 1 1], L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0, L_000001dca9f3bcb0;
LS_000001dca9f419b0_1_0 .concat [ 4 4 4 4], LS_000001dca9f419b0_0_0, LS_000001dca9f419b0_0_4, LS_000001dca9f419b0_0_8, LS_000001dca9f419b0_0_12;
LS_000001dca9f419b0_1_4 .concat [ 4 4 4 4], LS_000001dca9f419b0_0_16, LS_000001dca9f419b0_0_20, LS_000001dca9f419b0_0_24, LS_000001dca9f419b0_0_28;
L_000001dca9f419b0 .concat [ 16 16 0 0], LS_000001dca9f419b0_1_0, LS_000001dca9f419b0_1_4;
    .scope S_000001dca9e9f8e0;
T_0 ;
    %wait E_000001dca9e28f80;
    %load/vec4 v000001dca9ebb740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dca9ebc640_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dca9ebc3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001dca9ebb6a0_0;
    %assign/vec4 v000001dca9ebc640_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001dca9ea1690;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dca9ebad40_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001dca9ebad40_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dca9ebad40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %load/vec4 v000001dca9ebad40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dca9ebad40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebba60, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001dca9e9fd90;
T_2 ;
    %wait E_000001dca9e29780;
    %load/vec4 v000001dca9ebc780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dca9eae250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9eae070_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ebc5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ebcd20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ebca00_0, 0;
    %assign/vec4 v000001dca9ebbc40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001dca9ebafc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001dca9ebcdc0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001dca9eae250_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9eae070_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ebc5a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ebcd20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ebca00_0, 0;
    %assign/vec4 v000001dca9ebbc40_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001dca9ebafc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001dca9ebaf20_0;
    %assign/vec4 v000001dca9eae070_0, 0;
    %load/vec4 v000001dca9ebc820_0;
    %assign/vec4 v000001dca9eae250_0, 0;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dca9ebcd20_0, 0;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dca9ebbc40_0, 4, 5;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001dca9ebbc40_0, 4, 5;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001dca9ebca00_0, 0;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001dca9ebc5a0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001dca9ebc5a0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001dca9ebaf20_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001dca9ebc5a0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001dca9ea11e0;
T_3 ;
    %wait E_000001dca9e28f80;
    %load/vec4 v000001dca9eab910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dca9ead210_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001dca9ead210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dca9ead210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9eab870, 0, 4;
    %load/vec4 v000001dca9ead210_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dca9ead210_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001dca9eac810_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001dca9eacb30_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001dca9eac1d0_0;
    %load/vec4 v000001dca9eac810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9eab870, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9eab870, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001dca9ea11e0;
T_4 ;
    %wait E_000001dca9e29400;
    %load/vec4 v000001dca9eac810_0;
    %load/vec4 v000001dca9eab5f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001dca9eac810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001dca9eacb30_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001dca9eac1d0_0;
    %assign/vec4 v000001dca9eaca90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dca9eab5f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dca9eab870, 4;
    %assign/vec4 v000001dca9eaca90_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dca9ea11e0;
T_5 ;
    %wait E_000001dca9e29400;
    %load/vec4 v000001dca9eac810_0;
    %load/vec4 v000001dca9ead710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001dca9eac810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001dca9eacb30_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001dca9eac1d0_0;
    %assign/vec4 v000001dca9eaba50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001dca9ead710_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001dca9eab870, 4;
    %assign/vec4 v000001dca9eaba50_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001dca9ea11e0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001dca9ea1370;
    %jmp t_0;
    .scope S_000001dca9ea1370;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dca9eacf90_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001dca9eacf90_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001dca9eacf90_0;
    %ix/getv/s 4, v000001dca9eacf90_0;
    %load/vec4a v000001dca9eab870, 4;
    %ix/getv/s 4, v000001dca9eacf90_0;
    %load/vec4a v000001dca9eab870, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001dca9eacf90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dca9eacf90_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001dca9ea11e0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001dca9ea1050;
T_7 ;
    %wait E_000001dca9e29000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dca9eaaab0_0, 0, 32;
    %load/vec4 v000001dca9eaac90_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dca9eaac90_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dca9eaab50_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dca9eaaab0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001dca9eaac90_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dca9eaac90_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dca9eaac90_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001dca9eaab50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dca9eaaab0_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001dca9eaab50_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001dca9eaab50_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001dca9eaaab0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001dca9ea0ec0;
T_8 ;
    %wait E_000001dca9e28f80;
    %load/vec4 v000001dca9ea8b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dca9ea7a90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001dca9ea7810_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001dca9ea7810_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001dca9ea7a90_0;
    %load/vec4 v000001dca9ea71d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dca9ea7a90_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dca9ea7a90_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dca9ea7a90_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001dca9ea7a90_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dca9ea7a90_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dca9ea7a90_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001dca9ea0ec0;
T_9 ;
    %wait E_000001dca9e28f80;
    %load/vec4 v000001dca9ea8b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9ea87b0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001dca9ea79f0_0;
    %assign/vec4 v000001dca9ea87b0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001dca9ea0d30;
T_10 ;
    %wait E_000001dca9e29440;
    %load/vec4 v000001dca9ea9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dca9eaad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dca9eaa650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9ea8f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dca9ea8490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dca9ea8530_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001dca9ea7e50_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001dca9ea7ef0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001dca9ea8710_0;
    %load/vec4 v000001dca9ea7770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001dca9ea8850_0;
    %load/vec4 v000001dca9ea7770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001dca9ea82b0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001dca9ea83f0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001dca9ea8710_0;
    %load/vec4 v000001dca9ea8350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001dca9ea8850_0;
    %load/vec4 v000001dca9ea8350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9eaad30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9eaa650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9ea8f30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dca9ea8490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9ea8530_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001dca9ea8670_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9eaad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dca9eaa650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dca9ea8f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9ea8490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9ea8530_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dca9eaad30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dca9eaa650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9ea8f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9ea8490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9ea8530_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001dca9ea03d0;
T_11 ;
    %wait E_000001dca9e28d40;
    %load/vec4 v000001dca9ea30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea5640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea4f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea5000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea5780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea47e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea41a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea4c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea4a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea5140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea4ec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea4880_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea4100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea51e0_0, 0;
    %assign/vec4 v000001dca9ea5460_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001dca9ea3020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001dca9ea3ca0_0;
    %assign/vec4 v000001dca9ea5460_0, 0;
    %load/vec4 v000001dca9ea2620_0;
    %assign/vec4 v000001dca9ea51e0_0, 0;
    %load/vec4 v000001dca9ea1f40_0;
    %assign/vec4 v000001dca9ea4100_0, 0;
    %load/vec4 v000001dca9ea2d00_0;
    %assign/vec4 v000001dca9ea4880_0, 0;
    %load/vec4 v000001dca9ea38e0_0;
    %assign/vec4 v000001dca9ea4ec0_0, 0;
    %load/vec4 v000001dca9ea2940_0;
    %assign/vec4 v000001dca9ea5140_0, 0;
    %load/vec4 v000001dca9ea3700_0;
    %assign/vec4 v000001dca9ea4a60_0, 0;
    %load/vec4 v000001dca9ea2f80_0;
    %assign/vec4 v000001dca9ea4c40_0, 0;
    %load/vec4 v000001dca9ea2760_0;
    %assign/vec4 v000001dca9ea5320_0, 0;
    %load/vec4 v000001dca9ea28a0_0;
    %assign/vec4 v000001dca9ea4740_0, 0;
    %load/vec4 v000001dca9ea1d60_0;
    %assign/vec4 v000001dca9ea41a0_0, 0;
    %load/vec4 v000001dca9ea2ee0_0;
    %assign/vec4 v000001dca9ea47e0_0, 0;
    %load/vec4 v000001dca9ea32a0_0;
    %assign/vec4 v000001dca9ea5780_0, 0;
    %load/vec4 v000001dca9ea1e00_0;
    %assign/vec4 v000001dca9ea5000_0, 0;
    %load/vec4 v000001dca9ea3c00_0;
    %assign/vec4 v000001dca9ea53c0_0, 0;
    %load/vec4 v000001dca9ea2580_0;
    %assign/vec4 v000001dca9ea55a0_0, 0;
    %load/vec4 v000001dca9ea1a40_0;
    %assign/vec4 v000001dca9ea44c0_0, 0;
    %load/vec4 v000001dca9ea3160_0;
    %assign/vec4 v000001dca9ea4f60_0, 0;
    %load/vec4 v000001dca9ea3d40_0;
    %assign/vec4 v000001dca9ea5640_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea5640_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea4f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea44c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea55a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea53c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea5000_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea5780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea47e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea41a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea4740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea5320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea4c40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea4a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea5140_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea4ec0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea4880_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea4100_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea51e0_0, 0;
    %assign/vec4 v000001dca9ea5460_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001dca9ea0ba0;
T_12 ;
    %wait E_000001dca9e29900;
    %load/vec4 v000001dca9ea88f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea1900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea3660_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea37a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea1c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea3a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea19a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea26c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea3ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea3980_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea2c60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea23a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea2300_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dca9ea3840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea3fc0_0, 0;
    %assign/vec4 v000001dca9ea35c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001dca9ea7d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001dca9ea3200_0;
    %assign/vec4 v000001dca9ea35c0_0, 0;
    %load/vec4 v000001dca9ea24e0_0;
    %assign/vec4 v000001dca9ea3fc0_0, 0;
    %load/vec4 v000001dca9ea1fe0_0;
    %assign/vec4 v000001dca9ea3840_0, 0;
    %load/vec4 v000001dca9ea3e80_0;
    %assign/vec4 v000001dca9ea2300_0, 0;
    %load/vec4 v000001dca9ea3f20_0;
    %assign/vec4 v000001dca9ea23a0_0, 0;
    %load/vec4 v000001dca9ea1b80_0;
    %assign/vec4 v000001dca9ea2c60_0, 0;
    %load/vec4 v000001dca9ea1ea0_0;
    %assign/vec4 v000001dca9ea3980_0, 0;
    %load/vec4 v000001dca9ea21c0_0;
    %assign/vec4 v000001dca9ea3ac0_0, 0;
    %load/vec4 v000001dca9ea3520_0;
    %assign/vec4 v000001dca9ea26c0_0, 0;
    %load/vec4 v000001dca9ea2080_0;
    %assign/vec4 v000001dca9ea2800_0, 0;
    %load/vec4 v000001dca9ea1ae0_0;
    %assign/vec4 v000001dca9ea2260_0, 0;
    %load/vec4 v000001dca9ea33e0_0;
    %assign/vec4 v000001dca9ea2e40_0, 0;
    %load/vec4 v000001dca9ea4060_0;
    %assign/vec4 v000001dca9ea19a0_0, 0;
    %load/vec4 v000001dca9ea2120_0;
    %assign/vec4 v000001dca9ea2bc0_0, 0;
    %load/vec4 v000001dca9ea2a80_0;
    %assign/vec4 v000001dca9ea3a20_0, 0;
    %load/vec4 v000001dca9ea1cc0_0;
    %assign/vec4 v000001dca9ea2b20_0, 0;
    %load/vec4 v000001dca9ea3340_0;
    %assign/vec4 v000001dca9ea2440_0, 0;
    %load/vec4 v000001dca9ea2da0_0;
    %assign/vec4 v000001dca9ea1c20_0, 0;
    %load/vec4 v000001dca9ea3de0_0;
    %assign/vec4 v000001dca9ea37a0_0, 0;
    %load/vec4 v000001dca9ea29e0_0;
    %assign/vec4 v000001dca9ea3660_0, 0;
    %load/vec4 v000001dca9ea3480_0;
    %assign/vec4 v000001dca9ea1900_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea1900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea3660_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea37a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea1c20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2440_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2b20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea3a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea19a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2e40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ea2800_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea26c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea3ac0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea3980_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea2c60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea23a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ea2300_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dca9ea3840_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ea3fc0_0, 0;
    %assign/vec4 v000001dca9ea35c0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dca9c6da30;
T_13 ;
    %wait E_000001dca9e28340;
    %load/vec4 v000001dca9e96670_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dca9e965d0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001dca9c6d8a0;
T_14 ;
    %wait E_000001dca9e28800;
    %load/vec4 v000001dca9e95c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001dca9e95bd0_0;
    %pad/u 33;
    %load/vec4 v000001dca9e95db0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001dca9e95ef0_0, 0;
    %assign/vec4 v000001dca9e96530_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001dca9e95bd0_0;
    %pad/u 33;
    %load/vec4 v000001dca9e95db0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001dca9e95ef0_0, 0;
    %assign/vec4 v000001dca9e96530_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001dca9e95bd0_0;
    %pad/u 33;
    %load/vec4 v000001dca9e95db0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001dca9e95ef0_0, 0;
    %assign/vec4 v000001dca9e96530_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001dca9e95bd0_0;
    %pad/u 33;
    %load/vec4 v000001dca9e95db0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001dca9e95ef0_0, 0;
    %assign/vec4 v000001dca9e96530_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001dca9e95bd0_0;
    %pad/u 33;
    %load/vec4 v000001dca9e95db0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001dca9e95ef0_0, 0;
    %assign/vec4 v000001dca9e96530_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001dca9e95bd0_0;
    %pad/u 33;
    %load/vec4 v000001dca9e95db0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001dca9e95ef0_0, 0;
    %assign/vec4 v000001dca9e96530_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001dca9e95db0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001dca9e96530_0;
    %load/vec4 v000001dca9e95db0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dca9e95bd0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001dca9e95db0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001dca9e95db0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001dca9e96530_0, 0;
    %load/vec4 v000001dca9e95bd0_0;
    %ix/getv 4, v000001dca9e95db0_0;
    %shiftl 4;
    %assign/vec4 v000001dca9e95ef0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001dca9e95db0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001dca9e96530_0;
    %load/vec4 v000001dca9e95db0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001dca9e95bd0_0;
    %load/vec4 v000001dca9e95db0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001dca9e95db0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001dca9e96530_0, 0;
    %load/vec4 v000001dca9e95bd0_0;
    %ix/getv 4, v000001dca9e95db0_0;
    %shiftr 4;
    %assign/vec4 v000001dca9e95ef0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9e96530_0, 0;
    %load/vec4 v000001dca9e95bd0_0;
    %load/vec4 v000001dca9e95db0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001dca9e95ef0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dca9e96530_0, 0;
    %load/vec4 v000001dca9e95db0_0;
    %load/vec4 v000001dca9e95bd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001dca9e95ef0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001dca9ce69c0;
T_15 ;
    %wait E_000001dca9e27c00;
    %load/vec4 v000001dca9e93560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001dca9e94140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9e93880_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9e93ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9e934c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001dca9e928e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9e91da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9e941e0_0, 0;
    %assign/vec4 v000001dca9e92980_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001dca9db4fa0_0;
    %assign/vec4 v000001dca9e92980_0, 0;
    %load/vec4 v000001dca9e93060_0;
    %assign/vec4 v000001dca9e941e0_0, 0;
    %load/vec4 v000001dca9e91ee0_0;
    %assign/vec4 v000001dca9e91da0_0, 0;
    %load/vec4 v000001dca9d9da80_0;
    %assign/vec4 v000001dca9e928e0_0, 0;
    %load/vec4 v000001dca9db57c0_0;
    %assign/vec4 v000001dca9e934c0_0, 0;
    %load/vec4 v000001dca9d9d6c0_0;
    %assign/vec4 v000001dca9e93ce0_0, 0;
    %load/vec4 v000001dca9e93d80_0;
    %assign/vec4 v000001dca9e93880_0, 0;
    %load/vec4 v000001dca9e920c0_0;
    %assign/vec4 v000001dca9e94140_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001dca9e9ff20;
T_16 ;
    %wait E_000001dca9e29400;
    %load/vec4 v000001dca9ebeb20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001dca9ebf7a0_0;
    %load/vec4 v000001dca9ebf3e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebe940, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001dca9e9ff20;
T_17 ;
    %wait E_000001dca9e29400;
    %load/vec4 v000001dca9ebf3e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dca9ebe940, 4;
    %assign/vec4 v000001dca9ebf340_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001dca9e9ff20;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dca9ebd2c0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001dca9ebd2c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dca9ebd2c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dca9ebe940, 0, 4;
    %load/vec4 v000001dca9ebd2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dca9ebd2c0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000001dca9e9ff20;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dca9ebd2c0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001dca9ebd2c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001dca9ebd2c0_0;
    %load/vec4a v000001dca9ebe940, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001dca9ebd2c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dca9ebd2c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dca9ebd2c0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001dca9ea00b0;
T_20 ;
    %wait E_000001dca9e28cc0;
    %load/vec4 v000001dca9ebd5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001dca9ebe080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ebfa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ebeee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dca9ebdf40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001dca9ebdfe0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001dca9ebf8e0_0, 0;
    %assign/vec4 v000001dca9ebe4e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001dca9ebd4a0_0;
    %assign/vec4 v000001dca9ebe4e0_0, 0;
    %load/vec4 v000001dca9ebec60_0;
    %assign/vec4 v000001dca9ebf8e0_0, 0;
    %load/vec4 v000001dca9ebdea0_0;
    %assign/vec4 v000001dca9ebdf40_0, 0;
    %load/vec4 v000001dca9ebd900_0;
    %assign/vec4 v000001dca9ebdfe0_0, 0;
    %load/vec4 v000001dca9ebf5c0_0;
    %assign/vec4 v000001dca9ebeee0_0, 0;
    %load/vec4 v000001dca9ebde00_0;
    %assign/vec4 v000001dca9ebe080_0, 0;
    %load/vec4 v000001dca9ebd540_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001dca9ebfa20_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001dca9e4cea0;
T_21 ;
    %wait E_000001dca9e27f00;
    %load/vec4 v000001dca9ecf190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dca9ece650_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001dca9ece650_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dca9ece650_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001dca9c39f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dca9ecd570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dca9ecf690_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001dca9c39f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001dca9ecd570_0;
    %inv;
    %assign/vec4 v000001dca9ecd570_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001dca9c39f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dca9ecf690_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dca9ecf690_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001dca9ecd750_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
