Fitter Place Stage Report for quartus_compile
Wed Mar 29 17:16:17 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Non-Global High Fan-Out Signals
  6. Fitter RAM Summary
  7. Fitter Physical RAM Information
  8. Fitter DSP Block Usage Summary
  9. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                             ;
+-------------------------------------------------------------+---------------------+-------+
; Resource                                                    ; Usage               ; %     ;
+-------------------------------------------------------------+---------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,390 / 427,200     ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 2,390               ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,873 / 427,200     ; < 1 % ;
;         [a] ALMs used for LUT logic and registers           ; 1,007               ;       ;
;         [b] ALMs used for LUT logic                         ; 347                 ;       ;
;         [c] ALMs used for registers                         ; 1,019               ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 500                 ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 707 / 427,200       ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 224 / 427,200       ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                   ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                   ;       ;
;         [c] Due to LAB input limits                         ; 8                   ;       ;
;         [d] Due to virtual I/Os                             ; 216                 ;       ;
;                                                             ;                     ;       ;
; Difficulty packing design                                   ; Low                 ;       ;
;                                                             ;                     ;       ;
; Total LABs:  partially or completely used                   ; 385 / 42,720        ; < 1 % ;
;     -- Logic LABs                                           ; 335                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 50                  ;       ;
;                                                             ;                     ;       ;
; Combinational ALUT usage for logic                          ; 2,521               ;       ;
;     -- 7 input functions                                    ; 3                   ;       ;
;     -- 6 input functions                                    ; 201                 ;       ;
;     -- 5 input functions                                    ; 256                 ;       ;
;     -- 4 input functions                                    ; 379                 ;       ;
;     -- <=3 input functions                                  ; 1,682               ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,951               ;       ;
; Memory ALUT usage                                           ; 817                 ;       ;
;     -- 64-address deep                                      ; 0                   ;       ;
;     -- 32-address deep                                      ; 817                 ;       ;
;                                                             ;                     ;       ;
;                                                             ;                     ;       ;
; Dedicated logic registers                                   ; 4,737               ;       ;
;     -- By type:                                             ;                     ;       ;
;         -- Primary logic registers                          ; 4,050 / 854,400     ; < 1 % ;
;         -- Secondary logic registers                        ; 687 / 854,400       ; < 1 % ;
;     -- By function:                                         ;                     ;       ;
;         -- Design implementation registers                  ; 4,737               ;       ;
;         -- Routing optimization registers                   ; 0                   ;       ;
;                                                             ;                     ;       ;
; ALMs adjustment for power estimation                        ; 383                 ;       ;
;                                                             ;                     ;       ;
; Virtual pins                                                ; 432                 ;       ;
; I/O pins                                                    ; 0 / 928             ; 0 %   ;
;     -- Clock pins                                           ; 0 / 52              ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 203             ; 0 %   ;
;                                                             ;                     ;       ;
; M20K blocks                                                 ; 4 / 2,713           ; < 1 % ;
; Total MLAB memory bits                                      ; 25,184              ;       ;
; Total block memory bits                                     ; 4,928 / 55,562,240  ; < 1 % ;
; Total block memory implementation bits                      ; 81,920 / 55,562,240 ; < 1 % ;
;                                                             ;                     ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 2 / 1,518           ; < 1 % ;
;     [A] Total Fixed Point DSP Blocks                        ; 2                   ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0                   ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                   ;       ;
;                                                             ;                     ;       ;
; IOPLLs                                                      ; 0 / 16              ; 0 %   ;
; FPLLs                                                       ; 0 / 32              ; 0 %   ;
; Global signals                                              ; 1                   ;       ;
;     -- Global clocks                                        ; 1 / 32              ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 16              ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 384             ; 0 %   ;
; JTAGs                                                       ; 0 / 1               ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1               ; 0 %   ;
; CRC blocks                                                  ; 0 / 1               ; 0 %   ;
; Remote update blocks                                        ; 0 / 1               ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1               ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 4               ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 96              ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 96              ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 96              ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 96              ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 96              ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 96              ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 32              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 16              ; 0 %   ;
; Maximum fan-out                                             ; 6526                ;       ;
; Highest non-global fan-out                                  ; 2339                ;       ;
; Total fan-out                                               ; 37043               ;       ;
; Average fan-out                                             ; 4.31                ;       ;
+-------------------------------------------------------------+---------------------+-------+
The Fitter Resource Usage Summary report displays a detailed analysis of logic utilization based on calculations of ALM usage. Refer to <a class="xref" href="https://www.intel.com/content/www/us/en/programmable/quartushelp/current/index.htm#mapIdTopics/mwh1465496451103.htm" target="_blank">Fitter Resource Usage Summary Report</a> in the <i>Intel® Quartus® Prime Pro Edition Help</i> for more information.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                               ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Entity Name                                                      ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
; |                                                                                                                                        ; 2387.5 (276.5)       ; 2871.5 (173.0)                   ; 705.5 (113.5)                                     ; 221.5 (217.0)                    ; 500.0 (0.0)          ; 2521 (0)            ; 4737 (433)                ; 0 (0)         ; 4928              ; 4     ; 2          ; 0    ; 432          ; 0 (0)  ; |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; quartus_compile                                                  ; altera_work  ;
;    |stencil_2d_inst|                                                                                                                     ; 2111.0 (0.5)         ; 2698.5 (0.5)                     ; 592.0 (0.0)                                       ; 4.5 (0.0)                        ; 500.0 (0.0)          ; 2521 (1)            ; 4304 (0)                  ; 0 (0)         ; 4928              ; 4     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d                                                       ; stencil_2d   ;
;       |stencil_2d_internal_inst|                                                                                                         ; 2110.5 (0.0)         ; 2698.0 (0.0)                     ; 592.0 (0.0)                                       ; 4.5 (0.0)                        ; 500.0 (0.0)          ; 2520 (0)            ; 4304 (0)                  ; 0 (0)         ; 4928              ; 4     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_internal                                              ; N/A          ;
;          |avmm_0_.global_icavmm_0_rw|                                                                                                    ; 107.4 (0.0)          ; 194.4 (0.0)                      ; 87.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 121 (0)             ; 440 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_internal_ic_10208102479396287920                      ; N/A          ;
;             |a[0].a|                                                                                                                     ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|a[0].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                                         ; N/A          ;
;             |a[1].a|                                                                                                                     ; 30.5 (30.5)          ; 38.9 (38.9)                      ; 8.5 (8.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 99 (99)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|a[1].a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_arb2                                                         ; N/A          ;
;             |dp[0].dp|                                                                                                                   ; 29.4 (29.4)          ; 42.2 (42.2)                      ; 12.9 (12.9)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 135 (135)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|dp[0].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[1].dp|                                                                                                                   ; 8.1 (8.1)            ; 22.8 (22.8)                      ; 14.8 (14.8)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|dp[1].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[2].dp|                                                                                                                   ; 9.6 (9.6)            ; 39.2 (39.2)                      ; 29.7 (29.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 95 (95)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|dp[2].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |dp[3].dp|                                                                                                                   ; 4.0 (4.0)            ; 22.5 (22.5)                      ; 18.5 (18.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|dp[3].dp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_arb_pipeline_reg                                             ; N/A          ;
;             |m[0].m_endp|                                                                                                                ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|m[0].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_ic_host_endpoint                                             ; N/A          ;
;             |m[1].m_endp|                                                                                                                ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|m[1].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_ic_host_endpoint                                             ; N/A          ;
;             |m[2].m_endp|                                                                                                                ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|m[2].m_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; acl_ic_host_endpoint                                             ; N/A          ;
;             |s.s_endp|                                                                                                                   ; 24.2 (0.0)           ; 26.8 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; acl_ic_agent_endpoint                                            ; N/A          ;
;                |rrp|                                                                                                                     ; 24.0 (18.2)          ; 26.0 (18.5)                      ; 2.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (2)              ; 81 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ic_agent_rrp                                                 ; N/A          ;
;                   |read_fifo|                                                                                                            ; 5.8 (5.8)            ; 7.5 (7.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|rrp|read_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_ll_fifo                                                      ; N/A          ;
;                |wrp|                                                                                                                     ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_icavmm_0_rw|s.s_endp|wrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_ic_agent_wrp                                                 ; N/A          ;
;          |avmm_0_.global_out_ic_to_avmavmm_0_rw|                                                                                         ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|avmm_0_.global_out_ic_to_avmavmm_0_rw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; acl_ic_to_avm                                                    ; N/A          ;
;          |stencil_2d_internal|                                                                                                           ; 2002.8 (0.5)         ; 2503.1 (0.5)                     ; 504.3 (0.0)                                       ; 4.0 (0.0)                        ; 500.0 (0.0)          ; 2399 (1)            ; 3863 (0)                  ; 0 (0)         ; 4928              ; 4     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; stencil_2d_function_wrapper                                      ; N/A          ;
;             |thestencil_2d_function|                                                                                                     ; 2002.2 (0.0)         ; 2502.6 (0.0)                     ; 504.3 (0.0)                                       ; 4.0 (0.0)                        ; 500.0 (0.0)          ; 2398 (0)            ; 3863 (0)                  ; 0 (0)         ; 4928              ; 4     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; stencil_2d_function                                              ; N/A          ;
;                |thebb_stencil_2d_B1_start|                                                                                               ; 120.0 (0.0)          ; 166.5 (0.0)                      ; 48.0 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 190 (0)             ; 375 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_bb_B1_start                                           ; N/A          ;
;                   |thebb_stencil_2d_B1_start_stall_region|                                                                               ; 120.0 (0.0)          ; 166.5 (0.0)                      ; 48.0 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 190 (0)             ; 375 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; stencil_2d_bb_B1_start_stall_region                              ; N/A          ;
;                      |thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|                                            ; 71.0 (0.0)           ; 116.2 (0.0)                      ; 46.2 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 187 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_i_iord_bl_call_unnamed_stencil_2d2_stencil_2d0        ; N/A          ;
;                         |theiord|                                                                                                        ; 71.0 (0.0)           ; 116.2 (0.0)                      ; 46.2 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 187 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord                                                                                                                                                                                                                                                                                                                                                                               ; hld_iord                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iord_stall_valid_inst|                                                                   ; 71.0 (0.0)           ; 116.2 (0.0)                      ; 46.2 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 187 (0)             ; 187 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst                                                                                                                                                                                                                                                                                                                                     ; hld_iord_stall_valid                                             ; N/A          ;
;                               |GEN_DOWN_STAGING_REG.downstream_staging_reg|                                                              ; 71.0 (71.0)          ; 116.2 (116.2)                    ; 46.2 (46.2)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 187 (187)           ; 187 (187)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_iord_bl_call_stencil_2d_unnamed_stencil_2d2_stencil_2d2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg                                                                                                                                                                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d3_stencil_2d4|                                               ; 15.8 (0.0)           ; 16.1 (0.0)                       ; 0.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d3_stencil_2d4                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_ffwd_source_p10240000nnamed_3_stencil_2d0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d3_stencil_2d1|                                            ; 15.8 (15.8)          ; 16.1 (16.1)                      ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d3_stencil_2d4|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d3_stencil_2d1                                                                                                                                                                                                                                                                                                                      ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d4_stencil_2d5|                                               ; 15.7 (0.0)           ; 15.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d4_stencil_2d5                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_ffwd_source_p10240000nnamed_4_stencil_2d0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d4_stencil_2d1|                                            ; 15.7 (15.7)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d4_stencil_2d5|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d4_stencil_2d1                                                                                                                                                                                                                                                                                                                      ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d5_stencil_2d6|                                               ; 15.8 (0.0)           ; 16.6 (0.0)                       ; 1.0 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d5_stencil_2d6                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_ffwd_source_p10240000nnamed_5_stencil_2d0 ; N/A          ;
;                         |thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d5_stencil_2d1|                                            ; 15.8 (15.8)          ; 16.6 (16.6)                      ; 1.0 (1.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d5_stencil_2d6|thei_llvm_fpga_ffwd_source_p1024i32_unnamed_stencil_2d5_stencil_2d1                                                                                                                                                                                                                                                                                                                      ; acl_ffwdsrc                                                      ; N/A          ;
;                      |thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|                                                           ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_0            ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1                                                                                                                                                                                                                                                                                                                                              ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg|                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_stencil_2d1_reg                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg        ; N/A          ;
;                      |thestencil_2d_B1_start_merge_reg|                                                                                  ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B1_start|thebb_stencil_2d_B1_start_stall_region|thestencil_2d_B1_start_merge_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; stencil_2d_B1_start_merge_reg                                    ; N/A          ;
;                |thebb_stencil_2d_B2|                                                                                                     ; 126.5 (0.0)          ; 150.7 (0.0)                      ; 24.2 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 113 (0)             ; 184 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_bb_B2                                                 ; N/A          ;
;                   |thebb_stencil_2d_B2_stall_region|                                                                                     ; 126.2 (13.3)         ; 150.3 (27.8)                     ; 24.2 (14.5)                                       ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 112 (8)             ; 184 (68)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_bb_B2_stall_region                                    ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3|                                                               ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3                                                                                                                                                                                                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_0                ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                  ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3_reg|                                                        ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi1_pop14_stencil_2d3_reg                                                                                                                                                                                                                                                                                                                                                              ; stencil_2d_i_llvm_fpga_pop_i1_memdep_phi1_pop14_3_reg            ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|                              ; 109.3 (0.5)          ; 119.3 (0.5)                      ; 10.0 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 99 (1)              ; 113 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_i_sfc_s_c0_in_for_cond1_prehe0000ter15520_stencil_2d1 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|              ; 53.3 (0.3)           ; 58.7 (0.3)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 20 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit157_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x| ; 49.8 (0.0)           ; 55.3 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 13 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000tencil_2d1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|                  ; 49.8 (0.0)           ; 55.3 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 13 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                            ; 49.8 (2.3)           ; 55.3 (3.3)                       ; 5.5 (1.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 13 (3)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                    ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_ec42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                   ; 1.2 (0.0)            ; 2.0 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                   ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_full_detector                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000il_2d1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|                     ; 55.5 (46.1)          ; 60.2 (48.1)                      ; 4.7 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 78 (73)             ; 80 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                          ; stencil_2d_i_sfc_logic_s_c0_in_for_cond10000ter15520_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going31_stencil_2d2|                                                            ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going31_stencil_2d2                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_pipeline_keep_going31_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going31_stencil_2d1|                                                         ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going31_stencil_2d2|thei_llvm_fpga_pipeline_keep_going31_stencil_2d1                                                                                                                                                                                        ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5|                                                    ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_0           ; N/A          ;
;                               |thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d1|                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d5|thei_llvm_fpga_pop_i6_fpga_indvars_iv9_pop12_stencil_2d1                                                                                                                                                                        ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_r_026_push13_stencil_2d13|                                                           ; 6.3 (0.0)            ; 8.7 (0.0)                        ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d13                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_push_i32_r_026_push13_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i32_r_026_push13_stencil_2d1|                                                         ; 6.3 (0.0)            ; 8.7 (0.0)                        ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d13|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                           ; 6.3 (6.3)            ; 8.7 (8.7)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d13|thei_llvm_fpga_push_i32_r_026_push13_stencil_2d1|staging_reg                                                                                                                                                                           ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|                                                 ; 2.0 (0.0)            ; 2.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11                                                                                                                                                                                                                              ; stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv9_push12_0         ; N/A          ;
;                               |thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1|                                               ; 2.0 (0.0)            ; 2.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 2.0 (2.0)            ; 2.3 (2.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d11|thei_llvm_fpga_push_i6_fpga_indvars_iv9_push12_stencil_2d1|fifo                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                      |thestencil_2d_B2_merge_reg_aunroll_x|                                                                              ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thestencil_2d_B2_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_B2_merge_reg                                          ; N/A          ;
;                   |thestencil_2d_B2_merge|                                                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thestencil_2d_B2_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; stencil_2d_B2_merge                                              ; N/A          ;
;                |thebb_stencil_2d_B2_sr_1_aunroll_x|                                                                                      ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; stencil_2d_bb_B2_sr_1                                            ; N/A          ;
;                |thebb_stencil_2d_B3|                                                                                                     ; 8.8 (0.0)            ; 20.7 (0.0)                       ; 12.2 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_bb_B3                                                 ; N/A          ;
;                   |thebb_stencil_2d_B3_stall_region|                                                                                     ; 8.8 (0.0)            ; 20.7 (0.0)                       ; 12.2 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_bb_B3_stall_region                                    ; N/A          ;
;                      |thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d1|                                                    ; 1.6 (0.0)            ; 1.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_i_iowr_bl_return_unnamed_stencil_2d6_stencil_2d0      ; N/A          ;
;                         |theiowr|                                                                                                        ; 1.6 (0.0)            ; 1.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d1|theiowr                                                                                                                                                                                                                                                                                                                                                                                                   ; hld_iowr                                                         ; N/A          ;
;                            |GEN_STALL_VALID.hld_iowr_stall_valid_inst|                                                                   ; 1.6 (1.6)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_iowr_bl_return_stencil_2d_unnamed_stencil_2d6_stencil_2d1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst                                                                                                                                                                                                                                                                                                                                                         ; hld_iowr_stall_valid                                             ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_i32_add2117_stencil_2d0|                                                                  ; 4.4 (0.0)            ; 16.5 (0.0)                       ; 12.2 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_add2117_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_ffwd_dest_i32_add2117_0                   ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_i32_add2117_stencil_2d1|                                                               ; 4.4 (4.4)            ; 16.5 (16.5)                      ; 12.2 (12.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_ffwd_dest_i32_add2117_stencil_2d0|thei_llvm_fpga_ffwd_dest_i32_add2117_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                        ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d2|                                                            ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d2                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_push_token_i1_throttle_push_0             ; N/A          ;
;                         |thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|                                                         ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d2|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1                                                                                                                                                                                                                                                                                                                                                            ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3|thebb_stencil_2d_B3_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d2|thei_llvm_fpga_push_token_i1_throttle_push_stencil_2d1|fifo                                                                                                                                                                                                                                                                                                                                                       ; acl_token_fifo_counter                                           ; N/A          ;
;                |thebb_stencil_2d_B3_sr_0_aunroll_x|                                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B3_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; stencil_2d_bb_B3_sr_0                                            ; N/A          ;
;                |thebb_stencil_2d_B4|                                                                                                     ; 208.2 (0.0)          ; 248.1 (0.0)                      ; 39.9 (0.0)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 250 (0)             ; 390 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_bb_B4                                                 ; N/A          ;
;                   |thebb_stencil_2d_B4_stall_region|                                                                                     ; 191.6 (24.3)         ; 231.6 (36.0)                     ; 40.0 (11.7)                                       ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 184 (8)             ; 390 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_bb_B4_stall_region                                    ; N/A          ;
;                      |thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3|                                                                ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3                                                                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_0                 ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d1|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                    ; acl_pop                                                          ; N/A          ;
;                         |thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3_reg|                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3|thei_llvm_fpga_pop_i1_memdep_phi_pop17_stencil_2d3_reg                                                                                                                                                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_pop_i1_memdep_phi_pop17_3_reg             ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|                              ; 148.0 (0.3)          ; 176.9 (0.5)                      ; 28.9 (0.2)                                        ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 171 (1)             ; 220 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_i_sfc_s_c0_in_for_cond5_prehe0000ter16021_stencil_2d1 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|              ; 63.5 (0.3)           ; 69.2 (0.5)                       ; 5.7 (0.2)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 20 (1)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit167_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x| ; 60.2 (0.0)           ; 65.7 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 13 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001tencil_2d1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|                  ; 60.2 (0.0)           ; 65.7 (0.0)                       ; 5.5 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 13 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                            ; 60.2 (2.5)           ; 65.7 (2.7)                       ; 5.5 (0.2)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 13 (3)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                    ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_fc42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                   ; 1.2 (0.0)            ; 2.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.2 (1.2)            ; 2.5 (2.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                   ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_full_detector|       ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_full_detector                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0001il_2d1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_full_detector|    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|                     ; 84.2 (20.6)          ; 107.3 (42.9)                     ; 23.1 (22.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (38)            ; 187 (78)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                          ; stencil_2d_i_sfc_logic_s_c0_in_for_cond50000ter16021_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going26_stencil_2d2|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going26_stencil_2d2                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_pipeline_keep_going26_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going26_stencil_2d1|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going26_stencil_2d2|thei_llvm_fpga_pipeline_keep_going26_stencil_2d1                                                                                                                                                                                        ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond1147_pop20_stencil_2d17|                                                       ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1147_pop20_stencil_2d17                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_pop_i1_exitcond1147_pop20_0               ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond1147_pop20_stencil_2d1|                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1147_pop20_stencil_2d17|thei_llvm_fpga_pop_i1_exitcond1147_pop20_stencil_2d1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp2950_pop21_stencil_2d19|                                                         ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2950_pop21_stencil_2d19                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_pop_i1_notcmp2950_pop21_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp2950_pop21_stencil_2d1|                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2950_pop21_stencil_2d19|thei_llvm_fpga_pop_i1_notcmp2950_pop21_stencil_2d1                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_c_025_pop16_stencil_2d10|                                                             ; 15.5 (0.0)           ; 15.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_025_pop16_stencil_2d10                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_pop_i32_c_025_pop16_0                     ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_c_025_pop16_stencil_2d1|                                                           ; 15.5 (15.5)          ; 15.8 (15.8)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_025_pop16_stencil_2d10|thei_llvm_fpga_pop_i32_c_025_pop16_stencil_2d1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_mul2544_pop19_stencil_2d15|                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2544_pop19_stencil_2d15                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_pop_i32_mul2544_pop19_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_mul2544_pop19_stencil_2d1|                                                         ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2544_pop19_stencil_2d15|thei_llvm_fpga_pop_i32_mul2544_pop19_stencil_2d1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_r_026_pop1341_pop18_stencil_2d13|                                                     ; 7.8 (0.0)            ; 7.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_026_pop1341_pop18_stencil_2d13                                                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_pop_i32_r_026_pop1341_pop18_0             ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_r_026_pop1341_pop18_stencil_2d1|                                                   ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_026_pop1341_pop18_stencil_2d13|thei_llvm_fpga_pop_i32_r_026_pop1341_pop18_stencil_2d1                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3|                                                    ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_0           ; N/A          ;
;                               |thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d1|                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d3|thei_llvm_fpga_pop_i6_fpga_indvars_iv6_pop15_stencil_2d1                                                                                                                                                                        ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond1147_push20_stencil_2d18|                                                     ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push20_stencil_2d18                                                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_push_i1_exitcond1147_push20_0             ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond1147_push20_stencil_2d1|                                                   ; 1.1 (0.2)            ; 1.1 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push20_stencil_2d18|thei_llvm_fpga_push_i1_exitcond1147_push20_stencil_2d1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1147_push20_stencil_2d18|thei_llvm_fpga_push_i1_exitcond1147_push20_stencil_2d1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp2950_push21_stencil_2d20|                                                       ; 1.0 (0.0)            ; 1.1 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2950_push21_stencil_2d20                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_push_i1_notcmp2950_push21_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp2950_push21_stencil_2d1|                                                     ; 1.0 (0.2)            ; 1.1 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2950_push21_stencil_2d20|thei_llvm_fpga_push_i1_notcmp2950_push21_stencil_2d1                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2950_push21_stencil_2d20|thei_llvm_fpga_push_i1_notcmp2950_push21_stencil_2d1|fifo                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_c_025_push16_stencil_2d12|                                                           ; 9.3 (0.0)            ; 9.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push16_stencil_2d12                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_push_i32_c_025_push16_0                   ; N/A          ;
;                               |thei_llvm_fpga_push_i32_c_025_push16_stencil_2d1|                                                         ; 9.3 (0.2)            ; 9.3 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push16_stencil_2d12|thei_llvm_fpga_push_i32_c_025_push16_stencil_2d1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 9.1 (9.1)            ; 9.1 (9.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_push16_stencil_2d12|thei_llvm_fpga_push_i32_c_025_push16_stencil_2d1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_mul2544_push19_stencil_2d16|                                                         ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2544_push19_stencil_2d16                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_push_i32_mul2544_push19_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i32_mul2544_push19_stencil_2d1|                                                       ; 8.8 (0.2)            ; 8.8 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2544_push19_stencil_2d16|thei_llvm_fpga_push_i32_mul2544_push19_stencil_2d1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 8.5 (8.5)            ; 8.6 (8.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2544_push19_stencil_2d16|thei_llvm_fpga_push_i32_mul2544_push19_stencil_2d1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_r_026_pop1341_push18_stencil_2d14|                                                   ; 8.5 (0.0)            ; 8.6 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1341_push18_stencil_2d14                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_push_i32_r_026_pop1341_push18_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i32_r_026_pop1341_push18_stencil_2d1|                                                 ; 8.5 (0.2)            ; 8.6 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1341_push18_stencil_2d14|thei_llvm_fpga_push_i32_r_026_pop1341_push18_stencil_2d1                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 8.2 (8.2)            ; 8.3 (8.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1341_push18_stencil_2d14|thei_llvm_fpga_push_i32_r_026_pop1341_push18_stencil_2d1|fifo                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|                                                  ; 2.3 (0.0)            ; 2.6 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9                                                                                                                                                                                                                               ; stencil_2d_i_llvm_fpga_push_i6_fpga_indvars_iv6_push15_0         ; N/A          ;
;                               |thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1|                                               ; 2.3 (0.0)            ; 2.6 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1                                                                                                                                                                    ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 2.3 (2.3)            ; 2.6 (2.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d9|thei_llvm_fpga_push_i6_fpga_indvars_iv6_push15_stencil_2d1|fifo                                                                                                                                                               ; acl_data_fifo                                                    ; N/A          ;
;                      |thestencil_2d_B4_merge_reg_aunroll_x|                                                                              ; 17.5 (17.5)          ; 17.5 (17.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thestencil_2d_B4_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_B4_merge_reg                                          ; N/A          ;
;                   |thestencil_2d_B4_merge|                                                                                               ; 16.5 (16.5)          ; 16.5 (16.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thestencil_2d_B4_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; stencil_2d_B4_merge                                              ; N/A          ;
;                |thebb_stencil_2d_B4_sr_1_aunroll_x|                                                                                      ; 9.5 (9.5)            ; 20.7 (20.7)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; stencil_2d_bb_B4_sr_1                                            ; N/A          ;
;                |thebb_stencil_2d_B5|                                                                                                     ; 7.5 (0.0)            ; 8.4 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_bb_B5                                                 ; N/A          ;
;                   |thebb_stencil_2d_B5_stall_region|                                                                                     ; 6.5 (2.5)            ; 6.9 (3.0)                        ; 0.4 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (3)               ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_bb_B5_stall_region                                    ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|                                                             ; 3.9 (0.0)            ; 3.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_push_i1_memdep_phi1_push14_0              ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|                                                          ; 3.9 (0.0)            ; 3.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1                                                                                                                                                                                                                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                        ; 3.9 (0.0)            ; 3.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo                                                                                                                                                                                                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                     ; 2.9 (0.7)            ; 2.9 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|fifo                                                                                                                                                                                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                  ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                               ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                              ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thebb_stencil_2d_B5_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d0|thei_llvm_fpga_push_i1_memdep_phi1_push14_stencil_2d1|fifo|staging_reg                                                                                                                                                                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                   |thestencil_2d_B5_branch|                                                                                              ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5|thestencil_2d_B5_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_B5_branch                                             ; N/A          ;
;                |thebb_stencil_2d_B5_sr_0_aunroll_x|                                                                                      ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B5_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; stencil_2d_bb_B5_sr_0                                            ; N/A          ;
;                |thebb_stencil_2d_B6|                                                                                                     ; 337.3 (0.0)          ; 396.7 (0.0)                      ; 59.9 (0.0)                                        ; 0.5 (0.0)                        ; 90.0 (0.0)           ; 422 (0)             ; 576 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_bb_B6                                                 ; N/A          ;
;                   |thebb_stencil_2d_B6_stall_region|                                                                                     ; 312.3 (0.3)          ; 371.6 (0.7)                      ; 59.8 (0.3)                                        ; 0.5 (0.0)                        ; 90.0 (0.0)           ; 322 (1)             ; 576 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_bb_B6_stall_region                                    ; N/A          ;
;                      |thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|                              ; 285.8 (0.3)          ; 344.7 (0.3)                      ; 59.4 (0.0)                                        ; 0.5 (0.0)                        ; 90.0 (0.0)           ; 319 (1)             ; 475 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_i_sfc_s_c0_in_for_cond9_prehe0000ter17922_stencil_2d1 ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|              ; 83.8 (0.0)           ; 89.0 (0.0)                       ; 5.1 (0.0)                                         ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 20 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit200_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x| ; 80.8 (0.0)           ; 86.2 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002tencil_2d1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|                  ; 80.8 (0.0)           ; 86.2 (0.0)                       ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 14 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0                                                                               ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                            ; 80.8 (2.5)           ; 86.2 (3.8)                       ; 5.3 (1.3)                                         ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 14 (4)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                             ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                    ; 5.3 (5.0)            ; 6.5 (5.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst             ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                ; 70.0 (0.0)           ; 70.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 70.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 70.0 (70.0)          ; 70.0 (70.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 70.0 (70.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated ; dpram_kc42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                   ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                   ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                   ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                         ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_full_detector|       ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_full_detector                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0002il_2d1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_full_detector|    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_full_detector                                                                       ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|                     ; 201.7 (116.7)        ; 255.4 (157.8)                    ; 54.2 (41.6)                                       ; 0.5 (0.5)                        ; 20.0 (0.0)           ; 298 (180)           ; 442 (298)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                          ; stencil_2d_i_sfc_logic_s_c0_in_for_cond90000ter17922_stencil_2d0 ; N/A          ;
;                            |redist10_sync_together95_aunroll_x_in_c0_eni15_4_tpl_3_mem_dmem|                                             ; 20.0 (0.0)           ; 20.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist10_sync_together95_aunroll_x_in_c0_eni15_4_tpl_3_mem_dmem                                                                                                                                                                                                                          ; altera_syncram                                                   ; N/A          ;
;                               |auto_generated|                                                                                           ; 20.0 (0.0)           ; 20.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist10_sync_together95_aunroll_x_in_c0_eni15_4_tpl_3_mem_dmem|auto_generated                                                                                                                                                                                                           ; altera_syncram_ni62                                              ; N/A          ;
;                                  |altsyncram1|                                                                                           ; 20.0 (20.0)          ; 20.5 (20.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist10_sync_together95_aunroll_x_in_c0_eni15_4_tpl_3_mem_dmem|auto_generated|altsyncram1                                                                                                                                                                                               ; altsyncram_a6a4                                                  ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going21_stencil_2d2|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going21_stencil_2d2                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_pipeline_keep_going21_0                   ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going21_stencil_2d1|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going21_stencil_2d2|thei_llvm_fpga_pipeline_keep_going21_stencil_2d1                                                                                                                                                                                        ; acl_pipeline                                                     ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond1148_pop27_stencil_2d24|                                                       ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1148_pop27_stencil_2d24                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_pop_i1_exitcond1148_pop27_0               ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond1148_pop27_stencil_2d1|                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1148_pop27_stencil_2d24|thei_llvm_fpga_pop_i1_exitcond1148_pop27_stencil_2d1                                                                                                                                                                               ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond856_pop30_stencil_2d30|                                                        ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond856_pop30_stencil_2d30                                                                                                                                                                                                                                     ; stencil_2d_i_llvm_fpga_pop_i1_exitcond856_pop30_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond856_pop30_stencil_2d1|                                                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond856_pop30_stencil_2d30|thei_llvm_fpga_pop_i1_exitcond856_pop30_stencil_2d1                                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp2458_pop31_stencil_2d32|                                                         ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2458_pop31_stencil_2d32                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_pop_i1_notcmp2458_pop31_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp2458_pop31_stencil_2d1|                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2458_pop31_stencil_2d32|thei_llvm_fpga_pop_i1_notcmp2458_pop31_stencil_2d1                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp2951_pop28_stencil_2d26|                                                         ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2951_pop28_stencil_2d26                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_pop_i1_notcmp2951_pop28_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp2951_pop28_stencil_2d1|                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2951_pop28_stencil_2d26|thei_llvm_fpga_pop_i1_notcmp2951_pop28_stencil_2d1                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_c_025_pop1660_pop32_stencil_2d8|                                                      ; 8.0 (0.0)            ; 8.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_025_pop1660_pop32_stencil_2d8                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_pop_i32_c_025_pop1660_pop32_0             ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_c_025_pop1660_pop32_stencil_2d1|                                                   ; 8.0 (8.0)            ; 8.6 (8.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_025_pop1660_pop32_stencil_2d8|thei_llvm_fpga_pop_i32_c_025_pop1660_pop32_stencil_2d1                                                                                                                                                                            ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_mul2545_pop26_stencil_2d22|                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2545_pop26_stencil_2d22                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_pop_i32_mul2545_pop26_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_mul2545_pop26_stencil_2d1|                                                         ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2545_pop26_stencil_2d22|thei_llvm_fpga_pop_i32_mul2545_pop26_stencil_2d1                                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_r_026_pop1342_pop25_stencil_2d6|                                                      ; 11.2 (0.0)           ; 11.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_026_pop1342_pop25_stencil_2d6                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_pop_i32_r_026_pop1342_pop25_0             ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_r_026_pop1342_pop25_stencil_2d1|                                                   ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_r_026_pop1342_pop25_stencil_2d6|thei_llvm_fpga_pop_i32_r_026_pop1342_pop25_stencil_2d1                                                                                                                                                                            ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11|                                                   ; 0.6 (0.0)            ; 0.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_0           ; N/A          ;
;                               |thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d1|                                                 ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d11|thei_llvm_fpga_pop_i3_fpga_indvars_iv3_pop23_stencil_2d1                                                                                                                                                                       ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond1148_push27_stencil_2d25|                                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1148_push27_stencil_2d25                                                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_push_i1_exitcond1148_push27_0             ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond1148_push27_stencil_2d1|                                                   ; 1.0 (0.2)            ; 1.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1148_push27_stencil_2d25|thei_llvm_fpga_push_i1_exitcond1148_push27_stencil_2d1                                                                                                                                                                           ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1148_push27_stencil_2d25|thei_llvm_fpga_push_i1_exitcond1148_push27_stencil_2d1|fifo                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond856_push30_stencil_2d31|                                                      ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond856_push30_stencil_2d31                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_push_i1_exitcond856_push30_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond856_push30_stencil_2d1|                                                    ; 1.0 (0.2)            ; 1.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond856_push30_stencil_2d31|thei_llvm_fpga_push_i1_exitcond856_push30_stencil_2d1                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond856_push30_stencil_2d31|thei_llvm_fpga_push_i1_exitcond856_push30_stencil_2d1|fifo                                                                                                                                                                        ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp2458_push31_stencil_2d33|                                                       ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2458_push31_stencil_2d33                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_push_i1_notcmp2458_push31_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp2458_push31_stencil_2d1|                                                     ; 1.0 (0.2)            ; 1.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2458_push31_stencil_2d33|thei_llvm_fpga_push_i1_notcmp2458_push31_stencil_2d1                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2458_push31_stencil_2d33|thei_llvm_fpga_push_i1_notcmp2458_push31_stencil_2d1|fifo                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp2951_push28_stencil_2d27|                                                       ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2951_push28_stencil_2d27                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_push_i1_notcmp2951_push28_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp2951_push28_stencil_2d1|                                                     ; 1.0 (0.2)            ; 1.0 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2951_push28_stencil_2d27|thei_llvm_fpga_push_i1_notcmp2951_push28_stencil_2d1                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2951_push28_stencil_2d27|thei_llvm_fpga_push_i1_notcmp2951_push28_stencil_2d1|fifo                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_c_025_pop1660_push32_stencil_2d14|                                                   ; 8.8 (0.0)            ; 10.2 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1660_push32_stencil_2d14                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_push_i32_c_025_pop1660_push32_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i32_c_025_pop1660_push32_stencil_2d1|                                                 ; 8.8 (0.2)            ; 10.2 (0.2)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1660_push32_stencil_2d14|thei_llvm_fpga_push_i32_c_025_pop1660_push32_stencil_2d1                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 8.5 (8.5)            ; 10.0 (10.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1660_push32_stencil_2d14|thei_llvm_fpga_push_i32_c_025_pop1660_push32_stencil_2d1|fifo                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_k1_024_push24_stencil_2d21|                                                          ; 6.8 (0.0)            ; 10.2 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push24_stencil_2d21                                                                                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_push_i32_k1_024_push24_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i32_k1_024_push24_stencil_2d1|                                                        ; 6.8 (0.0)            ; 10.2 (0.0)                       ; 3.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push24_stencil_2d21|thei_llvm_fpga_push_i32_k1_024_push24_stencil_2d1                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                           ; 6.8 (6.8)            ; 10.2 (10.2)                      ; 3.4 (3.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k1_024_push24_stencil_2d21|thei_llvm_fpga_push_i32_k1_024_push24_stencil_2d1|staging_reg                                                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i32_mul2545_push26_stencil_2d23|                                                         ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2545_push26_stencil_2d23                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_push_i32_mul2545_push26_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i32_mul2545_push26_stencil_2d1|                                                       ; 8.8 (0.2)            ; 8.8 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2545_push26_stencil_2d23|thei_llvm_fpga_push_i32_mul2545_push26_stencil_2d1                                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 8.5 (8.5)            ; 8.6 (8.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2545_push26_stencil_2d23|thei_llvm_fpga_push_i32_mul2545_push26_stencil_2d1|fifo                                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_r_026_pop1342_push25_stencil_2d15|                                                   ; 5.2 (0.0)            ; 12.7 (0.0)                       ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1342_push25_stencil_2d15                                                                                                                                                                                                                                ; stencil_2d_i_llvm_fpga_push_i32_r_026_pop1342_push25_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i32_r_026_pop1342_push25_stencil_2d1|                                                 ; 5.2 (0.2)            ; 12.7 (0.3)                       ; 7.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1342_push25_stencil_2d15|thei_llvm_fpga_push_i32_r_026_pop1342_push25_stencil_2d1                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 5.0 (5.0)            ; 12.3 (12.3)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_r_026_pop1342_push25_stencil_2d15|thei_llvm_fpga_push_i32_r_026_pop1342_push25_stencil_2d1|fifo                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|                                                 ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19                                                                                                                                                                                                                              ; stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv3_push23_0         ; N/A          ;
;                               |thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1|                                               ; 1.5 (0.0)            ; 1.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1                                                                                                                                                                   ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d19|thei_llvm_fpga_push_i3_fpga_indvars_iv3_push23_stencil_2d1|fifo                                                                                                                                                              ; acl_data_fifo                                                    ; N/A          ;
;                      |thestencil_2d_B6_merge_reg_aunroll_x|                                                                              ; 26.2 (26.2)          ; 26.3 (26.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thestencil_2d_B6_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_B6_merge_reg                                          ; N/A          ;
;                   |thestencil_2d_B6_merge|                                                                                               ; 25.0 (25.0)          ; 25.1 (25.1)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thestencil_2d_B6_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; stencil_2d_B6_merge                                              ; N/A          ;
;                |thebb_stencil_2d_B6_sr_1_aunroll_x|                                                                                      ; 14.0 (14.0)          ; 34.3 (34.3)                      ; 20.3 (20.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; stencil_2d_bb_B6_sr_1                                            ; N/A          ;
;                |thebb_stencil_2d_B7|                                                                                                     ; 199.6 (0.0)          ; 228.1 (0.0)                      ; 29.0 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 219 (0)             ; 278 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_bb_B7                                                 ; N/A          ;
;                   |thebb_stencil_2d_B7_stall_region|                                                                                     ; 199.1 (49.6)         ; 226.2 (49.6)                     ; 27.7 (0.0)                                        ; 0.5 (0.0)                        ; 60.0 (0.0)           ; 217 (107)           ; 275 (70)                  ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_bb_B7_stall_region                                    ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                         ; 21.8 (0.0)           ; 29.5 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                           ; 21.8 (0.0)           ; 29.5 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                               ; 21.8 (0.0)           ; 29.5 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 47 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                               ; 21.8 (3.2)           ; 29.5 (3.8)                       ; 7.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (4)              ; 47 (3)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                       ; 7.3 (7.3)            ; 10.0 (8.5)                       ; 2.7 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                                  ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                                   ; altera_syncram_je72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                       ; altsyncram_ujb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                     ; 7.5 (7.5)            ; 10.0 (8.5)                       ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                      ; 2.0 (0.0)            ; 2.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                          ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                      ; 1.5 (0.0)            ; 2.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                          ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_ffwd_dest_p1024i32_sol2815_stencil_2d2|                                                             ; 11.4 (0.0)           ; 18.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_sol2815_stencil_2d2                                                                                                                                                                                                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_ffwd_dest_p1024i32_sol2815_0              ; N/A          ;
;                         |thei_llvm_fpga_ffwd_dest_p1024i32_sol2815_stencil_2d1|                                                          ; 11.4 (11.4)          ; 18.5 (18.5)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024i32_sol2815_stencil_2d2|thei_llvm_fpga_ffwd_dest_p1024i32_sol2815_stencil_2d1                                                                                                                                                                                                                                                                                                                                                              ; acl_ffwddst                                                      ; N/A          ;
;                      |thei_llvm_fpga_mem_memdep_stencil_2d4|                                                                             ; 108.6 (0.0)          ; 123.2 (0.0)                      ; 15.1 (0.0)                                        ; 0.4 (0.0)                        ; 60.0 (0.0)           ; 68 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4                                                                                                                                                                                                                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_mem_memdep_0                              ; N/A          ;
;                         |thei_llvm_fpga_mem_memdep_stencil_2d1|                                                                          ; 108.6 (0.0)          ; 123.2 (0.0)                      ; 15.1 (0.0)                                        ; 0.4 (0.0)                        ; 60.0 (0.0)           ; 68 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                              ; lsu_top                                                          ; N/A          ;
;                            |pipelined_write|                                                                                             ; 108.6 (11.2)         ; 123.2 (11.2)                     ; 15.1 (0.0)                                        ; 0.4 (0.0)                        ; 60.0 (0.0)           ; 68 (19)             ; 91 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write                                                                                                                                                                                                                                                                                                                                                                              ; lsu_pipelined_write                                              ; N/A          ;
;                               |data_fifo|                                                                                                ; 64.2 (0.0)           ; 73.8 (0.0)                       ; 10.0 (0.0)                                        ; 0.4 (0.0)                        ; 50.0 (0.0)           ; 22 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo                                                                                                                                                                                                                                                                                                                                                                    ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                            ; 64.2 (1.7)           ; 73.8 (2.7)                       ; 10.0 (1.0)                                        ; 0.4 (0.1)                        ; 50.0 (0.0)           ; 22 (3)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                         ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                    ; 5.1 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                         ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                  ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                ; 50.0 (0.0)           ; 50.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                                                     ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 50.0 (50.0)          ; 50.0 (50.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 50.0 (50.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                                                      ; dpram_1b42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                  ; 5.8 (6.0)            ; 8.3 (7.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                       ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                   ; 0.8 (0.0)            ; 2.3 (0.0)                        ; 1.7 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.8 (0.8)            ; 2.3 (2.3)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                   ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 1.8 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                        ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 1.8 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                              ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                 ; 33.0 (0.0)           ; 38.2 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 40 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo                                                                                                                                                                                                                                                                                                                                                                     ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                   ; 33.0 (7.5)           ; 38.2 (7.5)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 40 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                                                 ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                           ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                                                        ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                                         ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                             ; 6.5 (6.3)            ; 7.8 (6.3)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                                          ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                   ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                  ; 6.0 (6.0)            ; 8.5 (7.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                   ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                   ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                                                ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                      ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|                                                              ; 4.8 (0.0)            ; 5.4 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5                                                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_i_llvm_fpga_push_i1_memdep_phi_push17_0               ; N/A          ;
;                         |thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|                                                           ; 4.8 (0.0)            ; 5.4 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                ; acl_push                                                         ; N/A          ;
;                            |fifo|                                                                                                        ; 4.8 (0.0)            ; 5.4 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo                                                                                                                                                                                                                                                                                                                                                           ; acl_data_fifo                                                    ; N/A          ;
;                               |fifo|                                                                                                     ; 4.0 (1.3)            ; 4.7 (1.3)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (3)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|fifo                                                                                                                                                                                                                                                                                                                                                      ; acl_data_fifo                                                    ; N/A          ;
;                                  |fifo|                                                                                                  ; 2.7 (2.7)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|fifo|fifo                                                                                                                                                                                                                                                                                                                                                 ; acl_ll_fifo                                                      ; N/A          ;
;                               |staging_reg|                                                                                              ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d5|thei_llvm_fpga_push_i1_memdep_phi_push17_stencil_2d1|fifo|staging_reg                                                                                                                                                                                                                                                                                                                                               ; acl_staging_reg                                                  ; N/A          ;
;                   |thestencil_2d_B7_branch|                                                                                              ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thestencil_2d_B7_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_B7_branch                                             ; N/A          ;
;                |thebb_stencil_2d_B7_sr_0_aunroll_x|                                                                                      ; 40.1 (40.1)          ; 52.4 (52.4)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; stencil_2d_bb_B7_sr_0                                            ; N/A          ;
;                |thebb_stencil_2d_B8|                                                                                                     ; 26.0 (0.0)           ; 26.5 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 101 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_bb_B8                                                 ; N/A          ;
;                   |thestencil_2d_B8_branch|                                                                                              ; 26.0 (26.0)          ; 26.5 (26.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 101 (101)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8|thestencil_2d_B8_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_B8_branch                                             ; N/A          ;
;                |thebb_stencil_2d_B8_sr_0_aunroll_x|                                                                                      ; 45.3 (45.3)          ; 56.8 (56.8)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (101)           ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B8_sr_0_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; stencil_2d_bb_B8_sr_0                                            ; N/A          ;
;                |thebb_stencil_2d_B9|                                                                                                     ; 837.8 (0.0)          ; 1041.7 (0.0)                     ; 205.2 (0.0)                                       ; 1.3 (0.0)                        ; 260.0 (0.0)          ; 989 (0)             ; 1389 (0)                  ; 0 (0)         ; 4672              ; 3     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_bb_B9                                                 ; N/A          ;
;                   |thebb_stencil_2d_B9_stall_region|                                                                                     ; 777.6 (8.3)          ; 962.9 (8.5)                      ; 186.5 (0.2)                                       ; 1.3 (0.0)                        ; 260.0 (0.0)          ; 850 (15)            ; 1287 (6)                  ; 0 (0)         ; 4672              ; 3     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; stencil_2d_bb_B9_stall_region                                    ; N/A          ;
;                      |thecoalesced_delay_0_fifo|                                                                                         ; 16.3 (0.0)           ; 25.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                           ; 16.3 (0.0)           ; 25.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                               ; 16.3 (0.0)           ; 25.5 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                               ; 16.3 (2.2)           ; 25.5 (3.0)                       ; 9.2 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                       ; 6.2 (6.2)            ; 8.0 (6.5)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                                  ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                                   ; altera_syncram_je72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 1     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                       ; altsyncram_ujb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                     ; 6.0 (6.2)            ; 8.5 (7.0)                        ; 2.5 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                      ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                          ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                      ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                          ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thecoalesced_delay_1_fifo|                                                                                         ; 17.8 (0.0)           ; 26.9 (0.0)                       ; 9.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 4480              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                           ; 17.8 (0.0)           ; 26.9 (0.0)                       ; 9.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 4480              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                                                                           ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                               ; 17.8 (0.0)           ; 26.9 (0.0)                       ; 9.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 47 (0)                    ; 0 (0)         ; 4480              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                               ; 17.8 (1.8)           ; 26.9 (3.3)                       ; 9.1 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (4)              ; 47 (3)                    ; 0 (0)         ; 4480              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                       ; 6.0 (6.0)            ; 8.0 (6.5)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_ram.gen_m20k.altera_syncram|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4480              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram                                                                                                                                                                                                                                                                                                                                                                  ; altera_syncram                                                   ; N/A          ;
;                                     |auto_generated|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4480              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated                                                                                                                                                                                                                                                                                                                                                   ; altera_syncram_ph72                                              ; N/A          ;
;                                        |altsyncram1|                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4480              ; 2     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1                                                                                                                                                                                                                                                                                                                                       ; altsyncram_4nb4                                                  ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                     ; 6.5 (6.5)            ; 8.5 (7.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                  |ram_rd_addr_inst|                                                                                      ; 2.0 (0.0)            ; 3.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                          ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                                  |ram_wr_addr_inst|                                                                                      ; 1.5 (0.0)            ; 3.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                                                                                                                 ; acl_lfsr                                                         ; N/A          ;
;                                     |lfsr_inst|                                                                                          ; 1.5 (1.5)            ; 3.0 (3.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                                                                                                       ; fibonacci_lfsr                                                   ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|                                                                ; 153.3 (0.0)          ; 195.0 (0.0)                      ; 41.7 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3                                                                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_mem_unnamed_7_stencil_2d0                 ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|                                                             ; 149.8 (0.0)          ; 184.2 (0.0)                      ; 34.3 (0.0)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                              ; 149.8 (13.8)         ; 184.2 (14.5)                     ; 34.3 (0.7)                                        ; 0.0 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read                                                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                ; 37.3 (0.0)           ; 46.0 (0.0)                       ; 8.7 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                            ; 37.3 (3.3)           ; 46.0 (4.5)                       ; 8.7 (1.2)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                    ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                             ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                  ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                   ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                   ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                               ; 52.8 (0.0)           ; 62.5 (0.0)                       ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                            ; 52.8 (2.0)           ; 62.5 (3.5)                       ; 9.7 (1.5)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                    ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                            ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                  ; 4.8 (5.0)            ; 7.3 (6.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; -0.2 (-0.2)          ; 1.3 (1.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                   ; 0.5 (0.0)            ; 1.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                   ; 0.5 (0.0)            ; 2.5 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.5 (0.5)            ; 2.5 (2.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                 ; 25.2 (0.0)           ; 33.2 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                   ; 25.2 (4.2)           ; 33.2 (5.8)                       ; 8.0 (1.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                           ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                             ; 4.8 (5.0)            ; 6.5 (5.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                  ; 5.3 (5.0)            ; 6.3 (5.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.3 (0.3)            ; 1.3 (1.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                   ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                   ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                 ; 20.7 (0.0)           ; 28.0 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                   ; 20.7 (4.0)           ; 28.0 (6.3)                       ; 7.3 (2.3)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                           ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                             ; 5.5 (5.5)            ; 7.2 (5.7)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                   ; 0.5 (0.0)            ; 1.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                   ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_stencil_2d7_stencil_2d0|                                                                ; 3.5 (3.5)            ; 10.8 (10.8)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thereaddata_reg_unnamed_stencil_2d7_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_readdata_reg_unnamed_7_stencil_2d0                    ; N/A          ;
;                      |thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|                                                                ; 165.2 (0.0)          ; 195.0 (0.0)                      ; 30.2 (0.0)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 138 (0)             ; 188 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4                                                                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_mem_unnamed_8_stencil_2d0                 ; N/A          ;
;                         |thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|                                                             ; 156.8 (0.0)          ; 184.2 (0.0)                      ; 27.9 (0.0)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 137 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                    ; lsu_top                                                          ; N/A          ;
;                            |pipelined_read|                                                                                              ; 156.8 (14.0)         ; 184.2 (14.0)                     ; 27.9 (0.0)                                        ; 0.5 (0.0)                        ; 80.0 (0.0)           ; 137 (44)            ; 155 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read                                                                                                                                                                                                                                                                                                                                                     ; lsu_pipelined_read                                               ; N/A          ;
;                               |data_fifo|                                                                                                ; 37.5 (0.0)           ; 44.8 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo                                                                                                                                                                                                                                                                                                                                           ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                            ; 37.5 (3.3)           ; 44.8 (3.3)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                    ; 5.5 (5.5)            ; 7.5 (6.0)                        ; 2.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                         ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                ; 20.0 (0.0)           ; 20.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                            ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 20.0 (20.0)          ; 20.0 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                             ; dpram_na42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                  ; 5.0 (5.0)            ; 7.5 (6.0)                        ; 2.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                              ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                       ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                   ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                   ; 1.5 (0.0)            ; 2.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                               ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 2.5 (2.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                     ; fibonacci_lfsr                                                   ; N/A          ;
;                               |input_fifo|                                                                                               ; 53.5 (0.0)           ; 63.7 (0.0)                       ; 10.2 (0.0)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo                                                                                                                                                                                                                                                                                                                                          ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                            ; 53.5 (3.0)           ; 63.7 (4.2)                       ; 10.2 (1.2)                                        ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 24 (5)              ; 39 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                               ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                    ; 4.7 (4.7)            ; 6.5 (5.0)                        ; 1.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                               ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                        ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                ; 40.0 (0.0)           ; 40.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                                                                                                                                                                                                                                           ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 40.0 (40.0)          ; 40.0 (40.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 40.0 (40.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                                                                                                                                                                                                                                            ; dpram_sa42                                                       ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                  ; 4.8 (5.0)            ; 7.5 (6.0)                        ; 2.7 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                             ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                      ; acl_reset_handler                                                ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                   ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                   ; 0.5 (0.0)            ; 2.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                                                                                                                                                                                                                                              ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                                                                                                                                                                                                                                                    ; fibonacci_lfsr                                                   ; N/A          ;
;                               |nop_fifo|                                                                                                 ; 27.5 (0.0)           ; 34.2 (0.0)                       ; 6.7 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo                                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                   ; 27.5 (5.2)           ; 34.2 (6.8)                       ; 6.7 (1.7)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 27 (8)              ; 41 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                           ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                             ; 4.8 (4.8)            ; 6.5 (5.0)                        ; 1.7 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_real_stall_out.stall_out_inst|                                                                  ; 4.5 (4.5)            ; 6.3 (5.0)                        ; 1.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 12 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                      ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.3 (1.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                               ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                   ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                   ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                               |req_fifo|                                                                                                 ; 22.8 (0.0)           ; 27.5 (0.0)                       ; 5.2 (0.0)                                         ; 0.5 (0.0)                        ; 10.0 (0.0)           ; 18 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo                                                                                                                                                                                                                                                                                                                                            ; hld_fifo                                                         ; N/A          ;
;                                  |llram.acl_latency_one_ram_fifo_inst|                                                                   ; 22.8 (4.4)           ; 27.5 (5.8)                       ; 5.2 (1.8)                                         ; 0.5 (0.3)                        ; 10.0 (0.0)           ; 18 (8)              ; 30 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst                                                                                                                                                                                                                                                                                                        ; acl_latency_one_ram_fifo                                         ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_mlab.gen_mlab_reg.altdpram_component|                                                           ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component                                                                                                                                                                                                                                                               ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated                                                                                                                                                                                                                                                ; dpram_pj32                                                       ; N/A          ;
;                                     |gen_occ_gte_three_E.occ_gte_three_inst|                                                             ; 5.8 (5.7)            ; 7.2 (5.7)                        ; 1.5 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst                                                                                                                                                                                                                                                                 ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.1 (0.1)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst                                                                                                                                                                                                                                          ; acl_reset_handler                                                ; N/A          ;
;                                     |m20k_rdaddr_inst|                                                                                   ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |m20k_wraddr_inst|                                                                                   ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst                                                                                                                                                                                                                                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst                                                                                                                                                                                                                                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                         |thereaddata_reg_unnamed_stencil_2d8_stencil_2d1|                                                                ; 8.5 (8.5)            ; 10.8 (10.8)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thereaddata_reg_unnamed_stencil_2d8_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                       ; stencil_2d_readdata_reg_unnamed_8_stencil_2d1                    ; N/A          ;
;                      |thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|                                       ; 330.9 (0.3)          ; 397.3 (0.3)                      ; 66.4 (0.0)                                        ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 416 (1)             ; 521 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                              ; stencil_2d_i_sfc_s_c0_in_for_body12_s_c0_enter23023_stencil_2d1  ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|                       ; 112.7 (0.0)          ; 117.4 (0.0)                      ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 19 (0)              ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                     ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0000_exit274_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|          ; 109.7 (0.0)          ; 114.6 (0.0)                      ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 13 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003tencil_2d1_data_fifo ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|                           ; 109.7 (0.0)          ; 114.6 (0.0)                      ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 13 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0                                                                                                                   ; hld_fifo                                                         ; N/A          ;
;                                  |ms.acl_mid_speed_fifo_inst|                                                                            ; 109.7 (2.2)          ; 114.6 (2.2)                      ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 13 (3)              ; 27 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst                                                                                        ; acl_mid_speed_fifo                                               ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |addr_match_inst|                                                                                    ; 5.0 (5.0)            ; 6.5 (5.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                        ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                        |acl_reset_handler_inst|                                                                          ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                 ; acl_reset_handler                                                ; N/A          ;
;                                     |gen_ram.gen_mlab.altdpram_component|                                                                ; 100.0 (0.0)          ; 100.0 (0.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (0.0)          ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component                                                    ; altdpram                                                         ; N/A          ;
;                                        |auto_generated|                                                                                  ; 100.0 (100.0)        ; 100.0 (100.0)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 100.0 (100.0)        ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated                                     ; dpram_dc42                                                       ; N/A          ;
;                                     |ram_rd_addr_inst|                                                                                   ; 1.5 (0.0)            ; 1.9 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 1.5 (1.5)            ; 1.9 (1.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                                     |ram_wr_addr_inst|                                                                                   ; 0.8 (0.0)            ; 2.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst                                                                       ; acl_lfsr                                                         ; N/A          ;
;                                        |lfsr_inst|                                                                                       ; 0.8 (0.8)            ; 2.5 (2.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst                                                             ; fibonacci_lfsr                                                   ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_full_detector|                ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_full_detector                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_sfc_exit_s_c0_out0003il_2d1_full_detector ; N/A          ;
;                               |thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_full_detector|             ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_full_detector                                                                                                           ; acl_full_detector                                                ; N/A          ;
;                         |thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|                              ; 217.9 (127.2)        ; 279.6 (171.3)                    ; 61.6 (44.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 396 (225)           ; 488 (298)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                            ; stencil_2d_i_sfc_logic_s_c0_in_for_body10000ter23023_stencil_2d0 ; N/A          ;
;                            |i_forked_and_stencil_2d3_delay|                                                                              ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|i_forked_and_stencil_2d3_delay                                                                                                                                                                                                                                                                             ; dspba_delay_ver                                                  ; N/A          ;
;                            |i_masked_stencil_2d48_delay|                                                                                 ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|i_masked_stencil_2d48_delay                                                                                                                                                                                                                                                                                ; dspba_delay_ver                                                  ; N/A          ;
;                            |thei_llvm_fpga_pipeline_keep_going_stencil_2d8|                                                              ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8                                                                                                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_pipeline_keep_going_0                     ; N/A          ;
;                               |thei_llvm_fpga_pipeline_keep_going_stencil_2d1|                                                           ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1                                                                                                                                                                                                              ; acl_pipeline                                                     ; N/A          ;
;                                  |pop2|                                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|pop2                                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                                  |push|                                                                                                  ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push                                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                     |staging_reg|                                                                                        ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_stencil_2d8|thei_llvm_fpga_pipeline_keep_going_stencil_2d1|push|staging_reg                                                                                                                                                                                             ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond1149_pop41_stencil_2d53|                                                       ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1149_pop41_stencil_2d53                                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_pop_i1_exitcond1149_pop41_0               ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond1149_pop41_stencil_2d1|                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond1149_pop41_stencil_2d53|thei_llvm_fpga_pop_i1_exitcond1149_pop41_stencil_2d1                                                                                                                                                                                                 ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond567_pop51_stencil_2d10|                                                        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond567_pop51_stencil_2d10                                                                                                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_pop_i1_exitcond567_pop51_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond567_pop51_stencil_2d1|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond567_pop51_stencil_2d10|thei_llvm_fpga_pop_i1_exitcond567_pop51_stencil_2d1                                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_exitcond857_pop44_stencil_2d57|                                                        ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond857_pop44_stencil_2d57                                                                                                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_pop_i1_exitcond857_pop44_0                ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_exitcond857_pop44_stencil_2d1|                                                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_exitcond857_pop44_stencil_2d57|thei_llvm_fpga_pop_i1_exitcond857_pop44_stencil_2d1                                                                                                                                                                                                   ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp1968_pop52_stencil_2d63|                                                         ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp1968_pop52_stencil_2d63                                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_pop_i1_notcmp1968_pop52_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp1968_pop52_stencil_2d1|                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp1968_pop52_stencil_2d63|thei_llvm_fpga_pop_i1_notcmp1968_pop52_stencil_2d1                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp2459_pop45_stencil_2d59|                                                         ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2459_pop45_stencil_2d59                                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_pop_i1_notcmp2459_pop45_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp2459_pop45_stencil_2d1|                                                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2459_pop45_stencil_2d59|thei_llvm_fpga_pop_i1_notcmp2459_pop45_stencil_2d1                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i1_notcmp2952_pop42_stencil_2d55|                                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2952_pop42_stencil_2d55                                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_pop_i1_notcmp2952_pop42_0                 ; N/A          ;
;                               |thei_llvm_fpga_pop_i1_notcmp2952_pop42_stencil_2d1|                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2952_pop42_stencil_2d55|thei_llvm_fpga_pop_i1_notcmp2952_pop42_stencil_2d1                                                                                                                                                                                                     ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4|                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4                                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_pop_i2_cleanups_pop38_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d1|                                                         ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d4|thei_llvm_fpga_pop_i2_cleanups_pop38_stencil_2d1                                                                                                                                                                                                          ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_add1666_pop50_stencil_2d30|                                                           ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_add1666_pop50_stencil_2d30                                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_pop_i32_add1666_pop50_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_add1666_pop50_stencil_2d1|                                                         ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_add1666_pop50_stencil_2d30|thei_llvm_fpga_pop_i32_add1666_pop50_stencil_2d1                                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_c_025_pop1661_pop46_stencil_2d61|                                                     ; 10.4 (0.0)           ; 10.4 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_025_pop1661_pop46_stencil_2d61                                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_pop_i32_c_025_pop1661_pop46_0             ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_c_025_pop1661_pop46_stencil_2d1|                                                   ; 10.4 (10.4)          ; 10.4 (10.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_c_025_pop1661_pop46_stencil_2d61|thei_llvm_fpga_pop_i32_c_025_pop1661_pop46_stencil_2d1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_k2_022_pop35_stencil_2d18|                                                            ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k2_022_pop35_stencil_2d18                                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_pop_i32_k2_022_pop35_0                    ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_k2_022_pop35_stencil_2d1|                                                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_k2_022_pop35_stencil_2d18|thei_llvm_fpga_pop_i32_k2_022_pop35_stencil_2d1                                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_mul13_add1365_pop49_stencil_2d19|                                                     ; 8.0 (0.0)            ; 8.6 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul13_add1365_pop49_stencil_2d19                                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_pop_i32_mul13_add1365_pop49_0             ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_mul13_add1365_pop49_stencil_2d1|                                                   ; 8.0 (8.0)            ; 8.6 (8.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul13_add1365_pop49_stencil_2d19|thei_llvm_fpga_pop_i32_mul13_add1365_pop49_stencil_2d1                                                                                                                                                                                             ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i32_mul2546_pop40_stencil_2d51|                                                           ; 9.9 (0.0)            ; 9.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2546_pop40_stencil_2d51                                                                                                                                                                                                                                                          ; stencil_2d_i_llvm_fpga_pop_i32_mul2546_pop40_0                   ; N/A          ;
;                               |thei_llvm_fpga_pop_i32_mul2546_pop40_stencil_2d1|                                                         ; 9.9 (9.9)            ; 9.9 (9.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i32_mul2546_pop40_stencil_2d51|thei_llvm_fpga_pop_i32_mul2546_pop40_stencil_2d1                                                                                                                                                                                                         ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38|                                                    ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38                                                                                                                                                                                                                                                   ; stencil_2d_i_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_0            ; N/A          ;
;                               |thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d1|                                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d38|thei_llvm_fpga_pop_i3_fpga_indvars_iv_pop34_stencil_2d1                                                                                                                                                                                           ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond1149_push41_stencil_2d54|                                                     ; 1.1 (0.0)            ; 1.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1149_push41_stencil_2d54                                                                                                                                                                                                                                                    ; stencil_2d_i_llvm_fpga_push_i1_exitcond1149_push41_0             ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond1149_push41_stencil_2d1|                                                   ; 1.1 (0.0)            ; 1.5 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1149_push41_stencil_2d54|thei_llvm_fpga_push_i1_exitcond1149_push41_stencil_2d1                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                           ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond1149_push41_stencil_2d54|thei_llvm_fpga_push_i1_exitcond1149_push41_stencil_2d1|staging_reg                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond567_push51_stencil_2d11|                                                      ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond567_push51_stencil_2d11                                                                                                                                                                                                                                                     ; stencil_2d_i_llvm_fpga_push_i1_exitcond567_push51_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond567_push51_stencil_2d1|                                                    ; 0.5 (0.2)            ; 1.0 (0.2)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond567_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond567_push51_stencil_2d1                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond567_push51_stencil_2d11|thei_llvm_fpga_push_i1_exitcond567_push51_stencil_2d1|fifo                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_exitcond857_push44_stencil_2d58|                                                      ; 0.9 (0.0)            ; 1.0 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond857_push44_stencil_2d58                                                                                                                                                                                                                                                     ; stencil_2d_i_llvm_fpga_push_i1_exitcond857_push44_0              ; N/A          ;
;                               |thei_llvm_fpga_push_i1_exitcond857_push44_stencil_2d1|                                                    ; 0.9 (0.2)            ; 1.0 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond857_push44_stencil_2d58|thei_llvm_fpga_push_i1_exitcond857_push44_stencil_2d1                                                                                                                                                                                               ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_exitcond857_push44_stencil_2d58|thei_llvm_fpga_push_i1_exitcond857_push44_stencil_2d1|fifo                                                                                                                                                                                          ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|                                                         ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17                                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_push_i1_lastiniteration_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1|                                                       ; 1.0 (0.0)            ; 1.2 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                           ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d17|thei_llvm_fpga_push_i1_lastiniteration_stencil_2d1|staging_reg                                                                                                                                                                                         ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp1968_push52_stencil_2d64|                                                       ; 0.8 (0.0)            ; 1.1 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1968_push52_stencil_2d64                                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_push_i1_notcmp1968_push52_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp1968_push52_stencil_2d1|                                                     ; 0.8 (0.2)            ; 1.1 (0.2)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1968_push52_stencil_2d64|thei_llvm_fpga_push_i1_notcmp1968_push52_stencil_2d1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp1968_push52_stencil_2d64|thei_llvm_fpga_push_i1_notcmp1968_push52_stencil_2d1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp2459_push45_stencil_2d60|                                                       ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2459_push45_stencil_2d60                                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_push_i1_notcmp2459_push45_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp2459_push45_stencil_2d1|                                                     ; 0.8 (0.2)            ; 1.2 (0.2)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2459_push45_stencil_2d60|thei_llvm_fpga_push_i1_notcmp2459_push45_stencil_2d1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2459_push45_stencil_2d60|thei_llvm_fpga_push_i1_notcmp2459_push45_stencil_2d1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notcmp2952_push42_stencil_2d56|                                                       ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2952_push42_stencil_2d56                                                                                                                                                                                                                                                      ; stencil_2d_i_llvm_fpga_push_i1_notcmp2952_push42_0               ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notcmp2952_push42_stencil_2d1|                                                     ; 0.8 (0.2)            ; 1.2 (0.2)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2952_push42_stencil_2d56|thei_llvm_fpga_push_i1_notcmp2952_push42_stencil_2d1                                                                                                                                                                                                 ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2952_push42_stencil_2d56|thei_llvm_fpga_push_i1_notcmp2952_push42_stencil_2d1|fifo                                                                                                                                                                                            ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|                                                             ; 1.4 (0.0)            ; 1.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42                                                                                                                                                                                                                                                            ; stencil_2d_i_llvm_fpga_push_i1_notexitcond_0                     ; N/A          ;
;                               |thei_llvm_fpga_push_i1_notexitcond_stencil_2d1|                                                           ; 1.4 (0.0)            ; 1.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1                                                                                                                                                                                                             ; acl_push                                                         ; N/A          ;
;                                  |staging_reg|                                                                                           ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_stencil_2d42|thei_llvm_fpga_push_i1_notexitcond_stencil_2d1|staging_reg                                                                                                                                                                                                 ; acl_staging_reg                                                  ; N/A          ;
;                            |thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|                                                         ; 0.8 (0.0)            ; 1.1 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45                                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_push_i2_cleanups_push38_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1|                                                       ; 0.8 (0.0)            ; 1.1 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d45|thei_llvm_fpga_push_i2_cleanups_push38_stencil_2d1|fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_add1666_push50_stencil_2d31|                                                         ; 8.8 (0.0)            ; 8.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1666_push50_stencil_2d31                                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_push_i32_add1666_push50_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i32_add1666_push50_stencil_2d1|                                                       ; 8.8 (0.2)            ; 8.8 (0.2)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1666_push50_stencil_2d31|thei_llvm_fpga_push_i32_add1666_push50_stencil_2d1                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 8.5 (8.5)            ; 8.6 (8.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_add1666_push50_stencil_2d31|thei_llvm_fpga_push_i32_add1666_push50_stencil_2d1|fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_c_025_pop1661_push46_stencil_2d62|                                                   ; 5.0 (0.0)            ; 13.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1661_push46_stencil_2d62                                                                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_push_i32_c_025_pop1661_push46_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i32_c_025_pop1661_push46_stencil_2d1|                                                 ; 5.0 (0.2)            ; 13.2 (0.3)                       ; 8.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1661_push46_stencil_2d62|thei_llvm_fpga_push_i32_c_025_pop1661_push46_stencil_2d1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 4.7 (4.7)            ; 12.9 (12.9)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_c_025_pop1661_push46_stencil_2d62|thei_llvm_fpga_push_i32_c_025_pop1661_push46_stencil_2d1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_k2_022_push35_stencil_2d37|                                                          ; 8.9 (0.0)            ; 8.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push35_stencil_2d37                                                                                                                                                                                                                                                         ; stencil_2d_i_llvm_fpga_push_i32_k2_022_push35_0                  ; N/A          ;
;                               |thei_llvm_fpga_push_i32_k2_022_push35_stencil_2d1|                                                        ; 8.9 (0.2)            ; 8.9 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push35_stencil_2d37|thei_llvm_fpga_push_i32_k2_022_push35_stencil_2d1                                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_k2_022_push35_stencil_2d37|thei_llvm_fpga_push_i32_k2_022_push35_stencil_2d1|fifo                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_mul13_add1365_push49_stencil_2d20|                                                   ; 8.8 (0.0)            ; 9.7 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1365_push49_stencil_2d20                                                                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_push_i32_mul13_add1365_push49_0           ; N/A          ;
;                               |thei_llvm_fpga_push_i32_mul13_add1365_push49_stencil_2d1|                                                 ; 8.8 (0.2)            ; 9.7 (0.3)                        ; 0.9 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1365_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul13_add1365_push49_stencil_2d1                                                                                                                                                                                         ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 8.6 (8.6)            ; 9.4 (9.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul13_add1365_push49_stencil_2d20|thei_llvm_fpga_push_i32_mul13_add1365_push49_stencil_2d1|fifo                                                                                                                                                                                    ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i32_mul2546_push40_stencil_2d52|                                                         ; 4.7 (0.0)            ; 12.7 (0.0)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2546_push40_stencil_2d52                                                                                                                                                                                                                                                        ; stencil_2d_i_llvm_fpga_push_i32_mul2546_push40_0                 ; N/A          ;
;                               |thei_llvm_fpga_push_i32_mul2546_push40_stencil_2d1|                                                       ; 4.7 (0.2)            ; 12.7 (0.2)                       ; 8.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2546_push40_stencil_2d52|thei_llvm_fpga_push_i32_mul2546_push40_stencil_2d1                                                                                                                                                                                                     ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 4.5 (4.5)            ; 12.5 (12.5)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_mul2546_push40_stencil_2d52|thei_llvm_fpga_push_i32_mul2546_push40_stencil_2d1|fifo                                                                                                                                                                                                ; acl_data_fifo                                                    ; N/A          ;
;                            |thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|                                                  ; 1.0 (0.0)            ; 1.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47                                                                                                                                                                                                                                                 ; stencil_2d_i_llvm_fpga_push_i3_fpga_indvars_iv_push34_0          ; N/A          ;
;                               |thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1|                                                ; 1.0 (0.0)            ; 1.4 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1                                                                                                                                                                                       ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 1.0 (1.0)            ; 1.4 (1.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d47|thei_llvm_fpga_push_i3_fpga_indvars_iv_push34_stencil_2d1|fifo                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                      |thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|                                            ; 35.2 (0.0)           ; 57.5 (0.0)                       ; 22.5 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 54 (0)              ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_i_sfc_s_c1_in_for_body12_s_c1_enter_stencil_2d6       ; N/A          ;
;                         |thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x|                          ; 0.3 (0.0)            ; 0.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x                                                                                                                                                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_sfc_exit_s_c1_out0000_c1_exit_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1|                                 ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body12_stencil_2ds_c1_exit_stencil_2d1                                                                                                                                                                                                                                 ; acl_enable_sink                                                  ; N/A          ;
;                         |thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|                                   ; 34.9 (24.9)          ; 57.0 (32.4)                      ; 22.3 (7.5)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 53 (46)             ; 118 (51)                  ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x                                                                                                                                                                                                                                                                                                                      ; stencil_2d_i_sfc_logic_s_c1_in_for_body12_s_c1_enter_stencil_2d0 ; N/A          ;
;                            |thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d9_stencil_2d6|                                              ; 2.5 (0.0)            ; 10.8 (0.0)                       ; 8.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d9_stencil_2d6                                                                                                                                                                                                                                                       ; stencil_2d_i_llvm_fpga_ffwd_source_i32_unnamed_9_stencil_2d0     ; N/A          ;
;                               |thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d9_stencil_2d1|                                           ; 2.5 (2.5)            ; 10.8 (10.8)                      ; 8.5 (8.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d9_stencil_2d6|thei_llvm_fpga_ffwd_source_i32_unnamed_stencil_2d9_stencil_2d1                                                                                                                                                                                        ; acl_ffwdsrc                                                      ; N/A          ;
;                            |thei_llvm_fpga_pop_coalesce_i32_temp_321_pop36_stencil_2d3|                                                  ; 1.3 (0.0)            ; 2.0 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_coalesce_i32_temp_321_pop36_stencil_2d3                                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_pop_coalesce_i32_temp_321_pop36_0         ; N/A          ;
;                               |thei_llvm_fpga_pop_coalesce_i32_temp_321_pop36_stencil_2d1|                                               ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_pop_coalesce_i32_temp_321_pop36_stencil_2d3|thei_llvm_fpga_pop_coalesce_i32_temp_321_pop36_stencil_2d1                                                                                                                                                                                                ; acl_pop                                                          ; N/A          ;
;                            |thei_llvm_fpga_push_i32_temp_321_push36_stencil_2d5|                                                         ; 6.2 (0.0)            ; 11.8 (0.0)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push36_stencil_2d5                                                                                                                                                                                                                                                                  ; stencil_2d_i_llvm_fpga_push_i32_temp_321_push36_0                ; N/A          ;
;                               |thei_llvm_fpga_push_i32_temp_321_push36_stencil_2d1|                                                      ; 6.2 (0.3)            ; 11.8 (0.3)                       ; 5.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push36_stencil_2d5|thei_llvm_fpga_push_i32_temp_321_push36_stencil_2d1                                                                                                                                                                                                              ; acl_push                                                         ; N/A          ;
;                                  |fifo|                                                                                                  ; 5.8 (5.8)            ; 11.5 (11.5)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d6_aunroll_x|thei_sfc_logic_s_c1_in_for_body12_stencil_2ds_c1_enter_stencil_2d0_aunroll_x|thei_llvm_fpga_push_i32_temp_321_push36_stencil_2d5|thei_llvm_fpga_push_i32_temp_321_push36_stencil_2d1|fifo                                                                                                                                                                                                         ; acl_data_fifo                                                    ; N/A          ;
;                      |theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo|                                           ; 15.2 (0.0)           ; 21.0 (0.0)                       ; 6.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo                                                                                                                                                                                                                                                                                                                                                                                                  ; acl_data_fifo                                                    ; N/A          ;
;                         |fifo|                                                                                                           ; 15.2 (0.0)           ; 21.0 (0.0)                       ; 6.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo|fifo                                                                                                                                                                                                                                                                                                                                                                                             ; acl_fifo                                                         ; N/A          ;
;                            |hld_fifo_inst|                                                                                               ; 15.2 (0.0)           ; 21.0 (0.0)                       ; 6.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo|fifo|hld_fifo_inst                                                                                                                                                                                                                                                                                                                                                                               ; hld_fifo                                                         ; N/A          ;
;                               |ms.acl_mid_speed_fifo_inst|                                                                               ; 15.2 (1.3)           ; 21.0 (2.1)                       ; 6.3 (0.8)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 27 (3)              ; 35 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst                                                                                                                                                                                                                                                                                                                                                    ; acl_mid_speed_fifo                                               ; N/A          ;
;                                  |acl_reset_handler_inst|                                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |addr_match_inst|                                                                                       ; 6.3 (6.3)            ; 8.7 (7.2)                        ; 2.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 14 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst                                                                                                                                                                                                                                                                                                                                    ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                                             ; acl_reset_handler                                                ; N/A          ;
;                                  |gen_real_stall_out.stall_out_inst|                                                                     ; 7.5 (7.5)            ; 8.8 (7.5)                        ; 1.8 (0.5)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst                                                                                                                                                                                                                                                                                                                  ; acl_tessellated_incr_decr_threshold                              ; N/A          ;
;                                     |acl_reset_handler_inst|                                                                             ; 0.0 (0.0)            ; 1.2 (1.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|theredist0_stencil_2d_B9_merge_reg_aunroll_x_out_data_out_0_tpl_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst                                                                                                                                                                                                                                                                                           ; acl_reset_handler                                                ; N/A          ;
;                      |thestencil_2d_B9_merge_reg_aunroll_x|                                                                              ; 35.2 (35.2)          ; 36.2 (36.2)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thestencil_2d_B9_merge_reg_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                     ; stencil_2d_B9_merge_reg                                          ; N/A          ;
;                   |thestencil_2d_B9_branch|                                                                                              ; 21.7 (21.7)          ; 35.3 (35.3)                      ; 13.7 (13.7)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_branch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_B9_branch                                             ; N/A          ;
;                   |thestencil_2d_B9_merge|                                                                                               ; 38.5 (38.5)          ; 43.5 (43.5)                      ; 5.0 (5.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 137 (137)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thestencil_2d_B9_merge                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; stencil_2d_B9_merge                                              ; N/A          ;
;                |thebb_stencil_2d_B9_sr_1_aunroll_x|                                                                                      ; 13.4 (13.4)          ; 39.7 (39.7)                      ; 26.3 (26.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9_sr_1_aunroll_x                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; stencil_2d_bb_B9_sr_1                                            ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going21_stencil_2d2_sr|                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going21_stencil_2d2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_pipeline_keep_going21_2_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going26_stencil_2d2_sr|                                                                     ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going26_stencil_2d2_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; stencil_2d_i_llvm_fpga_pipeline_keep_going26_2_sr                ; N/A          ;
;                |thei_llvm_fpga_pipeline_keep_going_stencil_2d8_sr|                                                                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thei_llvm_fpga_pipeline_keep_going_stencil_2d8_sr                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; stencil_2d_i_llvm_fpga_pipeline_keep_going_8_sr                  ; N/A          ;
;                |theloop_limiter_stencil_2d0|                                                                                             ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_loop_limiter_0                                        ; N/A          ;
;                   |thelimiter|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d0|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_stencil_2d1|                                                                                             ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_loop_limiter_1                                        ; N/A          ;
;                   |thelimiter|                                                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d1|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_stencil_2d2|                                                                                             ; 0.8 (0.0)            ; 1.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_loop_limiter_2                                        ; N/A          ;
;                   |thelimiter|                                                                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d2|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_loop_limiter                                                 ; N/A          ;
;                |theloop_limiter_stencil_2d3|                                                                                             ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; stencil_2d_loop_limiter_3                                        ; N/A          ;
;                   |thelimiter|                                                                                                           ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|theloop_limiter_stencil_2d3|thelimiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; acl_loop_limiter                                                 ; N/A          ;
+------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                   ;
+-------------------------------------------------------+---------------------------+---------------------------+
; Statistic                                             ; |                         ; stencil_2d_inst           ;
+-------------------------------------------------------+---------------------------+---------------------------+
; ALMs needed [=A-B+C]                                  ; 2387.5 / 427200 ( < 1 % ) ; 2111.0 / 427200 ( < 1 % ) ;
;     [A] ALMs used in final placement                  ; 2871.5 / 427200 ( < 1 % ) ; 2698.5 / 427200 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 705.5 / 427200 ( < 1 % )  ; 592.0 / 427200 ( < 1 % )  ;
;     [C] Estimate of ALMs unavailable                  ; 221.5 / 427200 ( < 1 % )  ; 4.5 / 427200 ( < 1 % )    ;
; ALMs used for memory                                  ; 500.0                     ; 500.0                     ;
; Combinational ALUTs                                   ; 2521                      ; 2521                      ;
; Dedicated Logic Registers                             ; 4737 / 1708800 ( < 1 % )  ; 4304 / 1708800 ( < 1 % )  ;
; I/O Registers                                         ; 0                         ; 0                         ;
; Block Memory Bits                                     ; 4928                      ; 4928                      ;
; M20Ks                                                 ; 4 / 2713 ( < 1 % )        ; 4 / 2713 ( < 1 % )        ;
; DSP Blocks                                            ; 2 / 1518 ( < 1 % )        ; 2 / 1518 ( < 1 % )        ;
; Pins                                                  ; 0                         ; 0                         ;
; Virtual Pins                                          ; 432                       ; 0                         ;
; IOPLLs                                                ; 0                         ; 0                         ;
;                                                       ;                           ;                           ;
; Region Placement                                      ; -                         ; -                         ;
;                                                       ;                           ;                           ;
; Partition Ports                                       ;                           ;                           ;
;     -- Input Ports                                    ; 0                         ; 260                       ;
;     -- Output Ports                                   ; 0                         ; 172                       ;
;                                                       ;                           ;                           ;
; Connections                                           ;                           ;                           ;
;     -- Input Connections                              ; 8886                      ; 172                       ;
;     -- Registered Input Connections                   ; 2793                      ; 167                       ;
;     -- Output Connections                             ; 172                       ; 8886                      ;
;     -- Registered Output Connections                  ; 172                       ; 7010                      ;
;                                                       ;                           ;                           ;
; Internal Connections                                  ;                           ;                           ;
;     -- Total Connections                              ; 9928                      ; 38316                     ;
;     -- Registered Connections                         ; 3139                      ; 25334                     ;
;                                                       ;                           ;                           ;
; External Connections                                  ;                           ;                           ;
;     -- |                                              ; 0                         ; 9058                      ;
;     -- stencil_2d_inst                                ; 9058                      ; 0                         ;
+-------------------------------------------------------+---------------------------+---------------------------+


+---------------------------------------------------+
; Non-Global High Fan-Out Signals                   ;
+----------------------+---------+------------------+
; Name                 ; Fan-Out ; Physical Fan-Out ;
+----------------------+---------+------------------+
; sync_resetn[2]       ; 2339    ; 165              ;
; stencil_2d_inst|~GND ; 1237    ; 29               ;
+----------------------+---------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                   ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B2|thebb_stencil_2d_B2_stall_region|thei_sfc_s_c0_in_for_cond1_preheader_stencil_2ds_c0_enter15520_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond1_preheader_stencil_2ds_c0_exit157_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 128          ; 32           ; 128          ; yes                    ; no                      ; no                     ; yes                     ; 4096  ; 32                          ; 66                          ; 32                          ; 66                          ; 2112                ; 0           ; 4     ; None ; LAB_X117_Y116_N0, LAB_X114_Y117_N0, LAB_X119_Y117_N0, LAB_X119_Y118_N0                                                                                                     ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B4|thebb_stencil_2d_B4_stall_region|thei_sfc_s_c0_in_for_cond5_preheader_stencil_2ds_c0_enter16021_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond5_preheader_stencil_2ds_c0_exit167_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 256          ; 32           ; 256          ; yes                    ; no                      ; no                     ; yes                     ; 8192  ; 32                          ; 100                         ; 32                          ; 100                         ; 3200                ; 0           ; 5     ; None ; LAB_X113_Y124_N0, LAB_X114_Y123_N0, LAB_X114_Y122_N0, LAB_X117_Y121_N0, LAB_X113_Y123_N0                                                                                   ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_cond9_preheader_stencil_2ds_c0_exit200_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 576          ; 32           ; 576          ; yes                    ; no                      ; no                     ; yes                     ; 18432 ; 32                          ; 135                         ; 32                          ; 135                         ; 4320                ; 0           ; 7     ; None ; LAB_X105_Y124_N0, LAB_X107_Y124_N0, LAB_X107_Y123_N0, LAB_X109_Y123_N0, LAB_X103_Y124_N0, LAB_X103_Y126_N0, LAB_X101_Y126_N0                                               ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B6|thebb_stencil_2d_B6_stall_region|thei_sfc_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d1_aunroll_x|thei_sfc_logic_s_c0_in_for_cond9_preheader_stencil_2ds_c0_enter17922_stencil_2d0_aunroll_x|redist10_sync_together95_aunroll_x_in_c0_eni15_4_tpl_3_mem_dmem|auto_generated|altsyncram1|ALTDPRAM_INSTANCE                                                                                                                                                                                               ; MLAB       ; Simple Dual Port ; Single Clock ; 2            ; 32           ; 2            ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 64    ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 0           ; 2     ; None ; LAB_X105_Y122_N0, LAB_X105_Y126_N0                                                                                                                                         ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                              ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 64                          ; 3                           ; 64                          ; 4                           ; 256                 ; 1           ; 0     ; None ; M20K_X106_Y112_N0                                                                                                                                                          ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                                      ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 96           ; 32           ; 96           ; yes                    ; no                      ; no                     ; yes                     ; 3072  ; 32                          ; 94                          ; 32                          ; 94                          ; 3008                ; 0           ; 5     ; None ; LAB_X94_Y115_N0, LAB_X94_Y114_N0, LAB_X92_Y113_N0, LAB_X94_Y113_N0, LAB_X105_Y111_N0                                                                                       ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thei_llvm_fpga_mem_memdep_stencil_2d4|thei_llvm_fpga_mem_memdep_stencil_2d1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                                         ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X111_Y112_N0                                                                                                                                                           ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                              ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 4            ; 64           ; 4            ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 64                          ; 2                           ; 64                          ; 3                           ; 192                 ; 1           ; 0     ; None ; M20K_X106_Y116_N0                                                                                                                                                          ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                              ; M20K block ; Simple Dual Port ; Single Clock ; 64           ; 70           ; 64           ; 70           ; yes                    ; no                      ; yes                    ; yes                     ; 4480  ; 64                          ; 69                          ; 64                          ; 70                          ; 4480                ; 2           ; 0     ; None ; M20K_X106_Y118_N0, M20K_X106_Y117_N0                                                                                                                                       ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Block Type Set to Block RAM ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X103_Y108_N0, LAB_X103_Y107_N0                                                                                                                                         ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048  ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X98_Y113_N0, LAB_X94_Y112_N0, LAB_X94_Y111_N0, LAB_X96_Y114_N0                                                                                                         ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X105_Y113_N0                                                                                                                                                           ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d3|thei_llvm_fpga_mem_unnamed_stencil_2d7_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X109_Y109_N0                                                                                                                                                           ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                             ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0           ; 2     ; None ; LAB_X103_Y110_N0, LAB_X105_Y110_N0                                                                                                                                         ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                            ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; no                     ; yes                     ; 2048  ; 32                          ; 62                          ; 32                          ; 62                          ; 1984                ; 0           ; 4     ; None ; LAB_X98_Y114_N0, LAB_X98_Y116_N0, LAB_X96_Y115_N0, LAB_X101_Y115_N0                                                                                                        ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X111_Y113_N0                                                                                                                                                           ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d4|thei_llvm_fpga_mem_unnamed_stencil_2d8_stencil_2d1|pipelined_read|req_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 1            ; 32           ; 1            ; yes                    ; no                      ; no                     ; no                      ; 32    ; 32                          ; 1                           ; 32                          ; 1                           ; 32                  ; 0           ; 1     ; None ; LAB_X111_Y110_N0                                                                                                                                                           ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thei_sfc_s_c0_in_for_body12_stencil_2ds_c0_enter23023_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body12_stencil_2ds_c0_exit274_stencil_2d0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|ALTDPRAM_INSTANCE                                     ; MLAB       ; Simple Dual Port ; Single Clock ; 32           ; 704          ; 32           ; 704          ; yes                    ; no                      ; no                     ; yes                     ; 22528 ; 32                          ; 197                         ; 32                          ; 197                         ; 6304                ; 0           ; 10    ; None ; LAB_X98_Y117_N0, LAB_X92_Y117_N0, LAB_X94_Y120_N0, LAB_X94_Y119_N0, LAB_X94_Y117_N0, LAB_X94_Y116_N0, LAB_X94_Y118_N0, LAB_X105_Y118_N0, LAB_X105_Y120_N0, LAB_X94_Y121_N0 ; Don't care          ;                 ;                 ;          ;                        ;                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+----------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                                                                                       ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X106_Y116_N0     ; 192                     ; 0.9                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y112_N0     ; 256                     ; 1.2                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B7|thebb_stencil_2d_B7_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y117_N0     ; 1920                    ; 9.4                           ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
; M20K_X106_Y118_N0     ; 2560                    ; 12.5                          ; stencil_2d_inst|stencil_2d_internal_inst|stencil_2d_internal|thestencil_2d_function|thebb_stencil_2d_B9|thebb_stencil_2d_B9_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ALTSYNCRAM ;
+-----------------------+-------------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of Two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Mar 29 17:12:51 2023
    Info: System process ID: 167667
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/stencil2d/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (11165): Fitter preparation operations ending: elapsed time is 00:01:21
Info (18252): The Fitter is using Physical Synthesis.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:14
Info (11888): Total time spent on timing analysis during Global Placement is 2.36 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:34
Info (11888): Total time spent on timing analysis during Global Placement is 0.01 seconds.
Info (18258): Fitter Physical Synthesis operations beginning
Info (18259): Fitter Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (22300): Design uses Placement Effort Multiplier = 1.0.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Placement is 0.00 seconds.


