0.6
2017.2
Jun 15 2017
18:41:53
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sim_1/imports/Downloads/clock_tb.v,1589202595,verilog,,,,TestBench,,,,,,,,
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/BCD_Decoder.v,1586357298,verilog,,,,BCD_Decoder,,,,,,,,
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Clock.v,1589202732,verilog,,,,WallClock,,,,,,,,
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/Debounce.v,1586686487,verilog,,,,Debounce,,,,,,,,
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/PWM.v,1586775774,verilog,,,,PWM,,,,,,,,
/home/matthew/Matthew/UCT/2020/Embedded3/Embedded_Prac4/DigitalClock/DigitalClock.srcs/sources_1/imports/Embedded_Prac4/SS_Driver.v,1586775160,verilog,,,,SS_Driver,,,,,,,,
