{
  "module_name": "ab8500-sysctrl.h",
  "hash_id": "c67fd8b196dad00c7d3e1679562d01b12e911078181a6917c22344d60385f5b2",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/abx500/ab8500-sysctrl.h",
  "human_readable_source": " \n \n#ifndef __AB8500_SYSCTRL_H\n#define __AB8500_SYSCTRL_H\n\n#include <linux/bitops.h>\n\n#ifdef CONFIG_AB8500_CORE\n\nint ab8500_sysctrl_read(u16 reg, u8 *value);\nint ab8500_sysctrl_write(u16 reg, u8 mask, u8 value);\n\n#else\n\nstatic inline int ab8500_sysctrl_read(u16 reg, u8 *value)\n{\n\treturn 0;\n}\n\nstatic inline int ab8500_sysctrl_write(u16 reg, u8 mask, u8 value)\n{\n\treturn 0;\n}\n\n#endif  \n\nstatic inline int ab8500_sysctrl_set(u16 reg, u8 bits)\n{\n\treturn ab8500_sysctrl_write(reg, bits, bits);\n}\n\nstatic inline int ab8500_sysctrl_clear(u16 reg, u8 bits)\n{\n\treturn ab8500_sysctrl_write(reg, bits, 0);\n}\n\n \n#define AB8500_TURNONSTATUS\t\t0x100\n#define AB8500_RESETSTATUS\t\t0x101\n#define AB8500_PONKEY1PRESSSTATUS\t0x102\n#define AB8500_SYSCLKREQSTATUS\t\t0x142\n#define AB8500_STW4500CTRL1\t\t0x180\n#define AB8500_STW4500CTRL2\t\t0x181\n#define AB8500_STW4500CTRL3\t\t0x200\n#define AB8500_MAINWDOGCTRL\t\t0x201\n#define AB8500_MAINWDOGTIMER\t\t0x202\n#define AB8500_LOWBAT\t\t\t0x203\n#define AB8500_BATTOK\t\t\t0x204\n#define AB8500_SYSCLKTIMER\t\t0x205\n#define AB8500_SMPSCLKCTRL\t\t0x206\n#define AB8500_SMPSCLKSEL1\t\t0x207\n#define AB8500_SMPSCLKSEL2\t\t0x208\n#define AB8500_SMPSCLKSEL3\t\t0x209\n#define AB8500_SYSULPCLKCONF\t\t0x20A\n#define AB8500_SYSULPCLKCTRL1\t\t0x20B\n#define AB8500_SYSCLKCTRL\t\t0x20C\n#define AB8500_SYSCLKREQ1VALID\t\t0x20D\n#define AB8500_SYSTEMCTRLSUP\t\t0x20F\n#define AB8500_SYSCLKREQ1RFCLKBUF\t0x210\n#define AB8500_SYSCLKREQ2RFCLKBUF\t0x211\n#define AB8500_SYSCLKREQ3RFCLKBUF\t0x212\n#define AB8500_SYSCLKREQ4RFCLKBUF\t0x213\n#define AB8500_SYSCLKREQ5RFCLKBUF\t0x214\n#define AB8500_SYSCLKREQ6RFCLKBUF\t0x215\n#define AB8500_SYSCLKREQ7RFCLKBUF\t0x216\n#define AB8500_SYSCLKREQ8RFCLKBUF\t0x217\n#define AB8500_DITHERCLKCTRL\t\t0x220\n#define AB8500_SWATCTRL\t\t\t0x230\n#define AB8500_HIQCLKCTRL\t\t0x232\n#define AB8500_VSIMSYSCLKCTRL\t\t0x233\n#define AB9540_SYSCLK12BUFCTRL\t\t0x234\n#define AB9540_SYSCLK12CONFCTRL\t\t0x235\n#define AB9540_SYSCLK12BUFCTRL2\t\t0x236\n#define AB9540_SYSCLK12BUF1VALID\t0x237\n#define AB9540_SYSCLK12BUF2VALID\t0x238\n#define AB9540_SYSCLK12BUF3VALID\t0x239\n#define AB9540_SYSCLK12BUF4VALID\t0x23A\n\n \n#define AB8500_TURNONSTATUS_PORNVBAT BIT(0)\n#define AB8500_TURNONSTATUS_PONKEY1DBF BIT(1)\n#define AB8500_TURNONSTATUS_PONKEY2DBF BIT(2)\n#define AB8500_TURNONSTATUS_RTCALARM BIT(3)\n#define AB8500_TURNONSTATUS_MAINCHDET BIT(4)\n#define AB8500_TURNONSTATUS_VBUSDET BIT(5)\n#define AB8500_TURNONSTATUS_USBIDDETECT BIT(6)\n\n#define AB8500_RESETSTATUS_RESETN4500NSTATUS BIT(0)\n#define AB8500_RESETSTATUS_SWRESETN4500NSTATUS BIT(2)\n\n#define AB8500_PONKEY1PRESSSTATUS_PONKEY1PRESSTIME_MASK 0x7F\n#define AB8500_PONKEY1PRESSSTATUS_PONKEY1PRESSTIME_SHIFT 0\n\n#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ1STATUS BIT(0)\n#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ2STATUS BIT(1)\n#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ3STATUS BIT(2)\n#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ4STATUS BIT(3)\n#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ5STATUS BIT(4)\n#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ6STATUS BIT(5)\n#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ7STATUS BIT(6)\n#define AB8500_SYSCLKREQSTATUS_SYSCLKREQ8STATUS BIT(7)\n\n#define AB8500_STW4500CTRL1_SWOFF BIT(0)\n#define AB8500_STW4500CTRL1_SWRESET4500N BIT(1)\n#define AB8500_STW4500CTRL1_THDB8500SWOFF BIT(2)\n\n#define AB8500_STW4500CTRL2_RESETNVAUX1VALID BIT(0)\n#define AB8500_STW4500CTRL2_RESETNVAUX2VALID BIT(1)\n#define AB8500_STW4500CTRL2_RESETNVAUX3VALID BIT(2)\n#define AB8500_STW4500CTRL2_RESETNVMODVALID BIT(3)\n#define AB8500_STW4500CTRL2_RESETNVEXTSUPPLY1VALID BIT(4)\n#define AB8500_STW4500CTRL2_RESETNVEXTSUPPLY2VALID BIT(5)\n#define AB8500_STW4500CTRL2_RESETNVEXTSUPPLY3VALID BIT(6)\n#define AB8500_STW4500CTRL2_RESETNVSMPS1VALID BIT(7)\n\n#define AB8500_STW4500CTRL3_CLK32KOUT2DIS BIT(0)\n#define AB8500_STW4500CTRL3_RESETAUDN BIT(1)\n#define AB8500_STW4500CTRL3_RESETDENCN BIT(2)\n#define AB8500_STW4500CTRL3_THSDENA BIT(3)\n\n#define AB8500_MAINWDOGCTRL_MAINWDOGENA BIT(0)\n#define AB8500_MAINWDOGCTRL_MAINWDOGKICK BIT(1)\n#define AB8500_MAINWDOGCTRL_WDEXPTURNONVALID BIT(4)\n\n#define AB8500_MAINWDOGTIMER_MAINWDOGTIMER_MASK 0x7F\n#define AB8500_MAINWDOGTIMER_MAINWDOGTIMER_SHIFT 0\n\n#define AB8500_LOWBAT_LOWBATENA BIT(0)\n#define AB8500_LOWBAT_LOWBAT_MASK 0x7E\n#define AB8500_LOWBAT_LOWBAT_SHIFT 1\n\n#define AB8500_BATTOK_BATTOKSEL0THF_MASK 0x0F\n#define AB8500_BATTOK_BATTOKSEL0THF_SHIFT 0\n#define AB8500_BATTOK_BATTOKSEL1THF_MASK 0xF0\n#define AB8500_BATTOK_BATTOKSEL1THF_SHIFT 4\n\n#define AB8500_SYSCLKTIMER_SYSCLKTIMER_MASK 0x0F\n#define AB8500_SYSCLKTIMER_SYSCLKTIMER_SHIFT 0\n#define AB8500_SYSCLKTIMER_SYSCLKTIMERADJ_MASK 0xF0\n#define AB8500_SYSCLKTIMER_SYSCLKTIMERADJ_SHIFT 4\n\n#define AB8500_SMPSCLKCTRL_SMPSCLKINTSEL_MASK 0x03\n#define AB8500_SMPSCLKCTRL_SMPSCLKINTSEL_SHIFT 0\n#define AB8500_SMPSCLKCTRL_3M2CLKINTENA BIT(2)\n\n#define AB8500_SMPSCLKSEL1_VARMCLKSEL_MASK 0x07\n#define AB8500_SMPSCLKSEL1_VARMCLKSEL_SHIFT 0\n#define AB8500_SMPSCLKSEL1_VAPECLKSEL_MASK 0x38\n#define AB8500_SMPSCLKSEL1_VAPECLKSEL_SHIFT 3\n\n#define AB8500_SMPSCLKSEL2_VMODCLKSEL_MASK 0x07\n#define AB8500_SMPSCLKSEL2_VMODCLKSEL_SHIFT 0\n#define AB8500_SMPSCLKSEL2_VSMPS1CLKSEL_MASK 0x38\n#define AB8500_SMPSCLKSEL2_VSMPS1CLKSEL_SHIFT 3\n\n#define AB8500_SMPSCLKSEL3_VSMPS2CLKSEL_MASK 0x07\n#define AB8500_SMPSCLKSEL3_VSMPS2CLKSEL_SHIFT 0\n#define AB8500_SMPSCLKSEL3_VSMPS3CLKSEL_MASK 0x38\n#define AB8500_SMPSCLKSEL3_VSMPS3CLKSEL_SHIFT 3\n\n#define AB8500_SYSULPCLKCONF_ULPCLKCONF_MASK 0x03\n#define AB8500_SYSULPCLKCONF_ULPCLKCONF_SHIFT 0\n#define AB8500_SYSULPCLKCONF_CLK27MHZSTRE BIT(2)\n#define AB8500_SYSULPCLKCONF_TVOUTCLKDELN BIT(3)\n#define AB8500_SYSULPCLKCONF_TVOUTCLKINV BIT(4)\n#define AB8500_SYSULPCLKCONF_ULPCLKSTRE BIT(5)\n#define AB8500_SYSULPCLKCONF_CLK27MHZBUFENA BIT(6)\n#define AB8500_SYSULPCLKCONF_CLK27MHZPDENA BIT(7)\n\n#define AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_MASK 0x03\n#define AB8500_SYSULPCLKCTRL1_SYSULPCLKINTSEL_SHIFT 0\n#define AB8500_SYSULPCLKCTRL1_ULPCLKREQ BIT(2)\n#define AB8500_SYSULPCLKCTRL1_4500SYSCLKREQ BIT(3)\n#define AB8500_SYSULPCLKCTRL1_AUDIOCLKENA BIT(4)\n#define AB8500_SYSULPCLKCTRL1_SYSCLKBUF2REQ BIT(5)\n#define AB8500_SYSULPCLKCTRL1_SYSCLKBUF3REQ BIT(6)\n#define AB8500_SYSULPCLKCTRL1_SYSCLKBUF4REQ BIT(7)\n\n#define AB8500_SYSCLKCTRL_TVOUTPLLENA BIT(0)\n#define AB8500_SYSCLKCTRL_TVOUTCLKENA BIT(1)\n#define AB8500_SYSCLKCTRL_USBCLKENA BIT(2)\n\n#define AB8500_SYSCLKREQ1VALID_SYSCLKREQ1VALID BIT(0)\n#define AB8500_SYSCLKREQ1VALID_ULPCLKREQ1VALID BIT(1)\n#define AB8500_SYSCLKREQ1VALID_USBSYSCLKREQ1VALID BIT(2)\n\n#define AB8500_SYSTEMCTRLSUP_EXTSUP12LPNCLKSEL_MASK 0x03\n#define AB8500_SYSTEMCTRLSUP_EXTSUP12LPNCLKSEL_SHIFT 0\n#define AB8500_SYSTEMCTRLSUP_EXTSUP3LPNCLKSEL_MASK 0x0C\n#define AB8500_SYSTEMCTRLSUP_EXTSUP3LPNCLKSEL_SHIFT 2\n#define AB8500_SYSTEMCTRLSUP_INTDB8500NOD BIT(4)\n\n#define AB8500_SYSCLKREQ1RFCLKBUF_SYSCLKREQ1RFCLKBUF2 BIT(2)\n#define AB8500_SYSCLKREQ1RFCLKBUF_SYSCLKREQ1RFCLKBUF3 BIT(3)\n#define AB8500_SYSCLKREQ1RFCLKBUF_SYSCLKREQ1RFCLKBUF4 BIT(4)\n\n#define AB8500_SYSCLKREQ2RFCLKBUF_SYSCLKREQ2RFCLKBUF2 BIT(2)\n#define AB8500_SYSCLKREQ2RFCLKBUF_SYSCLKREQ2RFCLKBUF3 BIT(3)\n#define AB8500_SYSCLKREQ2RFCLKBUF_SYSCLKREQ2RFCLKBUF4 BIT(4)\n\n#define AB8500_SYSCLKREQ3RFCLKBUF_SYSCLKREQ3RFCLKBUF2 BIT(2)\n#define AB8500_SYSCLKREQ3RFCLKBUF_SYSCLKREQ3RFCLKBUF3 BIT(3)\n#define AB8500_SYSCLKREQ3RFCLKBUF_SYSCLKREQ3RFCLKBUF4 BIT(4)\n\n#define AB8500_SYSCLKREQ4RFCLKBUF_SYSCLKREQ4RFCLKBUF2 BIT(2)\n#define AB8500_SYSCLKREQ4RFCLKBUF_SYSCLKREQ4RFCLKBUF3 BIT(3)\n#define AB8500_SYSCLKREQ4RFCLKBUF_SYSCLKREQ4RFCLKBUF4 BIT(4)\n\n#define AB8500_SYSCLKREQ5RFCLKBUF_SYSCLKREQ5RFCLKBUF2 BIT(2)\n#define AB8500_SYSCLKREQ5RFCLKBUF_SYSCLKREQ5RFCLKBUF3 BIT(3)\n#define AB8500_SYSCLKREQ5RFCLKBUF_SYSCLKREQ5RFCLKBUF4 BIT(4)\n\n#define AB8500_SYSCLKREQ6RFCLKBUF_SYSCLKREQ6RFCLKBUF2 BIT(2)\n#define AB8500_SYSCLKREQ6RFCLKBUF_SYSCLKREQ6RFCLKBUF3 BIT(3)\n#define AB8500_SYSCLKREQ6RFCLKBUF_SYSCLKREQ6RFCLKBUF4 BIT(4)\n\n#define AB8500_SYSCLKREQ7RFCLKBUF_SYSCLKREQ7RFCLKBUF2 BIT(2)\n#define AB8500_SYSCLKREQ7RFCLKBUF_SYSCLKREQ7RFCLKBUF3 BIT(3)\n#define AB8500_SYSCLKREQ7RFCLKBUF_SYSCLKREQ7RFCLKBUF4 BIT(4)\n\n#define AB8500_SYSCLKREQ8RFCLKBUF_SYSCLKREQ8RFCLKBUF2 BIT(2)\n#define AB8500_SYSCLKREQ8RFCLKBUF_SYSCLKREQ8RFCLKBUF3 BIT(3)\n#define AB8500_SYSCLKREQ8RFCLKBUF_SYSCLKREQ8RFCLKBUF4 BIT(4)\n\n#define AB8500_DITHERCLKCTRL_VARMDITHERENA BIT(0)\n#define AB8500_DITHERCLKCTRL_VSMPS3DITHERENA BIT(1)\n#define AB8500_DITHERCLKCTRL_VSMPS1DITHERENA BIT(2)\n#define AB8500_DITHERCLKCTRL_VSMPS2DITHERENA BIT(3)\n#define AB8500_DITHERCLKCTRL_VMODDITHERENA BIT(4)\n#define AB8500_DITHERCLKCTRL_VAPEDITHERENA BIT(5)\n#define AB8500_DITHERCLKCTRL_DITHERDEL_MASK 0xC0\n#define AB8500_DITHERCLKCTRL_DITHERDEL_SHIFT 6\n\n#define AB8500_SWATCTRL_UPDATERF BIT(0)\n#define AB8500_SWATCTRL_SWATENABLE BIT(1)\n#define AB8500_SWATCTRL_RFOFFTIMER_MASK 0x1C\n#define AB8500_SWATCTRL_RFOFFTIMER_SHIFT 2\n#define AB8500_SWATCTRL_SWATBIT5 BIT(6)\n\n#define AB8500_HIQCLKCTRL_SYSCLKREQ1HIQENAVALID BIT(0)\n#define AB8500_HIQCLKCTRL_SYSCLKREQ2HIQENAVALID BIT(1)\n#define AB8500_HIQCLKCTRL_SYSCLKREQ3HIQENAVALID BIT(2)\n#define AB8500_HIQCLKCTRL_SYSCLKREQ4HIQENAVALID BIT(3)\n#define AB8500_HIQCLKCTRL_SYSCLKREQ5HIQENAVALID BIT(4)\n#define AB8500_HIQCLKCTRL_SYSCLKREQ6HIQENAVALID BIT(5)\n#define AB8500_HIQCLKCTRL_SYSCLKREQ7HIQENAVALID BIT(6)\n#define AB8500_HIQCLKCTRL_SYSCLKREQ8HIQENAVALID BIT(7)\n\n#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ1VALID BIT(0)\n#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ2VALID BIT(1)\n#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ3VALID BIT(2)\n#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ4VALID BIT(3)\n#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ5VALID BIT(4)\n#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ6VALID BIT(5)\n#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ7VALID BIT(6)\n#define AB8500_VSIMSYSCLKCTRL_VSIMSYSCLKREQ8VALID BIT(7)\n\n#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF1ENA BIT(0)\n#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF2ENA BIT(1)\n#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF3ENA BIT(2)\n#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF4ENA BIT(3)\n#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUFENA_MASK 0x0F\n#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF1STRE BIT(4)\n#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF2STRE BIT(5)\n#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF3STRE BIT(6)\n#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUF4STRE BIT(7)\n#define AB9540_SYSCLK12BUFCTRL_SYSCLK12BUFSTRE_MASK 0xF0\n\n#define AB9540_SYSCLK12CONFCTRL_PLL26TO38ENA BIT(0)\n#define AB9540_SYSCLK12CONFCTRL_SYSCLK12USBMUXSEL BIT(1)\n#define AB9540_SYSCLK12CONFCTRL_INT384MHZMUXSEL0 BIT(2)\n#define AB9540_SYSCLK12CONFCTRL_INT384MHZMUXSEL1 BIT(3)\n#define AB9540_SYSCLK12CONFCTRL_SYSCLK12BUFMUX BIT(4)\n#define AB9540_SYSCLK12CONFCTRL_SYSCLK12PLLMUX BIT(5)\n#define AB9540_SYSCLK12CONFCTRL_SYSCLK2MUXVALID BIT(6)\n\n#define AB9540_SYSCLK12BUFCTRL2_SYSCLK12BUF1PDENA BIT(0)\n#define AB9540_SYSCLK12BUFCTRL2_SYSCLK12BUF2PDENA BIT(1)\n#define AB9540_SYSCLK12BUFCTRL2_SYSCLK12BUF3PDENA BIT(2)\n#define AB9540_SYSCLK12BUFCTRL2_SYSCLK12BUF4PDENA BIT(3)\n\n#define AB9540_SYSCLK12BUF1VALID_SYSCLK12BUF1VALID_MASK 0xFF\n#define AB9540_SYSCLK12BUF1VALID_SYSCLK12BUF1VALID_SHIFT 0\n\n#define AB9540_SYSCLK12BUF2VALID_SYSCLK12BUF2VALID_MASK 0xFF\n#define AB9540_SYSCLK12BUF2VALID_SYSCLK12BUF2VALID_SHIFT 0\n\n#define AB9540_SYSCLK12BUF3VALID_SYSCLK12BUF3VALID_MASK 0xFF\n#define AB9540_SYSCLK12BUF3VALID_SYSCLK12BUF3VALID_SHIFT 0\n\n#define AB9540_SYSCLK12BUF4VALID_SYSCLK12BUF4VALID_MASK 0xFF\n#define AB9540_SYSCLK12BUF4VALID_SYSCLK12BUF4VALID_SHIFT 0\n\n#define AB8500_ENABLE_WD 0x1\n#define AB8500_KICK_WD 0x2\n#define AB8500_WD_RESTART_ON_EXPIRE 0x10\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}