Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 19 19:14:37 2020
| Host         : DENG-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file VGA_TEST_methodology_drc_routed.rpt -pb VGA_TEST_methodology_drc_routed.pb -rpx VGA_TEST_methodology_drc_routed.rpx
| Design       : VGA_TEST
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 2
+----------+----------+----------------------------------------------------+------------+
| Rule     | Severity | Description                                        | Violations |
+----------+----------+----------------------------------------------------+------------+
| TIMING-2 | Warning  | Invalid primary clock source pin                   | 1          |
| TIMING-4 | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
+----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock u1/inst/clk_in1 is created on an inappropriate pin u1/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock u1/inst/clk_in1 is defined downstream of clock clk_fpga_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>


