#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun 11 12:40:29 2024
# Process ID: 4368
# Current directory: C:/workspace/Perlpheral_course_2022/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2000 C:\workspace\Perlpheral_course_2022\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/workspace/Perlpheral_course_2022/RVfpga_Soc/vivado.log
# Journal file: C:/workspace/Perlpheral_course_2022/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/workspace/Perlpheral_course_2022/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:axi2wb_intcon_wrapper:1.0'. The one found in IP location 'c:/workspace/Perlpheral_course_2022/ip_repo/ip_repo/xilinx.com_user_axi2wb_intcon_wrapper_1.0' will take precedence over the same IP in location c:/workspace/Perlpheral_course_2022/ip_repo/xilinx.com_user_axi2wb_intcon_wrapper_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:PWM_w_Int:1.0'. The one found in IP location 'c:/workspace/Perlpheral_course_2022/ip_repo/ip_repo/xilinx.com_user_PWM_w_Int_1.0' will take precedence over the same IP in location c:/workspace/Perlpheral_course_2022/ip_repo/xilinx.com_user_PWM_w_Int_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:Segment:1.0'. The one found in IP location 'c:/workspace/Perlpheral_course_2022/ip_repo/ip_repo/xilinx.com_user_Segment_1.0' will take precedence over the same IP in location c:/workspace/Perlpheral_course_2022/ip_repo/xilinx.com_user_Segment_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:swerv_wrapper_verilog:1.0'. The one found in IP location 'c:/workspace/Perlpheral_course_2022/ip_repo/ip_repo/xilinx.com_user_swerv_wrapper_verilog_1.0' will take precedence over the same IP in location c:/workspace/Perlpheral_course_2022/ip_repo/xilinx.com_user_swerv_wrapper_verilog_1.0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:wb_gpio_wrapper:1.0'. The one found in IP location 'c:/workspace/Perlpheral_course_2022/ip_repo/ip_repo/xilinx.com_user_wb_gpio_wrapper_1.0' will take precedence over the same IP in location c:/workspace/Perlpheral_course_2022/ip_repo/xilinx.com_user_wb_gpio_wrapper_1.0
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'swerv_soc.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
swerv_soc_Audio_0_7

open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1014.320 ; gain = 391.133
open_bd_design {C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:module_ref:ptc_wrapper:1.0 - ptc_wrapper_0
Adding component instance block -- xilinx.com:module_ref:wb_spi_wrapper:1.0 - wb_spi_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:user:Audio:1.0 - Audio_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /syscon_wrapper_0/o_timer_irq(intr) and /swerv_wrapper_verilog_0/timer_int(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_gpio_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_uart_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /ptc_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_0(clk) and /wb_spi_wrapper_0/wb_clk_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_gpio_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_uart_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /ptc_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_0(rst) and /wb_spi_wrapper_0/wb_rst_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ptc_wrapper_0/wb_inta_o(undef) and /syscon_wrapper_0/ptc_irq(intr)
Successfully read diagram <swerv_soc> from BD file <C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2164.637 ; gain = 10.559
update_compile_order -fileset sources_1
open_bd_design {C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M03_AXI] [get_bd_nets Audio_0_Audio] [get_bd_nets Audio_0_Audio_enable] [get_bd_cells Audio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Audio:1.0 Audio_0
endgroup
connect_bd_net [get_bd_ports Audio] [get_bd_pins Audio_0/Audio]
set_property location {4 1832 266} [get_bd_cells Audio_0]
connect_bd_net [get_bd_ports Audio_enable] [get_bd_pins Audio_0/Audio_enable]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M03_AXI] [get_bd_intf_pins Audio_0/S00_AXI]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins Audio_0/s00_axi_aclk]
connect_bd_net [get_bd_pins Audio_0/s00_axi_aresetn] [get_bd_pins wb_gpio_wrapper_0/wb_dat_o]
WARNING: [BD 41-1731] Type mismatch between connected pins: /wb_gpio_wrapper_0/wb_dat_o(undef) and /Audio_0/s00_axi_aresetn(rst)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Audio_0/s00_axi_aresetn] [get_bd_pins wb_gpio_wrapper_0/wb_dat_o]'
connect_bd_net [get_bd_ports rst_0] [get_bd_pins Audio_0/s00_axi_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </Audio_0/S00_AXI/S00_AXI_reg> is not assigned into address space </axi2wb_intcon_wrapper_0/o_user_axi4>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_uart_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
WARNING: [BD 41-927] Following properties on pin /ptc_wrapper_0/wb_inta_o have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PortWidth=1 
WARNING: [BD 41-927] Following properties on pin /wb_spi_wrapper_0/wb_clk_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.000 
WARNING: [BD 41-927] Following properties on pin /wb_spi_wrapper_0/wb_rst_i have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	POLARITY=ACTIVE_LOW 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

generate_target all [get_files  C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
INFO: [BD 41-1662] The design 'swerv_soc.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Slave segment </Audio_0/S00_AXI/S00_AXI_reg> is not assigned into address space </axi2wb_intcon_wrapper_0/o_user_axi4>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi2wb_intcon_wrapper_0/wb_spi_flash_dat_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_ack_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_err_i
/axi2wb_intcon_wrapper_0/wb_spi_flash_rty_i
/axi2wb_intcon_wrapper_0/wb_sys_err_i
/axi2wb_intcon_wrapper_0/wb_sys_rty_i
/axi2wb_intcon_wrapper_0/wb_uart_err_i
/axi2wb_intcon_wrapper_0/wb_uart_rty_i
/axi2wb_intcon_wrapper_0/wb_ptc_rty_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_err_i
/axi2wb_intcon_wrapper_0/wb_spi_accel_rty_i

Wrote  : <C:\workspace\Perlpheral_course_2022\RVfpga_Soc\RVfpga_Soc.srcs\sources_1\bd\swerv_soc\swerv_soc.bd> 
Wrote  : <C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ui/bd_3fd5fa6d.ui> 
VHDL Output written to : C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.v
VHDL Output written to : C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/sim/swerv_soc.v
VHDL Output written to : C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/hdl/swerv_soc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi2wb_intcon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_gpio_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block swerv_wrapper_verilog_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bootrom_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block syscon_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_uart_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_w_Int_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ptc_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wb_spi_wrapper_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_ds_0/swerv_soc_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_auto_pc_0/swerv_soc_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Audio_0 .
Exporting to file C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc.hwh
Generated Block Design Tcl file C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/hw_handoff/swerv_soc_bd.tcl
Generated Hardware Definition File C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/synth/swerv_soc.hwdef
catch { config_ip_cache -export [get_ips -all swerv_soc_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_xbar_0, cache-ID = ba7b8f85e3c248ac; cache size = 85.965 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_ds_0, cache-ID = 6daa21a3d6f3034b; cache size = 85.965 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_auto_pc_0, cache-ID = 2e5c49a27275f34c; cache size = 85.965 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_s00_mmu_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP swerv_soc_s00_mmu_0, cache-ID = dace1402685342c0; cache size = 85.965 MB.
catch { config_ip_cache -export [get_ips -all swerv_soc_Audio_0_8] }
export_ip_user_files -of_objects [get_files C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd]
launch_runs -jobs 2 swerv_soc_Audio_0_8_synth_1
[Tue Jun 11 12:43:57 2024] Launched swerv_soc_Audio_0_8_synth_1...
Run output will be captured here: C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_Audio_0_8_synth_1/runme.log
export_simulation -of_objects [get_files C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd] -directory C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.ip_user_files/sim_scripts -ip_user_files_dir C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.ip_user_files -ipstatic_source_dir C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/modelsim} {questa=C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/questa} {riviera=C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/riviera} {activehdl=C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun 11 12:44:28 2024] Launched swerv_soc_Audio_0_8_synth_1, synth_1...
Run output will be captured here:
swerv_soc_Audio_0_8_synth_1: C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.runs/swerv_soc_Audio_0_8_synth_1/runme.log
synth_1: C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.runs/synth_1/runme.log
[Tue Jun 11 12:44:28 2024] Launched impl_1...
Run output will be captured here: C:/workspace/Perlpheral_course_2022/RVfpga_Soc/RVfpga_Soc.runs/impl_1/runme.log
close_bd_design [get_bd_designs swerv_soc]
