Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Semester Data\6th semester\DSD LAB\lab10\lab10\task01.v" into library work
Parsing module <Clock_Divider>.
Parsing module <BCD>.
Parsing module <Lock>.
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <Lock>.
WARNING:HDLCompiler:604 - "D:\Semester Data\6th semester\DSD LAB\lab10\lab10\task01.v" Line 51: Module instantiation should have an instance name

Elaborating module <Clock_Divider>.

Elaborating module <BCD>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "D:\Semester Data\6th semester\DSD LAB\lab10\lab10\task01.v".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <Lock>.
    Related source file is "D:\Semester Data\6th semester\DSD LAB\lab10\lab10\task01.v".
        S0 = 3'b000
        S1 = 3'b001
        S2 = 3'b010
        S3 = 3'b011
        S4 = 3'b100
        S5 = 3'b101
    Register <PS> equivalent to <state> has been removed
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <openLock>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | slowclock (rising_edge)                        |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <Lock> synthesized.

Synthesizing Unit <Clock_Divider>.
    Related source file is "D:\Semester Data\6th semester\DSD LAB\lab10\lab10\task01.v".
        DIVISOR = 28'b0101111101011110000100000000
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found 28-bit adder for signal <counter[27]_GND_3_o_add_1_OUT> created at line 9.
    Found 28-bit comparator greater for signal <n0001> created at line 10
    Found 28-bit comparator greater for signal <counter[27]_GND_3_o_LessThan_5_o> created at line 12
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Clock_Divider> synthesized.

Synthesizing Unit <BCD>.
    Related source file is "D:\Semester Data\6th semester\DSD LAB\lab10\lab10\task01.v".
    Found 8x11-bit Read Only RAM for signal <seg>
    Summary:
	inferred   1 RAM(s).
Unit <BCD> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x11-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 1
 28-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 2
 28-bit register                                       : 1
# Comparators                                          : 2
 28-bit comparator greater                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BCD>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <BCD> synthesized (advanced).

Synthesizing (advanced) Unit <Clock_Divider>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Clock_Divider> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x11-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 1
 28-bit up counter                                     : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 2
 28-bit comparator greater                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------

Optimizing unit <Top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 153
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 27
#      LUT2                        : 31
#      LUT3                        : 9
#      LUT4                        : 2
#      LUT5                        : 13
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 33
#      FD                          : 30
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 3
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              33  out of  11440     0%  
 Number of Slice LUTs:                   85  out of   5720     1%  
    Number used as Logic:                85  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     85
   Number with an unused Flip Flop:      52  out of     85    61%  
   Number with an unused LUT:             0  out of     85     0%  
   Number of fully used LUT-FF pairs:    33  out of     85    38%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    200     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
lck/_i000001/clock_out             | NONE(lck/openLock)     | 4     |
clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.351ns (Maximum Frequency: 229.824MHz)
   Minimum input arrival time before clock: 2.852ns
   Maximum output required time after clock: 5.601ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'lck/_i000001/clock_out'
  Clock period: 2.259ns (frequency: 442.674MHz)
  Total number of paths / destination ports: 11 / 4
-------------------------------------------------------------------------
Delay:               2.259ns (Levels of Logic = 1)
  Source:            lck/state_FSM_FFd3 (FF)
  Destination:       lck/state_FSM_FFd3 (FF)
  Source Clock:      lck/_i000001/clock_out rising
  Destination Clock: lck/_i000001/clock_out rising

  Data Path: lck/state_FSM_FFd3 to lck/state_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.406  lck/state_FSM_FFd3 (lck/state_FSM_FFd3)
     LUT5:I0->O            1   0.254   0.000  lck/state_FSM_FFd3-In1 (lck/state_FSM_FFd3-In)
     FDR:D                     0.074          lck/state_FSM_FFd3
    ----------------------------------------
    Total                      2.259ns (0.853ns logic, 1.406ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.351ns (frequency: 229.824MHz)
  Total number of paths / destination ports: 1588 / 29
-------------------------------------------------------------------------
Delay:               4.351ns (Levels of Logic = 7)
  Source:            lck/_i000001/counter_8 (FF)
  Destination:       lck/_i000001/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: lck/_i000001/counter_8 to lck/_i000001/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.525   1.271  lck/_i000001/counter_8 (lck/_i000001/counter_8)
     LUT5:I0->O            1   0.254   0.000  lck/_i000001/Mcompar_n0001_lut<1> (lck/_i000001/Mcompar_n0001_lut<1>)
     MUXCY:S->O            1   0.215   0.000  lck/_i000001/Mcompar_n0001_cy<1> (lck/_i000001/Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  lck/_i000001/Mcompar_n0001_cy<2> (lck/_i000001/Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  lck/_i000001/Mcompar_n0001_cy<3> (lck/_i000001/Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  lck/_i000001/Mcompar_n0001_cy<4> (lck/_i000001/Mcompar_n0001_cy<4>)
     MUXCY:CI->O          28   0.235   1.453  lck/_i000001/Mcompar_n0001_cy<5> (lck/_i000001/Mcompar_n0001_cy<5>)
     LUT2:I1->O            1   0.254   0.000  lck/_i000001/counter_0_rstpot (lck/_i000001/counter_0_rstpot)
     FD:D                      0.074          lck/_i000001/counter_0
    ----------------------------------------
    Total                      4.351ns (1.627ns logic, 2.724ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lck/_i000001/clock_out'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              2.852ns (Levels of Logic = 2)
  Source:            BT1 (PAD)
  Destination:       lck/state_FSM_FFd1 (FF)
  Destination Clock: lck/_i000001/clock_out rising

  Data Path: BT1 to lck/state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   1.196  BT1_IBUF (BT1_IBUF)
     LUT5:I0->O            1   0.254   0.000  lck/state_FSM_FFd1-In1 (lck/state_FSM_FFd1-In)
     FDR:D                     0.074          lck/state_FSM_FFd1
    ----------------------------------------
    Total                      2.852ns (1.656ns logic, 1.196ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lck/_i000001/clock_out'
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Offset:              5.601ns (Levels of Logic = 2)
  Source:            lck/state_FSM_FFd2 (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      lck/_i000001/clock_out rising

  Data Path: lck/state_FSM_FFd2 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.525   1.204  lck/state_FSM_FFd2 (lck/state_FSM_FFd2)
     LUT3:I0->O            2   0.235   0.725  seg<7>1 (seg_7_OBUF)
     OBUF:I->O                 2.912          seg_7_OBUF (seg<7>)
    ----------------------------------------
    Total                      5.601ns (3.672ns logic, 1.929ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.351|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock lck/_i000001/clock_out
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
lck/_i000001/clock_out|    2.259|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.68 secs
 
--> 

Total memory usage is 4486780 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

