-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity inner_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v_assign : IN STD_LOGIC_VECTOR (9 downto 0);
    m_axis_video_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    m_axis_video_TVALID : OUT STD_LOGIC;
    m_axis_video_TREADY : IN STD_LOGIC;
    m_axis_video_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axis_video_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axis_video_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    im_V : IN STD_LOGIC_VECTOR (17 downto 0);
    re_V : IN STD_LOGIC_VECTOR (17 downto 0);
    zoom_factor_V : IN STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of inner_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv10_31F : STD_LOGIC_VECTOR (9 downto 0) := "1100011111";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv35_0 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv10_320 : STD_LOGIC_VECTOR (9 downto 0) := "1100100000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv24_36 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000110110";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal m_axis_video_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal p_Val2_22_reg_294 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_23_reg_305 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_24_reg_317 : STD_LOGIC_VECTOR (17 downto 0);
    signal pixel_R_reg_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_last_V_fu_347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_2894 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_reg_2899 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_365_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln_reg_2904 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_13_fu_397_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_13_reg_2909 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_2_fu_403_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_2916 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_reg_2922 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_3_reg_2927 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_reg_2932 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_reg_2937 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln728_fu_457_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln728_reg_2943 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_16_fu_473_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_16_reg_2948 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_10_fu_480_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_2958 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_reg_2964 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_reg_2969 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_reg_2974 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_508_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_reg_2980 : STD_LOGIC_VECTOR (18 downto 0);
    signal col_fu_518_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal col_reg_2988 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_user_V_fu_529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_user_V_reg_2993 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln30_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_2998 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln414_2_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_2_reg_3003 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_fu_699_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_reg_3008 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_reg_3014 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_reg_3019 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_3024 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_reg_3029 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_860_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln340_2_reg_3034 : STD_LOGIC_VECTOR (16 downto 0);
    signal imag_btm_V_fu_1044_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_btm_V_reg_3039 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_top_V_fu_1104_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_top_V_reg_3044 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal real_btm_V_fu_1133_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_btm_V_reg_3049 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_2_reg_3054 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln414_1_fu_1153_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_1_reg_3059 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_14_fu_2836_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_14_reg_3064 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln414_fu_1162_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_reg_3069 : STD_LOGIC_VECTOR (14 downto 0);
    signal imag_top_V_fu_1215_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_top_V_reg_3074 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_5_fu_1227_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_reg_3079 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal p_Val2_10_fu_1268_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_10_reg_3085 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_4_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_4_reg_3091 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_1294_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_3097 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_1328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_3102 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_1334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_3108 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_fu_1368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_reg_3113 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_17_fu_2843_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_17_reg_3119 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_13_reg_3126 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_2_fu_1387_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_2_reg_3133 : STD_LOGIC_VECTOR (14 downto 0);
    signal Range2_all_ones_3_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_3_reg_3138 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_111_i_i_reg_3143 : STD_LOGIC_VECTOR (2 downto 0);
    signal x0_V_fu_1492_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal x0_V_reg_3149 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal p_Val2_18_fu_1530_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_18_reg_3155 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_3_fu_1608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_3_reg_3161 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_7_fu_1626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_7_reg_3166 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_6_fu_1637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_6_reg_3171 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_1655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_reg_3176 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_reg_3181 : STD_LOGIC_VECTOR (0 downto 0);
    signal y0_V_fu_1771_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal y0_V_reg_3186 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal sext_ln703_2_fu_1779_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_2_reg_3191 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_3_fu_1783_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_3_reg_3196 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln65_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3201 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state8_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal iter_fu_1792_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal iter_reg_3205 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal icmp_ln1497_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_3210 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_11_fu_1832_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_11_reg_3214 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_20_reg_3219 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_33_fu_1865_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_33_reg_3225 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_21_reg_3231 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_119_i_i_reg_3237 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_V_fu_2023_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal y_V_reg_3243 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state9_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal x_V_fu_2105_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_V_reg_3249 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_18_fu_2853_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_18_reg_3255 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state10_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal p_Result_22_reg_3262 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_3_fu_2123_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_3_reg_3269 : STD_LOGIC_VECTOR (14 downto 0);
    signal Range2_all_ones_4_fu_2135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_4_reg_3274 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_124_i_i_reg_3279 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_19_fu_2863_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_19_reg_3285 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_25_reg_3292 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_4_fu_2160_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_4_reg_3299 : STD_LOGIC_VECTOR (14 downto 0);
    signal Range2_all_ones_5_fu_2172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_reg_3304 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_129_i_i_reg_3309 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_20_fu_2873_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_20_reg_3315 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Result_28_reg_3322 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_5_fu_2210_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_5_reg_3329 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_133_i_i_reg_3334 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_134_i_i_reg_3339 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_36_fu_2261_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_36_reg_3345 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state11_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal and_ln781_4_fu_2339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_4_reg_3351 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_fu_2357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_reg_3356 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_11_fu_2368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_11_reg_3361 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_reg_3366 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_17_fu_2391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_17_reg_3371 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_39_fu_2427_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_39_reg_3376 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_5_fu_2505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_5_reg_3382 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_fu_2523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_reg_3387 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_13_fu_2534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_13_reg_3392 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_fu_2552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_reg_3397 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_reg_3402 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_44_fu_2593_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_44_reg_3407 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_15_fu_2613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_reg_3413 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_30_fu_2619_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_30_reg_3419 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_reg_3424 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_reg_3430 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_15_fu_2669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_15_reg_3435 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_15_fu_2674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_15_reg_3441 : STD_LOGIC_VECTOR (0 downto 0);
    signal rsquare_V_fu_2701_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal isquare_V_fu_2730_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zsquare_V_fu_2809_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_predicate_tran8to13_state8 : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state8 : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal p_Val2_s_reg_283 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_Val2_22_phi_fu_298_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_p_Val2_23_phi_fu_309_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_p_Val2_24_phi_fu_321_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_pixel_R_phi_fu_332_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_340_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal trunc_ln746_fu_361_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln1_fu_373_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_ln1118_1_fu_385_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1118_fu_381_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln1118_1_fu_393_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_9_fu_429_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_fu_449_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal shl_ln1118_2_fu_461_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1118_2_fu_469_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_13_fu_488_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_508_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln33_fu_524_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln746_2_fu_535_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_1_fu_555_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_s_fu_547_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln746_1_fu_539_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_1_fu_577_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1118_fu_593_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_3_fu_585_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal trunc_ln1118_1_fu_617_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1118_2_fu_597_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1118_3_fu_621_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal shl_ln1118_4_fu_609_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln1118_fu_605_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln1118_1_fu_635_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_12_fu_639_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln1193_fu_629_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_16_fu_659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln718_fu_655_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_3_i_fu_667_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln718_1_fu_681_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln414_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_1_fu_695_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_19_fu_704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_87_i_i_fu_731_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_88_i_i_fu_746_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal carry_2_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_767_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_723_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_2_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_1_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_780_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_823_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_840_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln785_1_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_855_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln718_2_fu_867_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_3_fu_870_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_fu_881_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal and_ln414_1_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_898_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_3_fu_905_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_923_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_7_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_2_fu_916_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_2_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_944_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_5_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_4_fu_977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_957_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_2_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_4_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_6_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_8_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_fu_890_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_7_fu_1022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_1028_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_2_fu_1036_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_2_fu_1052_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln718_fu_1059_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_fu_1063_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_fu_1066_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_1076_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_1090_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_1_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln415_fu_1072_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_2_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_1116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1121_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_fu_1127_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_15_fu_2828_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln414_8_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_12_fu_1165_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_3_fu_1177_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_13_fu_1181_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_26_fu_1187_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_fu_1201_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_fu_1195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_5_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_9_fu_1223_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_9_fu_1223_p2 : signal is "no";
    signal icmp_ln414_1_fu_1253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_fu_1258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_1235_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_2_fu_1264_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_23_fu_1274_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_1245_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_1_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1302_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_1318_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1340_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_fu_1312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_2_fu_1348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_1_fu_1354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_1360_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_110_i_i_fu_1390_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal deleted_zeros_1_fu_1414_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_fu_1423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_2_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_4_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_1_fu_1419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_4_fu_1445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_1456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_1467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_1461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_1_fu_1478_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_1_fu_1485_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln414_4_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_1_fu_1521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_17_fu_1500_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_4_fu_1526_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_fu_1536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_fu_1509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_4_fu_1544_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_fu_1550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_1564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_1569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1582_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_3_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_3_fu_1595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_1574_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_fu_1556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_6_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_5_fu_1620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_1600_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_7_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_1649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_1631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_5_fu_1675_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_3_fu_1681_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_19_fu_1687_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_1695_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_10_fu_1699_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_21_fu_1712_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_21_fu_1712_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_17_fu_1717_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_fu_1704_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_1725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_1743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_fu_1749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_1755_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_4_fu_1763_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_1_fu_1802_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_3_fu_1798_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_1806_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_38_fu_1812_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln703_6_fu_1828_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_14_fu_1838_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_4_fu_1848_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_15_fu_1852_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_1_fu_1844_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal lhs_V_2_fu_1888_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_8_fu_1891_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_12_fu_1895_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_13_fu_1905_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_fu_1901_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_29_fu_1918_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_7_fu_1931_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_19_fu_1923_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_2_fu_1941_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_fu_1910_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_6_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_fu_1953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_5_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_2_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_1983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_13_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_14_fu_2001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_7_fu_2007_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_5_fu_2015_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln785_3_fu_2031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_7_fu_2036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_9_fu_2041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_1_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_2052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_3_fu_2062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_2068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_3_fu_2079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_15_fu_2073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_16_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_2091_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_6_fu_2098_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal p_Result_123_i_i_fu_2126_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_128_i_i_fu_2163_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln703_11_fu_2190_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_10_fu_2187_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_8_fu_2193_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal icmp_ln414_5_fu_2247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_2_fu_2252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_35_fu_2231_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_5_fu_2257_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_45_fu_2267_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_fu_2240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_5_fu_2275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_11_fu_2281_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_fu_2295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2313_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_4_fu_2320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_4_fu_2326_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_2305_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_24_fu_2287_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_10_fu_2345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_8_fu_2351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_2331_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_8_fu_2374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_fu_2362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_6_fu_2413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_3_fu_2418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_38_fu_2397_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_6_fu_2423_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_50_fu_2433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_26_fu_2406_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_6_fu_2441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_13_fu_2447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_2461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_2466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_2479_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_5_fu_2486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_5_fu_2492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_5_fu_2471_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_27_fu_2453_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_fu_2511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_9_fu_2517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_2497_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_9_fu_2540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_2546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_8_fu_2528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_7_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_4_fu_2584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_43_fu_2563_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_7_fu_2589_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_55_fu_2599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_29_fu_2572_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_7_fu_2607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_fu_2642_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_fu_2627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_6_fu_2649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_6_fu_2655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_2661_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_18_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_19_fu_2684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_9_fu_2689_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_7_fu_2695_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_21_fu_2709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_22_fu_2713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_2718_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_8_fu_2724_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal deleted_zeros_6_fu_2738_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_fu_2747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_10_fu_2753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_6_fu_2743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_10_fu_2763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_2768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_9_fu_2774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_9_fu_2758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_24_fu_2785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_23_fu_2779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_25_fu_2789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_11_fu_2795_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_9_fu_2802_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_15_fu_2828_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_15_fu_2828_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_18_fu_2853_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_fu_2113_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_18_fu_2853_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_19_fu_2863_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_8_fu_2150_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_19_fu_2863_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_20_fu_2873_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_10_fu_2199_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_20_fu_2873_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal r_V_15_fu_2828_p00 : STD_LOGIC_VECTOR (23 downto 0);

    component video_mandelbrot_generator_mul_mul_17ns_7ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;



begin
    video_mandelbrot_generator_mul_mul_17ns_7ns_24_1_1_U1 : component video_mandelbrot_generator_mul_mul_17ns_7ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 7,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_15_fu_2828_p0,
        din1 => r_V_15_fu_2828_p1,
        dout => r_V_15_fu_2828_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U2 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => real_btm_V_reg_3049,
        din1 => real_top_V_reg_3044,
        dout => r_V_14_fu_2836_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U3 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => imag_top_V_reg_3074,
        din1 => imag_btm_V_reg_3039,
        dout => r_V_17_fu_2843_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U4 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_18_fu_2853_p0,
        din1 => r_V_18_fu_2853_p1,
        dout => r_V_18_fu_2853_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U5 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_19_fu_2863_p0,
        din1 => r_V_19_fu_2863_p1,
        dout => r_V_19_fu_2863_p2);

    video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U6 : component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 38)
    port map (
        din0 => r_V_20_fu_2873_p0,
        din1 => r_V_20_fu_2873_p1,
        dout => r_V_20_fu_2873_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln30_fu_512_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_Val2_22_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_22_reg_294 <= ap_const_lv18_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then 
                p_Val2_22_reg_294 <= rsquare_V_fu_2701_p3;
            end if; 
        end if;
    end process;

    p_Val2_23_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_23_reg_305 <= ap_const_lv18_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then 
                p_Val2_23_reg_305 <= isquare_V_fu_2730_p3;
            end if; 
        end if;
    end process;

    p_Val2_24_reg_317_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_24_reg_317 <= ap_const_lv18_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then 
                p_Val2_24_reg_317 <= zsquare_V_fu_2809_p3;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_283_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((m_axis_video_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                p_Val2_s_reg_283 <= col_reg_2988;
            elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_283 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    pixel_R_reg_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                pixel_R_reg_328 <= ap_const_lv8_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then 
                pixel_R_reg_328 <= iter_reg_3205;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                Range1_all_ones_1_reg_3102 <= Range1_all_ones_1_fu_1328_p2;
                Range1_all_zeros_1_reg_3108 <= Range1_all_zeros_1_fu_1334_p2;
                Range2_all_ones_3_reg_3138 <= Range2_all_ones_3_fu_1399_p2;
                and_ln786_2_reg_3113 <= and_ln786_2_fu_1368_p2;
                carry_4_reg_3091 <= carry_4_fu_1288_p2;
                p_Result_111_i_i_reg_3143 <= r_V_17_fu_2843_p2(35 downto 33);
                p_Result_13_reg_3126 <= r_V_17_fu_2843_p2(35 downto 35);
                p_Result_5_reg_3079 <= ret_V_9_fu_1223_p2(35 downto 35);
                p_Result_7_reg_3097 <= p_Val2_10_fu_1268_p2(17 downto 17);
                p_Val2_10_reg_3085 <= p_Val2_10_fu_1268_p2;
                r_V_17_reg_3119 <= r_V_17_fu_2843_p2;
                trunc_ln414_2_reg_3133 <= trunc_ln414_2_fu_1387_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then
                Range1_all_ones_7_reg_3424 <= Range1_all_ones_7_fu_2632_p2;
                Range1_all_zeros_6_reg_3430 <= Range1_all_zeros_6_fu_2637_p2;
                and_ln781_4_reg_3351 <= and_ln781_4_fu_2339_p2;
                and_ln781_5_reg_3382 <= and_ln781_5_fu_2505_p2;
                and_ln786_11_reg_3361 <= and_ln786_11_fu_2368_p2;
                and_ln786_13_reg_3392 <= and_ln786_13_fu_2534_p2;
                and_ln786_15_reg_3441 <= and_ln786_15_fu_2674_p2;
                carry_15_reg_3413 <= carry_15_fu_2613_p2;
                or_ln340_17_reg_3371 <= or_ln340_17_fu_2391_p2;
                or_ln340_20_reg_3402 <= or_ln340_20_fu_2557_p2;
                p_Result_30_reg_3419 <= p_Val2_44_fu_2593_p2(17 downto 17);
                p_Val2_36_reg_3345 <= p_Val2_36_fu_2261_p2;
                p_Val2_39_reg_3376 <= p_Val2_39_fu_2427_p2;
                p_Val2_44_reg_3407 <= p_Val2_44_fu_2593_p2;
                underflow_7_reg_3366 <= underflow_7_fu_2386_p2;
                underflow_8_reg_3397 <= underflow_8_fu_2552_p2;
                xor_ln785_11_reg_3356 <= xor_ln785_11_fu_2357_p2;
                xor_ln785_13_reg_3387 <= xor_ln785_13_fu_2523_p2;
                xor_ln785_15_reg_3435 <= xor_ln785_15_fu_2669_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then
                Range2_all_ones_4_reg_3274 <= Range2_all_ones_4_fu_2135_p2;
                Range2_all_ones_5_reg_3304 <= Range2_all_ones_5_fu_2172_p2;
                p_Result_124_i_i_reg_3279 <= r_V_18_fu_2853_p2(35 downto 33);
                p_Result_129_i_i_reg_3309 <= r_V_19_fu_2863_p2(35 downto 33);
                p_Result_133_i_i_reg_3334 <= r_V_20_fu_2873_p2(37 downto 34);
                p_Result_134_i_i_reg_3339 <= r_V_20_fu_2873_p2(37 downto 33);
                p_Result_22_reg_3262 <= r_V_18_fu_2853_p2(35 downto 35);
                p_Result_25_reg_3292 <= r_V_19_fu_2863_p2(35 downto 35);
                p_Result_28_reg_3322 <= r_V_20_fu_2873_p2(37 downto 37);
                r_V_18_reg_3255 <= r_V_18_fu_2853_p2;
                r_V_19_reg_3285 <= r_V_19_fu_2863_p2;
                r_V_20_reg_3315 <= r_V_20_fu_2873_p2;
                trunc_ln414_3_reg_3269 <= trunc_ln414_3_fu_2123_p1;
                trunc_ln414_4_reg_3299 <= trunc_ln414_4_fu_2160_p1;
                trunc_ln414_5_reg_3329 <= trunc_ln414_5_fu_2210_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                and_ln781_3_reg_3161 <= and_ln781_3_fu_1608_p2;
                and_ln786_6_reg_3171 <= and_ln786_6_fu_1637_p2;
                or_ln340_9_reg_3181 <= or_ln340_9_fu_1660_p2;
                p_Val2_18_reg_3155 <= p_Val2_18_fu_1530_p2;
                underflow_3_reg_3176 <= underflow_3_fu_1655_p2;
                x0_V_reg_3149 <= x0_V_fu_1492_p3;
                xor_ln785_7_reg_3166 <= xor_ln785_7_fu_1626_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln30_fu_512_p2 = ap_const_lv1_0))) then
                and_ln781_reg_3014 <= and_ln781_fu_788_p2;
                and_ln786_reg_3019 <= and_ln786_fu_811_p2;
                icmp_ln414_2_reg_3003 <= icmp_ln414_2_fu_675_p2;
                imag_btm_V_reg_3039 <= imag_btm_V_fu_1044_p3;
                or_ln340_reg_3029 <= or_ln340_fu_834_p2;
                p_Val2_6_reg_3008 <= p_Val2_6_fu_699_p2;
                select_ln340_2_reg_3034 <= select_ln340_2_fu_860_p3;
                tmp_s_reg_2998 <= r_V_12_fu_639_p2(22 downto 15);
                tmp_user_V_reg_2993 <= tmp_user_V_fu_529_p2;
                underflow_reg_3024 <= underflow_fu_829_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                col_reg_2988 <= col_fu_518_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln65_fu_1786_p2 = ap_const_lv1_0))) then
                icmp_ln1497_reg_3210 <= icmp_ln1497_fu_1822_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln65_reg_3201 <= icmp_ln65_fu_1786_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                imag_top_V_reg_3074 <= imag_top_V_fu_1215_p3;
                r_V_14_reg_3064 <= r_V_14_fu_2836_p2;
                trunc_ln414_reg_3069 <= trunc_ln414_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                iter_reg_3205 <= iter_fu_1792_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_Result_10_reg_2958 <= r_V_16_fu_473_p2(34 downto 34);
                p_Result_11_reg_2964 <= grp_fu_340_p1(32 downto 32);
                p_Result_2_reg_2916 <= r_V_13_fu_397_p2(35 downto 35);
                p_Result_3_reg_2927 <= r_V_13_fu_397_p2(32 downto 32);
                p_Result_8_reg_2899 <= v_assign(2 downto 2);
                p_Val2_5_reg_2922 <= r_V_13_fu_397_p2(32 downto 15);
                    r_V_13_reg_2909(35 downto 15) <= r_V_13_fu_397_p2(35 downto 15);
                    r_V_16_reg_2948(34 downto 16) <= r_V_16_fu_473_p2(34 downto 16);
                sext_ln703_reg_2980 <= sext_ln703_fu_508_p1;
                    sext_ln728_reg_2943(35 downto 15) <= sext_ln728_fu_457_p1(35 downto 15);
                tmp_last_V_reg_2894 <= tmp_last_V_fu_347_p2;
                    trunc_ln_reg_2904(16 downto 15) <= trunc_ln_fu_365_p3(16 downto 15);
                xor_ln779_1_reg_2969 <= xor_ln779_1_fu_496_p2;
                xor_ln779_reg_2932 <= xor_ln779_fu_437_p2;
                xor_ln785_1_reg_2974 <= xor_ln785_1_fu_502_p2;
                xor_ln785_reg_2937 <= xor_ln785_fu_443_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_fu_1822_p2 = ap_const_lv1_0) and (icmp_ln65_fu_1786_p2 = ap_const_lv1_0))) then
                p_Result_119_i_i_reg_3237 <= ret_V_15_fu_1852_p2(19 downto 18);
                p_Result_20_reg_3219 <= ret_V_15_fu_1852_p2(19 downto 19);
                p_Result_21_reg_3231 <= p_Val2_33_fu_1865_p2(17 downto 17);
                p_Val2_33_reg_3225 <= p_Val2_33_fu_1865_p2;
                ret_V_11_reg_3214 <= ret_V_11_fu_1832_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                real_btm_V_reg_3049 <= real_btm_V_fu_1133_p3;
                real_top_V_reg_3044 <= real_top_V_fu_1104_p3;
                tmp_2_reg_3054 <= r_V_15_fu_2828_p2(23 downto 15);
                trunc_ln414_1_reg_3059 <= trunc_ln414_1_fu_1153_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                rhs_V_3_reg_3196 <= rhs_V_3_fu_1783_p1;
                sext_ln703_2_reg_3191 <= sext_ln703_2_fu_1779_p1;
                y0_V_reg_3186 <= y0_V_fu_1771_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then
                x_V_reg_3249 <= x_V_fu_2105_p3;
                y_V_reg_3243 <= y_V_fu_2023_p3;
            end if;
        end if;
    end process;
    trunc_ln_reg_2904(14 downto 0) <= "000000000000000";
    r_V_13_reg_2909(14 downto 0) <= "000000000000000";
    sext_ln728_reg_2943(14 downto 0) <= "000000000000000";
    r_V_16_reg_2948(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axis_video_TREADY, ap_CS_fsm_state13, ap_CS_fsm_state2, icmp_ln30_fu_512_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_predicate_tran8to13_state8, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln30_fu_512_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_predicate_tran8to13_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_predicate_tran8to13_state8 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_state13 => 
                if (((m_axis_video_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    Range1_all_ones_1_fu_1328_p2 <= "1" when (tmp_3_fu_1318_p4 = ap_const_lv3_7) else "0";
    Range1_all_ones_2_fu_932_p2 <= "1" when (tmp_6_fu_923_p4 = ap_const_lv2_3) else "0";
    Range1_all_ones_3_fu_1564_p2 <= "1" when (p_Result_111_i_i_reg_3143 = ap_const_lv3_7) else "0";
    Range1_all_ones_5_fu_2295_p2 <= "1" when (p_Result_124_i_i_reg_3279 = ap_const_lv3_7) else "0";
    Range1_all_ones_6_fu_2461_p2 <= "1" when (p_Result_129_i_i_reg_3309 = ap_const_lv3_7) else "0";
    Range1_all_ones_7_fu_2632_p2 <= "1" when (p_Result_134_i_i_reg_3339 = ap_const_lv5_1F) else "0";
    Range1_all_ones_fu_755_p2 <= "1" when (p_Result_88_i_i_fu_746_p4 = ap_const_lv3_7) else "0";
    Range1_all_zeros_1_fu_1334_p2 <= "1" when (tmp_3_fu_1318_p4 = ap_const_lv3_0) else "0";
    Range1_all_zeros_2_fu_938_p2 <= "1" when (tmp_6_fu_923_p4 = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_1569_p2 <= "1" when (p_Result_111_i_i_reg_3143 = ap_const_lv3_0) else "0";
    Range1_all_zeros_4_fu_2300_p2 <= "1" when (p_Result_124_i_i_reg_3279 = ap_const_lv3_0) else "0";
    Range1_all_zeros_5_fu_2466_p2 <= "1" when (p_Result_129_i_i_reg_3309 = ap_const_lv3_0) else "0";
    Range1_all_zeros_6_fu_2637_p2 <= "1" when (p_Result_134_i_i_reg_3339 = ap_const_lv5_0) else "0";
    Range1_all_zeros_fu_761_p2 <= "1" when (p_Result_88_i_i_fu_746_p4 = ap_const_lv3_0) else "0";
    Range2_all_ones_1_fu_1312_p2 <= "1" when (tmp_fu_1302_p4 = ap_const_lv2_3) else "0";
    Range2_all_ones_2_fu_916_p3 <= r_V_16_reg_2948(34 downto 34);
    Range2_all_ones_3_fu_1399_p2 <= "1" when (p_Result_110_i_i_fu_1390_p4 = ap_const_lv2_3) else "0";
    Range2_all_ones_4_fu_2135_p2 <= "1" when (p_Result_123_i_i_fu_2126_p4 = ap_const_lv2_3) else "0";
    Range2_all_ones_5_fu_2172_p2 <= "1" when (p_Result_128_i_i_fu_2163_p4 = ap_const_lv2_3) else "0";
    Range2_all_ones_6_fu_2627_p2 <= "1" when (p_Result_133_i_i_reg_3334 = ap_const_lv4_F) else "0";
    Range2_all_ones_fu_740_p2 <= "1" when (p_Result_87_i_i_fu_731_p4 = ap_const_lv2_3) else "0";
    add_ln1193_fu_629_p2 <= std_logic_vector(unsigned(trunc_ln1118_2_fu_597_p3) + unsigned(trunc_ln1118_3_fu_621_p3));
    and_ln414_1_fu_876_p2 <= (p_Result_10_reg_2958 and icmp_ln414_3_fu_870_p2);
    and_ln414_fu_690_p2 <= (p_Result_2_reg_2916 and icmp_ln414_fu_684_p2);
    and_ln700_1_fu_1521_p2 <= (p_Result_13_reg_3126 and icmp_ln414_4_fu_1516_p2);
    and_ln700_2_fu_2252_p2 <= (p_Result_22_reg_3262 and icmp_ln414_5_fu_2247_p2);
    and_ln700_3_fu_2418_p2 <= (p_Result_25_reg_3292 and icmp_ln414_6_fu_2413_p2);
    and_ln700_4_fu_2584_p2 <= (p_Result_28_reg_3322 and icmp_ln414_7_fu_2579_p2);
    and_ln700_fu_1258_p2 <= (p_Result_5_fu_1227_p3 and icmp_ln414_1_fu_1253_p2);
    and_ln779_1_fu_1354_p2 <= (xor_ln779_2_fu_1348_p2 and Range2_all_ones_1_fu_1312_p2);
    and_ln779_2_fu_952_p2 <= (xor_ln779_1_reg_2969 and Range2_all_ones_2_fu_916_p3);
    and_ln779_3_fu_1595_p2 <= (xor_ln779_3_fu_1589_p2 and Range2_all_ones_3_reg_3138);
    and_ln779_4_fu_2326_p2 <= (xor_ln779_4_fu_2320_p2 and Range2_all_ones_4_reg_3274);
    and_ln779_5_fu_2492_p2 <= (xor_ln779_5_fu_2486_p2 and Range2_all_ones_5_reg_3304);
    and_ln779_6_fu_2655_p2 <= (xor_ln779_6_fu_2649_p2 and Range2_all_ones_6_fu_2627_p2);
    and_ln779_fu_775_p2 <= (xor_ln779_reg_2932 and Range2_all_ones_fu_740_p2);
    and_ln781_1_fu_1419_p2 <= (carry_4_reg_3091 and Range1_all_ones_1_reg_3102);
    and_ln781_2_fu_965_p2 <= (carry_7_fu_911_p2 and Range1_all_ones_2_fu_932_p2);
    and_ln781_3_fu_1608_p2 <= (carry_9_fu_1550_p2 and Range1_all_ones_3_fu_1564_p2);
    and_ln781_4_fu_2339_p2 <= (carry_11_fu_2281_p2 and Range1_all_ones_5_fu_2295_p2);
    and_ln781_5_fu_2505_p2 <= (carry_13_fu_2447_p2 and Range1_all_ones_6_fu_2461_p2);
    and_ln781_6_fu_2743_p2 <= (carry_15_reg_3413 and Range1_all_ones_7_reg_3424);
    and_ln781_fu_788_p2 <= (carry_2_fu_718_p2 and Range1_all_ones_fu_755_p2);
    and_ln786_11_fu_2368_p2 <= (p_Result_24_fu_2287_p3 and deleted_ones_5_fu_2331_p3);
    and_ln786_13_fu_2534_p2 <= (p_Result_27_fu_2453_p3 and deleted_ones_6_fu_2497_p3);
    and_ln786_15_fu_2674_p2 <= (p_Result_30_fu_2619_p3 and deleted_ones_7_fu_2661_p3);
    and_ln786_2_fu_1368_p2 <= (p_Result_7_fu_1294_p3 and deleted_ones_1_fu_1360_p3);
    and_ln786_4_fu_988_p2 <= (grp_fu_340_p3 and deleted_ones_2_fu_957_p3);
    and_ln786_6_fu_1637_p2 <= (p_Result_15_fu_1556_p3 and deleted_ones_3_fu_1600_p3);
    and_ln786_fu_811_p2 <= (p_Result_4_fu_723_p3 and deleted_ones_fu_780_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(9);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(10);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state8_assign_proc : process(ap_predicate_tran8to13_state8)
    begin
        if ((ap_predicate_tran8to13_state8 = ap_const_boolean_1)) then 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln30_fu_512_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln30_fu_512_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_p_Val2_22_phi_fu_298_p4_assign_proc : process(p_Val2_22_reg_294, icmp_ln65_reg_3201, ap_CS_fsm_pp0_stage0, icmp_ln1497_reg_3210, rsquare_V_fu_2701_p3, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then 
            ap_phi_mux_p_Val2_22_phi_fu_298_p4 <= rsquare_V_fu_2701_p3;
        else 
            ap_phi_mux_p_Val2_22_phi_fu_298_p4 <= p_Val2_22_reg_294;
        end if; 
    end process;


    ap_phi_mux_p_Val2_23_phi_fu_309_p4_assign_proc : process(p_Val2_23_reg_305, icmp_ln65_reg_3201, ap_CS_fsm_pp0_stage0, icmp_ln1497_reg_3210, ap_enable_reg_pp0_iter1, isquare_V_fu_2730_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then 
            ap_phi_mux_p_Val2_23_phi_fu_309_p4 <= isquare_V_fu_2730_p3;
        else 
            ap_phi_mux_p_Val2_23_phi_fu_309_p4 <= p_Val2_23_reg_305;
        end if; 
    end process;


    ap_phi_mux_p_Val2_24_phi_fu_321_p4_assign_proc : process(p_Val2_24_reg_317, icmp_ln65_reg_3201, ap_CS_fsm_pp0_stage0, icmp_ln1497_reg_3210, ap_enable_reg_pp0_iter1, zsquare_V_fu_2809_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then 
            ap_phi_mux_p_Val2_24_phi_fu_321_p4 <= zsquare_V_fu_2809_p3;
        else 
            ap_phi_mux_p_Val2_24_phi_fu_321_p4 <= p_Val2_24_reg_317;
        end if; 
    end process;


    ap_phi_mux_pixel_R_phi_fu_332_p4_assign_proc : process(pixel_R_reg_328, icmp_ln65_reg_3201, ap_CS_fsm_pp0_stage0, iter_reg_3205, icmp_ln1497_reg_3210, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln1497_reg_3210 = ap_const_lv1_0) and (icmp_ln65_reg_3201 = ap_const_lv1_0))) then 
            ap_phi_mux_pixel_R_phi_fu_332_p4 <= iter_reg_3205;
        else 
            ap_phi_mux_pixel_R_phi_fu_332_p4 <= pixel_R_reg_328;
        end if; 
    end process;


    ap_predicate_tran8to13_state8_assign_proc : process(icmp_ln65_fu_1786_p2, icmp_ln1497_fu_1822_p2)
    begin
                ap_predicate_tran8to13_state8 <= ((icmp_ln1497_fu_1822_p2 = ap_const_lv1_1) or (icmp_ln65_fu_1786_p2 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln30_fu_512_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln30_fu_512_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    carry_11_fu_2281_p2 <= (xor_ln416_5_fu_2275_p2 and p_Result_23_fu_2240_p3);
    carry_13_fu_2447_p2 <= (xor_ln416_6_fu_2441_p2 and p_Result_26_fu_2406_p3);
    carry_15_fu_2613_p2 <= (xor_ln416_7_fu_2607_p2 and p_Result_29_fu_2572_p3);
    carry_2_fu_718_p2 <= (xor_ln416_fu_712_p2 and p_Result_3_reg_2927);
    carry_4_fu_1288_p2 <= (xor_ln416_1_fu_1282_p2 and p_Result_6_fu_1245_p3);
    carry_5_fu_1195_p2 <= (tmp_26_fu_1187_p3 xor ap_const_lv1_1);
    carry_7_fu_911_p2 <= (xor_ln416_3_fu_905_p2 and p_Result_11_reg_2964);
    carry_9_fu_1550_p2 <= (xor_ln416_4_fu_1544_p2 and p_Result_14_fu_1509_p3);
    carry_fu_1084_p2 <= (tmp_17_fu_1076_p3 xor ap_const_lv1_1);
    col_fu_518_p2 <= std_logic_vector(unsigned(p_Val2_s_reg_283) + unsigned(ap_const_lv10_1));
    deleted_ones_1_fu_1360_p3 <= 
        and_ln779_1_fu_1354_p2 when (carry_4_fu_1288_p2(0) = '1') else 
        Range1_all_ones_1_fu_1328_p2;
    deleted_ones_2_fu_957_p3 <= 
        and_ln779_2_fu_952_p2 when (carry_7_fu_911_p2(0) = '1') else 
        Range1_all_ones_2_fu_932_p2;
    deleted_ones_3_fu_1600_p3 <= 
        and_ln779_3_fu_1595_p2 when (carry_9_fu_1550_p2(0) = '1') else 
        Range1_all_ones_3_fu_1564_p2;
    deleted_ones_5_fu_2331_p3 <= 
        and_ln779_4_fu_2326_p2 when (carry_11_fu_2281_p2(0) = '1') else 
        Range1_all_ones_5_fu_2295_p2;
    deleted_ones_6_fu_2497_p3 <= 
        and_ln779_5_fu_2492_p2 when (carry_13_fu_2447_p2(0) = '1') else 
        Range1_all_ones_6_fu_2461_p2;
    deleted_ones_7_fu_2661_p3 <= 
        and_ln779_6_fu_2655_p2 when (carry_15_fu_2613_p2(0) = '1') else 
        Range1_all_ones_7_fu_2632_p2;
    deleted_ones_fu_780_p3 <= 
        and_ln779_fu_775_p2 when (carry_2_fu_718_p2(0) = '1') else 
        Range1_all_ones_fu_755_p2;
    deleted_zeros_1_fu_1414_p3 <= 
        Range1_all_ones_1_reg_3102 when (carry_4_reg_3091(0) = '1') else 
        Range1_all_zeros_1_reg_3108;
    deleted_zeros_2_fu_944_p3 <= 
        Range1_all_ones_2_fu_932_p2 when (carry_7_fu_911_p2(0) = '1') else 
        Range1_all_zeros_2_fu_938_p2;
    deleted_zeros_3_fu_1574_p3 <= 
        Range1_all_ones_3_fu_1564_p2 when (carry_9_fu_1550_p2(0) = '1') else 
        Range1_all_zeros_3_fu_1569_p2;
    deleted_zeros_4_fu_2305_p3 <= 
        Range1_all_ones_5_fu_2295_p2 when (carry_11_fu_2281_p2(0) = '1') else 
        Range1_all_zeros_4_fu_2300_p2;
    deleted_zeros_5_fu_2471_p3 <= 
        Range1_all_ones_6_fu_2461_p2 when (carry_13_fu_2447_p2(0) = '1') else 
        Range1_all_zeros_5_fu_2466_p2;
    deleted_zeros_6_fu_2738_p3 <= 
        Range1_all_ones_7_reg_3424 when (carry_15_reg_3413(0) = '1') else 
        Range1_all_zeros_6_reg_3430;
    deleted_zeros_fu_767_p3 <= 
        Range1_all_ones_fu_755_p2 when (carry_2_fu_718_p2(0) = '1') else 
        Range1_all_zeros_fu_761_p2;

    grp_fu_340_p1_assign_proc : process(ap_CS_fsm_state1, r_V_16_fu_473_p2, r_V_16_reg_2948, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_340_p1 <= r_V_16_reg_2948;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_340_p1 <= r_V_16_fu_473_p2;
        else 
            grp_fu_340_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_340_p3 <= grp_fu_340_p1(32 downto 32);
    icmp_ln1497_fu_1822_p2 <= "1" when (tmp_38_fu_1812_p4 = ap_const_lv2_1) else "0";
    icmp_ln30_fu_512_p2 <= "1" when (p_Val2_s_reg_283 = ap_const_lv10_320) else "0";
    icmp_ln414_1_fu_1253_p2 <= "0" when (trunc_ln414_reg_3069 = ap_const_lv15_0) else "1";
    icmp_ln414_2_fu_675_p2 <= "0" when (tmp_3_i_fu_667_p3 = ap_const_lv15_0) else "1";
    icmp_ln414_3_fu_870_p2 <= "0" when (trunc_ln718_2_fu_867_p1 = ap_const_lv14_0) else "1";
    icmp_ln414_4_fu_1516_p2 <= "0" when (trunc_ln414_2_reg_3133 = ap_const_lv15_0) else "1";
    icmp_ln414_5_fu_2247_p2 <= "0" when (trunc_ln414_3_reg_3269 = ap_const_lv15_0) else "1";
    icmp_ln414_6_fu_2413_p2 <= "0" when (trunc_ln414_4_reg_3299 = ap_const_lv15_0) else "1";
    icmp_ln414_7_fu_2579_p2 <= "0" when (trunc_ln414_5_reg_3329 = ap_const_lv15_0) else "1";
    icmp_ln414_8_fu_1172_p2 <= "0" when (trunc_ln414_1_reg_3059 = ap_const_lv15_0) else "1";
    icmp_ln414_fu_684_p2 <= "0" when (trunc_ln718_1_fu_681_p1 = ap_const_lv14_0) else "1";
    icmp_ln65_fu_1786_p2 <= "1" when (ap_phi_mux_pixel_R_phi_fu_332_p4 = ap_const_lv8_FF) else "0";
    icmp_ln785_1_fu_849_p2 <= "0" when (tmp_4_fu_840_p4 = ap_const_lv7_0) else "1";
    icmp_ln785_2_fu_1941_p2 <= "0" when (tmp_7_fu_1931_p4 = ap_const_lv2_0) else "1";
    icmp_ln785_3_fu_2031_p2 <= "0" when (p_Result_119_i_i_reg_3237 = ap_const_lv2_0) else "1";
    icmp_ln785_fu_565_p2 <= "0" when (tmp_1_fu_555_p4 = ap_const_lv7_0) else "1";
    icmp_ln786_1_fu_2057_p2 <= "0" when (p_Result_119_i_i_reg_3237 = ap_const_lv2_3) else "1";
    icmp_ln786_fu_1971_p2 <= "0" when (tmp_7_fu_1931_p4 = ap_const_lv2_3) else "1";
    imag_btm_V_fu_1044_p3 <= 
        select_ln340_4_fu_1028_p3 when (or_ln340_7_fu_1022_p2(0) = '1') else 
        select_ln388_2_fu_1036_p3;
    imag_top_V_fu_1215_p3 <= 
        p_Val2_13_fu_1181_p2 when (or_ln786_5_fu_1209_p2(0) = '1') else 
        ap_const_lv18_20000;
    isquare_V_fu_2730_p3 <= 
        select_ln340_10_fu_2718_p3 when (or_ln340_22_fu_2713_p2(0) = '1') else 
        select_ln388_8_fu_2724_p3;
    iter_fu_1792_p2 <= std_logic_vector(unsigned(ap_phi_mux_pixel_R_phi_fu_332_p4) + unsigned(ap_const_lv8_1));
        lhs_V_2_fu_1888_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_reg_3214),20));

        lhs_V_3_fu_1798_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_p_Val2_22_phi_fu_298_p4),19));

        lhs_V_4_fu_1848_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_fu_1838_p2),20));

        lhs_V_fu_1695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_19_fu_1687_p3),19));

    m_axis_video_TDATA <= ((pixel_R_reg_328 & pixel_R_reg_328) & ap_const_lv8_FF);

    m_axis_video_TDATA_blk_n_assign_proc : process(m_axis_video_TREADY, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            m_axis_video_TDATA_blk_n <= m_axis_video_TREADY;
        else 
            m_axis_video_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_video_TDEST <= ap_const_lv1_0;
    m_axis_video_TID <= ap_const_lv1_0;
    m_axis_video_TKEEP <= ap_const_lv3_0;
    m_axis_video_TLAST <= tmp_last_V_reg_2894;
    m_axis_video_TSTRB <= ap_const_lv3_0;
    m_axis_video_TUSER <= tmp_user_V_reg_2993;

    m_axis_video_TVALID_assign_proc : process(m_axis_video_TREADY, ap_CS_fsm_state13)
    begin
        if (((m_axis_video_TREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            m_axis_video_TVALID <= ap_const_logic_1;
        else 
            m_axis_video_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln33_fu_524_p2 <= (v_assign or p_Val2_s_reg_283);
    or_ln340_10_fu_1670_p2 <= (or_ln340_11_fu_1666_p2 or and_ln781_3_reg_3161);
    or_ln340_11_fu_1666_p2 <= (xor_ln785_7_reg_3166 or and_ln786_6_reg_3171);
    or_ln340_12_fu_1749_p2 <= (xor_ln340_1_fu_1743_p2 or p_Result_17_fu_1717_p3);
    or_ln340_13_fu_1989_p2 <= (underflow_5_fu_1983_p2 or overflow_5_fu_1959_p2);
    or_ln340_14_fu_2001_p2 <= (xor_ln340_2_fu_1995_p2 or overflow_5_fu_1959_p2);
    or_ln340_15_fu_2073_p2 <= (underflow_6_fu_2068_p2 or overflow_6_fu_2046_p2);
    or_ln340_16_fu_2085_p2 <= (xor_ln340_3_fu_2079_p2 or overflow_6_fu_2046_p2);
    or_ln340_17_fu_2391_p2 <= (underflow_7_fu_2386_p2 or overflow_7_fu_2362_p2);
    or_ln340_18_fu_2680_p2 <= (xor_ln785_11_reg_3356 or and_ln786_11_reg_3361);
    or_ln340_19_fu_2684_p2 <= (or_ln340_18_fu_2680_p2 or and_ln781_4_reg_3351);
    or_ln340_1_fu_1116_p2 <= (or_ln340_2_fu_1112_p2 or and_ln781_reg_3014);
    or_ln340_20_fu_2557_p2 <= (underflow_8_fu_2552_p2 or overflow_8_fu_2528_p2);
    or_ln340_21_fu_2709_p2 <= (xor_ln785_13_reg_3387 or and_ln786_13_reg_3392);
    or_ln340_22_fu_2713_p2 <= (or_ln340_21_fu_2709_p2 or and_ln781_5_reg_3382);
    or_ln340_23_fu_2779_p2 <= (underflow_9_fu_2774_p2 or overflow_9_fu_2758_p2);
    or_ln340_24_fu_2785_p2 <= (xor_ln785_15_reg_3435 or and_ln786_15_reg_3441);
    or_ln340_25_fu_2789_p2 <= (or_ln340_24_fu_2785_p2 or and_ln781_6_fu_2743_p2);
    or_ln340_2_fu_1112_p2 <= (xor_ln785_reg_2937 or and_ln786_reg_3019);
    or_ln340_3_fu_1461_p2 <= (underflow_1_fu_1456_p2 or overflow_1_fu_1439_p2);
    or_ln340_4_fu_1472_p2 <= (or_ln340_5_fu_1467_p2 or and_ln781_1_fu_1419_p2);
    or_ln340_5_fu_1467_p2 <= (xor_ln785_4_fu_1434_p2 or and_ln786_2_reg_3113);
    or_ln340_6_fu_1011_p2 <= (underflow_2_fu_1006_p2 or overflow_3_fu_983_p2);
    or_ln340_7_fu_1022_p2 <= (or_ln340_8_fu_1017_p2 or and_ln781_2_fu_965_p2);
    or_ln340_8_fu_1017_p2 <= (xor_ln785_1_reg_2974 or and_ln786_4_fu_988_p2);
    or_ln340_9_fu_1660_p2 <= (underflow_3_fu_1655_p2 or overflow_4_fu_1631_p2);
    or_ln340_fu_834_p2 <= (underflow_fu_829_p2 or overflow_fu_806_p2);
    or_ln785_10_fu_2753_p2 <= (xor_ln785_14_fu_2747_p2 or p_Result_30_reg_3419);
    or_ln785_1_fu_800_p2 <= (xor_ln785_2_fu_794_p2 or p_Result_4_fu_723_p3);
    or_ln785_2_fu_1429_p2 <= (xor_ln785_3_fu_1423_p2 or p_Result_7_reg_3097);
    or_ln785_4_fu_977_p2 <= (xor_ln785_5_fu_971_p2 or grp_fu_340_p3);
    or_ln785_5_fu_1620_p2 <= (xor_ln785_6_fu_1614_p2 or p_Result_15_fu_1556_p3);
    or_ln785_6_fu_1947_p2 <= (p_Result_19_fu_1923_p3 or icmp_ln785_2_fu_1941_p2);
    or_ln785_7_fu_2036_p2 <= (p_Result_21_reg_3231 or icmp_ln785_3_fu_2031_p2);
    or_ln785_8_fu_2351_p2 <= (xor_ln785_10_fu_2345_p2 or p_Result_24_fu_2287_p3);
    or_ln785_9_fu_2517_p2 <= (xor_ln785_12_fu_2511_p2 or p_Result_27_fu_2453_p3);
    or_ln785_fu_571_p2 <= (p_Result_s_fu_547_p3 or icmp_ln785_fu_565_p2);
    or_ln786_10_fu_2763_p2 <= (and_ln786_15_reg_3441 or and_ln781_6_fu_2743_p2);
    or_ln786_1_fu_1098_p2 <= (p_Result_1_fu_1090_p3 or carry_fu_1084_p2);
    or_ln786_2_fu_1977_p2 <= (xor_ln786_5_fu_1965_p2 or icmp_ln786_fu_1971_p2);
    or_ln786_3_fu_2062_p2 <= (xor_ln786_6_fu_2052_p2 or icmp_ln786_1_fu_2057_p2);
    or_ln786_4_fu_1445_p2 <= (and_ln786_2_reg_3113 or and_ln781_1_fu_1419_p2);
    or_ln786_5_fu_1209_p2 <= (p_Result_9_fu_1201_p3 or carry_5_fu_1195_p2);
    or_ln786_6_fu_994_p2 <= (and_ln786_4_fu_988_p2 or and_ln781_2_fu_965_p2);
    or_ln786_7_fu_1643_p2 <= (and_ln786_6_fu_1637_p2 or and_ln781_3_fu_1608_p2);
    or_ln786_8_fu_2374_p2 <= (and_ln786_11_fu_2368_p2 or and_ln781_4_fu_2339_p2);
    or_ln786_9_fu_2540_p2 <= (and_ln786_13_fu_2534_p2 or and_ln781_5_fu_2505_p2);
    or_ln786_fu_817_p2 <= (and_ln786_fu_811_p2 or and_ln781_fu_788_p2);
    overflow_1_fu_1439_p2 <= (xor_ln785_4_fu_1434_p2 and or_ln785_2_fu_1429_p2);
    overflow_2_fu_855_p2 <= (p_Result_8_reg_2899 or icmp_ln785_1_fu_849_p2);
    overflow_3_fu_983_p2 <= (xor_ln785_1_reg_2974 and or_ln785_4_fu_977_p2);
    overflow_4_fu_1631_p2 <= (xor_ln785_7_fu_1626_p2 and or_ln785_5_fu_1620_p2);
    overflow_5_fu_1959_p2 <= (xor_ln785_8_fu_1953_p2 and or_ln785_6_fu_1947_p2);
    overflow_6_fu_2046_p2 <= (xor_ln785_9_fu_2041_p2 and or_ln785_7_fu_2036_p2);
    overflow_7_fu_2362_p2 <= (xor_ln785_11_fu_2357_p2 and or_ln785_8_fu_2351_p2);
    overflow_8_fu_2528_p2 <= (xor_ln785_13_fu_2523_p2 and or_ln785_9_fu_2517_p2);
    overflow_9_fu_2758_p2 <= (xor_ln785_15_reg_3435 and or_ln785_10_fu_2753_p2);
    overflow_fu_806_p2 <= (xor_ln785_reg_2937 and or_ln785_1_fu_800_p2);
    p_Result_10_fu_480_p3 <= r_V_16_fu_473_p2(34 downto 34);
    p_Result_110_i_i_fu_1390_p4 <= r_V_17_fu_2843_p2(35 downto 34);
    p_Result_123_i_i_fu_2126_p4 <= r_V_18_fu_2853_p2(35 downto 34);
    p_Result_128_i_i_fu_2163_p4 <= r_V_19_fu_2863_p2(35 downto 34);
    p_Result_14_fu_1509_p3 <= r_V_17_reg_3119(32 downto 32);
    p_Result_15_fu_1556_p3 <= p_Val2_18_fu_1530_p2(17 downto 17);
    p_Result_16_fu_1704_p3 <= ret_V_10_fu_1699_p2(18 downto 18);
    p_Result_17_fu_1717_p3 <= p_Val2_21_fu_1712_p2(17 downto 17);
    p_Result_18_fu_1910_p3 <= ret_V_13_fu_1905_p2(19 downto 19);
    p_Result_19_fu_1923_p3 <= p_Val2_29_fu_1918_p2(17 downto 17);
    p_Result_1_fu_1090_p3 <= p_Val2_3_fu_1066_p2(15 downto 15);
    p_Result_23_fu_2240_p3 <= r_V_18_reg_3255(32 downto 32);
    p_Result_24_fu_2287_p3 <= p_Val2_36_fu_2261_p2(17 downto 17);
    p_Result_26_fu_2406_p3 <= r_V_19_reg_3285(32 downto 32);
    p_Result_27_fu_2453_p3 <= p_Val2_39_fu_2427_p2(17 downto 17);
    p_Result_29_fu_2572_p3 <= r_V_20_reg_3315(32 downto 32);
    p_Result_2_fu_403_p3 <= r_V_13_fu_397_p2(35 downto 35);
    p_Result_30_fu_2619_p3 <= p_Val2_44_fu_2593_p2(17 downto 17);
    p_Result_4_fu_723_p3 <= p_Val2_6_fu_699_p2(17 downto 17);
    p_Result_5_fu_1227_p3 <= ret_V_9_fu_1223_p2(35 downto 35);
    p_Result_6_fu_1245_p3 <= ret_V_9_fu_1223_p2(32 downto 32);
    p_Result_7_fu_1294_p3 <= p_Val2_10_fu_1268_p2(17 downto 17);
    p_Result_87_i_i_fu_731_p4 <= r_V_13_reg_2909(35 downto 34);
    p_Result_88_i_i_fu_746_p4 <= r_V_13_reg_2909(35 downto 33);
    p_Result_9_fu_1201_p3 <= p_Val2_13_fu_1181_p2(17 downto 17);
    p_Result_s_fu_547_p3 <= p_Val2_s_reg_283(2 downto 2);
    p_Val2_10_fu_1268_p2 <= std_logic_vector(unsigned(p_Val2_9_fu_1235_p4) + unsigned(zext_ln415_2_fu_1264_p1));
    p_Val2_12_fu_1165_p3 <= (ap_const_lv9_1E0 & tmp_2_reg_3054);
    p_Val2_13_fu_1181_p2 <= std_logic_vector(unsigned(p_Val2_12_fu_1165_p3) + unsigned(zext_ln415_3_fu_1177_p1));
    p_Val2_15_fu_890_p3 <= (tmp_10_i_fu_881_p4 & and_ln414_1_fu_876_p2);
    p_Val2_17_fu_1500_p4 <= r_V_17_reg_3119(32 downto 15);
    p_Val2_18_fu_1530_p2 <= std_logic_vector(unsigned(p_Val2_17_fu_1500_p4) + unsigned(zext_ln415_4_fu_1526_p1));
    p_Val2_19_fu_1687_p3 <= 
        select_ln340_5_fu_1675_p3 when (or_ln340_10_fu_1670_p2(0) = '1') else 
        select_ln388_3_fu_1681_p3;
    p_Val2_1_fu_577_p3 <= 
        ap_const_lv17_1FFFF when (or_ln785_fu_571_p2(0) = '1') else 
        trunc_ln746_1_fu_539_p3;
    p_Val2_21_fu_1712_p1 <= im_V;
    p_Val2_21_fu_1712_p2 <= std_logic_vector(signed(p_Val2_19_fu_1687_p3) + signed(p_Val2_21_fu_1712_p1));
    p_Val2_29_fu_1918_p2 <= std_logic_vector(unsigned(trunc_ln1192_fu_1901_p1) + unsigned(y0_V_reg_3186));
    p_Val2_33_fu_1865_p2 <= std_logic_vector(signed(x0_V_reg_3149) + signed(trunc_ln1192_1_fu_1844_p1));
    p_Val2_35_fu_2231_p4 <= r_V_18_reg_3255(32 downto 15);
    p_Val2_36_fu_2261_p2 <= std_logic_vector(unsigned(p_Val2_35_fu_2231_p4) + unsigned(zext_ln415_5_fu_2257_p1));
    p_Val2_38_fu_2397_p4 <= r_V_19_reg_3285(32 downto 15);
    p_Val2_39_fu_2427_p2 <= std_logic_vector(unsigned(p_Val2_38_fu_2397_p4) + unsigned(zext_ln415_6_fu_2423_p1));
    p_Val2_3_fu_1066_p2 <= std_logic_vector(signed(sext_ln718_fu_1059_p1) + signed(zext_ln415_fu_1063_p1));
    p_Val2_43_fu_2563_p4 <= r_V_20_reg_3315(32 downto 15);
    p_Val2_44_fu_2593_p2 <= std_logic_vector(unsigned(p_Val2_43_fu_2563_p4) + unsigned(zext_ln415_7_fu_2589_p1));
    p_Val2_6_fu_699_p2 <= std_logic_vector(unsigned(p_Val2_5_reg_2922) + unsigned(zext_ln415_1_fu_695_p1));
    p_Val2_9_fu_1235_p4 <= ret_V_9_fu_1223_p2(32 downto 15);
        r_V_10_fu_2199_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_8_fu_2193_p2),38));

    r_V_12_fu_639_p2 <= std_logic_vector(unsigned(zext_ln1118_fu_605_p1) + unsigned(zext_ln1118_1_fu_635_p1));
    r_V_13_fu_397_p2 <= std_logic_vector(signed(sext_ln1118_fu_381_p1) - signed(sext_ln1118_1_fu_393_p1));
    r_V_15_fu_2828_p0 <= r_V_15_fu_2828_p00(17 - 1 downto 0);
    r_V_15_fu_2828_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln340_2_reg_3034),24));
    r_V_15_fu_2828_p1 <= ap_const_lv24_36(7 - 1 downto 0);
    r_V_16_fu_473_p2 <= std_logic_vector(unsigned(ap_const_lv35_0) - unsigned(sext_ln1118_2_fu_469_p1));
    r_V_18_fu_2853_p0 <= r_V_fu_2113_p1(18 - 1 downto 0);
    r_V_18_fu_2853_p1 <= r_V_fu_2113_p1(18 - 1 downto 0);
    r_V_19_fu_2863_p0 <= r_V_8_fu_2150_p1(18 - 1 downto 0);
    r_V_19_fu_2863_p1 <= r_V_8_fu_2150_p1(18 - 1 downto 0);
    r_V_20_fu_2873_p0 <= r_V_10_fu_2199_p1(19 - 1 downto 0);
    r_V_20_fu_2873_p1 <= r_V_10_fu_2199_p1(19 - 1 downto 0);
        r_V_8_fu_2150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_V_reg_3243),36));

        r_V_fu_2113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V_reg_3249),36));

    real_btm_V_fu_1133_p3 <= 
        select_ln340_fu_1121_p3 when (or_ln340_1_fu_1116_p2(0) = '1') else 
        select_ln388_fu_1127_p3;
    real_top_V_fu_1104_p3 <= 
        sext_ln415_fu_1072_p1 when (or_ln786_1_fu_1098_p2(0) = '1') else 
        ap_const_lv18_20000;
    ret_V_10_fu_1699_p2 <= std_logic_vector(signed(sext_ln703_reg_2980) + signed(lhs_V_fu_1695_p1));
    ret_V_11_fu_1832_p2 <= std_logic_vector(signed(sext_ln703_6_fu_1828_p1) - signed(lhs_V_3_fu_1798_p1));
    ret_V_12_fu_1895_p2 <= std_logic_vector(signed(lhs_V_2_fu_1888_p1) - signed(sext_ln703_8_fu_1891_p1));
    ret_V_13_fu_1905_p2 <= std_logic_vector(unsigned(ret_V_12_fu_1895_p2) + unsigned(sext_ln703_2_reg_3191));
    ret_V_14_fu_1838_p2 <= std_logic_vector(signed(lhs_V_3_fu_1798_p1) - signed(rhs_V_1_fu_1802_p1));
    ret_V_15_fu_1852_p2 <= std_logic_vector(signed(lhs_V_4_fu_1848_p1) + signed(rhs_V_3_reg_3196));
    ret_V_8_fu_2193_p2 <= std_logic_vector(signed(sext_ln703_11_fu_2190_p1) + signed(sext_ln703_10_fu_2187_p1));
    ret_V_9_fu_1223_p2 <= std_logic_vector(signed(r_V_14_reg_3064) + signed(sext_ln728_reg_2943));
    ret_V_fu_1806_p2 <= std_logic_vector(signed(rhs_V_1_fu_1802_p1) + signed(lhs_V_3_fu_1798_p1));
        rhs_V_1_fu_1802_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_p_Val2_23_phi_fu_309_p4),19));

        rhs_V_3_fu_1783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x0_V_reg_3149),20));

    rhs_V_fu_449_p3 <= (re_V & ap_const_lv15_0);
    rsquare_V_fu_2701_p3 <= 
        select_ln340_9_fu_2689_p3 when (or_ln340_19_fu_2684_p2(0) = '1') else 
        select_ln388_7_fu_2695_p3;
    select_ln340_10_fu_2718_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_20_reg_3402(0) = '1') else 
        p_Val2_39_reg_3376;
    select_ln340_11_fu_2795_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_23_fu_2779_p2(0) = '1') else 
        p_Val2_44_reg_3407;
    select_ln340_1_fu_1478_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_3_fu_1461_p2(0) = '1') else 
        p_Val2_10_reg_3085;
    select_ln340_2_fu_860_p3 <= 
        ap_const_lv17_1FFFF when (overflow_2_fu_855_p2(0) = '1') else 
        trunc_ln_reg_2904;
    select_ln340_4_fu_1028_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_6_fu_1011_p2(0) = '1') else 
        p_Val2_15_fu_890_p3;
    select_ln340_5_fu_1675_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_9_reg_3181(0) = '1') else 
        p_Val2_18_reg_3155;
    select_ln340_6_fu_1755_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_fu_1737_p2(0) = '1') else 
        p_Val2_21_fu_1712_p2;
    select_ln340_7_fu_2007_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_13_fu_1989_p2(0) = '1') else 
        p_Val2_29_fu_1918_p2;
    select_ln340_8_fu_2091_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_15_fu_2073_p2(0) = '1') else 
        p_Val2_33_reg_3225;
    select_ln340_9_fu_2689_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_17_reg_3371(0) = '1') else 
        p_Val2_36_reg_3345;
    select_ln340_fu_1121_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_reg_3029(0) = '1') else 
        p_Val2_6_reg_3008;
    select_ln388_1_fu_1485_p3 <= 
        ap_const_lv18_20000 when (underflow_1_fu_1456_p2(0) = '1') else 
        p_Val2_10_reg_3085;
    select_ln388_2_fu_1036_p3 <= 
        ap_const_lv18_20000 when (underflow_2_fu_1006_p2(0) = '1') else 
        p_Val2_15_fu_890_p3;
    select_ln388_3_fu_1681_p3 <= 
        ap_const_lv18_20000 when (underflow_3_reg_3176(0) = '1') else 
        p_Val2_18_reg_3155;
    select_ln388_4_fu_1763_p3 <= 
        ap_const_lv18_20000 when (underflow_4_fu_1731_p2(0) = '1') else 
        p_Val2_21_fu_1712_p2;
    select_ln388_5_fu_2015_p3 <= 
        ap_const_lv18_20000 when (underflow_5_fu_1983_p2(0) = '1') else 
        p_Val2_29_fu_1918_p2;
    select_ln388_6_fu_2098_p3 <= 
        ap_const_lv18_20000 when (underflow_6_fu_2068_p2(0) = '1') else 
        p_Val2_33_reg_3225;
    select_ln388_7_fu_2695_p3 <= 
        ap_const_lv18_20000 when (underflow_7_reg_3366(0) = '1') else 
        p_Val2_36_reg_3345;
    select_ln388_8_fu_2724_p3 <= 
        ap_const_lv18_20000 when (underflow_8_reg_3397(0) = '1') else 
        p_Val2_39_reg_3376;
    select_ln388_9_fu_2802_p3 <= 
        ap_const_lv18_20000 when (underflow_9_fu_2774_p2(0) = '1') else 
        p_Val2_44_reg_3407;
    select_ln388_fu_1127_p3 <= 
        ap_const_lv18_20000 when (underflow_reg_3024(0) = '1') else 
        p_Val2_6_reg_3008;
        sext_ln1118_1_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_385_p3),36));

        sext_ln1118_2_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_461_p3),35));

        sext_ln1118_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_373_p3),36));

        sext_ln415_fu_1072_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_fu_1066_p2),18));

        sext_ln703_10_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V_reg_3249),19));

        sext_ln703_11_fu_2190_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_V_reg_3243),19));

        sext_ln703_2_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y0_V_fu_1771_p3),20));

        sext_ln703_6_fu_1828_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_p_Val2_24_phi_fu_321_p4),19));

        sext_ln703_8_fu_1891_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_23_reg_305),20));

    sext_ln703_fu_508_p0 <= im_V;
        sext_ln703_fu_508_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_508_p0),19));

        sext_ln718_fu_1059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_2_fu_1052_p3),16));

        sext_ln728_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_449_p3),36));

    shl_ln1118_1_fu_385_p3 <= (zoom_factor_V & ap_const_lv15_0);
    shl_ln1118_2_fu_461_p3 <= (zoom_factor_V & ap_const_lv16_0);
    shl_ln1118_3_fu_585_p3 <= (p_Val2_1_fu_577_p3 & ap_const_lv5_0);
    shl_ln1118_4_fu_609_p3 <= (p_Val2_1_fu_577_p3 & ap_const_lv3_0);
    shl_ln1_fu_373_p3 <= (zoom_factor_V & ap_const_lv17_0);
    tmp_10_i_fu_881_p4 <= r_V_16_reg_2948(32 downto 16);
    tmp_13_fu_488_p3 <= r_V_16_fu_473_p2(33 downto 33);
    tmp_16_fu_659_p3 <= add_ln1193_fu_629_p2(14 downto 14);
    tmp_17_fu_1076_p3 <= p_Val2_3_fu_1066_p2(15 downto 15);
    tmp_19_fu_704_p3 <= p_Val2_6_fu_699_p2(17 downto 17);
    tmp_1_fu_555_p4 <= p_Val2_s_reg_283(9 downto 3);
    tmp_23_fu_1274_p3 <= p_Val2_10_fu_1268_p2(17 downto 17);
    tmp_25_fu_1340_p3 <= ret_V_9_fu_1223_p2(33 downto 33);
    tmp_26_fu_1187_p3 <= p_Val2_13_fu_1181_p2(17 downto 17);
    tmp_28_fu_898_p3 <= r_V_16_reg_2948(32 downto 32);
    tmp_33_fu_1536_p3 <= p_Val2_18_fu_1530_p2(17 downto 17);
    tmp_35_fu_1582_p3 <= r_V_17_reg_3119(33 downto 33);
    tmp_38_fu_1812_p4 <= ret_V_fu_1806_p2(18 downto 17);
    tmp_3_fu_1318_p4 <= ret_V_9_fu_1223_p2(35 downto 33);
    tmp_3_i_fu_667_p3 <= (tmp_16_fu_659_p3 & trunc_ln718_fu_655_p1);
    tmp_45_fu_2267_p3 <= p_Val2_36_fu_2261_p2(17 downto 17);
    tmp_47_fu_2313_p3 <= r_V_18_reg_3255(33 downto 33);
    tmp_4_fu_840_p4 <= v_assign(9 downto 3);
    tmp_50_fu_2433_p3 <= p_Val2_39_fu_2427_p2(17 downto 17);
    tmp_52_fu_2479_p3 <= r_V_19_reg_3285(33 downto 33);
    tmp_55_fu_2599_p3 <= p_Val2_44_fu_2593_p2(17 downto 17);
    tmp_57_fu_2642_p3 <= r_V_20_reg_3315(33 downto 33);
    tmp_6_fu_923_p4 <= r_V_16_reg_2948(34 downto 33);
    tmp_7_fu_1931_p4 <= ret_V_13_fu_1905_p2(19 downto 18);
    tmp_9_fu_429_p3 <= r_V_13_fu_397_p2(33 downto 33);
    tmp_fu_1302_p4 <= ret_V_9_fu_1223_p2(35 downto 34);
    tmp_last_V_fu_347_p2 <= "1" when (v_assign = ap_const_lv10_31F) else "0";
    tmp_user_V_fu_529_p2 <= "1" when (or_ln33_fu_524_p2 = ap_const_lv10_0) else "0";
    trunc_ln1118_1_fu_617_p1 <= p_Val2_1_fu_577_p3(12 - 1 downto 0);
    trunc_ln1118_2_fu_597_p3 <= (trunc_ln1118_fu_593_p1 & ap_const_lv5_0);
    trunc_ln1118_3_fu_621_p3 <= (trunc_ln1118_1_fu_617_p1 & ap_const_lv3_0);
    trunc_ln1118_fu_593_p1 <= p_Val2_1_fu_577_p3(10 - 1 downto 0);
    trunc_ln1192_1_fu_1844_p1 <= ret_V_14_fu_1838_p2(18 - 1 downto 0);
    trunc_ln1192_fu_1901_p1 <= ret_V_12_fu_1895_p2(18 - 1 downto 0);
    trunc_ln414_1_fu_1153_p1 <= r_V_15_fu_2828_p2(15 - 1 downto 0);
    trunc_ln414_2_fu_1387_p1 <= r_V_17_fu_2843_p2(15 - 1 downto 0);
    trunc_ln414_3_fu_2123_p1 <= r_V_18_fu_2853_p2(15 - 1 downto 0);
    trunc_ln414_4_fu_2160_p1 <= r_V_19_fu_2863_p2(15 - 1 downto 0);
    trunc_ln414_5_fu_2210_p1 <= r_V_20_fu_2873_p2(15 - 1 downto 0);
    trunc_ln414_fu_1162_p1 <= r_V_14_fu_2836_p2(15 - 1 downto 0);
    trunc_ln708_2_fu_1052_p3 <= (ap_const_lv7_40 & tmp_s_reg_2998);
    trunc_ln718_1_fu_681_p1 <= r_V_13_reg_2909(14 - 1 downto 0);
    trunc_ln718_2_fu_867_p1 <= r_V_16_reg_2948(14 - 1 downto 0);
    trunc_ln718_fu_655_p1 <= r_V_12_fu_639_p2(14 - 1 downto 0);
    trunc_ln746_1_fu_539_p3 <= (trunc_ln746_2_fu_535_p1 & ap_const_lv15_0);
    trunc_ln746_2_fu_535_p1 <= p_Val2_s_reg_283(2 - 1 downto 0);
    trunc_ln746_fu_361_p1 <= v_assign(2 - 1 downto 0);
    trunc_ln_fu_365_p3 <= (trunc_ln746_fu_361_p1 & ap_const_lv15_0);
    underflow_1_fu_1456_p2 <= (xor_ln786_1_fu_1450_p2 and p_Result_5_reg_3079);
    underflow_2_fu_1006_p2 <= (xor_ln786_2_fu_1000_p2 and p_Result_10_reg_2958);
    underflow_3_fu_1655_p2 <= (xor_ln786_3_fu_1649_p2 and p_Result_13_reg_3126);
    underflow_4_fu_1731_p2 <= (xor_ln786_4_fu_1725_p2 and p_Result_16_fu_1704_p3);
    underflow_5_fu_1983_p2 <= (p_Result_18_fu_1910_p3 and or_ln786_2_fu_1977_p2);
    underflow_6_fu_2068_p2 <= (p_Result_20_reg_3219 and or_ln786_3_fu_2062_p2);
    underflow_7_fu_2386_p2 <= (xor_ln786_7_fu_2380_p2 and p_Result_22_reg_3262);
    underflow_8_fu_2552_p2 <= (xor_ln786_8_fu_2546_p2 and p_Result_25_reg_3292);
    underflow_9_fu_2774_p2 <= (xor_ln786_9_fu_2768_p2 and p_Result_28_reg_3322);
    underflow_fu_829_p2 <= (xor_ln786_fu_823_p2 and p_Result_2_reg_2916);
    x0_V_fu_1492_p3 <= 
        select_ln340_1_fu_1478_p3 when (or_ln340_4_fu_1472_p2(0) = '1') else 
        select_ln388_1_fu_1485_p3;
    x_V_fu_2105_p3 <= 
        select_ln340_8_fu_2091_p3 when (or_ln340_16_fu_2085_p2(0) = '1') else 
        select_ln388_6_fu_2098_p3;
    xor_ln340_1_fu_1743_p2 <= (p_Result_16_fu_1704_p3 xor ap_const_lv1_1);
    xor_ln340_2_fu_1995_p2 <= (underflow_5_fu_1983_p2 xor ap_const_lv1_1);
    xor_ln340_3_fu_2079_p2 <= (underflow_6_fu_2068_p2 xor ap_const_lv1_1);
    xor_ln340_fu_1737_p2 <= (p_Result_17_fu_1717_p3 xor p_Result_16_fu_1704_p3);
    xor_ln416_1_fu_1282_p2 <= (tmp_23_fu_1274_p3 xor ap_const_lv1_1);
    xor_ln416_3_fu_905_p2 <= (tmp_28_fu_898_p3 xor ap_const_lv1_1);
    xor_ln416_4_fu_1544_p2 <= (tmp_33_fu_1536_p3 xor ap_const_lv1_1);
    xor_ln416_5_fu_2275_p2 <= (tmp_45_fu_2267_p3 xor ap_const_lv1_1);
    xor_ln416_6_fu_2441_p2 <= (tmp_50_fu_2433_p3 xor ap_const_lv1_1);
    xor_ln416_7_fu_2607_p2 <= (tmp_55_fu_2599_p3 xor ap_const_lv1_1);
    xor_ln416_fu_712_p2 <= (tmp_19_fu_704_p3 xor ap_const_lv1_1);
    xor_ln779_1_fu_496_p2 <= (tmp_13_fu_488_p3 xor ap_const_lv1_1);
    xor_ln779_2_fu_1348_p2 <= (tmp_25_fu_1340_p3 xor ap_const_lv1_1);
    xor_ln779_3_fu_1589_p2 <= (tmp_35_fu_1582_p3 xor ap_const_lv1_1);
    xor_ln779_4_fu_2320_p2 <= (tmp_47_fu_2313_p3 xor ap_const_lv1_1);
    xor_ln779_5_fu_2486_p2 <= (tmp_52_fu_2479_p3 xor ap_const_lv1_1);
    xor_ln779_6_fu_2649_p2 <= (tmp_57_fu_2642_p3 xor ap_const_lv1_1);
    xor_ln779_fu_437_p2 <= (tmp_9_fu_429_p3 xor ap_const_lv1_1);
    xor_ln785_10_fu_2345_p2 <= (deleted_zeros_4_fu_2305_p3 xor ap_const_lv1_1);
    xor_ln785_11_fu_2357_p2 <= (p_Result_22_reg_3262 xor ap_const_lv1_1);
    xor_ln785_12_fu_2511_p2 <= (deleted_zeros_5_fu_2471_p3 xor ap_const_lv1_1);
    xor_ln785_13_fu_2523_p2 <= (p_Result_25_reg_3292 xor ap_const_lv1_1);
    xor_ln785_14_fu_2747_p2 <= (deleted_zeros_6_fu_2738_p3 xor ap_const_lv1_1);
    xor_ln785_15_fu_2669_p2 <= (p_Result_28_reg_3322 xor ap_const_lv1_1);
    xor_ln785_1_fu_502_p2 <= (p_Result_10_fu_480_p3 xor ap_const_lv1_1);
    xor_ln785_2_fu_794_p2 <= (deleted_zeros_fu_767_p3 xor ap_const_lv1_1);
    xor_ln785_3_fu_1423_p2 <= (deleted_zeros_1_fu_1414_p3 xor ap_const_lv1_1);
    xor_ln785_4_fu_1434_p2 <= (p_Result_5_reg_3079 xor ap_const_lv1_1);
    xor_ln785_5_fu_971_p2 <= (deleted_zeros_2_fu_944_p3 xor ap_const_lv1_1);
    xor_ln785_6_fu_1614_p2 <= (deleted_zeros_3_fu_1574_p3 xor ap_const_lv1_1);
    xor_ln785_7_fu_1626_p2 <= (p_Result_13_reg_3126 xor ap_const_lv1_1);
    xor_ln785_8_fu_1953_p2 <= (p_Result_18_fu_1910_p3 xor ap_const_lv1_1);
    xor_ln785_9_fu_2041_p2 <= (p_Result_20_reg_3219 xor ap_const_lv1_1);
    xor_ln785_fu_443_p2 <= (p_Result_2_fu_403_p3 xor ap_const_lv1_1);
    xor_ln786_1_fu_1450_p2 <= (or_ln786_4_fu_1445_p2 xor ap_const_lv1_1);
    xor_ln786_2_fu_1000_p2 <= (or_ln786_6_fu_994_p2 xor ap_const_lv1_1);
    xor_ln786_3_fu_1649_p2 <= (or_ln786_7_fu_1643_p2 xor ap_const_lv1_1);
    xor_ln786_4_fu_1725_p2 <= (p_Result_17_fu_1717_p3 xor ap_const_lv1_1);
    xor_ln786_5_fu_1965_p2 <= (p_Result_19_fu_1923_p3 xor ap_const_lv1_1);
    xor_ln786_6_fu_2052_p2 <= (p_Result_21_reg_3231 xor ap_const_lv1_1);
    xor_ln786_7_fu_2380_p2 <= (or_ln786_8_fu_2374_p2 xor ap_const_lv1_1);
    xor_ln786_8_fu_2546_p2 <= (or_ln786_9_fu_2540_p2 xor ap_const_lv1_1);
    xor_ln786_9_fu_2768_p2 <= (or_ln786_10_fu_2763_p2 xor ap_const_lv1_1);
    xor_ln786_fu_823_p2 <= (or_ln786_fu_817_p2 xor ap_const_lv1_1);
    y0_V_fu_1771_p3 <= 
        select_ln340_6_fu_1755_p3 when (or_ln340_12_fu_1749_p2(0) = '1') else 
        select_ln388_4_fu_1763_p3;
    y_V_fu_2023_p3 <= 
        select_ln340_7_fu_2007_p3 when (or_ln340_14_fu_2001_p2(0) = '1') else 
        select_ln388_5_fu_2015_p3;
    zext_ln1118_1_fu_635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1118_4_fu_609_p3),23));
    zext_ln1118_fu_605_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1118_3_fu_585_p3),23));
    zext_ln415_1_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln414_fu_690_p2),18));
    zext_ln415_2_fu_1264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_fu_1258_p2),18));
    zext_ln415_3_fu_1177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln414_8_fu_1172_p2),18));
    zext_ln415_4_fu_1526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_1_fu_1521_p2),18));
    zext_ln415_5_fu_2257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_2_fu_2252_p2),18));
    zext_ln415_6_fu_2423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_3_fu_2418_p2),18));
    zext_ln415_7_fu_2589_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_4_fu_2584_p2),18));
    zext_ln415_fu_1063_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln414_2_reg_3003),16));
    zsquare_V_fu_2809_p3 <= 
        select_ln340_11_fu_2795_p3 when (or_ln340_25_fu_2789_p2(0) = '1') else 
        select_ln388_9_fu_2802_p3;
end behav;
