// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_rxCheckTCPchecksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxEng_dataBuffer1_V_dout,
        rxEng_dataBuffer1_V_empty_n,
        rxEng_dataBuffer1_V_read,
        rxEng_dataBuffer2_V_din,
        rxEng_dataBuffer2_V_full_n,
        rxEng_dataBuffer2_V_write,
        rxEng_tcpValidFifo_V_din,
        rxEng_tcpValidFifo_V_full_n,
        rxEng_tcpValidFifo_V_write,
        rxEng_metaDataFifo_V_din,
        rxEng_metaDataFifo_V_full_n,
        rxEng_metaDataFifo_V_write,
        rxEng2portTable_check_req_V_V_din,
        rxEng2portTable_check_req_V_V_full_n,
        rxEng2portTable_check_req_V_V_write,
        rxEng_tupleBuffer_V_din,
        rxEng_tupleBuffer_V_full_n,
        rxEng_tupleBuffer_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_3 = 16'b11;
parameter    ap_const_lv16_2 = 16'b10;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv3_4 = 3'b100;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv8_FE = 8'b11111110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv17_1FFFF = 17'b11111111111111111;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [72:0] rxEng_dataBuffer1_V_dout;
input   rxEng_dataBuffer1_V_empty_n;
output   rxEng_dataBuffer1_V_read;
output  [72:0] rxEng_dataBuffer2_V_din;
input   rxEng_dataBuffer2_V_full_n;
output   rxEng_dataBuffer2_V_write;
output  [0:0] rxEng_tcpValidFifo_V_din;
input   rxEng_tcpValidFifo_V_full_n;
output   rxEng_tcpValidFifo_V_write;
output  [99:0] rxEng_metaDataFifo_V_din;
input   rxEng_metaDataFifo_V_full_n;
output   rxEng_metaDataFifo_V_write;
output  [15:0] rxEng2portTable_check_req_V_V_din;
input   rxEng2portTable_check_req_V_V_full_n;
output   rxEng2portTable_check_req_V_V_write;
output  [95:0] rxEng_tupleBuffer_V_din;
input   rxEng_tupleBuffer_V_full_n;
output   rxEng_tupleBuffer_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng_dataBuffer1_V_read;
reg[72:0] rxEng_dataBuffer2_V_din;
reg rxEng_dataBuffer2_V_write;
reg[0:0] rxEng_tcpValidFifo_V_din;
reg rxEng_tcpValidFifo_V_write;
reg rxEng_metaDataFifo_V_write;
reg rxEng2portTable_check_req_V_V_write;
reg rxEng_tupleBuffer_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [0:0] brmerge_fu_493_p2;
reg    ap_sig_bdd_51;
reg   [0:0] brmerge_reg_1850;
reg   [15:0] t_V_reg_1898;
reg   [0:0] tmp_107_reg_1906;
reg   [0:0] tmp_111_reg_1910;
reg   [0:0] csa_shift_load_reg_1902;
reg   [0:0] csa_wasLast_load_reg_1846;
reg   [0:0] tmp_s_reg_1923;
reg    ap_sig_bdd_101;
reg   [0:0] ap_reg_ppstg_brmerge_reg_1850_pp0_it1;
reg   [0:0] ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1;
reg   [0:0] csa_checkChecksum_load_reg_1836;
reg   [0:0] ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1;
reg   [2:0] csa_cc_state_V_load_reg_1919;
reg   [2:0] ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1;
reg   [0:0] tmp_115_reg_1959;
reg   [0:0] tmp_117_reg_1963;
reg   [0:0] tmp_116_reg_1967;
reg    ap_sig_bdd_161;
reg   [0:0] csa_checkChecksum = 1'b0;
reg   [15:0] csa_meta_length_V = 16'b0000000000000000;
reg   [35:0] halfWord_V = 36'b000000000000000000000000000000000000;
reg   [16:0] csa_tcp_sums_V_0 = 17'b00000000000000000;
reg   [15:0] csa_tcp_sums_V_1 = 16'b0000000000000000;
reg   [15:0] csa_tcp_sums_V_2 = 16'b0000000000000000;
reg   [15:0] csa_tcp_sums_V_3 = 16'b0000000000000000;
reg   [0:0] csa_wasLast = 1'b0;
reg   [15:0] csa_wordCount_V = 16'b0000000000000000;
reg   [7:0] csa_dataOffset_V = 8'b11111111;
reg   [0:0] csa_shift = 1'b0;
reg   [31:0] csa_sessionTuple_srcIp_V = 32'b00000000000000000000000000000000;
reg   [31:0] csa_sessionTuple_dstIp_V = 32'b00000000000000000000000000000000;
reg   [15:0] csa_sessionTuple_srcPort_V = 16'b0000000000000000;
reg   [15:0] csa_sessionTuple_dstPort_V = 16'b0000000000000000;
reg   [15:0] csa_port_V = 16'b0000000000000000;
reg   [31:0] csa_meta_seqNumb_V = 32'b00000000000000000000000000000000;
reg   [31:0] csa_meta_ackNumb_V = 32'b00000000000000000000000000000000;
reg   [0:0] csa_meta_ack_V = 1'b0;
reg   [0:0] csa_meta_rst_V = 1'b0;
reg   [0:0] csa_meta_syn_V = 1'b0;
reg   [0:0] csa_meta_fin_V = 1'b0;
reg   [15:0] csa_meta_winSize_V = 16'b0000000000000000;
reg   [2:0] csa_cc_state_V = 3'b000;
wire   [0:0] csa_checkChecksum_load_load_fu_475_p1;
reg   [15:0] tmp_length_V_reg_1840;
reg   [15:0] ap_reg_ppstg_tmp_length_V_reg_1840_pp0_it1;
wire   [0:0] csa_wasLast_load_load_fu_483_p1;
reg   [72:0] tmp85_reg_1854;
wire   [15:0] t_V_load_fu_512_p1;
wire   [0:0] csa_shift_load_load_fu_520_p1;
wire   [0:0] tmp_107_fu_614_p2;
wire   [0:0] tmp_111_fu_620_p2;
wire   [0:0] grp_fu_390_p2;
reg   [0:0] tmp_last_V_reg_1914;
wire   [2:0] csa_cc_state_V_load_load_fu_681_p1;
wire   [0:0] tmp_s_fu_721_p2;
wire   [0:0] tmp_119_fu_1034_p2;
wire   [0:0] tmp_391_fu_1040_p3;
wire   [0:0] tmp_377_1_fu_1171_p2;
wire   [0:0] tmp_401_fu_1177_p3;
wire   [0:0] tmp_377_2_fu_1294_p2;
wire   [0:0] tmp_410_fu_1300_p3;
wire   [0:0] tmp_377_3_fu_1417_p2;
wire   [0:0] tmp_419_fu_1423_p3;
wire   [0:0] tmp_115_fu_1535_p2;
wire   [0:0] grp_fu_470_p2;
wire   [0:0] currWord_last_V_fu_499_p3;
wire   [0:0] ap_reg_phiprechg_tmp_118_reg_349pp0_it0;
reg   [0:0] tmp_118_phi_fu_352_p16;
wire   [15:0] ap_reg_phiprechg_csa_wordCount_V_new_reg_371pp0_it0;
reg   [15:0] csa_wordCount_V_new_phi_fu_374_p4;
wire   [15:0] tmp_124_fu_650_p2;
wire   [72:0] tmp_2_fu_983_p6;
wire   [72:0] tmp_3_fu_1741_p5;
wire   [15:0] tmp_109_fu_556_p2;
wire   [15:0] p_Result_s_118_fu_588_p3;
wire   [35:0] p_Result_37_fu_997_p3;
wire   [35:0] p_Result_35_fu_1011_p3;
wire   [16:0] p_30_cast_fu_1090_p1;
wire   [16:0] p_29_cast_fu_1152_p1;
wire   [16:0] p_s_fu_1565_p2;
wire   [16:0] p_21_cast_fu_1605_p1;
wire   [16:0] p_19_cast_fu_1649_p1;
wire   [16:0] p_15_cast_fu_1709_p1;
wire   [15:0] tmp_405_fu_1218_p2;
wire   [15:0] tmp_400_fu_1273_p2;
wire   [15:0] tmp_376_fu_1675_p2;
wire   [15:0] tmp_414_fu_1341_p2;
wire   [15:0] tmp_409_fu_1396_p2;
wire   [15:0] tmp_423_fu_1464_p2;
wire   [15:0] tmp_418_fu_1519_p2;
wire   [0:0] tmp_125_fu_657_p2;
wire   [7:0] p_2_fu_534_p1;
wire   [7:0] tmp_110_fu_638_p2;
wire   [31:0] tmp_358_fu_952_p1;
wire   [31:0] grp_fu_416_p4;
wire   [31:0] p_Result_22_fu_844_p5;
wire   [31:0] p_Result_27_fu_898_p5;
wire   [15:0] p_Result_31_fu_818_p3;
wire   [0:0] grp_fu_382_p3;
wire   [0:0] tmp_not_fu_487_p0;
wire   [0:0] tmp_not_fu_487_p2;
wire   [3:0] p_Result_28_fu_524_p4;
wire   [5:0] tmp_108_fu_544_p3;
wire   [15:0] tmp_171_cast_fu_552_p1;
wire   [7:0] p_Result_16_fu_578_p4;
wire   [7:0] p_Result_15_fu_568_p4;
wire   [7:0] grp_fu_407_p4;
wire   [7:0] grp_fu_398_p4;
wire   [7:0] tmp_359_fu_841_p1;
wire   [7:0] p_Result_21_fu_832_p4;
wire   [7:0] p_Result_26_fu_889_p4;
wire   [7:0] p_Result_25_fu_880_p4;
wire   [7:0] p_Result_24_fu_871_p4;
wire   [7:0] p_Result_23_fu_862_p4;
wire   [3:0] p_Result_38_fu_974_p4;
wire   [3:0] grp_fu_425_p4;
wire   [31:0] tmp_384_fu_971_p1;
wire   [31:0] tmp_383_fu_967_p1;
wire   [3:0] grp_fu_434_p4;
wire   [1:0] p_Result_41_fu_1025_p4;
wire   [7:0] tmp_392_fu_1047_p1;
wire   [15:0] p_Result_44_fu_1050_p3;
wire   [16:0] tmp_122_fu_1058_p1;
wire   [16:0] tmp_123_fu_1062_p2;
wire   [0:0] tmp_393_fu_1068_p3;
wire   [15:0] tmp_395_fu_1080_p1;
wire   [15:0] tmp_394_fu_1076_p1;
wire   [15:0] tmp_396_fu_1084_p2;
wire   [7:0] tmp_386_fu_1109_p1;
wire   [7:0] p_Result_42_fu_1100_p4;
wire   [15:0] p_Result_43_fu_1112_p3;
wire   [16:0] tmp_120_fu_1120_p1;
wire   [16:0] tmp_121_fu_1124_p2;
wire   [0:0] tmp_387_fu_1130_p3;
wire   [15:0] tmp_389_fu_1142_p1;
wire   [15:0] tmp_388_fu_1138_p1;
wire   [15:0] tmp_390_fu_1146_p2;
wire   [1:0] p_Result_435_1_fu_1162_p4;
wire   [7:0] grp_fu_443_p4;
wire   [15:0] p_Result_442_1_fu_1184_p3;
wire   [16:0] extLd_fu_746_p1;
wire   [16:0] tmp_386_1_fu_1192_p1;
wire   [16:0] tmp_387_1_fu_1196_p2;
wire   [0:0] tmp_402_fu_1202_p3;
wire   [15:0] tmp_404_fu_1214_p1;
wire   [15:0] tmp_403_fu_1210_p1;
wire   [7:0] p_Result_436_1_fu_1230_p4;
wire   [15:0] p_Result_439_1_fu_1239_p3;
wire   [16:0] tmp_380_1_fu_1247_p1;
wire   [16:0] tmp_381_1_fu_1251_p2;
wire   [0:0] tmp_397_fu_1257_p3;
wire   [15:0] tmp_399_fu_1269_p1;
wire   [15:0] tmp_398_fu_1265_p1;
wire   [1:0] p_Result_435_2_fu_1285_p4;
wire   [7:0] grp_fu_452_p4;
wire   [15:0] p_Result_442_2_fu_1307_p3;
wire   [16:0] extLd1_fu_754_p1;
wire   [16:0] tmp_386_2_fu_1315_p1;
wire   [16:0] tmp_387_2_fu_1319_p2;
wire   [0:0] tmp_411_fu_1325_p3;
wire   [15:0] tmp_413_fu_1337_p1;
wire   [15:0] tmp_412_fu_1333_p1;
wire   [7:0] p_Result_436_2_fu_1353_p4;
wire   [15:0] p_Result_439_2_fu_1362_p3;
wire   [16:0] tmp_380_2_fu_1370_p1;
wire   [16:0] tmp_381_2_fu_1374_p2;
wire   [0:0] tmp_406_fu_1380_p3;
wire   [15:0] tmp_408_fu_1392_p1;
wire   [15:0] tmp_407_fu_1388_p1;
wire   [1:0] p_Result_435_3_fu_1408_p4;
wire   [7:0] grp_fu_461_p4;
wire   [15:0] p_Result_442_3_fu_1430_p3;
wire   [16:0] extLd2_fu_762_p1;
wire   [16:0] tmp_386_3_fu_1438_p1;
wire   [16:0] tmp_387_3_fu_1442_p2;
wire   [0:0] tmp_420_fu_1448_p3;
wire   [15:0] tmp_422_fu_1460_p1;
wire   [15:0] tmp_421_fu_1456_p1;
wire   [7:0] p_Result_436_3_fu_1476_p4;
wire   [15:0] p_Result_439_3_fu_1485_p3;
wire   [16:0] tmp_380_3_fu_1493_p1;
wire   [16:0] tmp_381_3_fu_1497_p2;
wire   [0:0] tmp_415_fu_1503_p3;
wire   [15:0] tmp_417_fu_1515_p1;
wire   [15:0] tmp_416_fu_1511_p1;
wire   [15:0] tmp_381_fu_1531_p1;
wire   [16:0] tmp_114_fu_1577_p2;
wire   [0:0] tmp_377_fu_1583_p3;
wire   [15:0] tmp_379_fu_1595_p1;
wire   [15:0] tmp_378_fu_1591_p1;
wire   [15:0] tmp_380_fu_1599_p2;
wire   [16:0] tmp_112_fu_1615_p2;
wire   [0:0] tmp_369_fu_1627_p3;
wire   [15:0] tmp_371_fu_1639_p1;
wire   [15:0] tmp_370_fu_1635_p1;
wire   [15:0] tmp_372_fu_1643_p2;
wire   [16:0] tmp_113_fu_1621_p2;
wire   [0:0] tmp_373_fu_1659_p3;
wire   [15:0] tmp_375_fu_1671_p1;
wire   [15:0] tmp_374_fu_1667_p1;
wire   [0:0] tmp_365_fu_1687_p3;
wire   [15:0] tmp_367_fu_1699_p1;
wire   [15:0] tmp_366_fu_1695_p1;
wire   [15:0] tmp_368_fu_1703_p2;
wire   [31:0] tmp_364_fu_1737_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_1199;
reg    ap_sig_bdd_338;
reg    ap_sig_bdd_372;
reg    ap_sig_bdd_168;
reg    ap_sig_bdd_1208;
reg    ap_sig_bdd_1210;
reg    ap_sig_bdd_348;
reg    ap_sig_bdd_388;
reg    ap_sig_bdd_392;
reg    ap_sig_bdd_292;
reg    ap_sig_bdd_398;
reg    ap_sig_bdd_403;
reg    ap_sig_bdd_408;
reg    ap_sig_bdd_412;
reg    ap_sig_bdd_351;
reg    ap_sig_bdd_419;
reg    ap_sig_bdd_423;
reg    ap_sig_bdd_431;
reg    ap_sig_bdd_435;
reg    ap_sig_bdd_442;
reg    ap_sig_bdd_446;
reg    ap_sig_bdd_253;
reg    ap_sig_bdd_454;
reg    ap_sig_bdd_1237;
reg    ap_sig_bdd_1236;
reg    ap_sig_bdd_86;
reg    ap_sig_bdd_89;
reg    ap_sig_bdd_98;
reg    ap_sig_bdd_1245;
reg    ap_sig_bdd_1247;
reg    ap_sig_bdd_1244;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1199) begin
        if ((ap_const_lv3_0 == csa_cc_state_V_load_load_fu_681_p1)) begin
            csa_cc_state_V <= ap_const_lv3_1;
        end else if ((csa_cc_state_V_load_load_fu_681_p1 == ap_const_lv3_1)) begin
            csa_cc_state_V <= ap_const_lv3_2;
        end else if ((csa_cc_state_V_load_load_fu_681_p1 == ap_const_lv3_2)) begin
            csa_cc_state_V <= ap_const_lv3_3;
        end else if ((csa_cc_state_V_load_load_fu_681_p1 == ap_const_lv3_3)) begin
            csa_cc_state_V <= ap_const_lv3_4;
        end else if ((ap_const_lv3_4 == csa_cc_state_V_load_load_fu_681_p1)) begin
            csa_cc_state_V <= ap_const_lv3_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_168) begin
        if (ap_sig_bdd_372) begin
            csa_checkChecksum <= ap_const_lv1_0;
        end else if (ap_sig_bdd_338) begin
            csa_checkChecksum <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_348) begin
        if (ap_sig_bdd_1210) begin
            csa_dataOffset_V <= tmp_110_fu_638_p2;
        end else if (ap_sig_bdd_1208) begin
            csa_dataOffset_V <= ap_const_lv8_5;
        end else if ((ap_const_lv16_0 == t_V_load_fu_512_p1)) begin
            csa_dataOffset_V <= ap_const_lv8_FF;
        end else if ((ap_const_lv16_3 == t_V_load_fu_512_p1)) begin
            csa_dataOffset_V <= p_2_fu_534_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_348) begin
        if ((ap_const_lv16_1 == t_V_load_fu_512_p1)) begin
            csa_meta_length_V <= p_Result_s_118_fu_588_p3;
        end else if ((ap_const_lv16_3 == t_V_load_fu_512_p1)) begin
            csa_meta_length_V <= tmp_109_fu_556_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_348) begin
        if (ap_sig_bdd_1208) begin
            csa_shift <= ap_const_lv1_1;
        end else if ((ap_const_lv16_0 == t_V_load_fu_512_p1)) begin
            csa_shift <= ap_const_lv1_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_351) begin
        if (ap_sig_bdd_412) begin
            csa_tcp_sums_V_0 <= p_15_cast_fu_1709_p1;
        end else if (ap_sig_bdd_408) begin
            csa_tcp_sums_V_0 <= p_19_cast_fu_1649_p1;
        end else if (ap_sig_bdd_403) begin
            csa_tcp_sums_V_0 <= p_21_cast_fu_1605_p1;
        end else if (ap_sig_bdd_398) begin
            csa_tcp_sums_V_0 <= p_s_fu_1565_p2;
        end else if (ap_sig_bdd_292) begin
            csa_tcp_sums_V_0 <= ap_const_lv17_0;
        end else if (ap_sig_bdd_392) begin
            csa_tcp_sums_V_0 <= p_29_cast_fu_1152_p1;
        end else if (ap_sig_bdd_388) begin
            csa_tcp_sums_V_0 <= p_30_cast_fu_1090_p1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_351) begin
        if (ap_sig_bdd_412) begin
            csa_tcp_sums_V_1 <= csa_tcp_sums_V_1;
        end else if (ap_sig_bdd_408) begin
            csa_tcp_sums_V_1 <= tmp_376_fu_1675_p2;
        end else if (ap_sig_bdd_292) begin
            csa_tcp_sums_V_1 <= ap_const_lv16_0;
        end else if (ap_sig_bdd_423) begin
            csa_tcp_sums_V_1 <= tmp_400_fu_1273_p2;
        end else if (ap_sig_bdd_419) begin
            csa_tcp_sums_V_1 <= tmp_405_fu_1218_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_351) begin
        if (ap_sig_bdd_412) begin
            csa_tcp_sums_V_2 <= csa_tcp_sums_V_2;
        end else if (ap_sig_bdd_292) begin
            csa_tcp_sums_V_2 <= ap_const_lv16_0;
        end else if (ap_sig_bdd_435) begin
            csa_tcp_sums_V_2 <= tmp_409_fu_1396_p2;
        end else if (ap_sig_bdd_431) begin
            csa_tcp_sums_V_2 <= tmp_414_fu_1341_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_351) begin
        if (ap_sig_bdd_412) begin
            csa_tcp_sums_V_3 <= csa_tcp_sums_V_3;
        end else if (ap_sig_bdd_292) begin
            csa_tcp_sums_V_3 <= ap_const_lv16_0;
        end else if (ap_sig_bdd_446) begin
            csa_tcp_sums_V_3 <= tmp_418_fu_1519_p2;
        end else if (ap_sig_bdd_442) begin
            csa_tcp_sums_V_3 <= tmp_423_fu_1464_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_168) begin
        if (ap_sig_bdd_253) begin
            csa_wasLast <= ap_const_lv1_0;
        end else if (ap_sig_bdd_338) begin
            csa_wasLast <= tmp_125_fu_657_p2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_1236) begin
        if (~(ap_const_lv1_0 == tmp_111_reg_1910)) begin
            halfWord_V <= p_Result_35_fu_1011_p3;
        end else if (ap_sig_bdd_1237) begin
            halfWord_V <= p_Result_37_fu_997_p3;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_reg_ppstg_brmerge_reg_1850_pp0_it1 <= brmerge_reg_1850;
        ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 <= csa_cc_state_V_load_reg_1919;
        ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1 <= csa_checkChecksum_load_reg_1836;
        ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1 <= csa_wasLast_load_reg_1846;
        ap_reg_ppstg_tmp_length_V_reg_1840_pp0_it1 <= tmp_length_V_reg_1840;
        brmerge_reg_1850 <= brmerge_fu_493_p2;
        csa_checkChecksum_load_reg_1836 <= csa_checkChecksum;
        csa_wasLast_load_reg_1846 <= csa_wasLast;
        tmp_length_V_reg_1840 <= csa_meta_length_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(brmerge_fu_493_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == csa_wasLast_load_load_fu_483_p1) & ~(ap_const_lv1_0 == csa_checkChecksum_load_load_fu_475_p1))) begin
        csa_cc_state_V_load_reg_1919 <= csa_cc_state_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1850) & (t_V_reg_1898 == ap_const_lv16_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_meta_ackNumb_V <= p_Result_27_fu_898_p5;
        csa_meta_seqNumb_V <= p_Result_22_fu_844_p5;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1850) & (t_V_reg_1898 == ap_const_lv16_3) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_meta_ack_V <= tmp85_reg_1854[ap_const_lv32_C];
        csa_meta_fin_V <= tmp85_reg_1854[ap_const_lv32_8];
        csa_meta_rst_V <= tmp85_reg_1854[ap_const_lv32_A];
        csa_meta_syn_V <= tmp85_reg_1854[ap_const_lv32_9];
        csa_meta_winSize_V <= p_Result_31_fu_818_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1850) & (t_V_reg_1898 == ap_const_lv16_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_port_V <= {{tmp85_reg_1854[ap_const_lv32_3F : ap_const_lv32_30]}};
        csa_sessionTuple_dstPort_V <= {{tmp85_reg_1854[ap_const_lv32_3F : ap_const_lv32_30]}};
        csa_sessionTuple_srcPort_V <= {{tmp85_reg_1854[ap_const_lv32_2F : ap_const_lv32_20]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1850) & (t_V_reg_1898 == ap_const_lv16_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_sessionTuple_dstIp_V <= {{tmp85_reg_1854[ap_const_lv32_3F : ap_const_lv32_20]}};
        csa_sessionTuple_srcIp_V <= tmp_358_fu_952_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_shift_load_reg_1902 <= csa_shift;
        t_V_reg_1898 <= csa_wordCount_V;
        tmp85_reg_1854 <= rxEng_dataBuffer1_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        csa_wordCount_V <= csa_wordCount_V_new_phi_fu_374_p4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv16_3 == t_V_load_fu_512_p1) & ~(ap_const_lv16_2 == t_V_load_fu_512_p1) & ~(ap_const_lv16_1 == t_V_load_fu_512_p1) & ~(ap_const_lv16_0 == t_V_load_fu_512_p1))) begin
        tmp_107_reg_1906 <= tmp_107_fu_614_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv16_3 == t_V_load_fu_512_p1) & ~(ap_const_lv16_2 == t_V_load_fu_512_p1) & ~(ap_const_lv16_1 == t_V_load_fu_512_p1) & ~(ap_const_lv16_0 == t_V_load_fu_512_p1) & (ap_const_lv1_0 == tmp_107_fu_614_p2))) begin
        tmp_111_reg_1910 <= tmp_111_fu_620_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == csa_wasLast_load_reg_1846) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1836) & (csa_cc_state_V_load_reg_1919 == ap_const_lv3_4))) begin
        tmp_115_reg_1959 <= tmp_115_fu_1535_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == csa_wasLast_load_reg_1846) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1836) & (csa_cc_state_V_load_reg_1919 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_115_fu_1535_p2))) begin
        tmp_116_reg_1967 <= grp_fu_470_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == csa_wasLast_load_reg_1846) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1836) & (csa_cc_state_V_load_reg_1919 == ap_const_lv3_4) & (ap_const_lv1_0 == tmp_115_fu_1535_p2))) begin
        tmp_117_reg_1963 <= grp_fu_470_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(ap_const_lv16_3 == t_V_load_fu_512_p1) & ~(ap_const_lv16_2 == t_V_load_fu_512_p1) & ~(ap_const_lv16_1 == t_V_load_fu_512_p1) & ~(ap_const_lv16_0 == t_V_load_fu_512_p1) & (ap_const_lv1_0 == tmp_107_fu_614_p2) & (ap_const_lv1_0 == tmp_111_fu_620_p2) & ~(ap_const_lv1_0 == csa_shift_load_load_fu_520_p1))) begin
        tmp_last_V_reg_1914 <= grp_fu_390_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(brmerge_fu_493_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == csa_wasLast_load_load_fu_483_p1))) begin
        tmp_s_reg_1923 <= tmp_s_fu_721_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// csa_wordCount_V_new_phi_fu_374_p4 assign process. ///
always @ (currWord_last_V_fu_499_p3 or ap_reg_phiprechg_csa_wordCount_V_new_reg_371pp0_it0 or tmp_124_fu_650_p2 or ap_sig_bdd_454)
begin
    if (ap_sig_bdd_454) begin
        if ((ap_const_lv1_0 == currWord_last_V_fu_499_p3)) begin
            csa_wordCount_V_new_phi_fu_374_p4 = tmp_124_fu_650_p2;
        end else if (~(ap_const_lv1_0 == currWord_last_V_fu_499_p3)) begin
            csa_wordCount_V_new_phi_fu_374_p4 = ap_const_lv16_0;
        end else begin
            csa_wordCount_V_new_phi_fu_374_p4 = ap_reg_phiprechg_csa_wordCount_V_new_reg_371pp0_it0;
        end
    end else begin
        csa_wordCount_V_new_phi_fu_374_p4 = ap_reg_phiprechg_csa_wordCount_V_new_reg_371pp0_it0;
    end
end

/// rxEng2portTable_check_req_V_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1850_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 or tmp_115_reg_1959 or ap_sig_bdd_161)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_115_reg_1959) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng2portTable_check_req_V_V_write = ap_const_logic_1;
    end else begin
        rxEng2portTable_check_req_V_V_write = ap_const_logic_0;
    end
end

/// rxEng_dataBuffer1_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or brmerge_fu_493_p2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng_dataBuffer1_V_read = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer1_V_read = ap_const_logic_0;
    end
end

/// rxEng_dataBuffer2_V_din assign process. ///
always @ (tmp85_reg_1854 or tmp_2_fu_983_p6 or tmp_3_fu_1741_p5 or ap_sig_bdd_351 or ap_sig_bdd_86 or ap_sig_bdd_89 or ap_sig_bdd_98)
begin
    if (ap_sig_bdd_351) begin
        if (ap_sig_bdd_98) begin
            rxEng_dataBuffer2_V_din = tmp_3_fu_1741_p5;
        end else if (ap_sig_bdd_89) begin
            rxEng_dataBuffer2_V_din = tmp_2_fu_983_p6;
        end else if (ap_sig_bdd_86) begin
            rxEng_dataBuffer2_V_din = tmp85_reg_1854;
        end else begin
            rxEng_dataBuffer2_V_din = 'bx;
        end
    end else begin
        rxEng_dataBuffer2_V_din = 'bx;
    end
end

/// rxEng_dataBuffer2_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or brmerge_reg_1850 or t_V_reg_1898 or tmp_107_reg_1906 or tmp_111_reg_1910 or csa_shift_load_reg_1902 or csa_wasLast_load_reg_1846 or tmp_s_reg_1923 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1850) & ~(t_V_reg_1898 == ap_const_lv16_3) & ~(t_V_reg_1898 == ap_const_lv16_2) & ~(t_V_reg_1898 == ap_const_lv16_1) & ~(t_V_reg_1898 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_107_reg_1906) & (ap_const_lv1_0 == tmp_111_reg_1910) & (ap_const_lv1_0 == csa_shift_load_reg_1902) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1850) & ~(t_V_reg_1898 == ap_const_lv16_3) & ~(t_V_reg_1898 == ap_const_lv16_2) & ~(t_V_reg_1898 == ap_const_lv16_1) & ~(t_V_reg_1898 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_107_reg_1906) & (ap_const_lv1_0 == tmp_111_reg_1910) & ~(ap_const_lv1_0 == csa_shift_load_reg_1902) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == brmerge_reg_1850) & ~(ap_const_lv1_0 == csa_wasLast_load_reg_1846) & (ap_const_lv1_0 == tmp_s_reg_1923) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        rxEng_dataBuffer2_V_write = ap_const_logic_1;
    end else begin
        rxEng_dataBuffer2_V_write = ap_const_logic_0;
    end
end

/// rxEng_metaDataFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1850_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 or tmp_115_reg_1959 or ap_sig_bdd_161)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_115_reg_1959) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng_metaDataFifo_V_write = ap_const_logic_1;
    end else begin
        rxEng_metaDataFifo_V_write = ap_const_logic_0;
    end
end

/// rxEng_tcpValidFifo_V_din assign process. ///
always @ (ap_sig_bdd_1245 or ap_sig_bdd_1247 or ap_sig_bdd_1244)
begin
    if (ap_sig_bdd_1244) begin
        if (ap_sig_bdd_1247) begin
            rxEng_tcpValidFifo_V_din = ap_const_lv1_1;
        end else if (ap_sig_bdd_1245) begin
            rxEng_tcpValidFifo_V_din = ap_const_lv1_0;
        end else begin
            rxEng_tcpValidFifo_V_din = 'bx;
        end
    end else begin
        rxEng_tcpValidFifo_V_din = 'bx;
    end
end

/// rxEng_tcpValidFifo_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1850_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 or tmp_115_reg_1959 or tmp_117_reg_1963 or tmp_116_reg_1967 or ap_sig_bdd_161)
begin
    if (((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & (ap_const_lv1_0 == tmp_115_reg_1959) & (ap_const_lv1_0 == tmp_117_reg_1963) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_115_reg_1959) & (ap_const_lv1_0 == tmp_116_reg_1967) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2)))))) begin
        rxEng_tcpValidFifo_V_write = ap_const_logic_1;
    end else begin
        rxEng_tcpValidFifo_V_write = ap_const_logic_0;
    end
end

/// rxEng_tupleBuffer_V_write assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1850_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 or tmp_115_reg_1959 or ap_sig_bdd_161)
begin
    if ((~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_115_reg_1959) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))))) begin
        rxEng_tupleBuffer_V_write = ap_const_logic_1;
    end else begin
        rxEng_tupleBuffer_V_write = ap_const_logic_0;
    end
end

/// tmp_118_phi_fu_352_p16 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or rxEng_dataBuffer1_V_dout or brmerge_fu_493_p2 or t_V_load_fu_512_p1 or csa_shift_load_load_fu_520_p1 or tmp_107_fu_614_p2 or tmp_111_fu_620_p2 or grp_fu_390_p2 or ap_reg_phiprechg_tmp_118_reg_349pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & ~(ap_const_lv16_3 == t_V_load_fu_512_p1) & ~(ap_const_lv16_2 == t_V_load_fu_512_p1) & ~(ap_const_lv16_1 == t_V_load_fu_512_p1) & ~(ap_const_lv16_0 == t_V_load_fu_512_p1) & (ap_const_lv1_0 == tmp_107_fu_614_p2) & ~(ap_const_lv1_0 == tmp_111_fu_620_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & ~(ap_const_lv16_3 == t_V_load_fu_512_p1) & ~(ap_const_lv16_2 == t_V_load_fu_512_p1) & ~(ap_const_lv16_1 == t_V_load_fu_512_p1) & ~(ap_const_lv16_0 == t_V_load_fu_512_p1) & (ap_const_lv1_0 == tmp_107_fu_614_p2) & (ap_const_lv1_0 == tmp_111_fu_620_p2) & ~(ap_const_lv1_0 == csa_shift_load_load_fu_520_p1)))) begin
        tmp_118_phi_fu_352_p16 = grp_fu_390_p2;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & (ap_const_lv16_3 == t_V_load_fu_512_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & (ap_const_lv16_2 == t_V_load_fu_512_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & (ap_const_lv16_1 == t_V_load_fu_512_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & (ap_const_lv16_0 == t_V_load_fu_512_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & ~(ap_const_lv16_3 == t_V_load_fu_512_p1) & ~(ap_const_lv16_2 == t_V_load_fu_512_p1) & ~(ap_const_lv16_1 == t_V_load_fu_512_p1) & ~(ap_const_lv16_0 == t_V_load_fu_512_p1) & (ap_const_lv1_0 == tmp_107_fu_614_p2) & (ap_const_lv1_0 == tmp_111_fu_620_p2) & (ap_const_lv1_0 == csa_shift_load_load_fu_520_p1)))) begin
        tmp_118_phi_fu_352_p16 = rxEng_dataBuffer1_V_dout[ap_const_lv32_48];
    end else begin
        tmp_118_phi_fu_352_p16 = ap_reg_phiprechg_tmp_118_reg_349pp0_it0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_csa_wordCount_V_new_reg_371pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_118_reg_349pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_101 assign process. ///
always @ (rxEng_dataBuffer2_V_full_n or brmerge_reg_1850 or t_V_reg_1898 or tmp_107_reg_1906 or tmp_111_reg_1910 or csa_shift_load_reg_1902 or csa_wasLast_load_reg_1846 or tmp_s_reg_1923)
begin
    ap_sig_bdd_101 = (((rxEng_dataBuffer2_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == brmerge_reg_1850) & ~(t_V_reg_1898 == ap_const_lv16_3) & ~(t_V_reg_1898 == ap_const_lv16_2) & ~(t_V_reg_1898 == ap_const_lv16_1) & ~(t_V_reg_1898 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_107_reg_1906) & (ap_const_lv1_0 == tmp_111_reg_1910) & (ap_const_lv1_0 == csa_shift_load_reg_1902)) | ((rxEng_dataBuffer2_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == brmerge_reg_1850) & ~(t_V_reg_1898 == ap_const_lv16_3) & ~(t_V_reg_1898 == ap_const_lv16_2) & ~(t_V_reg_1898 == ap_const_lv16_1) & ~(t_V_reg_1898 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_107_reg_1906) & (ap_const_lv1_0 == tmp_111_reg_1910) & ~(ap_const_lv1_0 == csa_shift_load_reg_1902)) | ((rxEng_dataBuffer2_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == brmerge_reg_1850) & ~(ap_const_lv1_0 == csa_wasLast_load_reg_1846) & (ap_const_lv1_0 == tmp_s_reg_1923)));
end

/// ap_sig_bdd_1199 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or brmerge_fu_493_p2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161 or csa_checkChecksum_load_load_fu_475_p1 or csa_wasLast_load_load_fu_483_p1)
begin
    ap_sig_bdd_1199 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))) & ~(brmerge_fu_493_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == csa_wasLast_load_load_fu_483_p1) & ~(ap_const_lv1_0 == csa_checkChecksum_load_load_fu_475_p1));
end

/// ap_sig_bdd_1208 assign process. ///
always @ (t_V_load_fu_512_p1 or tmp_107_fu_614_p2 or tmp_111_fu_620_p2)
begin
    ap_sig_bdd_1208 = (~(ap_const_lv16_3 == t_V_load_fu_512_p1) & ~(ap_const_lv16_2 == t_V_load_fu_512_p1) & ~(ap_const_lv16_1 == t_V_load_fu_512_p1) & ~(ap_const_lv16_0 == t_V_load_fu_512_p1) & (ap_const_lv1_0 == tmp_107_fu_614_p2) & ~(ap_const_lv1_0 == tmp_111_fu_620_p2));
end

/// ap_sig_bdd_1210 assign process. ///
always @ (t_V_load_fu_512_p1 or tmp_107_fu_614_p2)
begin
    ap_sig_bdd_1210 = (~(ap_const_lv16_3 == t_V_load_fu_512_p1) & ~(ap_const_lv16_2 == t_V_load_fu_512_p1) & ~(ap_const_lv16_1 == t_V_load_fu_512_p1) & ~(ap_const_lv16_0 == t_V_load_fu_512_p1) & ~(ap_const_lv1_0 == tmp_107_fu_614_p2));
end

/// ap_sig_bdd_1236 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or brmerge_reg_1850 or t_V_reg_1898 or tmp_107_reg_1906 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_1236 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == brmerge_reg_1850) & ~(t_V_reg_1898 == ap_const_lv16_3) & ~(t_V_reg_1898 == ap_const_lv16_2) & ~(t_V_reg_1898 == ap_const_lv16_1) & ~(t_V_reg_1898 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_107_reg_1906) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_1237 assign process. ///
always @ (tmp_111_reg_1910 or csa_shift_load_reg_1902)
begin
    ap_sig_bdd_1237 = ((ap_const_lv1_0 == tmp_111_reg_1910) & ~(ap_const_lv1_0 == csa_shift_load_reg_1902));
end

/// ap_sig_bdd_1244 assign process. ///
always @ (ap_done_reg or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_reg_ppstg_brmerge_reg_1850_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 or ap_sig_bdd_161)
begin
    ap_sig_bdd_1244 = (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_1245 assign process. ///
always @ (tmp_115_reg_1959 or tmp_117_reg_1963)
begin
    ap_sig_bdd_1245 = ((ap_const_lv1_0 == tmp_115_reg_1959) & (ap_const_lv1_0 == tmp_117_reg_1963));
end

/// ap_sig_bdd_1247 assign process. ///
always @ (tmp_115_reg_1959 or tmp_116_reg_1967)
begin
    ap_sig_bdd_1247 = (~(ap_const_lv1_0 == tmp_115_reg_1959) & (ap_const_lv1_0 == tmp_116_reg_1967));
end

/// ap_sig_bdd_161 assign process. ///
always @ (rxEng_tcpValidFifo_V_full_n or ap_reg_ppstg_brmerge_reg_1850_pp0_it1 or ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1 or ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1 or ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 or tmp_115_reg_1959 or tmp_117_reg_1963 or rxEng_metaDataFifo_V_full_n or rxEng2portTable_check_req_V_V_full_n or rxEng_tupleBuffer_V_full_n or tmp_116_reg_1967)
begin
    ap_sig_bdd_161 = (((rxEng_tcpValidFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & (ap_const_lv1_0 == tmp_115_reg_1959) & (ap_const_lv1_0 == tmp_117_reg_1963)) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & (rxEng_metaDataFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_115_reg_1959)) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_115_reg_1959) & (rxEng2portTable_check_req_V_V_full_n == ap_const_logic_0)) | (~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_115_reg_1959) & (rxEng_tupleBuffer_V_full_n == ap_const_logic_0)) | ((rxEng_tcpValidFifo_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == ap_reg_ppstg_brmerge_reg_1850_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_csa_wasLast_load_reg_1846_pp0_it1) & ~(ap_const_lv1_0 == ap_reg_ppstg_csa_checkChecksum_load_reg_1836_pp0_it1) & (ap_reg_ppstg_csa_cc_state_V_load_reg_1919_pp0_it1 == ap_const_lv3_4) & ~(ap_const_lv1_0 == tmp_115_reg_1959) & (ap_const_lv1_0 == tmp_116_reg_1967)));
end

/// ap_sig_bdd_168 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_168 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_253 assign process. ///
always @ (brmerge_fu_493_p2 or csa_wasLast_load_load_fu_483_p1)
begin
    ap_sig_bdd_253 = (~(brmerge_fu_493_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == csa_wasLast_load_load_fu_483_p1));
end

/// ap_sig_bdd_292 assign process. ///
always @ (brmerge_reg_1850 or csa_wasLast_load_reg_1846 or csa_checkChecksum_load_reg_1836 or csa_cc_state_V_load_reg_1919)
begin
    ap_sig_bdd_292 = (~(ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == csa_wasLast_load_reg_1846) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1836) & (csa_cc_state_V_load_reg_1919 == ap_const_lv3_4));
end

/// ap_sig_bdd_338 assign process. ///
always @ (brmerge_fu_493_p2 or currWord_last_V_fu_499_p3)
begin
    ap_sig_bdd_338 = ((brmerge_fu_493_p2 == ap_const_lv1_0) & ~(ap_const_lv1_0 == currWord_last_V_fu_499_p3));
end

/// ap_sig_bdd_348 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or brmerge_fu_493_p2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_348 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_351 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_51 or ap_sig_bdd_101 or ap_sig_bdd_161)
begin
    ap_sig_bdd_351 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_51) | (ap_sig_bdd_101 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_161 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2))));
end

/// ap_sig_bdd_372 assign process. ///
always @ (brmerge_fu_493_p2 or csa_checkChecksum_load_load_fu_475_p1 or csa_wasLast_load_load_fu_483_p1 or csa_cc_state_V_load_load_fu_681_p1)
begin
    ap_sig_bdd_372 = (~(brmerge_fu_493_p2 == ap_const_lv1_0) & (ap_const_lv1_0 == csa_wasLast_load_load_fu_483_p1) & ~(ap_const_lv1_0 == csa_checkChecksum_load_load_fu_475_p1) & (ap_const_lv3_4 == csa_cc_state_V_load_load_fu_681_p1));
end

/// ap_sig_bdd_388 assign process. ///
always @ (brmerge_reg_1850 or tmp_119_fu_1034_p2 or tmp_391_fu_1040_p3)
begin
    ap_sig_bdd_388 = ((ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == tmp_119_fu_1034_p2) & ~(ap_const_lv1_0 == tmp_391_fu_1040_p3));
end

/// ap_sig_bdd_392 assign process. ///
always @ (brmerge_reg_1850 or tmp_119_fu_1034_p2)
begin
    ap_sig_bdd_392 = ((ap_const_lv1_0 == brmerge_reg_1850) & ~(ap_const_lv1_0 == tmp_119_fu_1034_p2));
end

/// ap_sig_bdd_398 assign process. ///
always @ (brmerge_reg_1850 or csa_wasLast_load_reg_1846 or csa_checkChecksum_load_reg_1836 or csa_cc_state_V_load_reg_1919)
begin
    ap_sig_bdd_398 = (~(ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == csa_wasLast_load_reg_1846) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1836) & (csa_cc_state_V_load_reg_1919 == ap_const_lv3_3));
end

/// ap_sig_bdd_403 assign process. ///
always @ (brmerge_reg_1850 or csa_wasLast_load_reg_1846 or csa_checkChecksum_load_reg_1836 or csa_cc_state_V_load_reg_1919)
begin
    ap_sig_bdd_403 = (~(ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == csa_wasLast_load_reg_1846) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1836) & (csa_cc_state_V_load_reg_1919 == ap_const_lv3_2));
end

/// ap_sig_bdd_408 assign process. ///
always @ (brmerge_reg_1850 or csa_wasLast_load_reg_1846 or csa_checkChecksum_load_reg_1836 or csa_cc_state_V_load_reg_1919)
begin
    ap_sig_bdd_408 = (~(ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == csa_wasLast_load_reg_1846) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1836) & (csa_cc_state_V_load_reg_1919 == ap_const_lv3_1));
end

/// ap_sig_bdd_412 assign process. ///
always @ (brmerge_reg_1850 or csa_wasLast_load_reg_1846 or csa_checkChecksum_load_reg_1836 or csa_cc_state_V_load_reg_1919)
begin
    ap_sig_bdd_412 = (~(ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == csa_wasLast_load_reg_1846) & ~(ap_const_lv1_0 == csa_checkChecksum_load_reg_1836) & (csa_cc_state_V_load_reg_1919 == ap_const_lv3_0));
end

/// ap_sig_bdd_419 assign process. ///
always @ (brmerge_reg_1850 or tmp_377_1_fu_1171_p2 or tmp_401_fu_1177_p3)
begin
    ap_sig_bdd_419 = ((ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == tmp_377_1_fu_1171_p2) & ~(ap_const_lv1_0 == tmp_401_fu_1177_p3));
end

/// ap_sig_bdd_423 assign process. ///
always @ (brmerge_reg_1850 or tmp_377_1_fu_1171_p2)
begin
    ap_sig_bdd_423 = ((ap_const_lv1_0 == brmerge_reg_1850) & ~(ap_const_lv1_0 == tmp_377_1_fu_1171_p2));
end

/// ap_sig_bdd_431 assign process. ///
always @ (brmerge_reg_1850 or tmp_377_2_fu_1294_p2 or tmp_410_fu_1300_p3)
begin
    ap_sig_bdd_431 = ((ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == tmp_377_2_fu_1294_p2) & ~(ap_const_lv1_0 == tmp_410_fu_1300_p3));
end

/// ap_sig_bdd_435 assign process. ///
always @ (brmerge_reg_1850 or tmp_377_2_fu_1294_p2)
begin
    ap_sig_bdd_435 = ((ap_const_lv1_0 == brmerge_reg_1850) & ~(ap_const_lv1_0 == tmp_377_2_fu_1294_p2));
end

/// ap_sig_bdd_442 assign process. ///
always @ (brmerge_reg_1850 or tmp_377_3_fu_1417_p2 or tmp_419_fu_1423_p3)
begin
    ap_sig_bdd_442 = ((ap_const_lv1_0 == brmerge_reg_1850) & (ap_const_lv1_0 == tmp_377_3_fu_1417_p2) & ~(ap_const_lv1_0 == tmp_419_fu_1423_p3));
end

/// ap_sig_bdd_446 assign process. ///
always @ (brmerge_reg_1850 or tmp_377_3_fu_1417_p2)
begin
    ap_sig_bdd_446 = ((ap_const_lv1_0 == brmerge_reg_1850) & ~(ap_const_lv1_0 == tmp_377_3_fu_1417_p2));
end

/// ap_sig_bdd_454 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or brmerge_fu_493_p2)
begin
    ap_sig_bdd_454 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (brmerge_fu_493_p2 == ap_const_lv1_0));
end

/// ap_sig_bdd_51 assign process. ///
always @ (ap_start or ap_done_reg or rxEng_dataBuffer1_V_empty_n or brmerge_fu_493_p2)
begin
    ap_sig_bdd_51 = (((rxEng_dataBuffer1_V_empty_n == ap_const_logic_0) & (brmerge_fu_493_p2 == ap_const_lv1_0)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_86 assign process. ///
always @ (brmerge_reg_1850 or t_V_reg_1898 or tmp_107_reg_1906 or tmp_111_reg_1910 or csa_shift_load_reg_1902)
begin
    ap_sig_bdd_86 = ((ap_const_lv1_0 == brmerge_reg_1850) & ~(t_V_reg_1898 == ap_const_lv16_3) & ~(t_V_reg_1898 == ap_const_lv16_2) & ~(t_V_reg_1898 == ap_const_lv16_1) & ~(t_V_reg_1898 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_107_reg_1906) & (ap_const_lv1_0 == tmp_111_reg_1910) & (ap_const_lv1_0 == csa_shift_load_reg_1902));
end

/// ap_sig_bdd_89 assign process. ///
always @ (brmerge_reg_1850 or t_V_reg_1898 or tmp_107_reg_1906 or tmp_111_reg_1910 or csa_shift_load_reg_1902)
begin
    ap_sig_bdd_89 = ((ap_const_lv1_0 == brmerge_reg_1850) & ~(t_V_reg_1898 == ap_const_lv16_3) & ~(t_V_reg_1898 == ap_const_lv16_2) & ~(t_V_reg_1898 == ap_const_lv16_1) & ~(t_V_reg_1898 == ap_const_lv16_0) & (ap_const_lv1_0 == tmp_107_reg_1906) & (ap_const_lv1_0 == tmp_111_reg_1910) & ~(ap_const_lv1_0 == csa_shift_load_reg_1902));
end

/// ap_sig_bdd_98 assign process. ///
always @ (brmerge_reg_1850 or csa_wasLast_load_reg_1846 or tmp_s_reg_1923)
begin
    ap_sig_bdd_98 = (~(ap_const_lv1_0 == brmerge_reg_1850) & ~(ap_const_lv1_0 == csa_wasLast_load_reg_1846) & (ap_const_lv1_0 == tmp_s_reg_1923));
end
assign brmerge_fu_493_p2 = (csa_checkChecksum | tmp_not_fu_487_p2);
assign csa_cc_state_V_load_load_fu_681_p1 = csa_cc_state_V;
assign csa_checkChecksum_load_load_fu_475_p1 = csa_checkChecksum;
assign csa_shift_load_load_fu_520_p1 = csa_shift;
assign csa_wasLast_load_load_fu_483_p1 = csa_wasLast;
assign currWord_last_V_fu_499_p3 = rxEng_dataBuffer1_V_dout[ap_const_lv32_48];
assign extLd1_fu_754_p1 = csa_tcp_sums_V_2;
assign extLd2_fu_762_p1 = csa_tcp_sums_V_3;
assign extLd_fu_746_p1 = csa_tcp_sums_V_1;
assign grp_fu_382_p3 = rxEng_dataBuffer1_V_dout[ap_const_lv32_44];
assign grp_fu_390_p2 = (grp_fu_382_p3 ^ ap_const_lv1_1);
assign grp_fu_398_p4 = {{tmp85_reg_1854[ap_const_lv32_1F : ap_const_lv32_18]}};
assign grp_fu_407_p4 = {{tmp85_reg_1854[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_416_p4 = {{tmp85_reg_1854[ap_const_lv32_3F : ap_const_lv32_20]}};
assign grp_fu_425_p4 = {{halfWord_V[ap_const_lv32_23 : ap_const_lv32_20]}};
assign grp_fu_434_p4 = {{tmp85_reg_1854[ap_const_lv32_47 : ap_const_lv32_44]}};
assign grp_fu_443_p4 = {{tmp85_reg_1854[ap_const_lv32_17 : ap_const_lv32_10]}};
assign grp_fu_452_p4 = {{tmp85_reg_1854[ap_const_lv32_27 : ap_const_lv32_20]}};
assign grp_fu_461_p4 = {{tmp85_reg_1854[ap_const_lv32_37 : ap_const_lv32_30]}};
assign grp_fu_470_p2 = (tmp_length_V_reg_1840 == ap_const_lv16_0? 1'b1: 1'b0);
assign p_15_cast_fu_1709_p1 = tmp_368_fu_1703_p2;
assign p_19_cast_fu_1649_p1 = tmp_372_fu_1643_p2;
assign p_21_cast_fu_1605_p1 = tmp_380_fu_1599_p2;
assign p_29_cast_fu_1152_p1 = tmp_390_fu_1146_p2;
assign p_2_fu_534_p1 = p_Result_28_fu_524_p4;
assign p_30_cast_fu_1090_p1 = tmp_396_fu_1084_p2;
assign p_Result_15_fu_568_p4 = {{rxEng_dataBuffer1_V_dout[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_16_fu_578_p4 = {{rxEng_dataBuffer1_V_dout[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_Result_21_fu_832_p4 = {{tmp85_reg_1854[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_22_fu_844_p5 = {{{{tmp_359_fu_841_p1}, {p_Result_21_fu_832_p4}}, {grp_fu_407_p4}}, {grp_fu_398_p4}};
assign p_Result_23_fu_862_p4 = {{tmp85_reg_1854[ap_const_lv32_3F : ap_const_lv32_38]}};
assign p_Result_24_fu_871_p4 = {{tmp85_reg_1854[ap_const_lv32_37 : ap_const_lv32_30]}};
assign p_Result_25_fu_880_p4 = {{tmp85_reg_1854[ap_const_lv32_2F : ap_const_lv32_28]}};
assign p_Result_26_fu_889_p4 = {{tmp85_reg_1854[ap_const_lv32_27 : ap_const_lv32_20]}};
assign p_Result_27_fu_898_p5 = {{{{p_Result_26_fu_889_p4}, {p_Result_25_fu_880_p4}}, {p_Result_24_fu_871_p4}}, {p_Result_23_fu_862_p4}};
assign p_Result_28_fu_524_p4 = {{rxEng_dataBuffer1_V_dout[ap_const_lv32_7 : ap_const_lv32_4]}};
assign p_Result_31_fu_818_p3 = {{grp_fu_407_p4}, {grp_fu_398_p4}};
assign p_Result_35_fu_1011_p3 = {{grp_fu_434_p4}, {grp_fu_416_p4}};
assign p_Result_37_fu_997_p3 = {{grp_fu_434_p4}, {grp_fu_416_p4}};
assign p_Result_38_fu_974_p4 = {{tmp85_reg_1854[ap_const_lv32_43 : ap_const_lv32_40]}};
assign p_Result_41_fu_1025_p4 = {{tmp85_reg_1854[ap_const_lv32_41 : ap_const_lv32_40]}};
assign p_Result_42_fu_1100_p4 = {{tmp85_reg_1854[ap_const_lv32_F : ap_const_lv32_8]}};
assign p_Result_435_1_fu_1162_p4 = {{tmp85_reg_1854[ap_const_lv32_43 : ap_const_lv32_42]}};
assign p_Result_435_2_fu_1285_p4 = {{tmp85_reg_1854[ap_const_lv32_45 : ap_const_lv32_44]}};
assign p_Result_435_3_fu_1408_p4 = {{tmp85_reg_1854[ap_const_lv32_47 : ap_const_lv32_46]}};
assign p_Result_436_1_fu_1230_p4 = {{tmp85_reg_1854[ap_const_lv32_1F : ap_const_lv32_18]}};
assign p_Result_436_2_fu_1353_p4 = {{tmp85_reg_1854[ap_const_lv32_2F : ap_const_lv32_28]}};
assign p_Result_436_3_fu_1476_p4 = {{tmp85_reg_1854[ap_const_lv32_3F : ap_const_lv32_38]}};
assign p_Result_439_1_fu_1239_p3 = {{grp_fu_443_p4}, {p_Result_436_1_fu_1230_p4}};
assign p_Result_439_2_fu_1362_p3 = {{grp_fu_452_p4}, {p_Result_436_2_fu_1353_p4}};
assign p_Result_439_3_fu_1485_p3 = {{grp_fu_461_p4}, {p_Result_436_3_fu_1476_p4}};
assign p_Result_43_fu_1112_p3 = {{tmp_386_fu_1109_p1}, {p_Result_42_fu_1100_p4}};
assign p_Result_442_1_fu_1184_p3 = {{grp_fu_443_p4}, {ap_const_lv8_0}};
assign p_Result_442_2_fu_1307_p3 = {{grp_fu_452_p4}, {ap_const_lv8_0}};
assign p_Result_442_3_fu_1430_p3 = {{grp_fu_461_p4}, {ap_const_lv8_0}};
assign p_Result_44_fu_1050_p3 = {{tmp_392_fu_1047_p1}, {ap_const_lv8_0}};
assign p_Result_s_118_fu_588_p3 = {{p_Result_16_fu_578_p4}, {p_Result_15_fu_568_p4}};
assign p_s_fu_1565_p2 = (csa_tcp_sums_V_0 ^ ap_const_lv17_1FFFF);
assign rxEng2portTable_check_req_V_V_din = csa_port_V;
assign rxEng_metaDataFifo_V_din = {{{{{{{{csa_meta_fin_V}, {csa_meta_syn_V}}, {csa_meta_rst_V}}, {csa_meta_ack_V}}, {ap_reg_ppstg_tmp_length_V_reg_1840_pp0_it1}}, {csa_meta_winSize_V}}, {csa_meta_ackNumb_V}}, {csa_meta_seqNumb_V}};
assign rxEng_tupleBuffer_V_din = {{{{csa_sessionTuple_dstPort_V}, {csa_sessionTuple_srcPort_V}}, {csa_sessionTuple_dstIp_V}}, {csa_sessionTuple_srcIp_V}};
assign t_V_load_fu_512_p1 = csa_wordCount_V;
assign tmp_107_fu_614_p2 = (csa_dataOffset_V > ap_const_lv8_6? 1'b1: 1'b0);
assign tmp_108_fu_544_p3 = {{p_Result_28_fu_524_p4}, {ap_const_lv2_0}};
assign tmp_109_fu_556_p2 = (csa_meta_length_V - tmp_171_cast_fu_552_p1);
assign tmp_110_fu_638_p2 = ($signed(csa_dataOffset_V) + $signed(ap_const_lv8_FE));
assign tmp_111_fu_620_p2 = (csa_dataOffset_V == ap_const_lv8_6? 1'b1: 1'b0);
assign tmp_112_fu_1615_p2 = (extLd1_fu_754_p1 + csa_tcp_sums_V_0);
assign tmp_113_fu_1621_p2 = (extLd2_fu_762_p1 + extLd_fu_746_p1);
assign tmp_114_fu_1577_p2 = (extLd_fu_746_p1 + csa_tcp_sums_V_0);
assign tmp_115_fu_1535_p2 = (tmp_381_fu_1531_p1 == ap_const_lv16_0? 1'b1: 1'b0);
assign tmp_119_fu_1034_p2 = (p_Result_41_fu_1025_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_120_fu_1120_p1 = p_Result_43_fu_1112_p3;
assign tmp_121_fu_1124_p2 = (tmp_120_fu_1120_p1 + csa_tcp_sums_V_0);
assign tmp_122_fu_1058_p1 = p_Result_44_fu_1050_p3;
assign tmp_123_fu_1062_p2 = (tmp_122_fu_1058_p1 + csa_tcp_sums_V_0);
assign tmp_124_fu_650_p2 = (csa_wordCount_V + ap_const_lv16_1);
assign tmp_125_fu_657_p2 = (tmp_118_phi_fu_352_p16 ^ ap_const_lv1_1);
assign tmp_171_cast_fu_552_p1 = tmp_108_fu_544_p3;
assign tmp_2_fu_983_p6 = {{{{{tmp_last_V_reg_1914}, {p_Result_38_fu_974_p4}}, {grp_fu_425_p4}}, {tmp_384_fu_971_p1}}, {tmp_383_fu_967_p1}};
assign tmp_358_fu_952_p1 = tmp85_reg_1854[31:0];
assign tmp_359_fu_841_p1 = tmp85_reg_1854[7:0];
assign tmp_364_fu_1737_p1 = halfWord_V[31:0];
assign tmp_365_fu_1687_p3 = csa_tcp_sums_V_0[ap_const_lv32_10];
assign tmp_366_fu_1695_p1 = csa_tcp_sums_V_0[15:0];
assign tmp_367_fu_1699_p1 = tmp_365_fu_1687_p3;
assign tmp_368_fu_1703_p2 = (tmp_367_fu_1699_p1 + tmp_366_fu_1695_p1);
assign tmp_369_fu_1627_p3 = tmp_112_fu_1615_p2[ap_const_lv32_10];
assign tmp_370_fu_1635_p1 = tmp_369_fu_1627_p3;
assign tmp_371_fu_1639_p1 = tmp_112_fu_1615_p2[15:0];
assign tmp_372_fu_1643_p2 = (tmp_371_fu_1639_p1 + tmp_370_fu_1635_p1);
assign tmp_373_fu_1659_p3 = tmp_113_fu_1621_p2[ap_const_lv32_10];
assign tmp_374_fu_1667_p1 = tmp_373_fu_1659_p3;
assign tmp_375_fu_1671_p1 = tmp_113_fu_1621_p2[15:0];
assign tmp_376_fu_1675_p2 = (tmp_375_fu_1671_p1 + tmp_374_fu_1667_p1);
assign tmp_377_1_fu_1171_p2 = (p_Result_435_1_fu_1162_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_377_2_fu_1294_p2 = (p_Result_435_2_fu_1285_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_377_3_fu_1417_p2 = (p_Result_435_3_fu_1408_p4 == ap_const_lv2_3? 1'b1: 1'b0);
assign tmp_377_fu_1583_p3 = tmp_114_fu_1577_p2[ap_const_lv32_10];
assign tmp_378_fu_1591_p1 = tmp_377_fu_1583_p3;
assign tmp_379_fu_1595_p1 = tmp_114_fu_1577_p2[15:0];
assign tmp_380_1_fu_1247_p1 = p_Result_439_1_fu_1239_p3;
assign tmp_380_2_fu_1370_p1 = p_Result_439_2_fu_1362_p3;
assign tmp_380_3_fu_1493_p1 = p_Result_439_3_fu_1485_p3;
assign tmp_380_fu_1599_p2 = (tmp_379_fu_1595_p1 + tmp_378_fu_1591_p1);
assign tmp_381_1_fu_1251_p2 = (extLd_fu_746_p1 + tmp_380_1_fu_1247_p1);
assign tmp_381_2_fu_1374_p2 = (extLd1_fu_754_p1 + tmp_380_2_fu_1370_p1);
assign tmp_381_3_fu_1497_p2 = (extLd2_fu_762_p1 + tmp_380_3_fu_1493_p1);
assign tmp_381_fu_1531_p1 = csa_tcp_sums_V_0[15:0];
assign tmp_383_fu_967_p1 = halfWord_V[31:0];
assign tmp_384_fu_971_p1 = tmp85_reg_1854[31:0];
assign tmp_386_1_fu_1192_p1 = p_Result_442_1_fu_1184_p3;
assign tmp_386_2_fu_1315_p1 = p_Result_442_2_fu_1307_p3;
assign tmp_386_3_fu_1438_p1 = p_Result_442_3_fu_1430_p3;
assign tmp_386_fu_1109_p1 = tmp85_reg_1854[7:0];
assign tmp_387_1_fu_1196_p2 = (extLd_fu_746_p1 + tmp_386_1_fu_1192_p1);
assign tmp_387_2_fu_1319_p2 = (extLd1_fu_754_p1 + tmp_386_2_fu_1315_p1);
assign tmp_387_3_fu_1442_p2 = (extLd2_fu_762_p1 + tmp_386_3_fu_1438_p1);
assign tmp_387_fu_1130_p3 = tmp_121_fu_1124_p2[ap_const_lv32_10];
assign tmp_388_fu_1138_p1 = tmp_121_fu_1124_p2[15:0];
assign tmp_389_fu_1142_p1 = tmp_387_fu_1130_p3;
assign tmp_390_fu_1146_p2 = (tmp_389_fu_1142_p1 + tmp_388_fu_1138_p1);
assign tmp_391_fu_1040_p3 = tmp85_reg_1854[ap_const_lv32_40];
assign tmp_392_fu_1047_p1 = tmp85_reg_1854[7:0];
assign tmp_393_fu_1068_p3 = tmp_123_fu_1062_p2[ap_const_lv32_10];
assign tmp_394_fu_1076_p1 = tmp_123_fu_1062_p2[15:0];
assign tmp_395_fu_1080_p1 = tmp_393_fu_1068_p3;
assign tmp_396_fu_1084_p2 = (tmp_395_fu_1080_p1 + tmp_394_fu_1076_p1);
assign tmp_397_fu_1257_p3 = tmp_381_1_fu_1251_p2[ap_const_lv32_10];
assign tmp_398_fu_1265_p1 = tmp_381_1_fu_1251_p2[15:0];
assign tmp_399_fu_1269_p1 = tmp_397_fu_1257_p3;
assign tmp_3_fu_1741_p5 = {{{{{{ap_const_lv5_10}, {grp_fu_425_p4}}}, {ap_const_lv32_0}}}, {tmp_364_fu_1737_p1}};
assign tmp_400_fu_1273_p2 = (tmp_399_fu_1269_p1 + tmp_398_fu_1265_p1);
assign tmp_401_fu_1177_p3 = tmp85_reg_1854[ap_const_lv32_42];
assign tmp_402_fu_1202_p3 = tmp_387_1_fu_1196_p2[ap_const_lv32_10];
assign tmp_403_fu_1210_p1 = tmp_387_1_fu_1196_p2[15:0];
assign tmp_404_fu_1214_p1 = tmp_402_fu_1202_p3;
assign tmp_405_fu_1218_p2 = (tmp_404_fu_1214_p1 + tmp_403_fu_1210_p1);
assign tmp_406_fu_1380_p3 = tmp_381_2_fu_1374_p2[ap_const_lv32_10];
assign tmp_407_fu_1388_p1 = tmp_381_2_fu_1374_p2[15:0];
assign tmp_408_fu_1392_p1 = tmp_406_fu_1380_p3;
assign tmp_409_fu_1396_p2 = (tmp_408_fu_1392_p1 + tmp_407_fu_1388_p1);
assign tmp_410_fu_1300_p3 = tmp85_reg_1854[ap_const_lv32_44];
assign tmp_411_fu_1325_p3 = tmp_387_2_fu_1319_p2[ap_const_lv32_10];
assign tmp_412_fu_1333_p1 = tmp_387_2_fu_1319_p2[15:0];
assign tmp_413_fu_1337_p1 = tmp_411_fu_1325_p3;
assign tmp_414_fu_1341_p2 = (tmp_413_fu_1337_p1 + tmp_412_fu_1333_p1);
assign tmp_415_fu_1503_p3 = tmp_381_3_fu_1497_p2[ap_const_lv32_10];
assign tmp_416_fu_1511_p1 = tmp_381_3_fu_1497_p2[15:0];
assign tmp_417_fu_1515_p1 = tmp_415_fu_1503_p3;
assign tmp_418_fu_1519_p2 = (tmp_417_fu_1515_p1 + tmp_416_fu_1511_p1);
assign tmp_419_fu_1423_p3 = tmp85_reg_1854[ap_const_lv32_46];
assign tmp_420_fu_1448_p3 = tmp_387_3_fu_1442_p2[ap_const_lv32_10];
assign tmp_421_fu_1456_p1 = tmp_387_3_fu_1442_p2[15:0];
assign tmp_422_fu_1460_p1 = tmp_420_fu_1448_p3;
assign tmp_423_fu_1464_p2 = (tmp_422_fu_1460_p1 + tmp_421_fu_1456_p1);
assign tmp_not_fu_487_p0 = rxEng_dataBuffer1_V_empty_n;
assign tmp_not_fu_487_p2 = (tmp_not_fu_487_p0 ^ ap_const_lv1_1);
assign tmp_s_fu_721_p2 = (csa_meta_length_V == ap_const_lv16_0? 1'b1: 1'b0);


endmodule //toe_rxCheckTCPchecksum

