#include "DRIVER_TIM1.h"
#include "stm32f10x.h"



// ====== å¯æ”¹å‚æ•° ======
#define TIM1_CLK_HZ     72000000u   // TIM1 æ—¶é’Ÿï¼ˆå¸¸è§ 72MHzï¼‰
#define PWM_FREQ_HZ     20000u      // PWM é¢‘ç‡
#define DEADTIME_NS     500u        // æ­»åŒºï¼ˆnsï¼‰
#define DUTY_PERMILLE   500u        // åˆå§‹å ç©ºæ¯”ï¼ˆåƒåˆ†æ¯” 0~1000ï¼‰

static inline uint16_t clamp_u16(uint16_t v, uint16_t lo, uint16_t hi)
{
    if (v < lo) return lo;
    if (v > hi) return hi;
    return v;
}

static inline uint8_t deadtime_dtg_from_ns(uint32_t deadtime_ns)
{
    // ç®€åŒ–ï¼šåªç”¨ DTG=0..127 çš„çº¿æ€§æ®µï¼ˆå¤Ÿç”¨å°±å¥½ï¼‰
    // ticks ~= deadtime / (1/TIM1_CLK_HZ) = deadtime_ns * TIM1_CLK_HZ / 1e9
    uint32_t ticks = (deadtime_ns * (uint64_t)TIM1_CLK_HZ + 999999999ull) / 1000000000ull;
    if (ticks > 127u) ticks = 127u;
    return (uint8_t)ticks;
}

void Dri_TIM1_SetDutyPermille(uint16_t d1, uint16_t d2, uint16_t d3)
{
    d1 = clamp_u16(d1, 0, 1000);
    d2 = clamp_u16(d2, 0, 1000);
    d3 = clamp_u16(d3, 0, 1000);

    uint16_t arr = (uint16_t)TIM1->ARR;

    TIM1->CCR1 = (uint16_t)(((uint32_t)(arr + 1u) * d1) / 1000u);
    TIM1->CCR2 = (uint16_t)(((uint32_t)(arr + 1u) * d2) / 1000u);
    TIM1->CCR3 = (uint16_t)(((uint32_t)(arr + 1u) * d3) / 1000u);
}

/**
 * @description: TIM1åˆå§‹åŒ–ï¼Œpwmæ¨¡å¼ï¼ˆä¸‰ç›¸äº’è¡¥ï¼‰
 * @return {*}
 */
void Dri_TIM1_Init(void)
{
    // 1. **Clock**ï¼šRCC ä½¿èƒ½ + é€‰æ‹©æ—¶é’Ÿæº/åˆ†é¢‘
    RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;   // PA8/9/10
    RCC->APB2ENR |= RCC_APB2ENR_IOPBEN;   // PB13/14/15
    // RCC->APB2ENR |= RCC_APB2ENR_AFIOEN; // âŒä¸ remap ä¸éœ€è¦

    // 2. **Pinmux/Route**ï¼šGPIO/AF/é‡æ˜ å°„/è·¯ç”±çŸ©é˜µ
    // é»˜è®¤æ˜ å°„ï¼šCH1/2/3=PA8/9/10ï¼›CH1N/2N/3N=PB13/14/15
    // é…ç½®ä¸º AF Push-Pull 50MHzï¼ˆCNF=10, MODE=11ï¼‰
    GPIOA->CRH &= ~(
        GPIO_CRH_MODE8 | GPIO_CRH_CNF8 |
        GPIO_CRH_MODE9 | GPIO_CRH_CNF9 |
        GPIO_CRH_MODE10| GPIO_CRH_CNF10
    );
    GPIOA->CRH |= (
        (GPIO_CRH_MODE8_0  | GPIO_CRH_MODE8_1  | GPIO_CRH_CNF8_1)  |
        (GPIO_CRH_MODE9_0  | GPIO_CRH_MODE9_1  | GPIO_CRH_CNF9_1)  |
        (GPIO_CRH_MODE10_0 | GPIO_CRH_MODE10_1 | GPIO_CRH_CNF10_1)
    );

    GPIOB->CRH &= ~(
        GPIO_CRH_MODE13 | GPIO_CRH_CNF13 |
        GPIO_CRH_MODE14 | GPIO_CRH_CNF14 |
        GPIO_CRH_MODE15 | GPIO_CRH_CNF15
    );
    GPIOB->CRH |= (
        (GPIO_CRH_MODE13_0 | GPIO_CRH_MODE13_1 | GPIO_CRH_CNF13_1) |
        (GPIO_CRH_MODE14_0 | GPIO_CRH_MODE14_1 | GPIO_CRH_CNF14_1) |
        (GPIO_CRH_MODE15_0 | GPIO_CRH_MODE15_1 | GPIO_CRH_CNF15_1)
    );

    // 3. **CoreConfig**ï¼šå¤–è®¾æ ¸å¿ƒå‚æ•°ï¼ˆæ³¢ç‰¹ç‡ã€åˆ†è¾¨ç‡ã€æ¨¡å¼ï¼‰
    // å…ˆåœè¡¨
    TIM1->CR1 &= ~TIM_CR1_CEN;

    // ä¸­å¿ƒå¯¹é½ï¼ˆæ›´é€‚åˆç”µæœº/äº’è¡¥ PWMï¼‰ï¼šCMS=01ï¼ŒARR é¢„è£…è½½
    TIM1->CR1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS | TIM_CR1_CKD);
    TIM1->CR1 |=  TIM_CR1_CMS_0;     // Center-aligned mode 1
    TIM1->CR1 |=  TIM_CR1_ARPE;      // ARR preload

    // PWM é¢‘ç‡ï¼šä¸­å¿ƒå¯¹é½ f = TIMclk / (2*(PSC+1)*(ARR+1))
    uint16_t psc = 0;
    uint32_t arr = (TIM1_CLK_HZ / (2u * (uint32_t)PWM_FREQ_HZ * (psc + 1u))) - 1u;

    TIM1->PSC = psc;
    TIM1->ARR = (uint16_t)arr;

    // 4. **Channel/Feature**ï¼šé€šé“/åŠŸèƒ½å—ï¼ˆå¤šè·¯ã€FIFOã€æ»¤æ³¢ã€è§¦å‘æºï¼‰
    // PWM1 + CCR é¢„è£…è½½ï¼šOCxM=110ï¼ŒOCxPE=1
    TIM1->CCMR1 = 0;
    TIM1->CCMR2 = 0;

    // 4. **Channel/Feature**ï¼šé€šé“/åŠŸèƒ½å—ï¼ˆå¤šè·¯ã€FIFOã€æ»¤æ³¢ã€è§¦å‘æºï¼‰
    // PWM1: OCxM = 110 -> OCxM_2 | OCxM_1ï¼›å†å¼€é¢„è£…è½½ OCxPE

    // ---- CH1 ----
    TIM1->CCMR1 &= ~(TIM_CCMR1_OC1M);  // æ¸… OC1M[2:0]
    TIM1->CCMR1 |=  (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1PE);

    // ---- CH2 ----
    TIM1->CCMR1 &= ~(TIM_CCMR1_OC2M);  // æ¸… OC2M[2:0]
    TIM1->CCMR1 |=  (TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2PE);

    // ---- CH3 ----
    TIM1->CCMR2 &= ~(TIM_CCMR2_OC3M);  // æ¸… OC3M[2:0]
    TIM1->CCMR2 |=  (TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3PE);


    // åˆå§‹å ç©ºæ¯”ï¼ˆåƒåˆ†æ¯”ï¼‰
    Dri_TIM1_SetDutyPermille(DUTY_PERMILLE, DUTY_PERMILLE, DUTY_PERMILLE);

    // ä½¿èƒ½è¾“å‡ºï¼šä¸»é€šé“ + äº’è¡¥é€šé“
    // CCxE=1, CCxNE=1ï¼ˆææ€§é»˜è®¤é«˜æœ‰æ•ˆï¼Œéœ€è¦åç›¸å†é… CCxP/CCxNPï¼‰
    TIM1->CCER = 0;
    TIM1->CCER |= TIM_CCER_CC1E  | TIM_CCER_CC1NE;
    TIM1->CCER |= TIM_CCER_CC2E  | TIM_CCER_CC2NE;
    TIM1->CCER |= TIM_CCER_CC3E  | TIM_CCER_CC3NE;

    // 5. **Link**ï¼šä¸å…¶å®ƒå¤–è®¾è”åŠ¨ï¼ˆè§¦å‘/åŒæ­¥/è·¯ç”±/è·¨å¤–è®¾è¿æ¥ï¼‰
    // æœ¬ä¾‹ä¸åšè§¦å‘åŒæ­¥ï¼ˆéœ€è¦ TRGO/ä»æ¨¡å¼å†åŠ ï¼‰

    // 6. **IRQ**ï¼šä¸­æ–­ä½¿èƒ½ã€æ¸…æ ‡å¿—ã€NVICã€ä¼˜å…ˆçº§
    // æœ¬ä¾‹ä¸å¯ç”¨ä¸­æ–­

    // 7. **DMA**ï¼šDMA è¯·æ±‚ã€é€šé“æ˜ å°„ã€burst/å¾ªç¯
    // æœ¬ä¾‹ä¸å¯ç”¨ DMA

    // 8. **Start**ï¼šå¯åŠ¨é¡ºåºã€æ¸…æ ‡å¿—ã€ä½¿èƒ½è¾“å‡º/æ”¶å‘
    // æ­»åŒº + MOEï¼ˆé«˜çº§å®šæ—¶å™¨å¿…é¡»å¼€ MOEï¼Œå¦åˆ™æ²¡æ³¢å½¢ï¼‰
    uint8_t dtg = deadtime_dtg_from_ns(DEADTIME_NS);

    TIM1->BDTR = 0;
    TIM1->BDTR |= (uint32_t)dtg;       // DTG[7:0]
    TIM1->BDTR |= TIM_BDTR_MOE;        // ä¸»è¾“å‡ºä½¿èƒ½ ğŸ”¥

    // å¼ºåˆ¶æ›´æ–°ï¼šæŠŠé¢„è£…è½½çš„ PSC/ARR/CCR â€œæ‹æ¿ç”Ÿæ•ˆâ€
    TIM1->EGR = TIM_EGR_UG;

    // å¯åŠ¨
    TIM1->CR1 |= TIM_CR1_CEN;
}
