csh
menu -z
dc_shell
source synopsys_dc.setup
read_file top_module.v
source top_module.sdc
compile (compile_ultra {-area_high_effort_script}/{-timinq_high_effort_script})
report_area
report_timing
write -format verilog -hierarchy -output top_module_syn.v
write_sdf -version 2.1 top_module_syn.sdf
ncverilog testfixture.v top_module_syn.v -v tsmc13_neg.v +define+SDF +access+r

write -format verilog -hierarchy -output DT_syn.v
write_sdf -version 2.1 DT_syn.sdf
ncverilog testfixture.v DT_syn.v -v tsmc13_neg.v +define+SDF +access+r +define+TB1