# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../pll0" \
"sim_top_func_synth.v" \
"../../../../../../sim/sim_top.v" \

# Do not sort compile order
nosort
