# ScanChain-DFT-MemoryController

Hi friends! ğŸ‘‹  
This project implements a **Memory Controller with Scan Chain**, ideal for a CPU data path, featuring **built-in testability**.

---

## âœ¨ Features

- **6-State FSM** provides synchronous, reliable control for memory read and write cycles.  
- **3-bit Scan Chain** implemented on the state register enables external **ATE verification** via serial shifting.  
- **Hazard Prevention Logic** ensures data stability and avoids **Read-After-Write (RAW)** issues.

---

## ğŸ“¸ Visuals

### ğŸ§© Top-Level Schematic
**Figure:** Overall design showing controller and memory connection.  
![Overall top schematic](./images/top.jpg)

---

### âš™ï¸ Memory Layout
**Figure:** Memory Model.  
![Memory Model](./images/memory.jpg)
---

### âš™ï¸ Memory Controller FSM
**Figure:** Internal logic and state transitions of the controller.  
![Memory controller FSM diagram](./images/controller.jpg)
---

Thank you!! ğŸ¤œğŸ¤›
