../../run-sniper -n 1 -c ../pic_configs/sim_cur_cap_l3 --no-cache-warming --roi -- ./match_fsm inputm.txt cachep.txt ssp.txt
[SNIPER] Start
Created Rob Perf model[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  FAST_FORWARD mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in DETAILED mode
[SNIPER] --------------------------------------------------------------------------------
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa22 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa22 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27aa9ef 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27aa9d8 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27aa9d8 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27aabd8 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27aabd8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aa9ef 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aa9ef 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa22 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa22 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27aa9d8 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27aa9d8 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27aabd8 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27aabd8 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27aac00 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27aac00 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27aa9e3 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27aac20 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27aac20 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27aa9e3 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27aa9e3 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27aa9e3 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27aa9e3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa22 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa22 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27aa9d8 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27aa9d8 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27aabd8 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27aabd8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aa9ef 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aa9ef 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aac40 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aac40 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa3b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa3b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aac40 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aac40 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa3b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa3b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa4b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa4b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa5b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa5b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa6b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa6b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa7b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa7b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa8b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa8b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaa9b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaa9b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aaaab 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aaaab 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aad67 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aad67 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aab03 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aab03 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aab3a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aab3a 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27aab5f 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27aab5f 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27aab48 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27aab48 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27aac4e 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27aac4e 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27aab48 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27aab48 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27aac4e 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27aac4e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aad12 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aad12 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aad60 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aad60 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aad89 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aad89 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27aad12 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27aad12 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rdx 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27aab70 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27aab70 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27aac4e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aad12 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aad12 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aad60 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aad60 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aad89 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aad89 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27aad12 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27aad12 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rdx 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b0e4f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b0e4f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc682 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc682 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc678 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc678 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc8b1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc8b1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc678 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc678 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc8b1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc8b1 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bc720 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bc720 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rdx 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc700 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc700 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bc720 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bc720 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rdx 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc720 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc700 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc700 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc720 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc720 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc720 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc700 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc700 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc720 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc720 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc720 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc720 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc720 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bd2c0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bd2c0 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bd2b0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bd2b0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc798 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc798 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc8a0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc8a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bebb0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bebb0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27beba0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27beba0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27beba0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27beba0 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc798 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bd328 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bd328 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bd328 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bd328 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bd319 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bd319 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc8ba 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc8ba 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc8d5 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc8d5 
CAP: pin_sim HasFallThrough:3
	  15 - AND  and eax, 0x9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bccb1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bccb1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bccb4 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bccb4 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bcca0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bcca0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bccb4 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bccb4 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bcca0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bcca0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bcca5 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bcca5 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bcca5 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bcca5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a7f30 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a7f30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a7b2f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a7b2f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a7b2f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a7b2f 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a7b64 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a7b60 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a7b60 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a7b2f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a7b2f 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27a7b2f 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27a7b2f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a7b72 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a7b72 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a7b60 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a7b60 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a7b2f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a7b2f 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27a7b2f 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27a7b2f 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rax 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bf155 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bf155 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf0ad 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf0ad 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf0a1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf0a1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf190 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf190 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bf18b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf178 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf178 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf178 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf178 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a8f68 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a8f68 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a7b2f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bcca0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bcca0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aa3be 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aa3be 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8015 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8015 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8015 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8015 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a8440 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a8440 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27a80b0 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27a80b0 
CAP: pin_sim HasFallThrough:3
	* 55 - CMPSB  rep cmpsb byte ptr [rsi], byte ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b0f78 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b0f78 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x22151a] 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bce8c 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bce8c 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a6a90 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x22152a] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a6a80 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x221532] 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bce20 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bce20 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bcd99 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bcd99 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27bce18 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27bce18 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bcd73 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bcd99 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bcd99 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27bce18 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27bce18 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bce45 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bce45 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bcdf9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1231 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1231 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bfef0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bfef0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfe89 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfe89 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfea0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfea0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfeb1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfeb1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfec4 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfec4 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfeeb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfeeb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfec4 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfec4 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfeeb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfeeb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bfed0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bfed0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfeeb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfeeb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bfed0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bfed0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b11a8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b11a8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1038 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1038 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1028 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1028 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1005 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1038 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1038 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1028 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1028 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b107e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b107e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1028 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1028 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b107e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b107e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1093 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1093 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1093 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1093 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b11b7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b10b0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b10b0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1178 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1164 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1164 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b0ebb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b0ebb 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b0f08 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b0ecc 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rax 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27aa484 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27aa484 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a8528 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8d0f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8d0f 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8500 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8500 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8d39 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8d39 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a851b 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27a85b6 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27a85b6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8d0f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8d0f 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8500 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8500 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8eb0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8eb0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8e31 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8e31 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8dd7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8dd7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a851b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a851b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8e82 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8e82 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a8e6d 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a8e6d 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27a8df7 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27a8df7 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8e0e 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8e0e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a851b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a851b 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a851b 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a851b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a851b 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8e0e 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8e0e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a851b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a851b 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a851b 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a851b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a851b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8d39 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8d39 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8d1e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8d1e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a851b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a851b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a851b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a851b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a85da 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a85da 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a85ea 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a85ea 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a85fa 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a85fa 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a85ea 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a85ea 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a85fa 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a85fa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aa45a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aa45a 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a85fa 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a85fa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aa45a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aa45a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8675 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8675 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aa45a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aa45a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8675 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8675 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27beb23 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27beb23 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27beb10 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27beb10 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8675 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8675 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a881d 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a881d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8815 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8815 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8713 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8713 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a86df 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a86cf 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a86cf 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a86c4 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a86c4 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8ec0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8ec0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8713 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8713 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a86cf 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a86cf 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a86c4 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a86c4 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8ec0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8ec0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a86df 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a86df 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a878c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a878c 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27a9035 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27a9035 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a86d3 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27a86d3 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27a86d3 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a86d3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8713 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8713 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a86cf 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a86cf 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a86c4 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a86c4 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8713 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8713 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a86cf 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a86cf 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a86c4 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a86c4 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a878c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a878c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8728 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8728 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8735 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8735 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a87c7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a87c7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a87af 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a87af 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a87bb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a87bb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8800 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8800 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9081 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9081 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8800 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8800 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8815 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8815 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aa4c8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aa4c8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aa4b5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aa4b5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b107e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b107e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1093 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1093 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b11b7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b10ba 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b10ba 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1244 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1244 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b10b2 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b10b2 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1164 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1164 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aa4b5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aa4b5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a88ec 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a88ec 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a88c0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a88aa 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a88aa 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a88c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a88c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8bf5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8bf5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8d47 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8d47 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a88ec 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a88ec 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a88aa 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a88aa 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a8d56 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a8d56 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27a8d69 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27a8d69 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a88b3 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a88b3 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27a88b3 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27a88b3 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a88b3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a88ec 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a88ec 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a88aa 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a88aa 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a88c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a88c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8bf5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8bf5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a89a7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a89a7 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a8972 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8962 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8962 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8957 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8957 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8db7 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8db7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a89a7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a89a7 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8962 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8962 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8957 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8957 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a89a7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a89a7 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8962 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8962 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a8957 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a8957 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8b6c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8b6c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a90a9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a90a9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8a40 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8a40 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8a77 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8a77 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8aab 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8aab 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8adc 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8adc 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8b10 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8b10 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8b41 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8b41 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8b6c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8b6c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8b41 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8b41 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8b6c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8b6c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8ba7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8ba7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8ba7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8ba7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8b8f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8b8f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8b9b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8b9b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8be0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8be0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aa73c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aa73c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8be0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8be0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8bf5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8bf5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b0e7a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b0e7a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8c94 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8c94 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8d98 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8d98 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfeb1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfeb1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfec4 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfec4 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfeeb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfeeb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a8c94 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a8c94 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b0eb8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b0eb8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rax 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bcb90 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bcb90 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bcb90 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bcb90 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bcb0b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bcaf8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bcaf8 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27bcb5b 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27bcb5b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bcaf8 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bcb90 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bcb90 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bcaf8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bcaf8 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27bcb5b 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27bcb5b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf1a8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf1a8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf447 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf447 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27bf3f7 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27bf3f7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf23f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf23f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf251 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf251 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf120 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf120 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf53e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf53e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf280 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf280 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bf138 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf4e7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf4e7 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bf45f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf145 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf145 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf510 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf510 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bf138 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf190 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf190 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bf18b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bcb30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bcb30 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f65b27a8f08 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f65b27a8f08 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9379 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9379 
CAP: pin_sim HasFallThrough:3
	  10f - JNLE  jnle 0x7f65b27a90d1 
CAP: pin_sim IsBranch:3 
	  10f - JNLE  jnle 0x7f65b27a90d1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3fec 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3fec 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b3fc0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b3fc0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b40db 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b40db 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b40db 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b40db 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b40db 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b40db 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b4042 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4030 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4030 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b409b 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b409b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b4030 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b40d3 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b40d3 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4030 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4030 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b409b 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b409b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4070 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4070 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4070 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4070 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b4030 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b4030 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4070 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4070 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4070 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4070 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b414f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b414f 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27b413f 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27b413f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4110 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4110 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b4170 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b4170 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b44b2 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b44b2 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b420a 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b420a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b4553 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b4553 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b4641 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b4641 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bfcc0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bfcc0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfc56 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfc56 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfc69 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfc69 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfc7a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfc7a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfc90 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfc90 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfcbb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfcbb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfc90 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfc90 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfcbb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfcbb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bfca0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bfca0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfcbb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfcbb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bfca0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bfca0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfc69 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfc69 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfc7a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfc7a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfc90 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfc90 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b4352 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b4382 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b4382 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4370 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4370 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b43ea 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b43ea 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4370 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4370 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b43ea 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b43ea 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b43e1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b43e1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b43c9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b43c9 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b43c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b43c0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b43a0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b43a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b43e1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b43e1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b43c9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b43c9 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b43c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b43c0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b43c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b43c0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b43a0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b43a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b4468 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b4468 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b43ea 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b43ea 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b43e1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b43e1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b43c9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b43c9 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b43a0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b43a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b4468 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b4468 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b443d 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4480 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4480 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4480 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4480 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae23d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae23d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bce45 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bce45 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27be6b3 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27be6b3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bce58 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bce58 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae2ea 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae2ea 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae1e8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae1e8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae100 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae100 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ae100 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ae100 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ade3e 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ade3e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ade6a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ade6a 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ade3e 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ade3e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ade6a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ade6a 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ae0b8 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ae0b8 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ae110 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ae110 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ae1d8 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ae1d8 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ae1c8 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ae1c8 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ae1a8 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ae1a8 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ae1b8 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ae1b8 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ae198 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ae198 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27adf23 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27adf61 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27adf61 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27adf59 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27adf59 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27adf40 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27adf40 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27adfc8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27adfc8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae128 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae128 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae180 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae180 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27adfc8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae0e0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae0e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae0e0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae0e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b5c28 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b5c28 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b5c36 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b5c36 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b5c50 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b5c50 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b5bf0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b5bf0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b5bfb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b5bfb 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b5bfb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9114 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9114 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9165 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9165 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a91cc 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a91cc 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a919c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a919c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a91e2 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a91e2 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9386 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9386 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b78b5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b78b5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b78b3 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b78b3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b78aa 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b78aa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9220 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9220 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aa30f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aa30f 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a9247 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aa2ce 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aa2ce 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aa22c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aa22c 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27be600 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27be600 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aa19c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aa19c 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a96e1 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a96e1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3ae2 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3ae2 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b2edb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b2edb 
CAP: pin_sim HasFallThrough:3
	* 142 - MOV  mov qword ptr [rbp-0x88], rax 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b2f35 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3543 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3543 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3108 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3108 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3124 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3124 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b2fc5 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b2fc5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2fc5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2fc5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2fc5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2fc5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3108 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3108 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3124 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3124 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b3041 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b36e4 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b36e4 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27beaf8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27beaf8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bead8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bead8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27beb09 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27beb09 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b38d9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b38d9 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b51e9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b51e9 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae387 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae387 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ae3c0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b637d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b637d 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6369 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6369 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b6390 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6360 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6360 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6390 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6390 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae370 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae370 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae956 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae956 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae3c0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae3c0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae37e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae37e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae3c0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae3c0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae37e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae4a0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae4a0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aeb83 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aeb83 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae514 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae514 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae658 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae658 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aebab 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aebab 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae7b0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae7b0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae858 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae858 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ae8f8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae8e7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae8e7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae8a8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae8a8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae6ae 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae6ae 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae8e7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae8e7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae8a8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae8a8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae7bc 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae7bc 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae565 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae565 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ae5aa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae549 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae549 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae549 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae549 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae549 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae549 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae6d9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae6d9 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ae5aa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae621 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae621 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae711 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae711 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae6e8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae6e8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aeaa9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aeaa9 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aea16 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aea16 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc59d 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc59d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc215 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc215 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc170 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc170 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27be580 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27be580 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f65b27b61eb 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f65b27b61eb 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27be510 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27be510 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27be520 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27be520 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f65b27b61dd 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f65b27b61dd 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6200 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6200 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b61e4 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27be5a0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27be5a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc2c2 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc2c2 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc2b7 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc2b7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc2de 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc2de 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27bc2a4 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27bc2a4 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf088 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf088 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf1a8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf1a8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf447 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf447 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf088 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf088 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf1a8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf1a8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf377 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf377 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27bf2ff 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27bf2ff 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf297 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf297 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf497 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf497 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf317 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf317 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf3e0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf3e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf145 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf145 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf4d0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf4d0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bf138 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc2af 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc2af 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc0b5 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc0b5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc180 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc180 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f65b27bc170 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f65b27bc170 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc170 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc170 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc14b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc051 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc051 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bc030 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bc030 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bc066 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bc066 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc059 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc059 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc061 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc061 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bbf98 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bbf98 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bc030 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bc030 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bc066 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bc066 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bbfe7 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bbfe7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc312 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc312 
CAP: pin_sim HasFallThrough:3
	  112 - JNS  jns 0x7f65b27bc118 
CAP: pin_sim IsBranch:3 
	  112 - JNS  jns 0x7f65b27bc118 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27bc121 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27bc121 
CAP: pin_sim HasFallThrough:3
	  10f - JNLE  jnle 0x7f65b27bc170 
CAP: pin_sim IsBranch:3 
	  10f - JNLE  jnle 0x7f65b27bc170 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc170 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc170 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc170 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc170 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bc018 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bc018 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc000 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc000 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bbf90 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bbf90 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bbf90 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bbf90 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc051 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc051 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bc030 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bc030 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bc066 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bc066 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27bc372 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27bc372 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bc363 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bc363 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc5de 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc340 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc340 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bc3b3 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27bc3e5 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27bc3e5 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc43a 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc43a 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc3a0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc3a0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc3a0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc3a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc408 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc408 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc3a0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc3a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc426 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc426 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27bc3a0 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27bc3a0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc3a0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc3a0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bc5b7 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bc5b7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc170 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc170 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bec30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bec75 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27beb78 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27beb78 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bfe70 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aea16 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aea16 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae9b1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae9b1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ae9cb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ae9cb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aea98 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aea98 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab74e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab74e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ab5c2 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ab5c2 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27be5c0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27be5c0 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27ab6d1 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27ab6d1 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ab3d2 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ab3d2 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27ab700 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27ab700 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab6d9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab6d9 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab5d6 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab5d6 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab5e4 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab5e4 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab7e3 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab7e3 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab5b0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab5b0 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ab7c5 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ab7c5 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab7d4 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab7d4 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ab680 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ab680 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27ab618 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27ab618 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ab4e2 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab4c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab4c0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ab4c0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ab4c0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ab4c0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ab4c0 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27ab618 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27ab618 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab4c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab4c0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ab4c0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ab4c0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ab4c0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ab4c0 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ab630 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ab630 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ab549 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf280 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf280 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bf138 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf190 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf190 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf192 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab518 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab518 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ab608 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ab608 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab5b0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab5b0 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ab608 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ab608 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf527 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf527 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf2e8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf2e8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bf138 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf497 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf497 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bf394 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ab5c7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ab5c7 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ab5c7 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ab5c7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aea0e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aea0e 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ae62a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae44d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae44d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aebdb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aebdb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b5c50 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b5c50 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f65b27acd08 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f65b27acd08 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac090 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac090 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac019 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac010 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac010 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac010 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac010 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac010 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac010 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac090 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac090 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac010 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac010 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac010 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac010 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27acbe9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27acbe9 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27acafe 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27acafe 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ad029 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ad029 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac640 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac640 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfea0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfea0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfeb1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfeb1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfec4 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfec4 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b11a8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b11a8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1038 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1038 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1028 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1028 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1090 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1090 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1178 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1178 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1164 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1164 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1164 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1164 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1130 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1130 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b121c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1238 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1238 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b11ea 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1203 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1200 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1200 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b115a 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1200 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1200 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b115a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ad01d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ad01d 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ac98c 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ac98c 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27acb1c 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27acb1c 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac21a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac250 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac250 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ac1d0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ac1d0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac260 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac260 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac1f8 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27ac3e0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27ac3e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac250 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac250 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ac1d0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ac1d0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac260 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac260 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac1f8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac1f8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac1f8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27acbda 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27acbda 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27acbcb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27acbcb 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27acbbc 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27acbbc 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac2fb 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac2fb 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac1f8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac1f8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac3d0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac3d0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac3a0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac3a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac320 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac320 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27ac3e0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27ac3e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac250 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac250 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ac1d0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ac1d0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac1f8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac1f8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acb1c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acb1c 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27acee1 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27acee1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac5a5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac5a5 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac96e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac96e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac5c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac5c0 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27be700 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27be700 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac4a0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac5c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac5c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac5df 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac5df 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac54d 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac54d 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac4cb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac4cb 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ac4cb 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ac4cb 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27ac4cb 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27ac4cb 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac54d 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac54d 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27ac544 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27ac544 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acd1e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acd1e 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27ac677 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27ac677 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac4b0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac4b0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac4b0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac4b0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27acc83 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac5c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac5c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac5df 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac5df 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac54d 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac54d 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27ac544 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27ac544 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acd1e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acd1e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf6fd 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf6fd 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bfa00 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bfa00 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp r11 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp r11 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bfaba 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bfb50 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bfb50 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfb2b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfb2b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bfae0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bfae0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bfae0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bfae0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp r11 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acd5c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acd5c 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ac9eb 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ac9eb 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27ac677 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27ac677 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac54d 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac54d 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac5ac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acae7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acae7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acaf1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acaf1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac72e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac72e 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac6f9 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac6e9 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac6e9 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac6e0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac6e0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27aca20 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27aca20 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac72e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac72e 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac6e9 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac6e9 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac6e0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac6e0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27aca20 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27aca20 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac6f9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac6f9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac7ac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac7ac 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27aca3c 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27aca3c 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac6ed 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27ac6ed 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27ac6ed 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac6ed 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac72e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac72e 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac6e9 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac6e9 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac6e0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac6e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac72e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac72e 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac6e9 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac6e9 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27ac6e0 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27ac6e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac7ac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac7ac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac741 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac741 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac74f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac74f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac75d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac75d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac76b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac76b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac779 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac779 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac78a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac78a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac79b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac79b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac7ac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac7ac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac7e9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac7e9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac7d1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac7d1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac7dd 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac7dd 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac7dd 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac7dd 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac7e9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac7e9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acada 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acada 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac7e9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac7e9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acada 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acada 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aceb6 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aceb6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acada 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acada 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aceb6 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aceb6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac82c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac82c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac843 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac843 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ace57 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ace57 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acb6d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acb6d 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ace57 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ace57 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27acb6d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27acb6d 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27acd84 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27acd84 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac899 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac899 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ad147 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ad147 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aca66 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aca66 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ad0dd 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ad0dd 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac8c3 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac8c3 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac8c3 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ad0dd 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ad0dd 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ac904 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ac904 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ad074 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ad074 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac916 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac916 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ad047 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ad047 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b0eb8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b0eb8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rax 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ad153 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ad153 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ae3a9 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b3850 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b3850 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b3020 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b3020 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b3020 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3031 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3031 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3127 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3127 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b36e4 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b36e4 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3127 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3127 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b36e4 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b36e4 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27beb09 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27beb09 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27beb0b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27beb0b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aebab 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aebab 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae7b0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae7b0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ae858 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ae858 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc180 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc180 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f65b27bc170 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f65b27bc170 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc170 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc170 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ab427 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ab427 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ab5e4 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ab5d6 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ab5d6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfc7a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfc7a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfc90 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfc90 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfcbb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfcbb 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac82c 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ad047 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ad047 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bc37c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bc37c 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc37c 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc37c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1231 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1231 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac1f8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac1f8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac350 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac350 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27acf3b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27acf3b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b77ed 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b77ed 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27ac1f8 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27bfb50 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27bfb50 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfb2b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfb2b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bfae0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bfae0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac82c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac82c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27ac843 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27ac843 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27ace57 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27ace57 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b3031 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b3031 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3197 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3197 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b31bc 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b31bc 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b353a 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b31b0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b31b0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b31ec 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b31ec 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b31ec 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b31ec 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3533 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3533 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b31b0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b31b0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b31ec 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b31ec 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b2fae 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3543 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3543 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3108 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3108 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3124 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3124 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b2fc5 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b2fc5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3d74 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3d74 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b2fc5 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6360 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6360 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3af6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3af6 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b31bc 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b31bc 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b353a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bff30 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bff30 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bff10 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bff10 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bffb0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bffb0 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27bffb0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27bffb0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bffa0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bffa0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bffa0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bffa0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bfe79 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bfe79 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b2fd0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b2fd0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b2fd0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b2fd0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3197 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3197 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3225 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3225 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3f34 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3f34 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b3dfe 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b3dfe 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b3285 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b3283 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b3283 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b3d87 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b3d87 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3d36 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3d36 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b3283 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b3283 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b3d87 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b3d87 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3d36 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3d36 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfe89 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfe89 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfea0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfea0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bfeb1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bfeb1 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b365c 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b365c 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b3435 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27b34ed 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27b34ed 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b34dd 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b34dd 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b34e5 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b34b0 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b34b0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b364e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b364e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b34dd 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b34dd 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b34e5 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b34d0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b34d0 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b34b0 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b34b0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b364e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b364e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b35de 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b35de 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b34d0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b34d0 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b34b0 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b34b0 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27bf620 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27bf620 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bf5ef 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bf5ef 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf5b6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf5b6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf6d0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf6d0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rax 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c0028 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0108 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0108 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c0010 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27bf5dc 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf60f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf60f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf5fe 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf5fe 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b36a9 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b36a9 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b34fa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27bf60f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27bf60f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf5fe 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf5fe 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27bf5fe 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27bf5fe 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b3489 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27b34ed 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27b34ed 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b34dd 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b34dd 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b34e5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b364e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b364e 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b3489 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b3691 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b3691 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b3c65 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b3c65 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9309 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9309 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a92f5 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a92f5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a932b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a932b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a92f5 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a92f5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a932b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a932b 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a936d 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a936d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aa513 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aa513 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a9366 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9358 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9358 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a97a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9729 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9729 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9358 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9358 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a97a0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aa51f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aa51f 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27a9756 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27a9756 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9773 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9773 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9773 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9773 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aa52f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aa52f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9e19 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9e19 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a97a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6c23 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6c23 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b6beb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6be0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6be0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6ac6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6ac6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b694b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b694b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6aea 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6aea 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b682d 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b682d 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b68e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6820 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6820 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6ad7 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6ad7 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b686b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b68e0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b68e0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b689c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b689c 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b66a2 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b66a2 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6619 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6619 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6482 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6482 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6528 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6528 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6550 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6550 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6464 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6464 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b646e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b646e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6868 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6868 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6950 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6950 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b67f0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b682d 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b682d 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b68e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6989 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6989 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b6973 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b699f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b699f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6b88 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6b88 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6a5a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6a5a 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b6a03 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b6a47 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b6a47 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6a00 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6a00 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6a5a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6a5a 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b69f8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b6a03 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6ab4 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6ab4 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b6a7b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6beb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6beb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6989 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6989 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b6973 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6970 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6970 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b699f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b699f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6970 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6970 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b699f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b699f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6aad 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6aad 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6a78 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6a78 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6a78 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6a78 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6aad 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6aad 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6a78 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6a78 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b689c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b689c 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b6a47 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b6a47 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b6a00 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b6a00 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b6a5a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b6a5a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a7a52 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a7a52 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a7a58 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a7a58 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a97e8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a97e8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a6fab 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a6fab 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a6f28 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a6f28 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a6f22 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a6f22 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a6f05 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a6f05 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a6f28 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a6f28 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a6f22 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a6f22 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a6f05 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b79c5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b79c5 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b791c 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27b78f0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27b78f0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b797b 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b797b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b791c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b791c 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b791c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b791c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b7b9a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b7b9a 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b7b68 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b7b68 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b7b80 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b7b80 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b7b50 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b7b50 
CAP: pin_sim HasFallThrough:3
	* 27b - STOSQ  rep stosq qword ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	* 27b - STOSQ  rep stosq qword ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	* 27b - STOSQ  rep stosq qword ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b7b38 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b7b38 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b7b20 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b7b20 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b7b18 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b7b18 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b7b92 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b7b92 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a6f59 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a6f59 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a6fa1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a6fa1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9832 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9832 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9827 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9827 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9d1b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9d1b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9d0e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9d0e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9d0e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9d0e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9d0e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9d0e 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a9939 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9a18 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9a18 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9a42 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9a42 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a99cb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a99cb 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a9af5 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9a88 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9a88 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9b29 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9b29 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9bc7 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9bc7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9ada 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9ada 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9aa8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9aa8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a9bc7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9ada 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9ada 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9af1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9af1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9bdd 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9bdd 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9a88 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9a88 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9a88 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9a88 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9b29 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9b29 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1521 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1521 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b17b8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b17b8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1a10 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1a10 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b153f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b153f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1553 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1553 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1a48 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1a48 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b259b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b259b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b17d0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b17d0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1a78 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1a78 
CAP: pin_sim HasFallThrough:3
	* 27b - STOSQ  rep stosq qword ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	* 27b - STOSQ  rep stosq qword ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	* 27b - STOSQ  rep stosq qword ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1ef8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1ef8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b15f6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b15f6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1638 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1638 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1e30 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1e30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1a60 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1a60 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1800 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1800 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b162c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b162c 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1638 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1800 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1800 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b16f4 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b16f4 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b184f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b184f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1e18 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1e18 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27b184f 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27b184f 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b1838 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b1838 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1f01 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1f01 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b1768 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b1838 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b1838 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1f01 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1f01 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b1768 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1c30 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1c30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1c20 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1c20 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2464 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2464 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1c50 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1c50 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b1c50 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b1c50 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1986 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1986 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aff12 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aff12 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afd98 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afd98 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b0010 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b0010 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afd98 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afd98 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b0010 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b0010 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b023e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b023e 
CAP: pin_sim HasFallThrough:3
	* 142 - MOV  mov qword ptr [rsp+0x40], 0x0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af53b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af53b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27af610 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afaad 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afaad 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afbac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afbac 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afaff 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afaff 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af628 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af628 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27af500 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27af500 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27af694 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af53b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af53b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af5bb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af5bb 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27afb3d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af628 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af628 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afb30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afb30 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27af5bb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27af5bb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afb30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afb30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af462 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af462 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27af438 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27af438 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af391 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af391 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af3f8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af3f8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af3e6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af3e6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af448 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af448 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af3e9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af3e9 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27af3d3 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27af632 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27af632 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27afb30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af668 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af668 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af6b0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af6b0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af676 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af676 
CAP: pin_sim HasFallThrough:3
	  10f - JNLE  jnle 0x7f65b27afe86 
CAP: pin_sim IsBranch:3 
	  10f - JNLE  jnle 0x7f65b27afe86 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b00c2 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b00c2 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afe24 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afe24 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b023e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b023e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afeb9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afeb9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aff28 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aff28 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b0716 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b0716 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b0387 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b0387 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b0396 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b0396 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b19e9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b19e9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2426 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2426 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b1ec0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b1ec0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rax 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b18a0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b18a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1768 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b1768 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1c30 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1c30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b19d2 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2426 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2426 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b1ec0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b1ec0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rax 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b2902 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b2902 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1ad0 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b18a0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b18a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1768 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b1768 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1ad0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afc41 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afc41 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afc61 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afc61 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27af500 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27af500 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27af694 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af3f8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af3f8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af3e6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af3e6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af448 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af448 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27afee7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b0396 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b0396 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b24dc 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b24dc 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b24dc 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b24dc 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1920 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1920 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b19cb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b19e9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b19e9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2426 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2426 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b1ec0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b1ec0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1942 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1986 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1986 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1ee0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1ee0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1b1d 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1b10 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1b10 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1ed0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1ed0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b28d5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b28d5 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1bf0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b28ac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b28ac 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05dace 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05dace 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f6599ff4d97 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f6599ff4d97 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f6599ff4d97 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f6599ff4d97 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4ec0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4ec0 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4f28 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4f28 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4f40 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4f40 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f6599ff4db0 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f6599ff4f80 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f6599ff4f80 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f6599ff4f89 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f6599ff4f89 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4f80 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4f80 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4f1a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4f1a 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f6599ff4f1a 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f6599ff4db0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4dca 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4dca 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4e80 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4e80 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4e90 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4e90 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4ea3 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4ea3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4dca 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4dca 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05db0e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05db0e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05db0e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05db0e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05db0e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05db0e 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1b10 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b1768 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1b10 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1b10 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1ed0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1ed0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a104e88 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a104e88 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27aff12 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27aff12 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afd98 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afd98 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b0010 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b0010 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afca8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afca8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afc07 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afc07 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27af5c3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afd3e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afd3e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afd2c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afd2c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afd2c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afd2c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afd2c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afd2c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afd2c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afd2c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afd26 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afd26 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afd03 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afd03 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27afbcc 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27afc07 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27afc07 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27af5c3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afbe8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afbe8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27af632 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a104e70 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a104e70 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a104e80 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a104e80 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a059e7e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a059e7e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a059e98 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a059e98 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05fd9e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05fd9e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05fdde 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05fdde 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05fdde 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05fdde 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05fdde 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05fdde 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05c8de 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05c8de 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05c8f8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05c8f8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27afbe8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27afbe8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27af632 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27af5c3 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27af5c3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05c8c0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05c8c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05c8b7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05c8b7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b168c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b168c 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b26e4 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b26e4 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b2537 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b2537 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1800 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1800 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b16f4 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b16f4 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1f01 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1f01 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b1768 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1c30 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1c30 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1e48 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1e48 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b17b8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b17b8 
CAP: pin_sim HasFallThrough:3
	  112 - JNS  jns 0x7f65b27b17b8 
CAP: pin_sim IsBranch:3 
	  112 - JNS  jns 0x7f65b27b17b8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9af1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9af1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9bdd 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9bdd 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9a88 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9a88 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b837f 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27b8370 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27b8370 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a9af1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b26aa 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b26aa 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b259b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b259b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b17d0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b17d0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1a78 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1a78 
CAP: pin_sim HasFallThrough:3
	* 27b - STOSQ  rep stosq qword ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1ea0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1ea0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b2564 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b2564 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b17e9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b17e9 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1592 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b0251 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b0251 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b0258 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b0258 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b0266 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b0266 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27aff03 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b1ec0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b1ec0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rax 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b2902 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b2902 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b247e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1920 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1920 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b19cb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1ad0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b16c8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b16c8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b16eb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b16eb 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b16f4 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b16f4 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b23e0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b23e0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b2400 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b2400 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b1718 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b1718 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1768 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b1768 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1741 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1741 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b1718 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b1718 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b16c8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b16c8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b16eb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b16eb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1738 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1738 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x2fbcf2] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a5d42e0 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x2fbd24] 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b480c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b480c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b47f0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b47f0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4846 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4846 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b4812 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b4812 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b47e0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b47e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b4800 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b4800 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b4808 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b4808 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b485d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b485d 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b47d2 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b47d2 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp r11 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4fb8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4fb8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5df308 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5df308 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5df2f8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5df2f8 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b1741 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b1741 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b168c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b168c 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b26e4 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b26e4 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4fb8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4fb8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5ee868 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5ee868 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5ee858 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5ee858 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5ea10f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5ea10f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5e4a30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5e4a30 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5e36f8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5e36f8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5e36e8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5e36e8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a6000ff 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a6000ff 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5d9fe0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5d9fe0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5ffb9f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5ffb9f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5e9a0f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5e9a0f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5da010 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5da010 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5deb38 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5deb38 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5deb28 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5deb28 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5ee8b8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5ee8b8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5ee8a8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5ee8a8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b2537 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b2537 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b1e48 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b1e48 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1638 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1638 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1e30 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1e30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1a60 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1a60 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1800 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1800 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b16f4 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b16f4 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b1768 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b184f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b184f 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b182c 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27b184f 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27b184f 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b1838 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b1838 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1f01 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1f01 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2416 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1ad0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1c20 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1c20 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b2464 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b2464 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1c50 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1c50 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b1c50 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b1c50 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b1986 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b1986 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9c16 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9c16 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9c16 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9c16 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b7da9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b7da9 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b7d0b 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b7d0b 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27b7cd5 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27b7cd5 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b7cf0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b7cf0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b7c4d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b7cc9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b7cc9 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b7cbe 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b7cbe 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27b7c38 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27b7c38 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27b7cf0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27b7cf0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b7c00 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27b7cf0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27b7cf0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b7cc9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b7cc9 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27b7cbe 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27b7cbe 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9b7f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9b7f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9c9e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9c9e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a9b87 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a9b87 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a9b87 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a9c4d 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a9c4d 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f65b27bc608 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f65b27bc608 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27be6e0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27be6e0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27aadbc 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27aadbc 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b53ec 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b53ec 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b5538 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b5538 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b53ba 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b53ba 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b54e6 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b54e6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b54f6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b54f6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b54d8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b54d8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b54a6 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b54a6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b544f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b544f 
CAP: pin_sim HasFallThrough:3
	* 27b - STOSQ  rep stosq qword ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	* 27b - STOSQ  rep stosq qword ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	* 27b - STOSQ  rep stosq qword ptr [rdi] 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a8f91db 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a8f91db 
CAP: pin_sim HasFallThrough:3
	* 142 - MOV  mov qword ptr [rsp+0x10], rdx 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f659a8f92ea 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f659a8f92ea 
CAP: pin_sim HasFallThrough:3
	  112 - JNS  jns 0x7f659a8f9230 
CAP: pin_sim IsBranch:3 
	  112 - JNS  jns 0x7f659a8f9230 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a8f9220 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a8f9220 
CAP: pin_sim HasFallThrough:3
	* 142 - MOV  mov qword ptr [r8+0x78], rdx 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x211a0a] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a8ef410 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x211bf4] 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f659a8f0be0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f659a8f0be0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a8f0a69 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x211b9a] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a8ef410 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00bd88 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00bd88 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a00b440 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f659a059dba 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f659a059dba 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a059e2b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a059e2b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a059dd7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a059e40 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a059e40 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a059e50 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a059e50 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a059e60 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a059e60 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00b518 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00b518 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00b518 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00b518 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00b4c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00b4c0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00b4ed 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00b4ed 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a00b4a6 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00b4e0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00b4e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00b4a6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00b4a6 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00b4e0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00b4e0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a8f0c1a 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a8f0c1a 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x211be2] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a8ef410 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a0c07a0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a0c07a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a8f0bf0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a8f0bf0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a8f0c10 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a8f0c10 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a8f0ad0 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x211a42] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a8ef410 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a8f0b7d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a8f0b7d 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x211a9a] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a8ef410 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0d77f1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0d77f1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0d7938 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0d7938 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a0d77fe 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0d7938 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0d7938 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a0d7822 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0d7810 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0d7810 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0d7879 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0d7879 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0d7860 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0d7860 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0d7860 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0d7860 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0d789e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0d789e 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0d7957 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0d7957 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0d7957 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0d7957 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0d7b48 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0d7b48 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0d7b48 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0d7b48 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b54e6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b54e6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b54e6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b54e6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a8f0750 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a8f0750 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a8f0750 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a8f0750 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a8f06a0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a8f06ca 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a8f06ca 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b5485 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b5485 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b54e6 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b52c8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b5538 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b5538 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b53ba 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b53ba 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b53ac 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b53ac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b552b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b552b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b53d8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b53d8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b5500 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b5500 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b533b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b533b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b53b0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b5500 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b5500 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b535f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b535f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b53ac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b53ac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b53ac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b53ac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a71f1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a71f1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a72f8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a72f8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a71fe 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a71fe 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0d87 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0d87 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0d87 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0d87 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0eb0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0eb0 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0f18 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0f18 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0f30 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0f30 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c0da0 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f65b27c0f70 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f65b27c0f70 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0f79 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0f79 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0f70 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0f70 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0f0a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0f0a 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c0f0a 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c0da0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0dba 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0dba 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0e70 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0e70 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0e80 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0e80 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0e93 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0e93 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0dba 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0dba 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a71de 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a72f8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a72f8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a71fe 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a71fe 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c0c8d 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0c28 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0c28 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c0c28 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f65b27c09d0 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f65b27c09d0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c09d0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c09d0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c09b7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0940 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0940 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c09b0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c09b0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0a00 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0a00 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0973 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0973 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0973 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0973 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c122b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c122b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c1254 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0750 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0750 
CAP: pin_sim HasFallThrough:3
	  112 - JNS  jns 0x7f65b27c1220 
CAP: pin_sim IsBranch:3 
	  112 - JNS  jns 0x7f65b27c1220 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f65b27c122b 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f65b27c122b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c09b0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c09b0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0a70 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0a70 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c09f8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c09f8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c09d0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c09d0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0940 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0940 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c09b0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c09b0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c1268 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c1268 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f65b27c1254 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f65b27c1254 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0cc8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0cc8 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c09d0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c09d0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0b0e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0b0e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0ab1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0ab1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0a97 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0a97 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0a97 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0a97 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0bb0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0bb0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c09d2 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0cc8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0cc8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0b37 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0b37 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0b97 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0b97 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0b67 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0b67 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0b50 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0b50 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c0ac1 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c09d0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c09d0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c0b50 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c0b50 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c0ac1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27c0bb0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27c0bb0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27c09d2 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27c09d2 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27c09d2 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27a73f6 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27a73f6 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27a735b 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27a735b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a734f 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a7340 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a7340 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a726e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a726e 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27a726e 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27a726e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a73af 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a73af 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a73ed 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a73ed 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27a73ed 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27a73ed 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a73da 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27a73cc 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27a73cc 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a7363 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a73ed 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a73ed 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a740e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a740e 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a73ed 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a7363 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27a726e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27a726e 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27a726e 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27a726e 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27a726e 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27a729f 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27a729f 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f65b27a71ec 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f65b27a71ec 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b5398 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b5398 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b52f0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b52f0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b53ac 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b53ac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b552b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b552b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b53d8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b53d8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff49d0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff49d0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f6599ff49d0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f6599ff49d0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4916 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4916 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4a00 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4a00 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0c9bb5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0c9bb5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0c9bb5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0c9bb5 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05b8ce 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05b8ce 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05b8ac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05b8ac 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05b8eb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05b8eb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05b8eb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05b8eb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05b8ac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05b8ac 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a05b8ac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05b8fe 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05b8fe 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b53ac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b53ac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f65b27b53ac 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f65b27b53ac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4691 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4691 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4798 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4798 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff469e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff469e 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a07339d 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a073338 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a073338 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a073338 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f659a0730e0 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f659a0730e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0730e0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0730e0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a0730c7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a073050 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a073050 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0730c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0730c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a073110 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a073110 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a073083 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a073083 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a073083 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a073083 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a009eeb 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a009eeb 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a009f14 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a072e60 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a072e60 
CAP: pin_sim HasFallThrough:3
	  112 - JNS  jns 0x7f659a009ee0 
CAP: pin_sim IsBranch:3 
	  112 - JNS  jns 0x7f659a009ee0 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7f659a009eeb 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7f659a009eeb 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0730c0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0730c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a073180 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a073180 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a073108 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a073108 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0730e0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0730e0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a073050 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a073050 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0730c0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0730c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a009f28 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a009f28 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a009f14 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a009f14 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0733d8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0733d8 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0730e0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0730e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a07321e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a07321e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0731c1 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0731c1 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0731a7 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0731a7 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0731a7 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0731a7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0732c0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0732c0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a0730e2 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0733d8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0733d8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a073247 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a073247 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0732a7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0732a7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a073277 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a073277 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a073260 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a073260 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a0731d1 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0730e0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0730e0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a073260 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a073260 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a0731d1 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0732c0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0732c0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0730e2 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0730e2 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a0730e2 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f6599ff4896 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f6599ff4896 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f6599ff47fb 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f6599ff47fb 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f6599ff47ef 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f6599ff47e0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f6599ff47e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff470e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff470e 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f6599ff470e 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f6599ff470e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff484f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff484f 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff488d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff488d 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f6599ff488d 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f6599ff488d 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f6599ff487a 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f6599ff486c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f6599ff486c 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f6599ff4803 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff488d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff488d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff48ae 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff48ae 
CAP: pin_sim HasFallThrough:3
	  60 - CPUID  cpuid  
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f6599ff488d 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f6599ff4803 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff470e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff470e 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f6599ff470e 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f6599ff470e 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f6599ff470e 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f6599ff473f 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f6599ff473f 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f6599ff468c 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f6599ff468c 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b52f0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b52f0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a3c0f25 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a3c0f25 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a3c1490 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a3c1490 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a3c1490 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a3c1490 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a3c13e0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a3c140a 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a3c140a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a5d42cd 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a5d42cd 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a5d48a0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a5d48a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a5d48a0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a5d48a0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a5d47f0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a5d481a 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a5d481a 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b532b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b532b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b53ac 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp r12 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x20175a] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x400870 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x201794] 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4b1c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4b1c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4a73 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4a73 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00bf39 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00bf39 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00c0ff 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00c0ff 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a00bf46 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00c0ff 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00c0ff 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00c035 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00c035 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00bfa7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00bfa7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00c022 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00c022 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a00bf60 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00c035 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00c035 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a00bfe2 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00c009 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00c009 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00c11e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00c11e 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a00c015 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00c11e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00c11e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00c0f8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00c0f8 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f6599ff4bc4 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f6599ff4bc4 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f6599ff4aa5 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f6599ff4aa5 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x400865 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x400865 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x400f26 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x400f26 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x400d78 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x400d78 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x400d78 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x400d78 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x400cf0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x400d14 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x400d14 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x400f10 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x400f10 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f6599ff4b83 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f6599ff4b83 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f6599ff4b60 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f6599ff4b60 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a0083a0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a008400 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00841f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00841f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f6599ff4b23 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f6599ff4b23 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x400bb0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x400bb0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x400bb0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x400bb0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x400bb0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x400bb0 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x20173a] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x400870 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f65b27b47c5 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f65b27b47d2 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f65b27b47d2 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7fff8f6e5f94 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7fff8f6e5f94 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x201752] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x400870 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00c626 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00c626 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00c7e0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00c7e0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a00c633 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00c7e0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00c7e0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00cb4e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00cb4e 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f659a00cb4e 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f659a00cb4e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00cb43 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00cb43 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f659a00cb07 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f659a00cb07 
CAP: pin_sim HasFallThrough:3
	  108 - JL  jl 0x7f659a00cac8 
CAP: pin_sim IsBranch:3 
	  108 - JL  jl 0x7f659a00cac8 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f659a00cb43 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f659a00cb43 
CAP: pin_sim HasFallThrough:3
	  108 - JL  jl 0x7f659a00cac8 
CAP: pin_sim IsBranch:3 
	  108 - JL  jl 0x7f659a00cac8 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f659a00cb43 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f659a00cb43 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00ca58 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00ca58 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00ca58 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00ca58 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00ca38 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00ca38 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f659a00ca20 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f659a00ca20 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00cb30 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00cb30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a00c659 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a00c659 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00c7ff 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00c7ff 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a00c665 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a00c7ff 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a00c7ff 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x20178a] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x400870 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a04037f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a04037f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a040430 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a040430 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a040357 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a040357 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a04048f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a04048f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a040420 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a040420 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0499fc 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0499fc 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a049a80 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a049a80 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f659a049a10 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f659a049a10 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0499f6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0499f6 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a04ac50 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a04ac50 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04ab50 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04ab50 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04ac70 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04ac70 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04ac70 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04ac70 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a04aca6 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a04aca6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04ac40 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04ac40 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04b8a8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04b8a8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04b8b8 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04b8b8 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f659a04b900 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f659a04b900 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f659a03ddd8 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f659a03ddd8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a0bae50 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f659a0bae70 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f659a0bae70 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f659a0bae84 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f659a0bae84 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f659a03ddd8 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f659a03ddd8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a03de30 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a03de30 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f659a03ddd8 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f659a03ddd8 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a03dde2 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a0c45e3 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a0c45e3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a03de1b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a03de1b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04b83b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04b83b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04b860 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04b860 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a04b89e 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a04b89e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04b8e7 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04b8e7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04b910 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04b910 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a04ab5f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a04aca6 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a04aca6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04ac40 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04ac40 
CAP: pin_sim HasFallThrough:3
	  10f - JNLE  jnle 0x7f659a04ab0e 
CAP: pin_sim IsBranch:3 
	  10f - JNLE  jnle 0x7f659a04ab0e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04ab0e 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04ab0e 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a04ab0e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04ac30 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04ac30 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04abf0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04abf0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a04abc0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a04abc0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a04a780 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a04a7a0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a04a7a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a049ad0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a049ad0 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f659a049a52 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f659a049a52 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a049b08 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a049b08 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0499f6 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0499f6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04ba76 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04ba76 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a04ba38 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a04ba11 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a04ba11 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f659a04b998 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f659a04b998 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a05d4f0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a05d4f0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d486 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d486 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d520 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d520 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05d500 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05d500 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f659a05d5a0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f659a05d5a0 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f659a05d5a0 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f659a05d5a0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d590 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d590 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d590 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d590 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05d476 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05d476 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d486 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d486 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05d4d0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05d4d0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a05d4d0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a05d4d0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a04ba0e 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04ba70 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04ba70 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a0499f6 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a040429 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a040429 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a040438 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a040438 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a040415 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a040415 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a040415 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a040415 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a04040d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a04040d 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0404aa 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0404aa 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0404aa 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0404aa 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x201712] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x400870 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a8f89b9 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a8f89b9 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a8f89e9 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a8f89e9 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x400c7d 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x400c7d 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x20172a] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x400870 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7f659a0bae70 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7f659a0bae70 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x400c69 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x400c69 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x201782] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x400870 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x400c55 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x400c55 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x20177a] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x400870 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a024c5b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a024c5b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01a698 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01a698 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01a980 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01a980 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a99f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a99f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a595 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a595 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01a686 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01a980 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01a980 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a99f 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a99f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01a730 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01a730 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a063da6 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a063da6 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a063d86 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a063d86 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a6b0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a6b0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01a7b0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01a7b0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a726 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a726 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a70b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a70b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a8f7afa 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a8f7afa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a6d9 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a6d9 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01a607 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a726 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a726 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a70b 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a70b 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01f960 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01f960 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01f960 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01f960 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01a607 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0499ed 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0499ed 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a049a1f 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a049a1f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a7f0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a7f0 
CAP: pin_sim HasFallThrough:3
	  10f - JNLE  jnle 0x7f659a01a9b7 
CAP: pin_sim IsBranch:3 
	  10f - JNLE  jnle 0x7f659a01a9b7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a637 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a637 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f659a01a950 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f659a01a950 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01a8a5 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rax 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01d7af 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01d7af 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01d786 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01d786 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01ae32 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f659a01b3af 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f659a01b3af 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01b2f0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01b2f0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01b2f0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01b2f0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01b2f7 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a280 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a280 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a240 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a240 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a260 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a260 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01a240 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01a240 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01a233 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01b401 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01b401 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b3be 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b3be 
CAP: pin_sim HasFallThrough:3
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim IsBranch:3 
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b349 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b349 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b3be 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b3be 
CAP: pin_sim HasFallThrough:3
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim IsBranch:3 
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01ae86 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01ae86 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01b0c8 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01b0c8 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01aefc 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01aefc 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01aefc 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01aefc 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b484 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b484 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01b560 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01b560 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f659a01b558 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f659a01b558 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01af1f 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01b560 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01b560 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b715 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b715 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01b6de 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01b6de 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01af41 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01af58 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01af58 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01b7bb 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01b7bb 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01af41 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01afd3 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01afd3 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01afd3 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01afd3 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01afd3 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01afd3 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01b5f9 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01b5f9 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01b5c0 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01b5c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f659a01b03c 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f659a01b03c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01aaf3 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01aaf3 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f659a01ad02 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f659a01ad02 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01aaf3 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01b597 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01b597 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01aaf3 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01aaf3 
CAP: pin_sim HasFallThrough:3
	  10f - JNLE  jnle 0x7f659a01b08a 
CAP: pin_sim IsBranch:3 
	  10f - JNLE  jnle 0x7f659a01b08a 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01aafd 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01aafd 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01a881 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7f659a01a950 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7f659a01a950 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp rax 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b65a 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b65a 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01b649 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01b649 
CAP: pin_sim HasFallThrough:3
	  112 - JNS  jns 0x7f659a01b630 
CAP: pin_sim IsBranch:3 
	  112 - JNS  jns 0x7f659a01b630 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b6b4 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b6b4 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01b6a6 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01b6a6 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01ae0f 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01b77a 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01b77a 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01b769 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01b769 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01ae0f 
CAP: pin_sim HasFallThrough:3
	  112 - JNS  jns 0x7f659a01b630 
CAP: pin_sim IsBranch:3 
	  112 - JNS  jns 0x7f659a01b630 
CAP: pin_sim HasFallThrough:3
	  117 - JS  js 0x7f659a01b3af 
CAP: pin_sim IsBranch:3 
	  117 - JS  js 0x7f659a01b3af 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01b2f0 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01b2f0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01ae32 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01a290 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01a290 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01a290 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01a290 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b352 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b352 
CAP: pin_sim HasFallThrough:3
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim IsBranch:3 
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b484 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b484 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim HasFallThrough:3
	  10c - JNB  jnb 0x7f659a01b560 
CAP: pin_sim IsBranch:3 
	  10c - JNB  jnb 0x7f659a01b560 
CAP: pin_sim HasFallThrough:3
	  109 - JLE  jle 0x7f659a01b03c 
CAP: pin_sim IsBranch:3 
	  109 - JLE  jle 0x7f659a01b03c 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a645 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a645 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x39bcba] 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a0536f2 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a0536f2 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a0536f0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a0536f0 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a053670 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a053670 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01a672 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01a672 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a750 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a750 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01a782 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01a782 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a76c 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a76c 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01f97b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01f97b 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01a774 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a01f97b 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a01f97b 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7f659a01a680 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7f659a01a680 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a8f7b4c 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a8f7b4c 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7f659a8f7b40 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7f659a8f7b40 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7f659a01a680 
CAP: pin_sim IsBranch:3 
	* 10a - JMP  jmp qword ptr [rip+0x201772] 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x400870 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7fff8f6e5f64 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7fff8f6e5f64 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7fff8f6e5f5d 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7fff8f6e5f5d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7fff8f6e5ee0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7fff8f6e5ee0 
CAP: pin_sim HasFallThrough:3
	  106 - JB  jb 0x7fff8f6e5f6c 
CAP: pin_sim IsBranch:3 
	  106 - JB  jb 0x7fff8f6e5f6c 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7fff8f6e5dd1 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7fff8f6e5dd1 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7fff8f6e5d28 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7fff8f6e5cd7 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7fff8f6e5cd7 
CAP: pin_sim HasFallThrough:3
	  107 - JBE  jbe 0x7fff8f6e5f12 
CAP: pin_sim IsBranch:3 
	  107 - JBE  jbe 0x7fff8f6e5f12 
CAP: pin_sim HasFallThrough:3
	  10d - JNBE  jnbe 0x7fff8f6e5d60 
CAP: pin_sim IsBranch:3 
	  10d - JNBE  jnbe 0x7fff8f6e5d60 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7fff8f6e5f5d 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7fff8f6e5f5d 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7fff8f6e5ee0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7fff8f6e5ee0 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x7fff8f6e5dc0 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x7fff8f6e5dc0 
CAP: pin_sim IsBranch:3 
	  10a - JMP  jmp 0x7fff8f6e5d73 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7fff8f6e5f45 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7fff8f6e5f45 
CAP: pin_sim HasFallThrough:3
	  113 - JNZ  jnz 0x7fff8f6e5dac 
CAP: pin_sim IsBranch:3 
	  113 - JNZ  jnz 0x7fff8f6e5dac 
CAP: pin_sim HasFallThrough:3
	  118 - JZ  jz 0x400e60 
CAP: pin_sim IsBranch:3 
	  118 - JZ  jz 0x400e60 
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP accessMemory : d_addr:0x400f89, data_size: 256CAP: PerformanceModel::processAppMagic: cache programming: 140074699545648

CAP: Memory Manager::processAppMagic
CAP: Mem manager - Cache pgm file ptr :0x0x7f6599e10000, content: 69
 CAP: Num_subarrays :1, Cache lines/SA :1, Blk size :64create_cache_program_instructions writing!!! addr: 0  data: 65
create_cache_program_instructions writing!!! addr: 1  data: 69
create_cache_program_instructions writing!!! addr: 2  data: 69
create_cache_program_instructions writing!!! addr: 3  data: 69
create_cache_program_instructions writing!!! addr: 4  data: 69
create_cache_program_instructions writing!!! addr: 5  data: 69
create_cache_program_instructions writing!!! addr: 6  data: 69
create_cache_program_instructions writing!!! addr: 7  data: 69
create_cache_program_instructions writing!!! addr: 8  data: 66
create_cache_program_instructions writing!!! addr: 9  data: 49
create_cache_program_instructions writing!!! addr: 10  data: 49
create_cache_program_instructions writing!!! addr: 11  data: 49
create_cache_program_instructions writing!!! addr: 12  data: 49
create_cache_program_instructions writing!!! addr: 13  data: 49
create_cache_program_instructions writing!!! addr: 14  data: 49
create_cache_program_instructions writing!!! addr: 15  data: 49
create_cache_program_instructions writing!!! addr: 16  data: 67
create_cache_program_instructions writing!!! addr: 17  data: 50
create_cache_program_instructions writing!!! addr: 18  data: 50
create_cache_program_instructions writing!!! addr: 19  data: 50
create_cache_program_instructions writing!!! addr: 20  data: 50
create_cache_program_instructions writing!!! addr: 21  data: 50
create_cache_program_instructions writing!!! addr: 22  data: 50
create_cache_program_instructions writing!!! addr: 23  data: 50
create_cache_program_instructions writing!!! addr: 24  data: 68
create_cache_program_instructions writing!!! addr: 25  data: 70
create_cache_program_instructions writing!!! addr: 26  data: 70
create_cache_program_instructions writing!!! addr: 27  data: 70
create_cache_program_instructions writing!!! addr: 28  data: 70
create_cache_program_instructions writing!!! addr: 29  data: 70
create_cache_program_instructions writing!!! addr: 30  data: 70
create_cache_program_instructions writing!!! addr: 31  data: 70
create_cache_program_instructions writing!!! addr: 32  data: 69
create_cache_program_instructions writing!!! addr: 33  data: 51
create_cache_program_instructions writing!!! addr: 34  data: 51
create_cache_program_instructions writing!!! addr: 35  data: 51
create_cache_program_instructions writing!!! addr: 36  data: 51
create_cache_program_instructions writing!!! addr: 37  data: 51
create_cache_program_instructions writing!!! addr: 38  data: 51
create_cache_program_instructions writing!!! addr: 39  data: 51
create_cache_program_instructions writing!!! addr: 40  data: 65
create_cache_program_instructions writing!!! addr: 41  data: 69
create_cache_program_instructions writing!!! addr: 42  data: 69
create_cache_program_instructions writing!!! addr: 43  data: 69
create_cache_program_instructions writing!!! addr: 44  data: 69
create_cache_program_instructions writing!!! addr: 45  data: 69
create_cache_program_instructions writing!!! addr: 46  data: 69
create_cache_program_instructions writing!!! addr: 47  data: 69
create_cache_program_instructions writing!!! addr: 48  data: 66
create_cache_program_instructions writing!!! addr: 49  data: 49
create_cache_program_instructions writing!!! addr: 50  data: 49
create_cache_program_instructions writing!!! addr: 51  data: 49
create_cache_program_instructions writing!!! addr: 52  data: 49
create_cache_program_instructions writing!!! addr: 53  data: 49
create_cache_program_instructions writing!!! addr: 54  data: 49
create_cache_program_instructions writing!!! addr: 55  data: 49
create_cache_program_instructions writing!!! addr: 56  data: 67
create_cache_program_instructions writing!!! addr: 57  data: 50
create_cache_program_instructions writing!!! addr: 58  data: 50
create_cache_program_instructions writing!!! addr: 59  data: 50
create_cache_program_instructions writing!!! addr: 60  data: 50
create_cache_program_instructions writing!!! addr: 61  data: 50
create_cache_program_instructions writing!!! addr: 62  data: 50
create_cache_program_instructions writing!!! addr: 63  data: 50

 schedule_cap_instructions: The num of cap inst is 64
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF [SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 0.00 seconds
[SNIPER] Simulated 0.0M instructions, 0.0M cycles, 12.00 IPC
[SNIPER] Simulation speed 7.0 KIPS (7.0 KIPS / target core - 142183.6ns/instr)

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x201772] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 0
CAP: PerformanceModel::iterate with Q size = 67

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0x400e40
 CAP: Reading Instruction Cache for Address(0x400e40), Size(7)
 Inside InitiateMemoryAccess for l1i: ADDR(0x400e40), offset(0), curr_size(64)
 Inside coreInitiateMemoryAccess for l1i: ADDR(400e40), offset: 0, data: 64, data_length(64) OP(1)

 processMemOpFromCore(), mem_op_type(1), ca_address(0x400e40), data(64) data length(64), offset(0)
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 0 frontend stalled: 0 rob size: 1, m_num_in_rob: 0, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0x400e47
 CAP: Reading Instruction Cache for Address(0x400e47), Size(3)
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 0 frontend stalled: 0 rob size: 2, m_num_in_rob: 0, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0x400e4a
 CAP: Reading Instruction Cache for Address(0x400e4a), Size(7)
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 0 frontend stalled: 0 rob size: 3, m_num_in_rob: 0, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 Inside InitiateMemoryAccess for l1i: ADDR(0xaeb53c00), offset(0), curr_size(64)
 Inside coreInitiateMemoryAccess for l1i: ADDR(aeb53c00), offset: 0, data: 64, data_length(64) OP(1)

 processMemOpFromCore(), mem_op_type(1), ca_address(0xaeb53c00), data(64) data length(64), offset(0)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x0
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 0 frontend stalled: 0 rob size: 4, m_num_in_rob: 0, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 0 frontend stalled: 0 rob size: 5, m_num_in_rob: 0, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 0 frontend stalled: 0 rob size: 6, m_num_in_rob: 0, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 0 frontend stalled: 0 rob size: 7, m_num_in_rob: 0, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x4
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 0, frontend_stalled_until: 0
 before while: num_in_rob: 0, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
iCacheMiss: 1, in_icache_miss: 0 
CAP: doDispatch: Inside Icache
CAP: DO issue
 CAP: executeCAP: doDispatch: now: 15789438, frontend_stalled_until: 15789438
 before while: num_in_rob: 0, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
iCacheMiss: 1, in_icache_miss: 1 
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
iCacheMiss: 1, in_icache_miss: 0 
CAP: doDispatch: Inside Icache
CAP: DO issue
 CAP: executeCAP: doDispatch: now: 16165377, frontend_stalled_until: 31578876
 CAP: DO issue
 CAP: executeCAP: doDispatch: now: 16541316, frontend_stalled_until: 31578876
 CAP: DO issue
 CAP: executeCAP: doDispatch: now: 16917255, frontend_stalled_until: 31578876
 CAP: DO issue
 CAP: executeCAP: doDispatch: now: 17293194, frontend_stalled_until: 31578876
 CAP: DO issue
 CAP: executeCAP: execute: Time Now: 31578876 frontend stalled: 31578876 rob size: 5, m_num_in_rob: 0, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x5
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 31578876 frontend stalled: 31578876 rob size: 6, m_num_in_rob: 0, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x6
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 31578876 frontend stalled: 31578876 rob size: 7, m_num_in_rob: 0, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x7
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 31578876, frontend_stalled_until: 31578876
 before while: num_in_rob: 0, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
iCacheMiss: 1, in_icache_miss: 1 
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: executeCAP: execute: Time Now: 31954815 frontend stalled: 31578876 rob size: 8, m_num_in_rob: 4, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x8
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 31954815 frontend stalled: 31578876 rob size: 9, m_num_in_rob: 4, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x9
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 31954815 frontend stalled: 31578876 rob size: 10, m_num_in_rob: 4, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 31954815 frontend stalled: 31578876 rob size: 11, m_num_in_rob: 4, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652133000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 31954815, frontend_stalled_until: 31578876
 before while: num_in_rob: 4, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x0 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x0, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(0), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 0, data: 216, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 0  data: 65

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(65) data length(1), offset(0)
 CAP: executeCAP: execute: Time Now: 32330754 frontend stalled: 31578876 rob size: 12, m_num_in_rob: 8, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 32330754 frontend stalled: 31578876 rob size: 13, m_num_in_rob: 8, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 32330754 frontend stalled: 31578876 rob size: 14, m_num_in_rob: 8, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 32330754 frontend stalled: 31578876 rob size: 15, m_num_in_rob: 8, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 32330754, frontend_stalled_until: 31578876
 before while: num_in_rob: 8, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(1), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 1, data: 208, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 1  data: 69

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(69) data length(1), offset(1)
 CAP: executeCAP: execute: Time Now: 32706693 frontend stalled: 31578876 rob size: 15, m_num_in_rob: 11, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x10
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 32706693 frontend stalled: 31578876 rob size: 16, m_num_in_rob: 11, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x11
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 32706693 frontend stalled: 31578876 rob size: 17, m_num_in_rob: 11, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x12
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 32706693 frontend stalled: 31578876 rob size: 18, m_num_in_rob: 11, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x13
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 32706693, frontend_stalled_until: 31578876
 before while: num_in_rob: 11, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(2), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 2, data: 200, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 2  data: 69

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(69) data length(1), offset(2)
 CAP: executeCAP: execute: Time Now: 33082632 frontend stalled: 31578876 rob size: 18, m_num_in_rob: 14, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x14
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 33082632 frontend stalled: 31578876 rob size: 19, m_num_in_rob: 14, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x15
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 33082632 frontend stalled: 31578876 rob size: 20, m_num_in_rob: 14, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x16
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 33082632 frontend stalled: 31578876 rob size: 21, m_num_in_rob: 14, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652132040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x17
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 33082632, frontend_stalled_until: 31578876
 before while: num_in_rob: 14, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(3), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 3, data: 192, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 3  data: 69

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(69) data length(1), offset(3)
 CAP: executeCAP: execute: Time Now: 33458571 frontend stalled: 31578876 rob size: 21, m_num_in_rob: 17, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x18
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 33458571 frontend stalled: 31578876 rob size: 22, m_num_in_rob: 17, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x19
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 33458571 frontend stalled: 31578876 rob size: 23, m_num_in_rob: 17, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1a
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 33458571 frontend stalled: 31578876 rob size: 24, m_num_in_rob: 17, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 33458571, frontend_stalled_until: 31578876
 before while: num_in_rob: 17, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x4 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x4, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(4), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 4, data: 96, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 4  data: 69

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(69) data length(1), offset(4)
 CAP: executeCAP: execute: Time Now: 33834510 frontend stalled: 31578876 rob size: 24, m_num_in_rob: 20, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1c
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 33834510 frontend stalled: 31578876 rob size: 25, m_num_in_rob: 20, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1d
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 33834510 frontend stalled: 31578876 rob size: 26, m_num_in_rob: 20, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1e
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 33834510 frontend stalled: 31578876 rob size: 27, m_num_in_rob: 20, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 33834510, frontend_stalled_until: 31578876
 before while: num_in_rob: 20, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x5 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x5, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(5), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 5, data: 64, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 5  data: 69

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(69) data length(1), offset(5)
 CAP: executeCAP: execute: Time Now: 34210449 frontend stalled: 31578876 rob size: 27, m_num_in_rob: 23, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x20
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 34210449 frontend stalled: 31578876 rob size: 28, m_num_in_rob: 23, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x21
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 34210449 frontend stalled: 31578876 rob size: 29, m_num_in_rob: 23, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x22
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 34210449 frontend stalled: 31578876 rob size: 30, m_num_in_rob: 23, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x23
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 34210449, frontend_stalled_until: 31578876
 before while: num_in_rob: 23, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x6 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x6, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(6), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 6, data: 248, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 6  data: 69

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(69) data length(1), offset(6)
 CAP: executeCAP: execute: Time Now: 34586388 frontend stalled: 31578876 rob size: 30, m_num_in_rob: 26, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652131000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x24
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 34586388 frontend stalled: 31578876 rob size: 31, m_num_in_rob: 26, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x25
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 34586388 frontend stalled: 31578876 rob size: 32, m_num_in_rob: 26, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x26
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 34586388 frontend stalled: 31578876 rob size: 33, m_num_in_rob: 26, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x27
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 34586388, frontend_stalled_until: 31578876
 before while: num_in_rob: 26, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x7 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x7, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(7), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 7, data: 200, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 7  data: 69

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(69) data length(1), offset(7)
 CAP: executeCAP: execute: Time Now: 34962327 frontend stalled: 31578876 rob size: 33, m_num_in_rob: 29, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x28
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 34962327 frontend stalled: 31578876 rob size: 34, m_num_in_rob: 29, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x29
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 34962327 frontend stalled: 31578876 rob size: 35, m_num_in_rob: 29, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2a
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 34962327 frontend stalled: 31578876 rob size: 36, m_num_in_rob: 29, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 34962327, frontend_stalled_until: 31578876
 before while: num_in_rob: 29, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x8 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x8, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(8), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 8, data: 184, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 8  data: 66

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(66) data length(1), offset(8)
 CAP: executeCAP: execute: Time Now: 35338266 frontend stalled: 31578876 rob size: 36, m_num_in_rob: 32, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2c
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 35338266 frontend stalled: 31578876 rob size: 37, m_num_in_rob: 32, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2d
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 35338266 frontend stalled: 31578876 rob size: 38, m_num_in_rob: 32, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2e
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 35338266 frontend stalled: 31578876 rob size: 39, m_num_in_rob: 32, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 35338266, frontend_stalled_until: 31578876
 before while: num_in_rob: 32, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x9 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x9, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(9), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 9, data: 232, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 9  data: 49

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(49) data length(1), offset(9)
 CAP: executeCAP: execute: Time Now: 35714205 frontend stalled: 31578876 rob size: 39, m_num_in_rob: 35, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652130040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x30
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 35714205 frontend stalled: 31578876 rob size: 40, m_num_in_rob: 35, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x31
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 35714205 frontend stalled: 31578876 rob size: 41, m_num_in_rob: 35, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x32
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 35714205 frontend stalled: 31578876 rob size: 42, m_num_in_rob: 35, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x33
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 35714205, frontend_stalled_until: 31578876
 before while: num_in_rob: 35, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(10), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 10, data: 56, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 10  data: 49

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(49) data length(1), offset(10)
 CAP: executeCAP: execute: Time Now: 36090144 frontend stalled: 31578876 rob size: 42, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x34
 CAP: Simulate
 CAP: executeCAP: execute: Time Now: 36090144 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x35
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 36090144, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(11), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 11, data: 48, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 11  data: 49

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(49) data length(1), offset(11)
 CAP: executeCAP: execute: Time Now: 36466083 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x36
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 36466083, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(12), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 12, data: 168, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 12  data: 49

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(49) data length(1), offset(12)
 CAP: executeCAP: execute: Time Now: 36842022 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x37
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 36842022, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(13), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 13, data: 176, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 13  data: 49

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(49) data length(1), offset(13)
 CAP: executeCAP: execute: Time Now: 37217961 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x38
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 37217961, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(14), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 14, data: 32, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 14  data: 49

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(49) data length(1), offset(14)
 CAP: executeCAP: execute: Time Now: 37593900 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x39
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 37593900, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(15), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 15, data: 24, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 15  data: 49

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(49) data length(1), offset(15)
 CAP: executeCAP: execute: Time Now: 37969839 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 37969839, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x10 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x10, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(16), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 16, data: 16, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 16  data: 67

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(67) data length(1), offset(16)
 CAP: executeCAP: execute: Time Now: 38345778 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 38345778, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x11 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x11, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(17), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 17, data: 8, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 17  data: 50

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(50) data length(1), offset(17)
 CAP: executeCAP: execute: Time Now: 38721717 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 38721717, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x12 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x12, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(18), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 18, data: 112, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 18  data: 50

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(50) data length(1), offset(18)
 CAP: executeCAP: execute: Time Now: 39097656 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652129000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 39097656, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x13 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x13, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(19), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 19, data: 160, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 19  data: 50

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(50) data length(1), offset(19)
 CAP: executeCAP: execute: Time Now: 39473595 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 39473595, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x14 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x14, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(20), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 20, data: 0, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 20  data: 50

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(50) data length(1), offset(20)
 CAP: executeCAP: execute: Time Now: 39849534 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 39849534, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x15 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x15, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(21), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 21, data: 208, data_length(1) OP(3)
coreInitiateMemoryAccess: reading!!! addr: 21  data: 50

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(50) data length(1), offset(21)
 CAP: executeCAP: execute: Time Now: 40225473 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7fff8f6e5f64 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7fff8f6e5f64 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7fff8f6e5f5d 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7fff8f6e5f5d 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7fff8f6e5ee0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7fff8f6e5ee0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  106 - JB  jb 0x7fff8f6e5f6c 
CAP: pin_sim IsBranch:1 
	  106 - JB  jb 0x7fff8f6e5f6c 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7fff8f6e5dd1 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7fff8f6e5dd1 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7fff8f6e5d28 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7fff8f6e5cd7 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7fff8f6e5cd7 
CAP: pin_sim HasFallThrough:1
	  107 - JBE  jbe 0x7fff8f6e5f12 
CAP: pin_sim IsBranch:1 
	  107 - JBE  jbe 0x7fff8f6e5f12 
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7fff8f6e5d60 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7fff8f6e5d60 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7fff8f6e5f5d 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7fff8f6e5f5d 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7fff8f6e5ee0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7fff8f6e5ee0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7fff8f6e5dc0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7fff8f6e5dc0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7fff8f6e5d73 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7fff8f6e5f45 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7fff8f6e5f45 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7fff8f6e5dac 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7fff8f6e5dac 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x20177a] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a024c5b 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a024c5b 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01a698 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01a698 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01a980 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01a980 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a99f 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a99f 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a595 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a595 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01a686 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01a980 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01a980 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a99f 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a99f 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01a730 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01a730 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a063da6 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a063da6 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a063d86 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a063d86 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a063d86 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a063d86 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a6b0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a6b0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01a7b0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01a7b0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a726 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a726 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a70b 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a70b 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f7afa 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f7afa 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a6d9 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a6d9 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01a607 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a726 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a726 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a70b 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a70b 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01f960 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01f960 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01f960 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01f960 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01a607 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a0499fc 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a0499fc 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a049a80 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a049a80 
CAP: pin_sim HasFallThrough:1
	  107 - JBE  jbe 0x7f659a049a10 
CAP: pin_sim IsBranch:1 
	  107 - JBE  jbe 0x7f659a049a10 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a0499ed 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a0499ed 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a05d4f0 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a05d4f0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d486 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d486 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d499 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d520 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d520 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a05d500 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a05d500 
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f659a05d5a0 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f659a05d5a0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f659a05d5a0 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f659a05d5a0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d590 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d590 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d590 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d590 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a05d476 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a05d476 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d486 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d486 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4aa 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4eb 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a05d4d0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a05d4d0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a049a1f 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a049a1f 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a7f0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a7f0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  10f - JNLE  jnle 0x7f659a01a9b7 
CAP: pin_sim IsBranch:1 
	  10f - JNLE  jnle 0x7f659a01a9b7 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a637 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a637 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01bd74 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01bd74 
CAP: pin_sim HasFallThrough:1
	  107 - JBE  jbe 0x7f659a01a950 
CAP: pin_sim IsBranch:1 
	  107 - JBE  jbe 0x7f659a01a950 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01a8a5 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp rax 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f659a01f42c 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f659a01f42c 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp rax 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b65a 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b65a 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b649 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b649 
CAP: pin_sim HasFallThrough:1
	  112 - JNS  jns 0x7f659a01b630 
CAP: pin_sim IsBranch:1 
	  112 - JNS  jns 0x7f659a01b630 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01ae32 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x7f659a01b3af 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x7f659a01b3af 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01b2f0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01b2f0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01b2f0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01b2f0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01b2f7 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a280 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a280 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a240 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a240 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a260 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a260 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01a290 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01a290 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01b401 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01b401 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b3be 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b3be 
CAP: pin_sim HasFallThrough:1
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim IsBranch:1 
	  10f - JNLE  jnle 0x7f659a01ae86 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b349 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b349 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b3be 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b3be 
CAP: pin_sim HasFallThrough:1
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim IsBranch:1 
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01ae86 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b352 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b352 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim IsBranch:1 
	  10f - JNLE  jnle 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01ae86 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01b0c8 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01b0c8 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01aefc 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01aefc 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01aefc 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01aefc 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b484 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b484 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b560 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b560 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  109 - JLE  jle 0x7f659a01b558 
CAP: pin_sim IsBranch:1 
	  109 - JLE  jle 0x7f659a01b558 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01af1f 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b560 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b560 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01aaf3 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b715 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b715 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b6de 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b6de 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01af41 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01af58 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01af58 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b7bb 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b7bb 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01af41 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01afd3 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01afd3 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01afd3 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01afd3 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01afd3 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01afd3 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  109 - JLE  jle 0x7f659a01b03c 
CAP: pin_sim IsBranch:1 
	  109 - JLE  jle 0x7f659a01b03c 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a05d4d0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a05d4d0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01aaf3 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01aaf3 
CAP: pin_sim HasFallThrough:1
	  109 - JLE  jle 0x7f659a01ad02 
CAP: pin_sim IsBranch:1 
	  109 - JLE  jle 0x7f659a01ad02 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01aaf3 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01b597 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01b597 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01aaf3 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01aaf3 
CAP: pin_sim HasFallThrough:1
	  10f - JNLE  jnle 0x7f659a01b08a 
CAP: pin_sim IsBranch:1 
	  10f - JNLE  jnle 0x7f659a01b08a 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01aafd 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01aafd 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a645 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a645 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x39bcba] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a0536f2 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a0536f2 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a0536f0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a0536f0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a053670 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a053670 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01a672 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01a672 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a750 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a750 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01a782 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01a782 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a76c 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a76c 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01f97b 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01f97b 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01a774 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01f97b 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01f97b 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01a680 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01a680 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f7b4c 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f7b4c 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f7b40 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f7b40 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01a680 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x20171a] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x400870 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x201794] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b480c 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b480c 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b47f0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b47f0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b4846 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b4846 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27aff12 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27aff12 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27afd98 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27afd98 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b0010 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b0010 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27afd98 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27afd98 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b0010 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b0010 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b023e 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b023e 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	* 142 - MOV  mov qword ptr [rsp+0x40], 0x0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af53b 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af53b 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af610 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27af610 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27afaad 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27afaad 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af610 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27afbac 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27afbac 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27afaff 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27afaff 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af628 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af628 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af610 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27beb23 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27beb23 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27beb10 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27beb10 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b637d 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b637d 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b6369 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b6369 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27b6390 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b6360 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b6360 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b6390 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b6390 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27afc61 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27afc61 
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f65b27af500 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f65b27af500 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27af694 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af53b 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af53b 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af610 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af610 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af5bb 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af5bb 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27afb3d 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27afb30 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27afb30 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27af5bb 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27af5bb 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27afb30 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27afb30 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af462 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af462 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f65b27af438 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f65b27af438 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af391 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af391 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af3f8 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af3f8 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af3e6 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af3e6 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af448 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af448 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27af438 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27af438 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af3e9 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af3e9 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27af3d3 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27af632 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27af632 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27afb30 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af668 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af668 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af6b0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af6b0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27af676 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27af676 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27afc41 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27afc41 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10f - JNLE  jnle 0x7f65b27afe86 
CAP: pin_sim IsBranch:1 
	  10f - JNLE  jnle 0x7f65b27afe86 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b00c2 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b00c2 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27afe24 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27afe24 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b023e 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b023e 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27afeb9 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27afeb9 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27aff28 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27aff28 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b0716 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b0716 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b0387 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b0387 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b0396 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b0396 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b4812 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b4812 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b47e0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b47e0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b4800 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b4800 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b4808 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b4808 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b485d 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b485d 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b47d2 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b47d2 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp r11 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a0c4610 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a0c4610 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x400c41 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x400c41 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x201762] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x400870 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f8279 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f8279 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a8f82a9 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a8f82a9 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x400c2d 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x400c2d 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x20178a] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f659a059dba 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f659a059dba 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a059e2b 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a059e2b 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a059dd7 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a059e28 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a059e28 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a059e40 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a059e40 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a059e50 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a059e50 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a059e60 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a059e60 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a059df0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a059df0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04037f 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04037f 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a040430 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a040430 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a040357 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a040357 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04048f 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04048f 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a040420 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a040420 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a040397 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a040397 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a0403dc 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d499 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4c0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a040429 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a040429 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a040438 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a040438 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a040415 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a040415 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a040415 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a040415 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04040d 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04040d 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a0404aa 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a0404aa 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a0404aa 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a0404aa 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x201712] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f89b9 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f89b9 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a8f89e9 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a8f89e9 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x400c19 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x400c19 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x20172a] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f659a0bae70 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f659a0bae70 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f659a0bae84 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f659a0bae84 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x400c05 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x400c05 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x201782] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a0c45e3 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a0c45e3 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x400bf1 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x400bf1 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01d7af 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01d7af 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01d786 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01d786 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01ae32 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01a240 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01a240 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01a233 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01ae86 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01ae86 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01ae86 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01ae86 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b484 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b484 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b09d 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b560 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b560 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b5f9 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b5f9 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b5c0 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b5c0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01aaf3 
CAP: pin_sim HasFallThrough:1
	  109 - JLE  jle 0x7f659a01b03c 
CAP: pin_sim IsBranch:1 
	  109 - JLE  jle 0x7f659a01b03c 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4aa 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4c0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4eb 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01a881 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  107 - JBE  jbe 0x7f659a01a950 
CAP: pin_sim IsBranch:1 
	  107 - JBE  jbe 0x7f659a01a950 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp rax 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b65a 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b65a 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b649 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b649 
CAP: pin_sim HasFallThrough:1
	  112 - JNS  jns 0x7f659a01b630 
CAP: pin_sim IsBranch:1 
	  112 - JNS  jns 0x7f659a01b630 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a01b6b4 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a01b6b4 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b6a6 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b6a6 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01ae0f 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01b77a 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01b77a 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a01b769 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a01b769 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a01ae0f 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  112 - JNS  jns 0x7f659a01b630 
CAP: pin_sim IsBranch:1 
	  112 - JNS  jns 0x7f659a01b630 
CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x7f659a01b3af 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x7f659a01b3af 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01b2f0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01b2f0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a01a290 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a01a290 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x400eb0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x400eb0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF [SNIPER] Enabling performance models

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP accessMemory : d_addr:0x400f8e, data_size: 256CAP: PerformanceModel::processAppMagic: swizzle switch programming: 140074699545648

CAP: Memory Manager::processAppMagic
CAP: Mem manager - Swizzle Switch pgm file ptr :0x0x7f6599b96000, content: 69Inside create_cap_ss_instructions: SWIZZLE_SWITCH_X: 20, SWIZZLE_SWITCH_Y: 20
create_cap_ss_instructions STE no: 0x0, Value: 65
create_cap_ss_instructions STE no: 0x1, Value: 69
create_cap_ss_instructions STE no: 0x2, Value: 69
create_cap_ss_instructions STE no: 0x3, Value: 69
create_cap_ss_instructions STE no: 0x4, Value: 69
create_cap_ss_instructions STE no: 0x5, Value: 69
create_cap_ss_instructions STE no: 0x6, Value: 69
create_cap_ss_instructions STE no: 0x7, Value: 69
create_cap_ss_instructions STE no: 0x8, Value: 66
create_cap_ss_instructions STE no: 0x9, Value: 49
create_cap_ss_instructions STE no: 0xa, Value: 49
create_cap_ss_instructions STE no: 0xb, Value: 49
create_cap_ss_instructions STE no: 0xc, Value: 49
create_cap_ss_instructions STE no: 0xd, Value: 49
create_cap_ss_instructions STE no: 0xe, Value: 49
create_cap_ss_instructions STE no: 0xf, Value: 49
create_cap_ss_instructions STE no: 0x10, Value: 67
create_cap_ss_instructions STE no: 0x11, Value: 50
create_cap_ss_instructions STE no: 0x12, Value: 50
create_cap_ss_instructions STE no: 0x13, Value: 50
create_cap_ss_instructions STE no: 0x14, Value: 50
create_cap_ss_instructions STE no: 0x15, Value: 50
create_cap_ss_instructions STE no: 0x16, Value: 50
create_cap_ss_instructions STE no: 0x17, Value: 50
create_cap_ss_instructions STE no: 0x18, Value: 68
create_cap_ss_instructions STE no: 0x19, Value: 70
create_cap_ss_instructions STE no: 0x1a, Value: 70
create_cap_ss_instructions STE no: 0x1b, Value: 70
create_cap_ss_instructions STE no: 0x1c, Value: 70
create_cap_ss_instructions STE no: 0x1d, Value: 70
create_cap_ss_instructions STE no: 0x1e, Value: 70
create_cap_ss_instructions STE no: 0x1f, Value: 70
create_cap_ss_instructions STE no: 0x20, Value: 69
create_cap_ss_instructions STE no: 0x21, Value: 51
create_cap_ss_instructions STE no: 0x22, Value: 51
create_cap_ss_instructions STE no: 0x23, Value: 51
create_cap_ss_instructions STE no: 0x24, Value: 51
create_cap_ss_instructions STE no: 0x25, Value: 51
create_cap_ss_instructions STE no: 0x26, Value: 51
create_cap_ss_instructions STE no: 0x27, Value: 51
create_cap_ss_instructions STE no: 0x28, Value: 65
create_cap_ss_instructions STE no: 0x29, Value: 69
create_cap_ss_instructions STE no: 0x2a, Value: 69
create_cap_ss_instructions STE no: 0x2b, Value: 69
create_cap_ss_instructions STE no: 0x2c, Value: 69
create_cap_ss_instructions STE no: 0x2d, Value: 69
create_cap_ss_instructions STE no: 0x2e, Value: 69
create_cap_ss_instructions STE no: 0x2f, Value: 69
create_cap_ss_instructions STE no: 0x30, Value: 66
create_cap_ss_instructions STE no: 0x31, Value: 49
create_cap_ss_instructions STE no: 0x32, Value: 49
create_cap_ss_instructions STE no: 0x33, Value: 49
create_cap_ss_instructions STE no: 0x34, Value: 49
create_cap_ss_instructions STE no: 0x35, Value: 49
create_cap_ss_instructions STE no: 0x36, Value: 49
create_cap_ss_instructions STE no: 0x37, Value: 49
create_cap_ss_instructions STE no: 0x38, Value: 67
create_cap_ss_instructions STE no: 0x39, Value: 50
create_cap_ss_instructions STE no: 0x3a, Value: 50
create_cap_ss_instructions STE no: 0x3b, Value: 50
create_cap_ss_instructions STE no: 0x3c, Value: 50
create_cap_ss_instructions STE no: 0x3d, Value: 50
create_cap_ss_instructions STE no: 0x3e, Value: 50
create_cap_ss_instructions STE no: 0x3f, Value: 50
create_cap_ss_instructions STE no: 0x40, Value: 68
create_cap_ss_instructions STE no: 0x41, Value: 70
create_cap_ss_instructions STE no: 0x42, Value: 70
create_cap_ss_instructions STE no: 0x43, Value: 70
create_cap_ss_instructions STE no: 0x44, Value: 70
create_cap_ss_instructions STE no: 0x45, Value: 70
create_cap_ss_instructions STE no: 0x46, Value: 70
create_cap_ss_instructions STE no: 0x47, Value: 70
create_cap_ss_instructions STE no: 0x48, Value: 69
create_cap_ss_instructions STE no: 0x49, Value: 51
create_cap_ss_instructions STE no: 0x4a, Value: 51
create_cap_ss_instructions STE no: 0x4b, Value: 51
create_cap_ss_instructions STE no: 0x4c, Value: 51
create_cap_ss_instructions STE no: 0x4d, Value: 51
create_cap_ss_instructions STE no: 0x4e, Value: 51
create_cap_ss_instructions STE no: 0x4f, Value: 51
create_cap_ss_instructions STE no: 0x50, Value: 65
create_cap_ss_instructions STE no: 0x51, Value: 69
create_cap_ss_instructions STE no: 0x52, Value: 69
create_cap_ss_instructions STE no: 0x53, Value: 69
create_cap_ss_instructions STE no: 0x54, Value: 69
create_cap_ss_instructions STE no: 0x55, Value: 69
create_cap_ss_instructions STE no: 0x56, Value: 69
create_cap_ss_instructions STE no: 0x57, Value: 69
create_cap_ss_instructions STE no: 0x58, Value: 66
create_cap_ss_instructions STE no: 0x59, Value: 49
create_cap_ss_instructions STE no: 0x5a, Value: 49
create_cap_ss_instructions STE no: 0x5b, Value: 49
create_cap_ss_instructions STE no: 0x5c, Value: 49
create_cap_ss_instructions STE no: 0x5d, Value: 49
create_cap_ss_instructions STE no: 0x5e, Value: 49
create_cap_ss_instructions STE no: 0x5f, Value: 49
create_cap_ss_instructions STE no: 0x60, Value: 67
create_cap_ss_instructions STE no: 0x61, Value: 50
create_cap_ss_instructions STE no: 0x62, Value: 50
create_cap_ss_instructions STE no: 0x63, Value: 50
create_cap_ss_instructions STE no: 0x64, Value: 50
create_cap_ss_instructions STE no: 0x65, Value: 50
create_cap_ss_instructions STE no: 0x66, Value: 50
create_cap_ss_instructions STE no: 0x67, Value: 50
create_cap_ss_instructions STE no: 0x68, Value: 68
create_cap_ss_instructions STE no: 0x69, Value: 70
create_cap_ss_instructions STE no: 0x6a, Value: 70
create_cap_ss_instructions STE no: 0x6b, Value: 70
create_cap_ss_instructions STE no: 0x6c, Value: 70
create_cap_ss_instructions STE no: 0x6d, Value: 70
create_cap_ss_instructions STE no: 0x6e, Value: 70
create_cap_ss_instructions STE no: 0x6f, Value: 70
create_cap_ss_instructions STE no: 0x70, Value: 69
create_cap_ss_instructions STE no: 0x71, Value: 51
create_cap_ss_instructions STE no: 0x72, Value: 51
create_cap_ss_instructions STE no: 0x73, Value: 51
create_cap_ss_instructions STE no: 0x74, Value: 51
create_cap_ss_instructions STE no: 0x75, Value: 51
create_cap_ss_instructions STE no: 0x76, Value: 51
create_cap_ss_instructions STE no: 0x77, Value: 51
create_cap_ss_instructions STE no: 0x78, Value: 65
create_cap_ss_instructions STE no: 0x79, Value: 69
create_cap_ss_instructions STE no: 0x7a, Value: 69
create_cap_ss_instructions STE no: 0x7b, Value: 69
create_cap_ss_instructions STE no: 0x7c, Value: 69
create_cap_ss_instructions STE no: 0x7d, Value: 69
create_cap_ss_instructions STE no: 0x7e, Value: 69
create_cap_ss_instructions STE no: 0x7f, Value: 69
create_cap_ss_instructions STE no: 0x80, Value: 66
create_cap_ss_instructions STE no: 0x81, Value: 49
create_cap_ss_instructions STE no: 0x82, Value: 49
create_cap_ss_instructions STE no: 0x83, Value: 49
create_cap_ss_instructions STE no: 0x84, Value: 49
create_cap_ss_instructions STE no: 0x85, Value: 49
create_cap_ss_instructions STE no: 0x86, Value: 49
create_cap_ss_instructions STE no: 0x87, Value: 49
create_cap_ss_instructions STE no: 0x88, Value: 67
create_cap_ss_instructions STE no: 0x89, Value: 50
create_cap_ss_instructions STE no: 0x8a, Value: 50
create_cap_ss_instructions STE no: 0x8b, Value: 50
create_cap_ss_instructions STE no: 0x8c, Value: 50
create_cap_ss_instructions STE no: 0x8d, Value: 50
create_cap_ss_instructions STE no: 0x8e, Value: 50
create_cap_ss_instructions STE no: 0x8f, Value: 50
create_cap_ss_instructions STE no: 0x90, Value: 68
create_cap_ss_instructions STE no: 0x91, Value: 70
create_cap_ss_instructions STE no: 0x92, Value: 70
create_cap_ss_instructions STE no: 0x93, Value: 70
create_cap_ss_instructions STE no: 0x94, Value: 70
create_cap_ss_instructions STE no: 0x95, Value: 70
create_cap_ss_instructions STE no: 0x96, Value: 70
create_cap_ss_instructions STE no: 0x97, Value: 70
create_cap_ss_instructions STE no: 0x98, Value: 69
create_cap_ss_instructions STE no: 0x99, Value: 51
create_cap_ss_instructions STE no: 0x9a, Value: 51
create_cap_ss_instructions STE no: 0x9b, Value: 51
create_cap_ss_instructions STE no: 0x9c, Value: 51
create_cap_ss_instructions STE no: 0x9d, Value: 51
create_cap_ss_instructions STE no: 0x9e, Value: 51
create_cap_ss_instructions STE no: 0x9f, Value: 51
create_cap_ss_instructions STE no: 0xa0, Value: 65
create_cap_ss_instructions STE no: 0xa1, Value: 69
create_cap_ss_instructions STE no: 0xa2, Value: 69
create_cap_ss_instructions STE no: 0xa3, Value: 69
create_cap_ss_instructions STE no: 0xa4, Value: 69
create_cap_ss_instructions STE no: 0xa5, Value: 69
create_cap_ss_instructions STE no: 0xa6, Value: 69
create_cap_ss_instructions STE no: 0xa7, Value: 69
create_cap_ss_instructions STE no: 0xa8, Value: 66
create_cap_ss_instructions STE no: 0xa9, Value: 49
create_cap_ss_instructions STE no: 0xaa, Value: 49
create_cap_ss_instructions STE no: 0xab, Value: 49
create_cap_ss_instructions STE no: 0xac, Value: 49
create_cap_ss_instructions STE no: 0xad, Value: 49
create_cap_ss_instructions STE no: 0xae, Value: 49
create_cap_ss_instructions STE no: 0xaf, Value: 49
create_cap_ss_instructions STE no: 0xb0, Value: 67
create_cap_ss_instructions STE no: 0xb1, Value: 50
create_cap_ss_instructions STE no: 0xb2, Value: 50
create_cap_ss_instructions STE no: 0xb3, Value: 50
create_cap_ss_instructions STE no: 0xb4, Value: 50
create_cap_ss_instructions STE no: 0xb5, Value: 50
create_cap_ss_instructions STE no: 0xb6, Value: 50
create_cap_ss_instructions STE no: 0xb7, Value: 50
create_cap_ss_instructions STE no: 0xb8, Value: 68
create_cap_ss_instructions STE no: 0xb9, Value: 70
create_cap_ss_instructions STE no: 0xba, Value: 70
create_cap_ss_instructions STE no: 0xbb, Value: 70
create_cap_ss_instructions STE no: 0xbc, Value: 70
create_cap_ss_instructions STE no: 0xbd, Value: 70
create_cap_ss_instructions STE no: 0xbe, Value: 70
create_cap_ss_instructions STE no: 0xbf, Value: 70
create_cap_ss_instructions STE no: 0xc0, Value: 69
create_cap_ss_instructions STE no: 0xc1, Value: 51
create_cap_ss_instructions STE no: 0xc2, Value: 51
create_cap_ss_instructions STE no: 0xc3, Value: 51
create_cap_ss_instructions STE no: 0xc4, Value: 51
create_cap_ss_instructions STE no: 0xc5, Value: 51
create_cap_ss_instructions STE no: 0xc6, Value: 51
create_cap_ss_instructions STE no: 0xc7, Value: 51
create_cap_ss_instructions STE no: 0xc8, Value: 65
create_cap_ss_instructions STE no: 0xc9, Value: 69
create_cap_ss_instructions STE no: 0xca, Value: 69
create_cap_ss_instructions STE no: 0xcb, Value: 69
create_cap_ss_instructions STE no: 0xcc, Value: 69
create_cap_ss_instructions STE no: 0xcd, Value: 69
create_cap_ss_instructions STE no: 0xce, Value: 69
create_cap_ss_instructions STE no: 0xcf, Value: 69
create_cap_ss_instructions STE no: 0xd0, Value: 66
create_cap_ss_instructions STE no: 0xd1, Value: 49
create_cap_ss_instructions STE no: 0xd2, Value: 49
create_cap_ss_instructions STE no: 0xd3, Value: 49
create_cap_ss_instructions STE no: 0xd4, Value: 49
create_cap_ss_instructions STE no: 0xd5, Value: 49
create_cap_ss_instructions STE no: 0xd6, Value: 65
create_cap_ss_instructions STE no: 0xd7, Value: 69
create_cap_ss_instructions STE no: 0xd8, Value: 69
create_cap_ss_instructions STE no: 0xd9, Value: 69
create_cap_ss_instructions STE no: 0xda, Value: 69
create_cap_ss_instructions STE no: 0xdb, Value: 69
create_cap_ss_instructions STE no: 0xdc, Value: 69
create_cap_ss_instructions STE no: 0xdd, Value: 69
create_cap_ss_instructions STE no: 0xde, Value: 66
create_cap_ss_instructions STE no: 0xdf, Value: 49
create_cap_ss_instructions STE no: 0xe0, Value: 49
create_cap_ss_instructions STE no: 0xe1, Value: 49
create_cap_ss_instructions STE no: 0xe2, Value: 49
create_cap_ss_instructions STE no: 0xe3, Value: 49
create_cap_ss_instructions STE no: 0xe4, Value: 49
create_cap_ss_instructions STE no: 0xe5, Value: 49
create_cap_ss_instructions STE no: 0xe6, Value: 67
create_cap_ss_instructions STE no: 0xe7, Value: 50
create_cap_ss_instructions STE no: 0xe8, Value: 50
create_cap_ss_instructions STE no: 0xe9, Value: 50
create_cap_ss_instructions STE no: 0xea, Value: 50
create_cap_ss_instructions STE no: 0xeb, Value: 50
create_cap_ss_instructions STE no: 0xec, Value: 50
create_cap_ss_instructions STE no: 0xed, Value: 50
create_cap_ss_instructions STE no: 0xee, Value: 68
create_cap_ss_instructions STE no: 0xef, Value: 70
create_cap_ss_instructions STE no: 0xf0, Value: 70
create_cap_ss_instructions STE no: 0xf1, Value: 70
create_cap_ss_instructions STE no: 0xf2, Value: 70
create_cap_ss_instructions STE no: 0xf3, Value: 70
create_cap_ss_instructions STE no: 0xf4, Value: 70
create_cap_ss_instructions STE no: 0xf5, Value: 70
create_cap_ss_instructions STE no: 0xf6, Value: 69
create_cap_ss_instructions STE no: 0xf7, Value: 51
create_cap_ss_instructions STE no: 0xf8, Value: 51
create_cap_ss_instructions STE no: 0xf9, Value: 51
create_cap_ss_instructions STE no: 0xfa, Value: 51
create_cap_ss_instructions STE no: 0xfb, Value: 51
create_cap_ss_instructions STE no: 0xfc, Value: 51
create_cap_ss_instructions STE no: 0xfd, Value: 51
create_cap_ss_instructions STE no: 0xfe, Value: 65
create_cap_ss_instructions STE no: 0xff, Value: 69
create_cap_ss_instructions STE no: 0x100, Value: 69
create_cap_ss_instructions STE no: 0x101, Value: 69
create_cap_ss_instructions STE no: 0x102, Value: 69
create_cap_ss_instructions STE no: 0x103, Value: 69
create_cap_ss_instructions STE no: 0x104, Value: 69
create_cap_ss_instructions STE no: 0x105, Value: 69
create_cap_ss_instructions STE no: 0x106, Value: 66
create_cap_ss_instructions STE no: 0x107, Value: 49
create_cap_ss_instructions STE no: 0x108, Value: 49
create_cap_ss_instructions STE no: 0x109, Value: 49
create_cap_ss_instructions STE no: 0x10a, Value: 49
create_cap_ss_instructions STE no: 0x10b, Value: 49
create_cap_ss_instructions STE no: 0x10c, Value: 49
create_cap_ss_instructions STE no: 0x10d, Value: 49
create_cap_ss_instructions STE no: 0x10e, Value: 67
create_cap_ss_instructions STE no: 0x10f, Value: 50
create_cap_ss_instructions STE no: 0x110, Value: 50
create_cap_ss_instructions STE no: 0x111, Value: 50
create_cap_ss_instructions STE no: 0x112, Value: 50
create_cap_ss_instructions STE no: 0x113, Value: 50
create_cap_ss_instructions STE no: 0x114, Value: 50
create_cap_ss_instructions STE no: 0x115, Value: 50
create_cap_ss_instructions STE no: 0x116, Value: 68
create_cap_ss_instructions STE no: 0x117, Value: 70
create_cap_ss_instructions STE no: 0x118, Value: 70
create_cap_ss_instructions STE no: 0x119, Value: 70
create_cap_ss_instructions STE no: 0x11a, Value: 70
create_cap_ss_instructions STE no: 0x11b, Value: 70
create_cap_ss_instructions STE no: 0x11c, Value: 70
create_cap_ss_instructions STE no: 0x11d, Value: 70
create_cap_ss_instructions STE no: 0x11e, Value: 69
create_cap_ss_instructions STE no: 0x11f, Value: 51
create_cap_ss_instructions STE no: 0x120, Value: 51
create_cap_ss_instructions STE no: 0x121, Value: 51
create_cap_ss_instructions STE no: 0x122, Value: 51
create_cap_ss_instructions STE no: 0x123, Value: 51
create_cap_ss_instructions STE no: 0x124, Value: 51
create_cap_ss_instructions STE no: 0x125, Value: 51
create_cap_ss_instructions STE no: 0x126, Value: 65
create_cap_ss_instructions STE no: 0x127, Value: 69
create_cap_ss_instructions STE no: 0x128, Value: 69
create_cap_ss_instructions STE no: 0x129, Value: 69
create_cap_ss_instructions STE no: 0x12a, Value: 69
create_cap_ss_instructions STE no: 0x12b, Value: 69
create_cap_ss_instructions STE no: 0x12c, Value: 69
create_cap_ss_instructions STE no: 0x12d, Value: 69
create_cap_ss_instructions STE no: 0x12e, Value: 66
create_cap_ss_instructions STE no: 0x12f, Value: 49
create_cap_ss_instructions STE no: 0x130, Value: 49
create_cap_ss_instructions STE no: 0x131, Value: 49
create_cap_ss_instructions STE no: 0x132, Value: 49
create_cap_ss_instructions STE no: 0x133, Value: 49
create_cap_ss_instructions STE no: 0x134, Value: 49
create_cap_ss_instructions STE no: 0x135, Value: 49
create_cap_ss_instructions STE no: 0x136, Value: 67
create_cap_ss_instructions STE no: 0x137, Value: 50
create_cap_ss_instructions STE no: 0x138, Value: 50
create_cap_ss_instructions STE no: 0x139, Value: 50
create_cap_ss_instructions STE no: 0x13a, Value: 50
create_cap_ss_instructions STE no: 0x13b, Value: 50
create_cap_ss_instructions STE no: 0x13c, Value: 50
create_cap_ss_instructions STE no: 0x13d, Value: 50
create_cap_ss_instructions STE no: 0x13e, Value: 68
create_cap_ss_instructions STE no: 0x13f, Value: 70
create_cap_ss_instructions STE no: 0x140, Value: 70
create_cap_ss_instructions STE no: 0x141, Value: 70
create_cap_ss_instructions STE no: 0x142, Value: 70
create_cap_ss_instructions STE no: 0x143, Value: 70
create_cap_ss_instructions STE no: 0x144, Value: 70
create_cap_ss_instructions STE no: 0x145, Value: 70
create_cap_ss_instructions STE no: 0x146, Value: 69
create_cap_ss_instructions STE no: 0x147, Value: 51
create_cap_ss_instructions STE no: 0x148, Value: 51
create_cap_ss_instructions STE no: 0x149, Value: 51
create_cap_ss_instructions STE no: 0x14a, Value: 51
create_cap_ss_instructions STE no: 0x14b, Value: 51
create_cap_ss_instructions STE no: 0x14c, Value: 51
create_cap_ss_instructions STE no: 0x14d, Value: 51
create_cap_ss_instructions STE no: 0x14e, Value: 65
create_cap_ss_instructions STE no: 0x14f, Value: 69
create_cap_ss_instructions STE no: 0x150, Value: 69
create_cap_ss_instructions STE no: 0x151, Value: 69
create_cap_ss_instructions STE no: 0x152, Value: 69
create_cap_ss_instructions STE no: 0x153, Value: 69
create_cap_ss_instructions STE no: 0x154, Value: 69
create_cap_ss_instructions STE no: 0x155, Value: 69
create_cap_ss_instructions STE no: 0x156, Value: 66
create_cap_ss_instructions STE no: 0x157, Value: 49
create_cap_ss_instructions STE no: 0x158, Value: 49
create_cap_ss_instructions STE no: 0x159, Value: 49
create_cap_ss_instructions STE no: 0x15a, Value: 49
create_cap_ss_instructions STE no: 0x15b, Value: 49
create_cap_ss_instructions STE no: 0x15c, Value: 49
create_cap_ss_instructions STE no: 0x15d, Value: 49
create_cap_ss_instructions STE no: 0x15e, Value: 67
create_cap_ss_instructions STE no: 0x15f, Value: 50
create_cap_ss_instructions STE no: 0x160, Value: 50
create_cap_ss_instructions STE no: 0x161, Value: 50
create_cap_ss_instructions STE no: 0x162, Value: 50
create_cap_ss_instructions STE no: 0x163, Value: 50
create_cap_ss_instructions STE no: 0x164, Value: 50
create_cap_ss_instructions STE no: 0x165, Value: 50
create_cap_ss_instructions STE no: 0x166, Value: 68
create_cap_ss_instructions STE no: 0x167, Value: 70
create_cap_ss_instructions STE no: 0x168, Value: 70
create_cap_ss_instructions STE no: 0x169, Value: 70
create_cap_ss_instructions STE no: 0x16a, Value: 70
create_cap_ss_instructions STE no: 0x16b, Value: 70
create_cap_ss_instructions STE no: 0x16c, Value: 70
create_cap_ss_instructions STE no: 0x16d, Value: 70
create_cap_ss_instructions STE no: 0x16e, Value: 69
create_cap_ss_instructions STE no: 0x16f, Value: 51
create_cap_ss_instructions STE no: 0x170, Value: 51
create_cap_ss_instructions STE no: 0x171, Value: 51
create_cap_ss_instructions STE no: 0x172, Value: 51
create_cap_ss_instructions STE no: 0x173, Value: 51
create_cap_ss_instructions STE no: 0x174, Value: 51
create_cap_ss_instructions STE no: 0x175, Value: 51
create_cap_ss_instructions STE no: 0x176, Value: 49
create_cap_ss_instructions STE no: 0x177, Value: 49
create_cap_ss_instructions STE no: 0x178, Value: 67
create_cap_ss_instructions STE no: 0x179, Value: 50
create_cap_ss_instructions STE no: 0x17a, Value: 50
create_cap_ss_instructions STE no: 0x17b, Value: 50
create_cap_ss_instructions STE no: 0x17c, Value: 50
create_cap_ss_instructions STE no: 0x17d, Value: 50
create_cap_ss_instructions STE no: 0x17e, Value: 50
create_cap_ss_instructions STE no: 0x17f, Value: 50
create_cap_ss_instructions STE no: 0x180, Value: 68
create_cap_ss_instructions STE no: 0x181, Value: 70
create_cap_ss_instructions STE no: 0x182, Value: 70
create_cap_ss_instructions STE no: 0x183, Value: 70
create_cap_ss_instructions STE no: 0x184, Value: 70
create_cap_ss_instructions STE no: 0x185, Value: 70
create_cap_ss_instructions STE no: 0x186, Value: 70
create_cap_ss_instructions STE no: 0x187, Value: 70
create_cap_ss_instructions STE no: 0x188, Value: 69
create_cap_ss_instructions STE no: 0x189, Value: 51
create_cap_ss_instructions STE no: 0x18a, Value: 51
create_cap_ss_instructions STE no: 0x18b, Value: 51
create_cap_ss_instructions STE no: 0x18c, Value: 51
create_cap_ss_instructions STE no: 0x18d, Value: 51
create_cap_ss_instructions STE no: 0x18e, Value: 51
create_cap_ss_instructions STE no: 0x18f, Value: 51

 schedule_cap_instructions: The num of cap inst is 400
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: IF condition
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF [SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 0.01 seconds
[SNIPER] Simulated 0.0M instructions, 0.0M cycles, 12.00 IPC
[SNIPER] Simulation speed 1.9 KIPS (1.9 KIPS / target core - 513784.3ns/instr)

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 40225473
CAP: PerformanceModel::iterate with Q size = 400

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x0
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 40225473, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x16 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x16, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(22), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 22, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x16, STE Num: 1, byte position: 296 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 0 10 84 111 32 108 111 97 100 32 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 40601412 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 40601412, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x17 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x17, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(23), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 23, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x17, STE Num: 1, byte position: 396 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 10 84 111 32 108 111 97 100 32 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 40977351 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 40977351, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x18 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x18, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(24), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 24, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x18, STE Num: 1, byte position: 496 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 84 111 32 108 111 97 100 32 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 41353290 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 41353290, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x19 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x19, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(25), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 25, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x19, STE Num: 1, byte position: 596 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 111 32 108 111 97 100 32 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 41729229 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x4
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 41729229, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(26), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 26, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x1a, STE Num: 1, byte position: 696 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 32 108 111 97 100 32 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 42105168 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x5
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 42105168, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(27), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 27, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x1b, STE Num: 1, byte position: 796 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 108 111 97 100 32 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 42481107 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x6
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 42481107, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(28), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 28, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x1c, STE Num: 1, byte position: 896 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 111 97 100 32 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 42857046 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x7
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 42857046, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(29), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 29, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x1d, STE Num: 1, byte position: 996 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 97 100 32 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 43232985 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x8
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 43232985, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(30), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 30, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x1e, STE Num: 1, byte position: 1096 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 100 32 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 43608924 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652128040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x9
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 43608924, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(31), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 31, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x1f, STE Num: 1, byte position: 1196 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 32 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 43984863 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 43984863, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x20 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x20, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(32), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 32, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x20, STE Num: 1, byte position: 1296 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 116 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 44360802 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 44360802, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x21 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x21, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(33), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 33, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x21, STE Num: 1, byte position: 1396 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 104 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 44736741 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 44736741, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x22 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x22, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(34), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 34, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x22, STE Num: 1, byte position: 1496 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 101 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 45112680 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 45112680, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x23 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x23, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(35), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 35, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x23, STE Num: 1, byte position: 1596 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 32 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 45488619 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 45488619, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x24 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x24, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(36), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 36, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x24, STE Num: 1, byte position: 1696 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 116 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 45864558 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 45864558, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x25 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x25, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(37), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 37, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x25, STE Num: 1, byte position: 1796 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 111 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 46240497 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x10
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 46240497, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x26 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x26, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(38), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 38, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x26, STE Num: 1, byte position: 1896 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 111 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 46616436 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x11
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 46616436, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x27 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x27, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(39), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 39, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x27, STE Num: 1, byte position: 1996 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
108 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 46992375 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x12
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 46992375, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x28 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x28, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(40), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 40, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x28, STE Num: 2, byte position: 096 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 39 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 47368314 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x13
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 47368314, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x29 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x29, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(41), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 41, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x29, STE Num: 2, byte position: 196 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 115 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 47744253 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x14
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 47744253, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(42), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 42, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x2a, STE Num: 2, byte position: 296 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 32 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 48120192 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x15
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 48120192, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(43), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 43, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x2b, STE Num: 2, byte position: 396 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 100 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 48496131 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652127000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x16
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 48496131, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(44), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 44, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x2c, STE Num: 2, byte position: 496 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 101 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 48872070 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x17
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 48872070, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(45), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 45, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x2d, STE Num: 2, byte position: 596 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 98 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 49248009 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x18
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 49248009, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(46), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 46, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x2e, STE Num: 2, byte position: 696 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 117 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 49623948 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x19
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 49623948, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(47), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 47, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x2f, STE Num: 2, byte position: 796 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 103 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 49999887 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 49999887, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x30 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x30, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(48), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 48, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x30, STE Num: 2, byte position: 896 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 32 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 50375826 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 50375826, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x31 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x31, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(49), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 49, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x31, STE Num: 2, byte position: 996 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 105 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 50751765 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 50751765, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x32 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x32, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(50), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 50, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x32, STE Num: 2, byte position: 1096 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 110 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 51127704 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 51127704, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x33 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x33, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(51), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 51, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x33, STE Num: 2, byte position: 1196 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 102 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 51503643 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 51503643, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x34 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x34, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(52), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 52, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x34, STE Num: 2, byte position: 1296 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 111 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 51879582 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x1f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 51879582, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x35 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x35, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(53), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 53, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x35, STE Num: 2, byte position: 1396 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 32 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 52255521 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x20
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 52255521, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x36 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x36, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(54), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 54, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x36, STE Num: 2, byte position: 1496 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 116 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 52631460 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x21
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 52631460, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x37 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x37, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(55), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 55, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x37, STE Num: 2, byte position: 1596 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 111 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 53007399 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652126040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x22
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 53007399, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x38 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x38, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(56), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 56, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x38, STE Num: 2, byte position: 1696 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 32 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 53383338 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x23
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 53383338, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x39 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x39, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(57), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 57, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x39, STE Num: 2, byte position: 1796 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 103 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 53759277 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x24
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 53759277, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(58), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 58, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x3a, STE Num: 2, byte position: 1896 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 100 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 54135216 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x25
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 54135216, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(59), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 59, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x3b, STE Num: 2, byte position: 1996 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
98 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 54511155 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x26
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 54511155, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(60), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 60, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x3c, STE Num: 3, byte position: 096 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 32 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 54887094 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x27
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 54887094, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(61), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 61, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x3d, STE Num: 3, byte position: 196 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 117 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 55263033 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x28
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 55263033, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(62), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 62, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x3e, STE Num: 3, byte position: 296 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 115 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 55638972 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x29
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 55638972, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(63), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 63, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x3f, STE Num: 3, byte position: 396 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 56014911 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 56014911, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x0 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x0, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(0), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 0, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x0, STE Num: 0, byte position: 065 128 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 56390850 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 56390850, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(1), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 1, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x1, STE Num: 0, byte position: 165 69 198 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 56766789 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 56766789, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(2), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 2, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x2, STE Num: 0, byte position: 265 69 69 48 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 57142728 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 57142728, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(3), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 3, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x3, STE Num: 0, byte position: 365 69 69 69 0 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 57518667 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 57518667, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x4 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x4, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(4), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 4, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x4, STE Num: 0, byte position: 465 69 69 69 69 0 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 57894606 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652125000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x2f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 57894606, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x5 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x5, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(5), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 5, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x5, STE Num: 0, byte position: 565 69 69 69 69 69 0 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 58270545 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x30
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 58270545, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x6 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x6, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(6), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 6, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x6, STE Num: 0, byte position: 665 69 69 69 69 69 69 0 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 58646484 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x31
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 58646484, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x7 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x7, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(7), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 7, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x7, STE Num: 0, byte position: 765 69 69 69 69 69 69 69 114 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 59022423 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x32
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 59022423, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x8 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x8, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(8), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 8, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x8, STE Num: 0, byte position: 865 69 69 69 69 69 69 69 66 1 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 59398362 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x33
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 59398362, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x9 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x9, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(9), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 9, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x9, STE Num: 0, byte position: 965 69 69 69 69 69 69 69 66 49 0 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 59774301 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x34
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 59774301, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(10), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 10, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa, STE Num: 0, byte position: 1065 69 69 69 69 69 69 69 66 49 49 0 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 60150240 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x35
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 60150240, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(11), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 11, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb, STE Num: 0, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 0 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 60526179 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x36
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 60526179, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(12), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 12, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc, STE Num: 0, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 0 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 60902118 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x37
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 60902118, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(13), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 13, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd, STE Num: 0, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 0 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 61278057 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x38
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 61278057, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(14), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 14, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe, STE Num: 0, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 0 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 61653996 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x39
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 61653996, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(15), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 15, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf, STE Num: 0, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 255 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 62029935 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 62029935, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x10 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x10, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(16), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 16, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x10, STE Num: 0, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 255 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 62405874 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652124040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 62405874, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x11 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x11, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(17), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 17, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x11, STE Num: 0, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 255 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 62781813 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 62781813, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x12 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x12, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(18), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 18, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x12, STE Num: 0, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 255 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 63157752 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 63157752, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x13 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x13, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(19), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 19, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x13, STE Num: 0, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
0 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 63533691 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 63533691, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x14 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x14, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(20), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 20, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x14, STE Num: 1, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 0 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 63909630 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x3f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 63909630, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x15 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x15, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(21), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 21, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x15, STE Num: 1, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 101 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 64285569 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x40
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 64285569, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x16 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x16, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(22), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 22, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(22)
 CAP: executeCAP: execute: Time Now: 64661508 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x41
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 64661508, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x17 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x17, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(23), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 23, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(23)
 CAP: executeCAP: execute: Time Now: 65037447 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x42
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 65037447, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x18 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x18, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(24), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 24, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(24)
 CAP: executeCAP: execute: Time Now: 65413386 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x43
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 65413386, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x19 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x19, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(25), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 25, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(25)
 CAP: executeCAP: execute: Time Now: 65789325 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x44
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 65789325, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(26), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 26, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(26)
 CAP: executeCAP: execute: Time Now: 66165264 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x45
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 66165264, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(27), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 27, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(27)
 CAP: executeCAP: execute: Time Now: 66541203 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x46
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 66541203, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(28), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 28, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(28)
 CAP: executeCAP: execute: Time Now: 66917142 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x47
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 66917142, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(29), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 29, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(29)
 CAP: executeCAP: execute: Time Now: 67293081 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652123000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x48
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 67293081, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(30), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 30, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(30)
 CAP: executeCAP: execute: Time Now: 67669020 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x49
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 67669020, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x1f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x1f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(31), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 31, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(31)
 CAP: executeCAP: execute: Time Now: 68044959 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x4a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 68044959, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x20 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x20, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(32), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 32, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(32)
 CAP: executeCAP: execute: Time Now: 68420898 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x4b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 68420898, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x21 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x21, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(33), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 33, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(33)
 CAP: executeCAP: execute: Time Now: 68796837 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x4c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 68796837, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x22 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x22, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(34), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 34, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(34)
 CAP: executeCAP: execute: Time Now: 69172776 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x4d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 69172776, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x23 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x23, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(35), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 35, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(35)
 CAP: executeCAP: execute: Time Now: 69548715 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x4e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 69548715, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x24 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x24, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(36), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 36, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(36)
 CAP: executeCAP: execute: Time Now: 69924654 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x4f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 69924654, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x25 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x25, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(37), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 37, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(37)
 CAP: executeCAP: execute: Time Now: 70300593 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x50
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 70300593, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x26 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x26, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(38), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 38, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(38)
 CAP: executeCAP: execute: Time Now: 70676532 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x51
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 70676532, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x27 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x27, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(39), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 39, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(39)
 CAP: executeCAP: execute: Time Now: 71052471 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x52
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 71052471, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x28 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x28, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(40), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 40, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(40)
 CAP: executeCAP: execute: Time Now: 71428410 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x53
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 71428410, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x29 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x29, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(41), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 41, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(41)
 CAP: executeCAP: execute: Time Now: 71804349 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652122040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x54
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 71804349, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(42), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 42, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(42)
 CAP: executeCAP: execute: Time Now: 72180288 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x55
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 72180288, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(43), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 43, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(43)
 CAP: executeCAP: execute: Time Now: 72556227 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x56
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 72556227, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(44), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 44, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(44)
 CAP: executeCAP: execute: Time Now: 72932166 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x57
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 72932166, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(45), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 45, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(45)
 CAP: executeCAP: execute: Time Now: 73308105 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x58
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 73308105, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(46), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 46, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(46)
 CAP: executeCAP: execute: Time Now: 73684044 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x59
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 73684044, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x2f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x2f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(47), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 47, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(47)
 CAP: executeCAP: execute: Time Now: 74059983 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x5a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 74059983, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x30 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x30, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(48), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 48, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(48)
 CAP: executeCAP: execute: Time Now: 74435922 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x5b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 74435922, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x31 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x31, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(49), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 49, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(49)
 CAP: executeCAP: execute: Time Now: 74811861 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x5c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 74811861, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x32 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x32, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(50), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 50, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(50)
 CAP: executeCAP: execute: Time Now: 75187800 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x5d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 75187800, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x33 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x33, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(51), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 51, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(51)
 CAP: executeCAP: execute: Time Now: 75563739 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x5e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 75563739, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x34 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x34, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(52), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 52, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(52)
 CAP: executeCAP: execute: Time Now: 75939678 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x5f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 75939678, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x35 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x35, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(53), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 53, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(53)
 CAP: executeCAP: execute: Time Now: 76315617 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x60
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 76315617, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x36 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x36, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(54), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 54, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(54)
 CAP: executeCAP: execute: Time Now: 76691556 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652121000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x61
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 76691556, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x37 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x37, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(55), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 55, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(55)
 CAP: executeCAP: execute: Time Now: 77067495 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x62
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 77067495, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x38 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x38, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(56), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 56, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(56)
 CAP: executeCAP: execute: Time Now: 77443434 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x63
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 77443434, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x39 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x39, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(57), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 57, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(57)
 CAP: executeCAP: execute: Time Now: 77819373 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x64
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 77819373, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(58), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 58, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(58)
 CAP: executeCAP: execute: Time Now: 78195312 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x65
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 78195312, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(59), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 59, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(59)
 CAP: executeCAP: execute: Time Now: 78571251 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x66
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 78571251, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(60), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 60, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(60)
 CAP: executeCAP: execute: Time Now: 78947190 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x67
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 78947190, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(61), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 61, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(61)
 CAP: executeCAP: execute: Time Now: 79323129 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x68
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 79323129, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(62), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 62, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(62)
 CAP: executeCAP: execute: Time Now: 79699068 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x69
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 79699068, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x3f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x3f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x0), offset(63), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(0), offset: 63, data: 0, data_length(1) OP(3)

 processMemOpFromCore(), mem_op_type(3), ca_address(0x0), data(0) data length(1), offset(63)
 CAP: executeCAP: execute: Time Now: 80075007 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x6a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 80075007, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x40 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x40, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(0), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 0, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x40, STE Num: 3, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 58 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 80450946 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x6b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 80450946, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x41 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x41, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(1), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 1, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x41, STE Num: 3, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 10 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 80826885 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x6c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 80826885, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x42 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x42, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(2), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 2, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x42, STE Num: 3, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 32 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 81202824 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652120040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x6d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 81202824, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x43 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x43, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(3), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 3, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x43, STE Num: 3, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 32 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 81578763 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x6e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 81578763, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x44 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x44, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(4), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 4, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x44, STE Num: 3, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 32 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 81954702 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x6f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 81954702, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x45 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x45, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(5), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 5, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x45, STE Num: 3, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 97 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 82330641 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x70
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 82330641, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x46 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x46, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(6), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 6, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x46, STE Num: 3, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 100 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 82706580 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x71
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 82706580, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x47 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x47, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(7), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 7, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x47, STE Num: 3, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 100 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 83082519 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x72
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 83082519, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x48 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x48, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(8), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 8, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x48, STE Num: 3, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 45 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 83458458 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x73
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 83458458, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x49 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x49, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(9), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 9, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x49, STE Num: 3, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 115 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 83834397 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x74
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 83834397, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x4a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x4a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(10), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 10, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x4a, STE Num: 3, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 121 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 84210336 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x75
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 84210336, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x4b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x4b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(11), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 11, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x4b, STE Num: 3, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 109 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 84586275 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x76
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 84586275, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x4c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x4c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(12), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 12, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x4c, STE Num: 3, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 98 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 84962214 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x77
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 84962214, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x4d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x4d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(13), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 13, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x4d, STE Num: 3, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 111 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 85338153 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x78
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 85338153, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x4e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x4e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(14), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 14, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x4e, STE Num: 3, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 108 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 85714092 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x79
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 85714092, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x4f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x4f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(15), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 15, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x4f, STE Num: 3, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
45 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 86090031 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652119000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x7a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 86090031, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x50 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x50, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(16), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 16, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x50, STE Num: 4, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 102 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 86465970 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x7b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 86465970, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x51 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x51, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(17), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 17, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x51, STE Num: 4, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 105 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 86841909 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x7c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 86841909, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x52 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x52, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(18), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 18, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x52, STE Num: 4, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 108 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 87217848 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x7d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 87217848, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x53 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x53, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(19), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 19, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x53, STE Num: 4, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 101 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 87593787 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x7e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 87593787, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x54 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x54, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(20), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 20, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x54, STE Num: 4, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 32 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 87969726 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x7f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 87969726, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x55 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x55, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(21), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 21, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x55, STE Num: 4, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 47 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 88345665 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x80
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 88345665, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x56 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x56, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(22), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 22, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x56, STE Num: 4, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 104 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 88721604 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x81
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 88721604, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x57 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x57, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(23), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 23, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x57, STE Num: 4, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 111 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 89097543 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x82
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 89097543, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x58 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x58, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(24), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 24, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x58, STE Num: 4, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 109 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 89473482 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x83
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 89473482, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x59 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x59, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(25), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 25, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x59, STE Num: 4, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 101 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 89849421 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x84
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 89849421, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x5a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x5a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(26), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 26, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x5a, STE Num: 4, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 47 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 90225360 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x85
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 90225360, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x5b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x5b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(27), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 27, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x5b, STE Num: 4, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 101 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 90601299 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652118040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x86
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 90601299, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x5c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x5c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(28), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 28, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x5c, STE Num: 4, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 122 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 90977238 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x87
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 90977238, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x5d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x5d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(29), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 29, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x5d, STE Num: 4, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 104 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 91353177 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x88
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 91353177, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x5e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x5e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(30), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 30, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x5e, STE Num: 4, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 105 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 91729116 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x89
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 91729116, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x5f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x5f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(31), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 31, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x5f, STE Num: 4, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 108 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 92105055 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x8a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 92105055, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x60 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x60, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(32), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 32, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x60, STE Num: 4, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 114 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 92480994 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x8b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 92480994, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x61 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x61, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(33), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 33, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x61, STE Num: 4, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 109 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 92856933 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x8c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 92856933, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x62 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x62, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(34), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 34, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x62, STE Num: 4, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 98 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 93232872 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x8d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 93232872, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x63 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x63, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(35), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 35, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x63, STE Num: 4, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
47 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 93608811 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x8e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 93608811, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x64 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x64, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(36), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 36, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x64, STE Num: 5, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 101 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 93984750 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x8f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 93984750, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x65 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x65, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(37), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 37, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x65, STE Num: 5, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 101 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 94360689 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x90
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 94360689, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x66 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x66, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(38), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 38, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x66, STE Num: 5, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 99 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 94736628 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x91
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 94736628, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x67 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x67, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(39), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 39, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x67, STE Num: 5, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 115 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 95112567 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x92
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 95112567, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x68 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x68, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(40), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 40, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x68, STE Num: 5, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 53 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 95488506 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652117000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x93
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 95488506, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x69 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x69, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(41), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 41, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x69, STE Num: 5, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 55 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 95864445 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x94
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 95864445, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x6a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x6a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(42), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 42, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x6a, STE Num: 5, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 51 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 96240384 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x95
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 96240384, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x6b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x6b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(43), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 43, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x6b, STE Num: 5, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 47 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 96616323 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x96
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 96616323, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x6c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x6c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(44), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 44, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x6c, STE Num: 5, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 115 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 96992262 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x97
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 96992262, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x6d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x6d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(45), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 45, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x6d, STE Num: 5, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 110 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 97368201 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x98
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 97368201, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x6e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x6e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(46), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 46, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x6e, STE Num: 5, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 105 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 97744140 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x99
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 97744140, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x6f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x6f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(47), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 47, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x6f, STE Num: 5, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 112 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 98120079 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x9a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 98120079, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x70 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x70, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(48), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 48, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x70, STE Num: 5, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 101 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 98496018 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x9b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 98496018, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x71 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x71, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(49), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 49, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x71, STE Num: 5, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 114 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 98871957 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x9c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 98871957, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x72 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x72, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(50), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 50, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x72, STE Num: 5, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 115 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 99247896 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x9d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 99247896, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x73 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x73, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(51), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 51, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x73, STE Num: 5, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 105 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 99623835 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x9e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 99623835, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x74 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x74, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(52), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 52, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x74, STE Num: 5, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 109 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 99999774 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652116040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x9f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 99999774, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x75 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x75, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(53), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 53, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x75, STE Num: 5, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 47 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 100375713 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa0
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 100375713, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x76 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x76, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(54), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 54, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x76, STE Num: 5, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 99 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 100751652 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa1
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 100751652, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x77 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x77, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(55), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 55, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x77, STE Num: 5, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
97 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 101127591 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa2
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 101127591, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x78 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x78, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(56), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 56, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x78, STE Num: 6, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 112 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 101503530 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa3
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 101503530, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x79 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x79, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(57), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 57, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x79, STE Num: 6, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 95 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 101879469 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa4
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 101879469, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x7a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x7a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(58), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 58, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x7a, STE Num: 6, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 99 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 102255408 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa5
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 102255408, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x7b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x7b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(59), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 59, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x7b, STE Num: 6, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 111 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 102631347 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa6
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 102631347, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x7c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x7c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(60), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 60, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x7c, STE Num: 6, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 109 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 103007286 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa7
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 103007286, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x7d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x7d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(61), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 61, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x7d, STE Num: 6, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 112 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 103383225 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa8
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 103383225, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x7e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x7e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(62), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 62, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x7e, STE Num: 6, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 117 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 103759164 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xa9
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 103759164, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x7f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x7f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x40), offset(63), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(40), offset: 63, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x7f, STE Num: 6, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 116 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 104135103 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xaa
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 104135103, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x80 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x80, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(0), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 0, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x80, STE Num: 6, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 101 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 104511042 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xab
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 104511042, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x81 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x81, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(1), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 1, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x81, STE Num: 6, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 95 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 104886981 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652115000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xac
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 104886981, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x82 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x82, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(2), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 2, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x82, STE Num: 6, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 99 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 105262920 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xad
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 105262920, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x83 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x83, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(3), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 3, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x83, STE Num: 6, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 97 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 105638859 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xae
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 105638859, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x84 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x84, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(4), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 4, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x84, STE Num: 6, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 99 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 106014798 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xaf
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 106014798, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x85 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x85, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(5), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 5, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x85, STE Num: 6, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 104 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 106390737 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb0
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 106390737, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x86 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x86, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(6), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 6, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x86, STE Num: 6, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 101 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 106766676 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb1
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 106766676, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x87 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x87, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(7), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 7, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x87, STE Num: 6, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 47 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 107142615 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb2
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 107142615, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x88 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x88, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(8), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 8, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x88, STE Num: 6, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 115 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 107518554 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb3
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 107518554, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x89 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x89, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(9), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 9, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x89, STE Num: 6, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 110 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 107894493 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb4
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 107894493, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x8a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x8a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(10), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 10, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x8a, STE Num: 6, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 105 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 108270432 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb5
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 108270432, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x8b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x8b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(11), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 11, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x8b, STE Num: 6, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
112 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 108646371 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb6
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 108646371, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x8c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x8c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(12), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 12, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x8c, STE Num: 7, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 101 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 109022310 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb7
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 109022310, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x8d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x8d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(13), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 13, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x8d, STE Num: 7, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 114 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 109398249 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652114040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb8
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 109398249, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x8e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x8e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(14), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 14, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x8e, STE Num: 7, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 112 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 109774188 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xb9
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 109774188, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x8f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x8f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(15), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 15, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x8f, STE Num: 7, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 105 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 110150127 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xba
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 110150127, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x90 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x90, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(16), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 16, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x90, STE Num: 7, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 99 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 110526066 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xbb
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 110526066, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x91 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x91, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(17), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 17, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x91, STE Num: 7, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 47 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 110902005 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xbc
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 110902005, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x92 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x92, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(18), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 18, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x92, STE Num: 7, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 108 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 111277944 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xbd
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 111277944, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x93 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x93, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(19), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 19, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x93, STE Num: 7, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 105 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 111653883 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xbe
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 111653883, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x94 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x94, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(20), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 20, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x94, STE Num: 7, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 98 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 112029822 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xbf
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 112029822, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x95 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x95, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(21), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 21, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x95, STE Num: 7, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 47 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 112405761 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc0
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 112405761, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x96 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x96, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(22), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 22, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x96, STE Num: 7, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 112 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 112781700 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc1
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 112781700, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x97 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x97, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(23), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 23, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x97, STE Num: 7, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 105 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 113157639 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc2
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 113157639, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x98 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x98, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(24), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 24, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x98, STE Num: 7, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 110 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 113533578 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc3
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 113533578, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x99 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x99, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(25), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 25, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x99, STE Num: 7, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 95 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 113909517 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc4
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 113909517, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x9a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x9a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(26), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 26, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x9a, STE Num: 7, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 115 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 114285456 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652113000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc5
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 114285456, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x9b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x9b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(27), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 27, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x9b, STE Num: 7, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 105 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 114661395 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc6
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 114661395, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x9c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x9c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(28), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 28, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x9c, STE Num: 7, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 109 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 115037334 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc7
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 115037334, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x9d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x9d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(29), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 29, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x9d, STE Num: 7, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 46 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 115413273 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc8
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 115413273, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x9e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x9e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(30), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 30, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x9e, STE Num: 7, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 115 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 115789212 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xc9
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 115789212, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x9f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x9f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(31), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 31, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x9f, STE Num: 7, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
111 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 116165151 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xca
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 116165151, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa0 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa0, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(32), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 32, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa0, STE Num: 8, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 32 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 116541090 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xcb
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 116541090, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa1 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa1, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(33), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 33, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa1, STE Num: 8, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 48 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 116917029 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xcc
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 116917029, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa2 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa2, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(34), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 34, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa2, STE Num: 8, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 120 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 117292968 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xcd
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 117292968, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa3 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa3, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(35), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 35, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa3, STE Num: 8, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 55 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 117668907 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xce
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 117668907, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa4 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa4, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(36), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 36, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa4, STE Num: 8, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 102 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 118044846 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xcf
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 118044846, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa5 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa5, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(37), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 37, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa5, STE Num: 8, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 54 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 118420785 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd0
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 118420785, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa6 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa6, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(38), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 38, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa6, STE Num: 8, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 53 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 118796724 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652112040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd1
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 118796724, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa7 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa7, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(39), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 39, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa7, STE Num: 8, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 98 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 119172663 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd2
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 119172663, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa8 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa8, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(40), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 40, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa8, STE Num: 8, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 48 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 119548602 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd3
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 119548602, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xa9 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xa9, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(41), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 41, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xa9, STE Num: 8, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 102 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 119924541 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd4
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 119924541, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xaa and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xaa, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(42), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 42, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xaa, STE Num: 8, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 102 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 120300480 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd5
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 120300480, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xab and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xab, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(43), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 43, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xab, STE Num: 8, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 52 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 120676419 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd6
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 120676419, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xac and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xac, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(44), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 44, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xac, STE Num: 8, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 51 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 121052358 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd7
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 121052358, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xad and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xad, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(45), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 45, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xad, STE Num: 8, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 98 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 121428297 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd8
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 121428297, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xae and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xae, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(46), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 46, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xae, STE Num: 8, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 48 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 121804236 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xd9
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 121804236, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xaf and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xaf, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(47), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 47, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xaf, STE Num: 8, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 32 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 122180175 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xda
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 122180175, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb0 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb0, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(48), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 48, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb0, STE Num: 8, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 45 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 122556114 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xdb
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 122556114, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb1 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb1, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(49), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 49, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb1, STE Num: 8, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 115 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 122932053 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xdc
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 122932053, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb2 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb2, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(50), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 50, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb2, STE Num: 8, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 32 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 123307992 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xdd
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 123307992, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb3 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb3, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(51), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 51, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb3, STE Num: 8, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
46 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 123683931 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652111000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xde
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 123683931, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb4 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb4, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(52), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 52, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb4, STE Num: 9, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 100 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 124059870 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xdf
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 124059870, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb5 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb5, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(53), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 53, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb5, STE Num: 9, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 97 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 124435809 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe0
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 124435809, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb6 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb6, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(54), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 54, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb6, STE Num: 9, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 116 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 124811748 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe1
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 124811748, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb7 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb7, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(55), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 55, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb7, STE Num: 9, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 97 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 125187687 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe2
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 125187687, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb8 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb8, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(56), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 56, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb8, STE Num: 9, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 32 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 125563626 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe3
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 125563626, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xb9 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xb9, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(57), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 57, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xb9, STE Num: 9, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 48 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 125939565 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe4
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 125939565, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xba and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xba, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(58), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 58, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xba, STE Num: 9, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 120 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 126315504 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe5
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 126315504, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xbb and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xbb, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(59), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 59, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xbb, STE Num: 9, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 55 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 126691443 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe6
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 126691443, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xbc and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xbc, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(60), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 60, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xbc, STE Num: 9, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 102 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 127067382 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe7
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 127067382, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xbd and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xbd, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(61), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 61, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xbd, STE Num: 9, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 54 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 127443321 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe8
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 127443321, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xbe and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xbe, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(62), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 62, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xbe, STE Num: 9, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 53 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 127819260 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xe9
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 127819260, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xbf and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xbf, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x80), offset(63), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(80), offset: 63, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xbf, STE Num: 9, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 98 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 128195199 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652110040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xea
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 128195199, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc0 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc0, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(0), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 0, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc0, STE Num: 9, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 49 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 128571138 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xeb
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 128571138, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc1 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc1, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(1), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 1, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc1, STE Num: 9, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 55 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 128947077 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xec
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 128947077, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc2 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc2, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(2), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 2, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc2, STE Num: 9, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 53 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 129323016 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xed
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 129323016, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc3 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc3, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(3), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 3, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc3, STE Num: 9, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 99 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 129698955 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xee
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 129698955, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc4 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc4, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(4), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 4, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc4, STE Num: 9, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 97 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 130074894 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xef
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 130074894, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc5 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc5, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(5), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 5, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc5, STE Num: 9, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 97 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 130450833 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf0
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 130450833, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc6 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc6, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(6), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 6, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc6, STE Num: 9, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 48 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 130826772 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf1
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 130826772, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc7 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc7, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(7), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 7, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc7, STE Num: 9, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
32 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 131202711 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf2
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 131202711, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc8 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc8, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(8), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 8, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc8, STE Num: 10, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 45 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 131578650 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf3
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 131578650, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xc9 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xc9, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(9), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 9, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xc9, STE Num: 10, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 115 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 131954589 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf4
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 131954589, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xca and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xca, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(10), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 10, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xca, STE Num: 10, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 32 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 132330528 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf5
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 132330528, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xcb and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xcb, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(11), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 11, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xcb, STE Num: 10, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 46 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 132706467 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf6
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 132706467, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xcc and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xcc, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(12), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 12, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xcc, STE Num: 10, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 98 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 133082406 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652109000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf7
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 133082406, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xcd and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xcd, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(13), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 13, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xcd, STE Num: 10, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 115 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 133458345 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf8
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 133458345, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xce and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xce, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(14), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 14, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xce, STE Num: 10, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 115 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 133834284 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xf9
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 133834284, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xcf and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xcf, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(15), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 15, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xcf, STE Num: 10, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 32 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 134210223 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xfa
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 134210223, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd0 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd0, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(16), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 16, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd0, STE Num: 10, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 48 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 134586162 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xfb
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 134586162, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd1 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd1, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(17), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 17, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd1, STE Num: 10, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 120 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 134962101 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xfc
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 134962101, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd2 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd2, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(18), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 18, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd2, STE Num: 10, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 55 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 135338040 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xfd
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 135338040, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd3 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd3, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(19), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 19, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd3, STE Num: 10, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 102 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 135713979 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xfe
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 135713979, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd4 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd4, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(20), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 20, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd4, STE Num: 10, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 54 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 136089918 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0xff
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 136089918, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd5 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd5, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(21), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 21, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd5, STE Num: 10, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 53 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 136465857 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x100
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 136465857, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd6 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd6, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(22), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 22, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd6, STE Num: 10, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 98 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 136841796 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x101
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 136841796, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd7 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd7, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(23), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 23, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd7, STE Num: 10, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 49 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 137217735 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x102
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 137217735, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd8 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd8, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(24), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 24, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd8, STE Num: 10, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 55 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 137593674 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652108040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x103
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 137593674, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xd9 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xd9, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(25), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 25, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xd9, STE Num: 10, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 54 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 137969613 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x104
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 137969613, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xda and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xda, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(26), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 26, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xda, STE Num: 10, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 57 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 138345552 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x105
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 138345552, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xdb and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xdb, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(27), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 27, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xdb, STE Num: 10, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
56 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 138721491 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x106
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 138721491, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xdc and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xdc, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(28), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 28, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xdc, STE Num: 11, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 101 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 139097430 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x107
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 139097430, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xdd and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xdd, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(29), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 29, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xdd, STE Num: 11, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 139473369 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x108
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 139473369, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xde and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xde, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(30), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 30, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xde, STE Num: 11, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 139849308 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x109
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 139849308, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xdf and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xdf, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(31), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 31, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xdf, STE Num: 11, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 140225247 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x10a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 140225247, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe0 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe0, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(32), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 32, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe0, STE Num: 11, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 140601186 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x10b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 140601186, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe1 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe1, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(33), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 33, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe1, STE Num: 11, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 140977125 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x10c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 140977125, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe2 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe2, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(34), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 34, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe2, STE Num: 11, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 141353064 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x10d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 141353064, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe3 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe3, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(35), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 35, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe3, STE Num: 11, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 141729003 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x10e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 141729003, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe4 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe4, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(36), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 36, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe4, STE Num: 11, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 142104942 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x10f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 142104942, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe5 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe5, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(37), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 37, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe5, STE Num: 11, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 142480881 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652107000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x110
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 142480881, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe6 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe6, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(38), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 38, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe6, STE Num: 11, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 142856820 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x111
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 142856820, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe7 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe7, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(39), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 39, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe7, STE Num: 11, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 143232759 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x112
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 143232759, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe8 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe8, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(40), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 40, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe8, STE Num: 11, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 143608698 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x113
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 143608698, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xe9 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xe9, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(41), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 41, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xe9, STE Num: 11, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 143984637 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x114
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 143984637, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xea and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xea, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(42), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 42, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xea, STE Num: 11, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 144360576 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x115
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 144360576, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xeb and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xeb, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(43), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 43, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xeb, STE Num: 11, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 144736515 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x116
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 144736515, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xec and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xec, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(44), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 44, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xec, STE Num: 11, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 145112454 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x117
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 145112454, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xed and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xed, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(45), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 45, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xed, STE Num: 11, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 145488393 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x118
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 145488393, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xee and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xee, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(46), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 46, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xee, STE Num: 11, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 145864332 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x119
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 145864332, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xef and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xef, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(47), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 47, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xef, STE Num: 11, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 146240271 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x11a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 146240271, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf0 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf0, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(48), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 48, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf0, STE Num: 12, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 146616210 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x11b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 146616210, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf1 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf1, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(49), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 49, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf1, STE Num: 12, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 146992149 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652106040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x11c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 146992149, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf2 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf2, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(50), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 50, data: 112, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf2, STE Num: 12, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 147368088 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x11d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 147368088, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf3 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf3, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(51), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 51, data: 64, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf3, STE Num: 12, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 147744027 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x11e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 147744027, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf4 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf4, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(52), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 52, data: 104, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf4, STE Num: 12, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 148119966 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x11f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 148119966, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf5 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf5, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(53), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 53, data: 48, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf5, STE Num: 12, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 148495905 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x120
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 148495905, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf6 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf6, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(54), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 54, data: 96, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf6, STE Num: 12, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 148871844 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x121
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 148871844, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf7 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf7, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(55), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 55, data: 32, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf7, STE Num: 12, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 149247783 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x122
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 149247783, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf8 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf8, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(56), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 56, data: 88, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf8, STE Num: 12, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 149623722 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x123
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 149623722, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xf9 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xf9, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(57), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 57, data: 24, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xf9, STE Num: 12, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 149999661 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x124
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 149999661, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xfa and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xfa, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(58), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 58, data: 16, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xfa, STE Num: 12, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 150375600 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x125
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 150375600, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xfb and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xfb, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(59), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 59, data: 248, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xfb, STE Num: 12, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 150751539 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x126
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 150751539, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xfc and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xfc, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(60), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 60, data: 240, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xfc, STE Num: 12, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 151127478 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x127
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 151127478, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xfd and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xfd, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(61), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 61, data: 224, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xfd, STE Num: 12, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 151503417 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x128
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 151503417, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xfe and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xfe, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(62), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 62, data: 216, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xfe, STE Num: 12, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 151879356 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652105000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x129
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 151879356, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0xff and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0xff, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0xc0), offset(63), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(c0), offset: 63, data: 200, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0xff, STE Num: 12, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 152255295 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x12a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 152255295, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x100 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x100, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(0), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 0, data: 192, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x100, STE Num: 12, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 152631234 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x12b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 152631234, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x101 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x101, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(1), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 1, data: 176, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x101, STE Num: 12, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 153007173 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x12c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 153007173, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x102 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x102, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(2), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 2, data: 168, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x102, STE Num: 12, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 153383112 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x12d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 153383112, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x103 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x103, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(3), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 3, data: 160, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x103, STE Num: 12, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 153759051 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x12e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 153759051, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x104 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x104, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(4), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 4, data: 152, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x104, STE Num: 13, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 154134990 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x12f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 154134990, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x105 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x105, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(5), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 5, data: 144, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x105, STE Num: 13, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 154510929 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x130
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 154510929, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x106 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x106, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(6), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 6, data: 136, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x106, STE Num: 13, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 154886868 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x131
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 154886868, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x107 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x107, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(7), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 7, data: 128, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x107, STE Num: 13, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 155262807 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x132
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 155262807, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x108 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x108, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(8), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 8, data: 120, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x108, STE Num: 13, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 155638746 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x133
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 155638746, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x109 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x109, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(9), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 9, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x109, STE Num: 13, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 156014685 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x134
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 156014685, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x10a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x10a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(10), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 10, data: 8, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x10a, STE Num: 13, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 156390624 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652104040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x135
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 156390624, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x10b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x10b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(11), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 11, data: 72, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x10b, STE Num: 13, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 156766563 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x136
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 156766563, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x10c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x10c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(12), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 12, data: 56, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x10c, STE Num: 13, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 157142502 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x137
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 157142502, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x10d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x10d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(13), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 13, data: 40, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x10d, STE Num: 13, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 157518441 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x138
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 157518441, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x10e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x10e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(14), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 14, data: 24, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x10e, STE Num: 13, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 157894380 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x139
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 157894380, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x10f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x10f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(15), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 15, data: 112, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x10f, STE Num: 13, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 158270319 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x13a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 158270319, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x110 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x110, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(16), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 16, data: 144, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x110, STE Num: 13, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 158646258 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x13b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 158646258, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x111 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x111, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(17), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 17, data: 96, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x111, STE Num: 13, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 159022197 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x13c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 159022197, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x112 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x112, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(18), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 18, data: 136, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x112, STE Num: 13, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 159398136 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x13d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 159398136, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x113 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x113, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(19), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 19, data: 80, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x113, STE Num: 13, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 159774075 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x13e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 159774075, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x114 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x114, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(20), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 20, data: 128, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x114, STE Num: 13, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 160150014 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x13f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 160150014, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x115 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x115, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(21), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 21, data: 64, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x115, STE Num: 13, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 160525953 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x140
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 160525953, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x116 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x116, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(22), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 22, data: 120, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x116, STE Num: 13, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 160901892 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x141
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 160901892, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x117 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x117, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(23), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 23, data: 16, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x117, STE Num: 13, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 161277831 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652103000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x142
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 161277831, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x118 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x118, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(24), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 24, data: 8, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x118, STE Num: 14, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 161653770 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x143
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 161653770, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x119 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x119, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(25), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 25, data: 240, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x119, STE Num: 14, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 162029709 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x144
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 162029709, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x11a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x11a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(26), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 26, data: 232, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x11a, STE Num: 14, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 162405648 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x145
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 162405648, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x11b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x11b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(27), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 27, data: 208, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x11b, STE Num: 14, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 162781587 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x146
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 162781587, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x11c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x11c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(28), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 28, data: 200, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x11c, STE Num: 14, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 163157526 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x147
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 163157526, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x11d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x11d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(29), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 29, data: 192, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x11d, STE Num: 14, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 163533465 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x148
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 163533465, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x11e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x11e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(30), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 30, data: 184, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x11e, STE Num: 14, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 163909404 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x149
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 163909404, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x11f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x11f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(31), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 31, data: 176, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x11f, STE Num: 14, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 164285343 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x14a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 164285343, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x120 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x120, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(32), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 32, data: 168, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x120, STE Num: 14, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 164661282 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x14b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 164661282, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x121 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x121, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(33), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 33, data: 160, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x121, STE Num: 14, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 165037221 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x14c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 165037221, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x122 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x122, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(34), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 34, data: 152, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x122, STE Num: 14, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 165413160 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x14d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 165413160, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x123 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x123, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(35), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 35, data: 248, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x123, STE Num: 14, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 165789099 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652102040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x14e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 165789099, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x124 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x124, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(36), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 36, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x124, STE Num: 14, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 166165038 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x14f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 166165038, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x125 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x125, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(37), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 37, data: 216, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x125, STE Num: 14, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 166540977 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x150
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 166540977, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x126 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x126, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(38), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 38, data: 104, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x126, STE Num: 14, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 166916916 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x151
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 166916916, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x127 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x127, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(39), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 39, data: 88, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x127, STE Num: 14, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 167292855 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x152
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 167292855, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x128 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x128, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(40), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 40, data: 72, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x128, STE Num: 14, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 167668794 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x153
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 167668794, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x129 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x129, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(41), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 41, data: 56, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x129, STE Num: 14, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 168044733 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x154
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 168044733, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x12a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x12a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(42), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 42, data: 96, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x12a, STE Num: 14, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 168420672 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x155
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 168420672, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x12b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x12b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(43), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 43, data: 128, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x12b, STE Num: 14, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 168796611 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x156
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 168796611, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x12c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x12c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(44), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 44, data: 80, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x12c, STE Num: 15, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 169172550 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x157
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 169172550, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x12d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x12d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(45), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 45, data: 120, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x12d, STE Num: 15, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 169548489 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x158
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 169548489, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x12e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x12e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(46), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 46, data: 64, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x12e, STE Num: 15, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 169924428 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x159
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 169924428, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x12f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x12f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(47), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 47, data: 112, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x12f, STE Num: 15, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 170300367 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x15a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 170300367, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x130 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x130, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(48), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 48, data: 48, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x130, STE Num: 15, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 170676306 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652101000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x15b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 170676306, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x131 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x131, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(49), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 49, data: 104, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x131, STE Num: 15, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 171052245 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x15c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 171052245, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x132 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x132, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(50), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 50, data: 48, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x132, STE Num: 15, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 171428184 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x15d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 171428184, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x133 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x133, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(51), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 51, data: 40, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x133, STE Num: 15, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 171804123 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x15e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 171804123, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x134 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x134, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(52), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 52, data: 16, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x134, STE Num: 15, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 172180062 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x15f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 172180062, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x135 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x135, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(53), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 53, data: 8, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x135, STE Num: 15, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 172556001 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x160
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 172556001, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x136 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x136, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(54), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 54, data: 240, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x136, STE Num: 15, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 172931940 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x161
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 172931940, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x137 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x137, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(55), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 55, data: 232, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x137, STE Num: 15, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 173307879 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x162
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 173307879, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x138 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x138, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(56), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 56, data: 216, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x138, STE Num: 15, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 173683818 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x163
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 173683818, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x139 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x139, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(57), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 57, data: 208, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x139, STE Num: 15, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 174059757 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x164
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 174059757, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x13a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x13a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(58), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 58, data: 192, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x13a, STE Num: 15, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 174435696 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x165
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 174435696, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x13b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x13b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(59), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 59, data: 184, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x13b, STE Num: 15, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 174811635 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x166
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 174811635, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x13c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x13c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(60), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 60, data: 176, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x13c, STE Num: 15, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 175187574 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652100040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x167
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 175187574, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x13d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x13d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(61), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 61, data: 168, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x13d, STE Num: 15, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 175563513 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x168
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 175563513, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x13e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x13e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(62), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 62, data: 160, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x13e, STE Num: 15, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 175939452 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x169
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 175939452, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x13f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x13f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x100), offset(63), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(100), offset: 63, data: 152, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x13f, STE Num: 15, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 176315391 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x16a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 176315391, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x140 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x140, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(0), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 0, data: 144, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x140, STE Num: 16, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 176691330 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x16b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 176691330, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x141 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x141, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(1), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 1, data: 136, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x141, STE Num: 16, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 177067269 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x16c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 177067269, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x142 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x142, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(2), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 2, data: 24, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x142, STE Num: 16, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 177443208 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x16d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 177443208, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x143 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x143, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(3), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 3, data: 32, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x143, STE Num: 16, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 177819147 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x16e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 177819147, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x144 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x144, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(4), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 4, data: 248, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x144, STE Num: 16, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 178195086 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x16f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 178195086, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x145 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x145, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(5), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 5, data: 88, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x145, STE Num: 16, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 178571025 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x170
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 178571025, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x146 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x146, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(6), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 6, data: 72, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x146, STE Num: 16, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 178946964 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x171
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 178946964, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x147 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x147, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(7), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 7, data: 56, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x147, STE Num: 16, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 179322903 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x172
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 179322903, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x148 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x148, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(8), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 8, data: 40, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x148, STE Num: 16, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 179698842 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x173
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 179698842, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x149 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x149, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(9), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 9, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x149, STE Num: 16, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 180074781 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652099000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x174
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 180074781, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x14a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x14a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(10), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 10, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x14a, STE Num: 16, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 180450720 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x175
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 180450720, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x14b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x14b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(11), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 11, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x14b, STE Num: 16, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 180826659 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x176
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 180826659, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x14c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x14c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(12), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 12, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x14c, STE Num: 16, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 181202598 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098760
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x177
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 181202598, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x14d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x14d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(13), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 13, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x14d, STE Num: 16, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 181578537 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098680
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x178
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 181578537, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x14e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x14e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(14), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 14, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x14e, STE Num: 16, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 181954476 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098600
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x179
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 181954476, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x14f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x14f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(15), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 15, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x14f, STE Num: 16, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 182330415 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098520
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x17a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 182330415, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x150 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x150, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(16), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 16, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x150, STE Num: 16, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 182706354 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098440
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x17b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 182706354, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x151 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x151, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(17), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 17, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x151, STE Num: 16, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 183082293 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098360
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x17c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 183082293, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x152 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x152, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(18), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 18, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x152, STE Num: 16, byte position: 1865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 183458232 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098280
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x17d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 183458232, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x153 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x153, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(19), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 19, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x153, STE Num: 16, byte position: 1965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 183834171 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098200
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x17e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 183834171, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x154 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x154, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(20), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 20, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x154, STE Num: 17, byte position: 065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 184210110 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098120
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x17f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 184210110, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x155 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x155, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(21), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 21, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x155, STE Num: 17, byte position: 165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 184586049 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652098040
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x180
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 184586049, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x156 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x156, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(22), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 22, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x156, STE Num: 17, byte position: 265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 184961988 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097960
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x181
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 184961988, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x157 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x157, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(23), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 23, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x157, STE Num: 17, byte position: 365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 185337927 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097880
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x182
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 185337927, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x158 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x158, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(24), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 24, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x158, STE Num: 17, byte position: 465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 185713866 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097800
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x183
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 185713866, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x159 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x159, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(25), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 25, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x159, STE Num: 17, byte position: 565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 186089805 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097720
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x184
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 186089805, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x15a and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x15a, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(26), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 26, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x15a, STE Num: 17, byte position: 665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 186465744 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097640
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x185
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 186465744, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x15b and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x15b, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(27), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 27, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x15b, STE Num: 17, byte position: 765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 186841683 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097560
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x186
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 186841683, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x15c and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x15c, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(28), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 28, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x15c, STE Num: 17, byte position: 865 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 187217622 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097480
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x187
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 187217622, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x15d and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x15d, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(29), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 29, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x15d, STE Num: 17, byte position: 965 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 187593561 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097400
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x188
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 187593561, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x15e and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x15e, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(30), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 30, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x15e, STE Num: 17, byte position: 1065 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 187969500 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097320
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x189
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 187969500, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x15f and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x15f, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(31), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 31, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x15f, STE Num: 17, byte position: 1165 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 188345439 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097240
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x18a
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 188345439, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x160 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x160, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(32), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 32, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x160, STE Num: 17, byte position: 1265 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 188721378 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097160
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x18b
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 188721378, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x161 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x161, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(33), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 33, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x161, STE Num: 17, byte position: 1365 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 189097317 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097080
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x18c
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 189097317, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x162 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x162, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(34), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 34, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x162, STE Num: 17, byte position: 1465 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 189473256 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652097000
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x18d
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 189473256, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x163 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x163, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(35), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 35, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x163, STE Num: 17, byte position: 1565 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 189849195 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652096920
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x18e
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 189849195, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x164 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x164, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(36), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 36, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x164, STE Num: 17, byte position: 1665 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 190225134 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: MicroOpPerformanceModel::handleInstruction: Instruction addr: 0xaeb53c00
 CAP: Reading Instruction Cache for Address(0xaeb53c00), Size(4)
 CAP: Handle Instr Before Dyn Info
 CAP: Handle Instr After Dyn Info -1652096840
 CAP: For Inst at 0xaeb53c00, MEM STORE microop to addr: 0x18f
 CAP: Simulate
 CAP: executeCAP: doDispatch: now: 190225134, frontend_stalled_until: 31578876
 before while: num_in_rob: 36, windowSize: 128
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: doDispatch: before break
CAP: doDispatch: after break
CAP: DO issue
 CAP: RobTimer::accessMem uop's d_addr: 0x165 and i_addr: 0xaeb53c00 and size = 1
 CAP accessMemory : d_addr:0x165, data_size: 1
 Inside InitiateMemoryAccess for l1d: ADDR(0x140), offset(37), curr_size(1)
 Inside coreInitiateMemoryAccess for l1d: ADDR(140), offset: 37, data: 0, data_length(1) OP(3)

 processCAPSOpFromCore: CAP OPCODE :2, STE (hex): 0x165, STE Num: 17, byte position: 1765 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 49 49 67 50 50 50 
50 50 50 50 68 70 70 70 70 70 70 70 69 51 51 51 51 51 51 51 
65 69 69 69 69 69 69 69 66 49 49 49 49 49 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 68 70 
70 70 70 70 70 70 69 51 51 51 51 51 51 51 65 69 69 69 69 69 
69 69 66 49 49 49 49 49 49 49 67 50 50 50 50 50 50 50 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 

 CAP: executeCAP: execute: Time Now: 190601073 frontend stalled: 31578876 rob size: 43, m_num_in_rob: 36, dispatchWidth: 4 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a05d4eb 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a05d4d0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a05d4d0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x400bdd 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x400bdd 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f8279 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f8279 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x400bc9 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x400bc9 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00be00 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00be00 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00bdef 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00bdef 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00be70 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00be70 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00be50 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00be50 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00be30 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00be30 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a00bdc5 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a00bdc5 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x7f65b27b5a75 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x7f65b27b5a75 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27b58d0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f3c15 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f3c15 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f3c1a 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f3c1a 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f3cf3 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f3cf3 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f3c55 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f3c55 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a8f3c44 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a8f3c44 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f3d0e 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f3d0e 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a8f3c08 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b58a8 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b58a8 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b58a8 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b58a8 
CAP: pin_sim HasFallThrough:1
	  107 - JBE  jbe 0x7f65b27b593c 
CAP: pin_sim IsBranch:1 
	  107 - JBE  jbe 0x7f65b27b593c 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5af0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5af0 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27b5951 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5948 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5948 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5951 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5951 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5710 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5710 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27bf6fd 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27bf6fd 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f65b27bfa00 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f65b27bfa00 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp r11 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27b5678 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5638 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5638 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5638 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5638 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f65b27b5638 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f65b27b5638 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b56d9 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b56d9 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27b56e1 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5800 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5800 
CAP: pin_sim HasFallThrough:1
	  106 - JB  jb 0x7f65b27b56b0 
CAP: pin_sim IsBranch:1 
	  106 - JB  jb 0x7f65b27b56b0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b564b 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b564b 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b56d9 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b56d9 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27b56e1 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b56d0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b56d0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5800 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5800 
CAP: pin_sim HasFallThrough:1
	  106 - JB  jb 0x7f65b27b56b0 
CAP: pin_sim IsBranch:1 
	  106 - JB  jb 0x7f65b27b56b0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b571f 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b571f 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b56d0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b56d0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5800 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5800 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  106 - JB  jb 0x7f65b27b56b0 
CAP: pin_sim IsBranch:1 
	  106 - JB  jb 0x7f65b27b56b0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b564b 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b564b 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5638 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5638 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5638 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5638 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f65b27b5638 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f65b27b5638 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  106 - JB  jb 0x7f65b27bf620 
CAP: pin_sim IsBranch:1 
	  106 - JB  jb 0x7f65b27bf620 
CAP: pin_sim HasFallThrough:1
	  107 - JBE  jbe 0x7f65b27bf5ef 
CAP: pin_sim IsBranch:1 
	  107 - JBE  jbe 0x7f65b27bf5ef 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27bf5b6 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27bf5b6 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27bf6d0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27bf6d0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp rax 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27c0028 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27c0108 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27c0108 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27c0010 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27bf5dc 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27bf60f 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27bf60f 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27bf5fe 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27bf5fe 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b57a8 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b57a8 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  107 - JBE  jbe 0x7f65b27b57c8 
CAP: pin_sim IsBranch:1 
	  107 - JBE  jbe 0x7f65b27b57c8 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27b564b 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27bf60f 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27bf60f 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27bf5fe 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27bf5fe 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27bf5fe 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27bf5fe 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27b5678 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b570c 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b570c 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f4be3 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f4be3 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f4bed 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f4bed 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f4c44 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f4c44 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f4c0f 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f4c0f 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a8f4c07 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a8f4c07 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a8f4bdf 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a8f4bc8 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a8f4bc8 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a8f4bdf 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f4c44 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f4c44 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b58b5 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b58b5 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5a4d 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5a4d 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5aa0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5aa0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5ab7 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5ab7 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5a23 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5a23 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5a13 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5a13 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x400d4a 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x400d4a 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x400cd7 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x400cd7 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5a10 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5a10 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5a38 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5a38 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5a4d 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5a4d 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5b4f 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5b4f 
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f65b27b59a8 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f65b27b59a8 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5a4d 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5a4d 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5aa0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5aa0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5ab7 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5ab7 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f65b27b59a8 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f65b27b59a8 
CAP: pin_sim HasFallThrough:1
	  112 - JNS  jns 0x7f65b27b58d0 
CAP: pin_sim IsBranch:1 
	  112 - JNS  jns 0x7f65b27b58d0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5b2b 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5b2b 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5a23 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5a23 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5a13 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5a13 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f65b27b5a23 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a5d4860 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a5d4860 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a5d4853 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a5d4853 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x2fbc52] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a5d42e0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x2fbd24] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00c1fc 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00c1fc 
CAP: pin_sim HasFallThrough:1
	  106 - JB  jb 0x7f659a00c1f0 
CAP: pin_sim IsBranch:1 
	  106 - JB  jb 0x7f659a00c1f0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a00c199 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a00c199 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a00c168 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a00c168 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00c257 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00c257 
CAP: pin_sim HasFallThrough:1
	  106 - JB  jb 0x7f659a00c24f 
CAP: pin_sim IsBranch:1 
	  106 - JB  jb 0x7f659a00c24f 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a00c210 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a00c210 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00c301 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00c301 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a0d7980 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a0d79b1 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a0d79b1 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a0d79a9 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a0d79a9 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a0d79b3 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a0d79a0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a0d79a0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f659a5d47dd 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f659a5d47dd 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a3c1450 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a3c1450 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a3c1443 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a3c1443 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x204f2a] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a3c0f30 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x2050d4] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f659a3c13cd 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f659a3c13cd 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a8f0710 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a8f0710 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a8f0703 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a8f0703 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x2119c2] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a8ef410 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	* 10a - JMP  jmp qword ptr [rip+0x211bf4] 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f659a8f068d 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f659a8f068d 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5a38 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5a38 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b59e1 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b59e1 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5aca 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5aca 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5a4d 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5a4d 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5b4f 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5b4f 
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f65b27b59a8 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f65b27b59a8 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  112 - JNS  jns 0x7f65b27b58d0 
CAP: pin_sim IsBranch:1 
	  112 - JNS  jns 0x7f65b27b58d0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5b2b 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5b2b 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f65b27b5b2b 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f65b27b5b2b 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f65b27b5b94 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f65b27b5b94 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a00bdb0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00bdef 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00bdef 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00be70 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00be70 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00be50 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00be50 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a00be88 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a00be88 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a00be24 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a00be24 
CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a00be24 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a00be24 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c2a8 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c2a8 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c480 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c480 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c2a1 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c2a1 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c3e7 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c3e7 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a04c2e3 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c33d 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c33d 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c33d 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c33d 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c339 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c339 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  109 - JLE  jle 0x7f659a04c430 
CAP: pin_sim IsBranch:1 
	  109 - JLE  jle 0x7f659a04c430 
CAP: pin_sim HasFallThrough:1
	  107 - JBE  jbe 0x7f659a04c37a 
CAP: pin_sim IsBranch:1 
	  107 - JBE  jbe 0x7f659a04c37a 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  10d - JNBE  jnbe 0x7f659a04c35c 
CAP: pin_sim IsBranch:1 
	  10d - JNBE  jnbe 0x7f659a04c35c 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a04c37a 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c3c0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c3c0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c3c0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c3c0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c3c0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c3c0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c2d0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c2d0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c2e3 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c2e3 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c3f4 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c3f4 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04ac50 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04ac50 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04ab50 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04ab50 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04ac70 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04ac70 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04ac30 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04ac30 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04abf0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04abf0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04abc0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04abc0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a04a780 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04a7a0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04a7a0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04a850 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04a850 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04a7e9 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04a7e9 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  109 - JLE  jle 0x7f659a0493d8 
CAP: pin_sim IsBranch:1 
	  109 - JLE  jle 0x7f659a0493d8 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a04937b 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a0493dc 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a0493dc 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a0bb509 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a0bb509 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

CAP: Program the Cache with STEs...
CAP: Cache pgm file ptr :0x0x7f6599e10000, content: 69
CAP: Cache STE Programming Completed 0
CAP: Program the Swizzle Switch with STEs...
CAP: Swizzle switch pgm file ptr :0x0x7f6599b96000, content: 69
CAP: Swizzle Switch STE Programming Completed 0
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  10c - JNB  jnb 0x7f659a0bb539 
CAP: pin_sim IsBranch:1 
	  10c - JNB  jnb 0x7f659a0bb539 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  112 - JNS  jns 0x7f659a049370 
CAP: pin_sim IsBranch:1 
	  112 - JNS  jns 0x7f659a049370 
CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x7f659a0493bb 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x7f659a0493bb 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  109 - JLE  jle 0x7f659a0493d0 
CAP: pin_sim IsBranch:1 
	  109 - JLE  jle 0x7f659a0493d0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a0493dc 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a0493dc 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a0493a3 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  117 - JS  js 0x7f659a0493bb 
CAP: pin_sim IsBranch:1 
	  117 - JS  js 0x7f659a0493bb 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04a810 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04a810 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04a870 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04a870 
CAP: pin_sim HasFallThrough:1
	  109 - JLE  jle 0x7f659a04a860 
CAP: pin_sim IsBranch:1 
	  109 - JLE  jle 0x7f659a04a860 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  109 - JLE  jle 0x7f659a04a860 
CAP: pin_sim IsBranch:1 
	  109 - JLE  jle 0x7f659a04a860 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04a836 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04a836 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a04a832 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c3c0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c3c0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c3c0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c3c0 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c3c0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c3c0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c414 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c414 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c597 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c597 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c580 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c580 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c580 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c580 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c4e0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c4e0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c580 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c580 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c580 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c580 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c580 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c580 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c553 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c553 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c648 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c648 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c533 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c533 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c5a8 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c5a8 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c562 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c562 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c5c0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c5c0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a04c562 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  107 - JBE  jbe 0x7f659a048b9f 
CAP: pin_sim IsBranch:1 
	  107 - JBE  jbe 0x7f659a048b9f 
CAP: pin_sim HasFallThrough:1
	  109 - JLE  jle 0x7f659a048be8 
CAP: pin_sim IsBranch:1 
	  109 - JLE  jle 0x7f659a048be8 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a048bc0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a048bc0 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04bea0 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04bea0 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04bdbe 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04bdbe 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04be28 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04be28 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04bddf 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04bddf 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04be50 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04be50 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a048c5d 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a048c5d 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c600 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c600 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c4e0 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c4e0 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c580 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c580 
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04c580 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04c580 
CAP: pin_sim HasFallThrough:1
	  118 - JZ  jz 0x7f659a04c636 
CAP: pin_sim IsBranch:1 
	  118 - JZ  jz 0x7f659a04c636 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0
CAP: pin_sim HasFallThrough:1
	  113 - JNZ  jnz 0x7f659a04cee6 
CAP: pin_sim IsBranch:1 
	  113 - JNZ  jnz 0x7f659a04cee6 
CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a04c580 

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim HasFallThrough:1
	  106 - JB  jb 0x7f659a00be18 
CAP: pin_sim IsBranch:1 
	  106 - JB  jb 0x7f659a00be18 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IFCAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: pin_sim IsBranch:1 
	  10a - JMP  jmp 0x7f659a091251 

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::pushDynamicInstructionInfo: Outside IF
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF CAP: handleBasicBlock: Inst modelling
CAP: InstructionModeling::handleBasicBlock: Time: 190601073
CAP: PerformanceModel::iterate with Q size = 0

 CAP: Inside PerformanceModel::queueInstruction: Outside IF 
 CAP: Inside PerformanceModel::queueInstruction: Outside IF [SNIPER] End
[SNIPER] Elapsed time: 1.21 seconds
