// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module wire_assign_out( input in, output out ) {
  out = in;
}
// wire_assign_out.vhd
module wire_assign_out_vhdl( input in, output out ) {
  out = in;
}
// wire_assign_out.vhd
module wire_assign_out_vhdl_2( input in, output out ) {
  out = in;
}
// wire_assign_out.vhd
module wire_assign_out_vhdl_3( input in, output out ) {
  out = in;
}
// wire_assign_out.vhd
module wire_assign_out_vhdl_4( input in, output out ) {
  out = in;
}
// wire_assign_out.vhd
module wire_endmodule
