/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2018-2019. All rights reserved.
 * Description: define and provide all of pin's IOCG and IOMG's information.
 * Author: hisilicon
 * Create: 2019-08-7
 */

#include "soc_acpu_baseaddr_interface.h"
#include "gpio_info_kirin990.h"
unsigned int gpio_tzpc_bits[GPIO_SEC_NUM] = {
	TZ_GPIO_0, TZ_GPIO_1, TZ_GPIO_2, TZ_GPIO_3, TZ_GPIO_4, TZ_GPIO_5,
	TZ_GPIO_6, TZ_GPIO_7, TZ_GPIO_8, TZ_GPIO_9, TZ_GPIO_10, TZ_GPIO_11,
	TZ_GPIO_12, TZ_GPIO_13, TZ_GPIO_14, TZ_GPIO_15, TZ_GPIO_16, TZ_GPIO_17,
	TZ_GPIO_18, TZ_GPIO_19, TZ_GPIO_20, TZ_GPIO_21, TZ_GPIO_22, TZ_GPIO_23,
	TZ_GPIO_24, TZ_GPIO_25, TZ_GPIO_26, TZ_GPIO_27, TZ_GPIO_28, TZ_GPIO_29,
	TZ_GPIO_30, TZ_GPIO_31, TZ_GPIO_32, TZ_GPIO_33, TZ_GPIO_34, TZ_GPIO_35,
	TZ_GPIO_36, TZ_GPIO_SE0, TZ_GPIO_SE1,
};
unsigned int reg_base_gpio[] = {
	REG_BASE_GPIO0, REG_BASE_GPIO1, REG_BASE_GPIO2, REG_BASE_GPIO3,
	REG_BASE_GPIO4, REG_BASE_GPIO5, REG_BASE_GPIO6, REG_BASE_GPIO7,
	REG_BASE_GPIO8, REG_BASE_GPIO9, REG_BASE_GPIO10, REG_BASE_GPIO11,
	REG_BASE_GPIO12, REG_BASE_GPIO13, REG_BASE_GPIO14, REG_BASE_GPIO15,
	REG_BASE_GPIO16, REG_BASE_GPIO17, REG_BASE_GPIO18, REG_BASE_GPIO19,
	REG_BASE_GPIO20, REG_BASE_GPIO21, REG_BASE_GPIO22, REG_BASE_GPIO23,
	REG_BASE_GPIO24, REG_BASE_GPIO25, REG_BASE_GPIO26, REG_BASE_GPIO27,
	REG_BASE_GPIO28, REG_BASE_GPIO29, REG_BASE_GPIO30, REG_BASE_GPIO31,
	REG_BASE_GPIO32, REG_BASE_GPIO33, REG_BASE_GPIO34, REG_BASE_GPIO35,
	REG_BASE_GPIO36, REG_BASE_GPIO0_SE, REG_BASE_GPIO1_SE,
};

gpio_io_info gpio_io_info_table[] = {{TEST_MODE, IOCG_001, IOMG_000},
	{PMU_AUXDAC0_SSI, IOCG_002, IOMG_001}, {LCD_TE0, IOCG_003, IOMG_002},
	{GMSK_PH0, IOCG_004, IOMG_003}, {I2C3_SCL, IOCG_005, IOMG_004},
	{I2C3_SDA, IOCG_006, IOMG_005}, {SPI1_CLK, IOCG_SE_00, IOMG_SE_00},
	{SPI1_DI, IOCG_SE_01, IOMG_SE_01}, {SPI1_DO, IOCG_SE_02, IOMG_SE_02},
	{SPI1_CS_N, IOCG_SE_03, IOMG_SE_03}, {GPIO_011, IOCG_SE_04, IOMG_SE_04},
	{GPIO_012, IOCG_SE_05, IOMG_SE_05}, {GPIO_013, IOCG_SE_06, IOMG_SE_06},
	{GPIO_014, IOCG_SE_07, IOMG_SE_07}, {GPIO_015, IOCG_SE_08, IOMG_SE_08},
	{GPIO_016, IOCG_SE_09, IOMG_SE_09}, {GPIO_017, IOCG_SE_10, IOMG_SE_10},
	{GPIO_018, IOCG_SE_11, IOMG_SE_11}, {GPIO_019, IOCG_007, IOMG_006},
	{ISP_CLK0, IOCG_008, IOMG_007}, {ISP_CLK1, IOCG_009, IOMG_008},
	{ISP_CLK2, IOCG_010, IOMG_009}, {ISP_SCL0, IOCG_011, IOMG_010},
	{ISP_SDA0, IOCG_012, IOMG_011}, {ISP_SCL1, IOCG_013, IOMG_012},
	{ISP_SDA1, IOCG_014, IOMG_013}, {ISP_SCL2, IOCG_015, IOMG_014},
	{ISP_SDA2, IOCG_016, IOMG_015}, {I2C4_SCL, IOCG_017, IOMG_016},
	{I2C4_SDA, IOCG_018, IOMG_017}, {GPIO_031, IOCG_019, IOMG_018},
	{GPIO_032, IOCG_020, IOMG_019}, {GPIO_033, IOCG_021, IOMG_020},
	{GPIO_034, IOCG_022, IOMG_021}, {GPIO_035, IOCG_023, IOMG_022},
	{ANTPA_SEL00, IOCG_024, IOMG_023}, {ANTPA_SEL01, IOCG_025, IOMG_024},
	{ANTPA_SEL02, IOCG_026, IOMG_025}, {ANTPA_SEL03, IOCG_027, IOMG_026},
	{ANTPA_SEL04, IOCG_028, IOMG_027}, {ANTPA_SEL05, IOCG_029, IOMG_028},
	{ANTPA_SEL06, IOCG_030, IOMG_029}, {ANTPA_SEL07, IOCG_031, IOMG_030},
	{ANTPA_SEL08, IOCG_032, IOMG_031}, {ANTPA_SEL09, IOCG_033, IOMG_032},
	{ANTPA_SEL10, IOCG_034, IOMG_033}, {ANTPA_SEL11, IOCG_035, IOMG_034},
	{ANTPA_SEL12, IOCG_036, IOMG_035}, {ANTPA_SEL13, IOCG_037, IOMG_036},
	{ANTPA_SEL19, IOCG_038, IOMG_037}, {ANTPA_SEL20, IOCG_039, IOMG_038},
	{ANTPA_SEL21, IOCG_040, IOMG_039}, {ANTPA_SEL22, IOCG_041, IOMG_040},
	{ANTPA_SEL27, IOCG_042, IOMG_041}, {ANTPA_SEL28, IOCG_043, IOMG_042},
	{ANTPA_SEL29, IOCG_044, IOMG_043}, {ANTPA_SEL30, IOCG_045, IOMG_044},
	{FE0_MIPI_CLK, IOCG_046, IOMG_045}, {FE0_MIPI_DATA, IOCG_047, IOMG_046},
	{FE1_MIPI_CLK, IOCG_048, IOMG_047}, {FE1_MIPI_DATA, IOCG_049, IOMG_048},
	{FE2_MIPI_CLK, IOCG_050, IOMG_049}, {FE2_MIPI_DATA, IOCG_051, IOMG_050},
	{RFIC0_MIPI_CLK, IOCG_052, IOMG_051},
	{RFIC0_MIPI_DATA, IOCG_053, IOMG_052},
	{RFIC1_MIPI_CLK, IOCG_054, IOMG_053},
	{RFIC1_MIPI_DATA, IOCG_055, IOMG_054},
	{JTAG_TCK_SWCLK, IOCG_058, IOMG_055},
	{JTAG_TMS_SWDIO, IOCG_059, IOMG_056}, {JTAG_TDI, IOCG_061, IOMG_058},
	{JTAG_TDO, IOCG_062, IOMG_059}, {GPIO_229, IOCG_063, IOMG_060},
	{GPIO_230, IOCG_064, IOMG_061}, {GPIO_231, IOCG_065, IOMG_062},
	{GPIO_232, IOCG_066, IOMG_063}, {GPIO_233, IOCG_067, IOMG_064},
	{GPIO_234, IOCG_068, IOMG_065}, {GPIO_235, IOCG_069, IOMG_066},
	{GPIO_236, IOCG_070, IOMG_067}, {I2C6_SCL, IOCG_071, IOMG_068},
	{I2C6_SDA, IOCG_072, IOMG_069}, {GPS_REF, IOCG_073, IOMG_070},
	{UART0_RXD_UC, IOCG_074, IOMG_071}, {UART0_TXD_UC, IOCG_075, IOMG_072},
	{UART6_CTS_N, IOCG_076, IOMG_073}, {UART6_RTS_N, IOCG_077, IOMG_074},
	{UART6_RXD, IOCG_078, IOMG_075}, {UART6_TXD, IOCG_079, IOMG_076},
	{UART5_CTS_N, IOCG_080, IOMG_077}, {UART5_RTS_N, IOCG_081, IOMG_078},
	{UART5_RXD, IOCG_082, IOMG_079}, {UART5_TXD, IOCG_083, IOMG_080},
	{UART4_CTS_N, IOCG_084, IOMG_081}, {UART4_RTS_N, IOCG_085, IOMG_082},
	{UART4_RXD, IOCG_086, IOMG_083}, {UART4_TXD, IOCG_087, IOMG_084},
	{LTE_INACTIVE, IOCG_088, IOMG_085}, {LTE_RX_ACTIVE, IOCG_089, IOMG_086},
	{LTE_TX_ACTIVE, IOCG_090, IOMG_087}, {ISM_PRIORITY, IOCG_091, IOMG_088},
	{PCIE0_PERST_N, IOCG_092, IOMG_089},
	{PCIE1_PERST_N, IOCG_093, IOMG_090}, {PCIE0_WAKE_N, IOCG_094, IOMG_091},
	{PCIE1_WAKE_N, IOCG_095, IOMG_092},
	{PCIE0_CLKREQ_N, IOCG_096, IOMG_093},
	{PCIE1_CLKREQ_N, IOCG_097, IOMG_094}, {I2S1_DI, IOCG_098, IOMG_095},
	{I2S1_DO, IOCG_099, IOMG_096}, {I2S1_XCLK, IOCG_100, IOMG_097},
	{I2S1_XFS, IOCG_101, IOMG_098}, {I2S3_DI, IOCG_102, IOMG_099},
	{I2S3_DO, IOCG_103, IOMG_100}, {I2S3_XCLK, IOCG_104, IOMG_101},
	{I2S3_XFS, IOCG_105, IOMG_102}, {I2S4_DI, IOCG_106, IOMG_103},
	{I2S4_DO, IOCG_107, IOMG_104}, {I2S4_XCLK, IOCG_108, IOMG_105},
	{I2S4_XFS, IOCG_109, IOMG_106}, {I3C4_SCL, IOCG_SE_12, IOMG_SE_12},
	{I3C4_SDA, IOCG_SE_13, IOMG_SE_13}, {GPIO_278, IOCG_111, IOMG_108},
	{GPIO_279, IOCG_112, IOMG_109}, {GPIO_280, IOCG_113, IOMG_110},
	{GPIO_281, IOCG_114, IOMG_111}, {GPIO_282, IOCG_115, IOMG_112},
	{GPIO_283, IOCG_116, IOMG_113}, {GPIO_284, IOCG_117, IOMG_114},
	{GPIO_285, IOCG_118, IOMG_115}, {GPIO_286, IOCG_119, IOMG_116},
	{GPIO_287, IOCG_120, NO_IOMG}, {GPIO_288, IOCG_SE_14, IOMG_SE_14},
	{SD_CLK, IOCG_MMC0_000, IOMG_MMC0_000},
	{SD_CMD, IOCG_MMC0_001, IOMG_MMC0_001},
	{SD_DATA0, IOCG_MMC0_002, IOMG_MMC0_002},
	{SD_DATA1, IOCG_MMC0_003, IOMG_MMC0_003},
	{SD_DATA2, IOCG_MMC0_004, IOMG_MMC0_004},
	{SD_DATA3, IOCG_MMC0_005, IOMG_MMC0_005},
	{USIM0_CLK, IOCG_MMC0_006, IOMG_MMC0_006},
	{USIM0_RST, IOCG_MMC0_007, IOMG_MMC0_007},
	{USIM0_DATA, IOCG_MMC0_008, IOMG_MMC0_008},
	{USIM1_CLK, IOCG_MMC0_009, IOMG_MMC0_009},
	{USIM1_RST, IOCG_MMC0_010, IOMG_MMC0_010},
	{USIM1_DATA, IOCG_MMC0_011, IOMG_MMC0_011},
	{SDIO_CLK, IOCG_MMC1_000, IOMG_MMC1_000},
	{SDIO_CMD, IOCG_MMC1_001, IOMG_MMC1_001},
	{SDIO_DATA0, IOCG_MMC1_002, IOMG_MMC1_002},
	{SDIO_DATA1, IOCG_MMC1_003, IOMG_MMC1_003},
	{SDIO_DATA2, IOCG_MMC1_004, IOMG_MMC1_004},
	{SDIO_DATA3, IOCG_MMC1_005, IOMG_MMC1_005},
	{BLPWM_CABC, IOCG_AO_006, IOMG_AO_000},
	{BLPWM_BL, IOCG_AO_007, IOMG_AO_001},
	{I2C0_SCL, IOCG_AO_008, IOMG_AO_002},
	{I2C0_SDA, IOCG_AO_009, IOMG_AO_003},
	{GPIO_164, IOCG_AO_SE_00, IOMG_AO_SE_00},
	{GPIO_165, IOCG_AO_SE_01, IOMG_AO_SE_01},
	{I2C5_SCL, IOCG_AO_SE_02, IOMG_AO_SE_02},
	{I2C5_SDA, IOCG_AO_SE_03, IOMG_AO_SE_03},
	{SPI2_CLK, IOCG_AO_SE_04, IOMG_AO_SE_04},
	{SPI2_DI, IOCG_AO_SE_05, IOMG_AO_SE_05},
	{SPI2_DO, IOCG_AO_SE_06, IOMG_AO_SE_06},
	{SPI2_CS0_N, IOCG_AO_SE_07, IOMG_AO_SE_07},
	{SPI2_CS1_N, IOCG_AO_SE_08, IOMG_AO_SE_08},
	{SPI0_CLK, IOCG_AO_SE_09, IOMG_AO_SE_09},
	{SPI0_DI, IOCG_AO_SE_10, IOMG_AO_SE_10},
	{SPI0_DO, IOCG_AO_SE_11, IOMG_AO_SE_11},
	{GPIO_176, IOCG_AO_010, NO_IOMG},
	{SPI0_CS0_N, IOCG_AO_SE_12, IOMG_AO_SE_12},
	{SPI0_CS1_N, IOCG_AO_SE_13, IOMG_AO_SE_13},
	{SPI3_CLK, IOCG_AO_SE_14, IOMG_AO_SE_14},
	{SPI3_DI, IOCG_AO_SE_15, IOMG_AO_SE_15},
	{SPI3_DO, IOCG_AO_SE_16, IOMG_AO_SE_16},
	{SPI3_CS0_N, IOCG_AO_SE_17, IOMG_AO_SE_17},
	{SPI3_CS1_N, IOCG_AO_SE_18, IOMG_AO_SE_18},
	{I3C1_SCL, IOCG_AO_011, IOMG_AO_004},
	{I3C1_SDA, IOCG_AO_012, IOMG_AO_005},
	{I3C2_SCL, IOCG_AO_013, IOMG_AO_006},
	{I3C2_SDA, IOCG_AO_014, IOMG_AO_007},
	{I3C3_SCL, IOCG_AO_SE_19, IOMG_AO_SE_19},
	{I3C3_SDA, IOCG_AO_SE_20, IOMG_AO_SE_20},
	{SPMI_DATA, IOCG_AO_015, IOMG_AO_008},
	{SPMI_CLK, IOCG_AO_016, IOMG_AO_009},
	{PWM_OUT1, IOCG_AO_SE_21, IOMG_AO_SE_21},
	{I2S2_XCLK, IOCG_AO_017, IOMG_AO_010},
	{I2S2_XFS, IOCG_AO_018, IOMG_AO_011},
	{I2S2_DO, IOCG_AO_019, IOMG_AO_012},
	{I2S2_DI, IOCG_AO_020, IOMG_AO_013},
	{SIF_CLK, IOCG_AO_SE_22, IOMG_AO_SE_22},
	{SIF_SYNC, IOCG_AO_SE_23, IOMG_AO_SE_23},
	{SIF_DOUT, IOCG_AO_SE_24, IOMG_AO_SE_24},
	{SIF_DIN0, IOCG_AO_SE_25, IOMG_AO_SE_25},
	{SIF_DIN1, IOCG_AO_SE_26, IOMG_AO_SE_26},
	{GPIO_202, IOCG_AO_SE_27, IOMG_AO_SE_27},
	{GPIO_203, IOCG_AO_SE_28, IOMG_AO_SE_28},
	{GPIO_204, IOCG_AO_SE_29, IOMG_AO_SE_29},
	{GPIO_205, IOCG_AO_SE_30, IOMG_AO_SE_30},
	{GPIO_206, IOCG_AO_SE_31, IOMG_AO_SE_31},
	{INVALID_VALUE_GPIO, INVALID_VALUE_GPIO, INVALID_VALUE_GPIO}};
