background
fpga
vendor locking
SpinalHDL
VexRiscv
SaxonSoc
