`timescale 1ps / 1 ps
module module_0 (
    output logic id_1,
    output logic id_2
);
  id_3 id_4 (
      .id_2(id_2),
      .id_2(id_1),
      .id_2(id_2),
      .id_5(id_2),
      .id_1(id_2),
      .id_1(id_1)
  );
  id_6 id_7 (
      .id_5(id_5),
      .id_4(id_5)
  );
  id_8 id_9 (
      .id_1(id_5[1]),
      .id_4(id_4),
      .id_5(id_5)
  );
endmodule
