#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002887d4a3a10 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v000002887d539830_0 .net "PC", 31 0, L_000002887d585130;  1 drivers
v000002887d538e30_0 .net "cycles_consumed", 31 0, v000002887d53a190_0;  1 drivers
v000002887d538cf0_0 .var "input_clk", 0 0;
v000002887d5390b0_0 .var "rst", 0 0;
S_000002887d4c1260 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_000002887d4a3a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_000002887d46e6d0 .param/l "handler_addr" 0 3 9, C4<00000000000000000000000011111110>;
L_000002887d4b0a50 .functor NOR 1, v000002887d538cf0_0, v000002887d537c10_0, C4<0>, C4<0>;
L_000002887d585130 .functor BUFZ 32, v000002887d52e5a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002887d537990_0 .net "EX_FLUSH", 0 0, L_000002887d584330;  1 drivers
v000002887d5387f0_0 .net "EX_INST", 31 0, v000002887d513c20_0;  1 drivers
v000002887d538250_0 .net "EX_Immed", 31 0, v000002887d513860_0;  1 drivers
v000002887d537350_0 .net "EX_PC", 31 0, v000002887d513f40_0;  1 drivers
v000002887d537df0_0 .net "EX_memread", 0 0, v000002887d513fe0_0;  1 drivers
v000002887d536c70_0 .net "EX_memwrite", 0 0, v000002887d513360_0;  1 drivers
v000002887d5382f0_0 .net "EX_opcode", 6 0, v000002887d512fa0_0;  1 drivers
v000002887d5378f0_0 .net "EX_rd_ind", 4 0, v000002887d513a40_0;  1 drivers
v000002887d536d10_0 .net "EX_regwrite", 0 0, v000002887d513ae0_0;  1 drivers
v000002887d537490_0 .net "EX_rs1", 31 0, v000002887d512d20_0;  1 drivers
v000002887d537a30_0 .net "EX_rs1_ind", 4 0, v000002887d5144e0_0;  1 drivers
v000002887d538a70_0 .net "EX_rs2", 31 0, v000002887d512dc0_0;  1 drivers
v000002887d536770_0 .net "EX_rs2_ind", 4 0, v000002887d5134a0_0;  1 drivers
v000002887d5364f0_0 .net "ID_FLUSH_buf", 0 0, L_000002887d585050;  1 drivers
v000002887d537cb0_0 .net "ID_INST", 31 0, v000002887d52f2c0_0;  1 drivers
v000002887d538390_0 .net "ID_Immed", 31 0, v000002887d5292d0_0;  1 drivers
v000002887d536810_0 .net "ID_PC", 31 0, v000002887d52ea00_0;  1 drivers
v000002887d536b30_0 .net "ID_memread", 0 0, L_000002887d53b530;  1 drivers
v000002887d536a90_0 .net "ID_memwrite", 0 0, L_000002887d53b490;  1 drivers
v000002887d5384d0_0 .net "ID_opcode", 6 0, v000002887d52d920_0;  1 drivers
v000002887d536590_0 .net "ID_rd_ind", 4 0, v000002887d52e1e0_0;  1 drivers
v000002887d537530_0 .net "ID_regwrite", 0 0, L_000002887d53b0d0;  1 drivers
v000002887d538430_0 .net "ID_rs1", 31 0, L_000002887d584720;  1 drivers
v000002887d537ad0_0 .net "ID_rs1_ind", 4 0, v000002887d52ec80_0;  1 drivers
v000002887d5375d0_0 .net "ID_rs2", 31 0, L_000002887d584950;  1 drivers
v000002887d538750_0 .net "ID_rs2_ind", 4 0, v000002887d52f540_0;  1 drivers
L_000002887d53d178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002887d537d50_0 .net "IF_FLUSH", 0 0, L_000002887d53d178;  1 drivers
v000002887d537fd0_0 .net "IF_INST", 31 0, L_000002887d584790;  1 drivers
v000002887d536630_0 .net "IF_pc", 31 0, v000002887d52e5a0_0;  1 drivers
v000002887d538570_0 .net "MEM_ALU_OUT", 31 0, v000002887d50ea80_0;  1 drivers
v000002887d538610_0 .net "MEM_Data_mem_out", 31 0, L_000002887d5850c0;  1 drivers
v000002887d5386b0_0 .net "MEM_FLUSH", 0 0, L_000002887d5843a0;  1 drivers
v000002887d536310_0 .net "MEM_INST", 31 0, v000002887d50e120_0;  1 drivers
v000002887d5368b0_0 .net "MEM_PC", 31 0, v000002887d50e1c0_0;  1 drivers
v000002887d538890_0 .net "MEM_memread", 0 0, v000002887d50f200_0;  1 drivers
v000002887d538930_0 .net "MEM_memwrite", 0 0, v000002887d50ec60_0;  1 drivers
v000002887d5363b0_0 .net "MEM_opcode", 6 0, v000002887d50e260_0;  1 drivers
v000002887d536950_0 .net "MEM_rd_ind", 4 0, v000002887d50e300_0;  1 drivers
v000002887d536450_0 .net "MEM_regwrite", 0 0, v000002887d50ed00_0;  1 drivers
v000002887d536e50_0 .net "MEM_rs1_ind", 4 0, v000002887d50e3a0_0;  1 drivers
v000002887d536ef0_0 .net "MEM_rs2", 31 0, v000002887d50e440_0;  1 drivers
v000002887d536f90_0 .net "MEM_rs2_ind", 4 0, v000002887d50eee0_0;  1 drivers
v000002887d537030_0 .net "PC", 31 0, L_000002887d585130;  alias, 1 drivers
v000002887d538b10_0 .net "WB_ALU_OUT", 31 0, v000002887d5303a0_0;  1 drivers
v000002887d538bb0_0 .net "WB_Data_mem_out", 31 0, v000002887d5304e0_0;  1 drivers
v000002887d539970_0 .net "WB_INST", 31 0, v000002887d5366d0_0;  1 drivers
v000002887d539e70_0 .net "WB_PC", 31 0, v000002887d5369f0_0;  1 drivers
v000002887d539290_0 .net "WB_memread", 0 0, v000002887d537f30_0;  1 drivers
v000002887d539c90_0 .net "WB_memwrite", 0 0, v000002887d536bd0_0;  1 drivers
v000002887d53a050_0 .net "WB_opcode", 6 0, v000002887d537670_0;  1 drivers
v000002887d5395b0_0 .net "WB_rd_ind", 4 0, v000002887d5389d0_0;  1 drivers
v000002887d539d30_0 .net "WB_regwrite", 0 0, v000002887d5373f0_0;  1 drivers
v000002887d539330_0 .net "WB_rs1_ind", 4 0, v000002887d5370d0_0;  1 drivers
v000002887d539f10_0 .net "WB_rs2", 31 0, v000002887d537710_0;  1 drivers
v000002887d539510_0 .net "WB_rs2_ind", 4 0, v000002887d5381b0_0;  1 drivers
v000002887d539bf0_0 .net "alu_out", 31 0, v000002887d511170_0;  1 drivers
v000002887d538d90_0 .net "alu_selA", 1 0, v000002887d5149e0_0;  1 drivers
v000002887d539dd0_0 .net "alu_selB", 2 0, v000002887d514a80_0;  1 drivers
v000002887d5393d0_0 .net "clk", 0 0, L_000002887d4b0a50;  1 drivers
v000002887d5398d0_0 .net "comp_selA", 1 0, v000002887d514580_0;  1 drivers
v000002887d539ab0_0 .net "comp_selB", 1 0, v000002887d5139a0_0;  1 drivers
v000002887d53a190_0 .var "cycles_consumed", 31 0;
v000002887d539fb0_0 .net "exception_flag", 0 0, L_000002887d53b670;  1 drivers
v000002887d539470_0 .net "forwarded_data", 31 0, v000002887d52ffe0_0;  1 drivers
v000002887d539650_0 .net "hlt", 0 0, v000002887d537c10_0;  1 drivers
v000002887d538ed0_0 .net "id_flush", 0 0, L_000002887d584a30;  1 drivers
v000002887d5396f0_0 .net "if_id_write", 0 0, v000002887d5104f0_0;  1 drivers
v000002887d539150_0 .net "input_clk", 0 0, v000002887d538cf0_0;  1 drivers
v000002887d53a0f0_0 .net "pc_src", 1 0, L_000002887d53b3f0;  1 drivers
v000002887d5391f0_0 .net "pc_write", 0 0, v000002887d5146c0_0;  1 drivers
v000002887d539a10_0 .net "pfc", 31 0, L_000002887d53a9f0;  1 drivers
v000002887d539b50_0 .net "rs2_out", 31 0, v000002887d511e90_0;  1 drivers
v000002887d538f70_0 .net "rst", 0 0, v000002887d5390b0_0;  1 drivers
v000002887d538c50_0 .net "store_rs2_forward", 1 0, v000002887d5132c0_0;  1 drivers
v000002887d539790_0 .net "target_addr_adder_mux_sel", 2 0, v000002887d513720_0;  1 drivers
v000002887d539010_0 .net "wdata_to_reg_file", 31 0, v000002887d5377b0_0;  1 drivers
S_000002887d4c13f0 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_000002887d4c19c0 .param/l "add" 0 5 6, C4<0100000>;
P_000002887d4c19f8 .param/l "addi" 0 5 10, C4<1001000>;
P_000002887d4c1a30 .param/l "addu" 0 5 6, C4<0100001>;
P_000002887d4c1a68 .param/l "and_" 0 5 6, C4<0100100>;
P_000002887d4c1aa0 .param/l "andi" 0 5 10, C4<1001100>;
P_000002887d4c1ad8 .param/l "beq" 0 5 10, C4<1000100>;
P_000002887d4c1b10 .param/l "bne" 0 5 10, C4<1000101>;
P_000002887d4c1b48 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002887d4c1b80 .param/l "j" 0 5 12, C4<1000010>;
P_000002887d4c1bb8 .param/l "jal" 0 5 12, C4<1000011>;
P_000002887d4c1bf0 .param/l "jr" 0 5 8, C4<0001000>;
P_000002887d4c1c28 .param/l "lw" 0 5 10, C4<1100011>;
P_000002887d4c1c60 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002887d4c1c98 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_000002887d4c1cd0 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_000002887d4c1d08 .param/l "or_" 0 5 6, C4<0100101>;
P_000002887d4c1d40 .param/l "ori" 0 5 10, C4<1001101>;
P_000002887d4c1d78 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002887d4c1db0 .param/l "sll" 0 5 7, C4<0000000>;
P_000002887d4c1de8 .param/l "slt" 0 5 8, C4<0101010>;
P_000002887d4c1e20 .param/l "slti" 0 5 10, C4<1101010>;
P_000002887d4c1e58 .param/l "srl" 0 5 7, C4<0000010>;
P_000002887d4c1e90 .param/l "sub" 0 5 6, C4<0100010>;
P_000002887d4c1ec8 .param/l "subu" 0 5 6, C4<0100011>;
P_000002887d4c1f00 .param/l "sw" 0 5 10, C4<1101011>;
P_000002887d4c1f38 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002887d4c1f70 .param/l "xori" 0 5 10, C4<1001110>;
L_000002887d4b0c10 .functor OR 1, L_000002887d53a630, L_000002887d53a810, C4<0>, C4<0>;
L_000002887d4b0cf0 .functor OR 1, L_000002887d4b0c10, L_000002887d53b850, C4<0>, C4<0>;
L_000002887d4b0eb0 .functor OR 1, L_000002887d4b0cf0, L_000002887d53b210, C4<0>, C4<0>;
L_000002887d4b0f20 .functor OR 1, L_000002887d4b0eb0, L_000002887d53a450, C4<0>, C4<0>;
L_000002887d47ae30 .functor OR 1, L_000002887d4b0f20, L_000002887d53be90, C4<0>, C4<0>;
L_000002887d47a730 .functor OR 1, L_000002887d47ae30, L_000002887d53a6d0, C4<0>, C4<0>;
L_000002887d387460 .functor OR 1, L_000002887d47a730, L_000002887d53a770, C4<0>, C4<0>;
L_000002887d584d40 .functor OR 1, L_000002887d387460, L_000002887d53abd0, C4<0>, C4<0>;
L_000002887d584aa0 .functor OR 1, L_000002887d584d40, L_000002887d53b8f0, C4<0>, C4<0>;
L_000002887d584b10 .functor OR 1, L_000002887d584aa0, L_000002887d53b7b0, C4<0>, C4<0>;
L_000002887d584f00 .functor OR 1, L_000002887d584b10, L_000002887d53b2b0, C4<0>, C4<0>;
L_000002887d584e90 .functor OR 1, L_000002887d584f00, L_000002887d53b5d0, C4<0>, C4<0>;
L_000002887d584640 .functor OR 1, L_000002887d584e90, L_000002887d53a8b0, C4<0>, C4<0>;
L_000002887d5846b0 .functor OR 1, L_000002887d584640, L_000002887d53bb70, C4<0>, C4<0>;
L_000002887d5851a0 .functor OR 1, L_000002887d5846b0, L_000002887d53bad0, C4<0>, C4<0>;
L_000002887d584870 .functor OR 1, L_000002887d5851a0, L_000002887d53a950, C4<0>, C4<0>;
L_000002887d5848e0 .functor OR 1, L_000002887d584870, L_000002887d53bdf0, C4<0>, C4<0>;
L_000002887d584b80 .functor OR 1, L_000002887d5848e0, L_000002887d53ba30, C4<0>, C4<0>;
L_000002887d584db0 .functor OR 1, L_000002887d584b80, L_000002887d53a3b0, C4<0>, C4<0>;
L_000002887d584bf0 .functor OR 1, L_000002887d584db0, L_000002887d53b990, C4<0>, C4<0>;
L_000002887d584e20 .functor OR 1, L_000002887d584bf0, L_000002887d53bc10, C4<0>, C4<0>;
L_000002887d584410 .functor OR 1, L_000002887d584e20, L_000002887d53bf30, C4<0>, C4<0>;
L_000002887d585210 .functor OR 1, L_000002887d584410, L_000002887d53b350, C4<0>, C4<0>;
L_000002887d584cd0 .functor OR 1, L_000002887d585210, L_000002887d53bcb0, C4<0>, C4<0>;
L_000002887d584a30 .functor BUFZ 1, L_000002887d53b670, C4<0>, C4<0>, C4<0>;
L_000002887d584330 .functor BUFZ 1, L_000002887d53b670, C4<0>, C4<0>, C4<0>;
L_000002887d5843a0 .functor BUFZ 1, L_000002887d53b670, C4<0>, C4<0>, C4<0>;
v000002887d4a7a10_0 .net "EX_FLUSH", 0 0, L_000002887d584330;  alias, 1 drivers
v000002887d4a6ed0_0 .net "ID_PC", 31 0, v000002887d52ea00_0;  alias, 1 drivers
v000002887d4a69d0_0 .net "ID_opcode", 6 0, v000002887d52d920_0;  alias, 1 drivers
v000002887d4a6f70_0 .net "MEM_FLUSH", 0 0, L_000002887d5843a0;  alias, 1 drivers
L_000002887d53c2d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002887d4a7150_0 .net/2u *"_ivl_0", 0 0, L_000002887d53c2d8;  1 drivers
v000002887d4a64d0_0 .net *"_ivl_101", 0 0, L_000002887d584870;  1 drivers
L_000002887d53c7e8 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000002887d4a70b0_0 .net/2u *"_ivl_102", 6 0, L_000002887d53c7e8;  1 drivers
v000002887d4a71f0_0 .net *"_ivl_104", 0 0, L_000002887d53bdf0;  1 drivers
v000002887d4a7d30_0 .net *"_ivl_107", 0 0, L_000002887d5848e0;  1 drivers
L_000002887d53c830 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000002887d4a7e70_0 .net/2u *"_ivl_108", 6 0, L_000002887d53c830;  1 drivers
v000002887d4a7f10_0 .net *"_ivl_11", 0 0, L_000002887d4b0c10;  1 drivers
v000002887d47fbe0_0 .net *"_ivl_110", 0 0, L_000002887d53ba30;  1 drivers
v000002887d4814e0_0 .net *"_ivl_113", 0 0, L_000002887d584b80;  1 drivers
L_000002887d53c878 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000002887d47ff00_0 .net/2u *"_ivl_114", 6 0, L_000002887d53c878;  1 drivers
v000002887d47f780_0 .net *"_ivl_116", 0 0, L_000002887d53a3b0;  1 drivers
v000002887d50cd90_0 .net *"_ivl_119", 0 0, L_000002887d584db0;  1 drivers
L_000002887d53c3b0 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v000002887d50dd30_0 .net/2u *"_ivl_12", 6 0, L_000002887d53c3b0;  1 drivers
L_000002887d53c8c0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000002887d50cf70_0 .net/2u *"_ivl_120", 6 0, L_000002887d53c8c0;  1 drivers
v000002887d50c890_0 .net *"_ivl_122", 0 0, L_000002887d53b990;  1 drivers
v000002887d50c2f0_0 .net *"_ivl_125", 0 0, L_000002887d584bf0;  1 drivers
L_000002887d53c908 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v000002887d50cc50_0 .net/2u *"_ivl_126", 6 0, L_000002887d53c908;  1 drivers
v000002887d50d010_0 .net *"_ivl_128", 0 0, L_000002887d53bc10;  1 drivers
v000002887d50da10_0 .net *"_ivl_131", 0 0, L_000002887d584e20;  1 drivers
L_000002887d53c950 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v000002887d50d650_0 .net/2u *"_ivl_132", 6 0, L_000002887d53c950;  1 drivers
v000002887d50dbf0_0 .net *"_ivl_134", 0 0, L_000002887d53bf30;  1 drivers
v000002887d50df10_0 .net *"_ivl_137", 0 0, L_000002887d584410;  1 drivers
L_000002887d53c998 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v000002887d50c930_0 .net/2u *"_ivl_138", 6 0, L_000002887d53c998;  1 drivers
v000002887d50ca70_0 .net *"_ivl_14", 0 0, L_000002887d53b850;  1 drivers
v000002887d50c4d0_0 .net *"_ivl_140", 0 0, L_000002887d53b350;  1 drivers
v000002887d50c750_0 .net *"_ivl_143", 0 0, L_000002887d585210;  1 drivers
L_000002887d53c9e0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000002887d50c6b0_0 .net/2u *"_ivl_144", 6 0, L_000002887d53c9e0;  1 drivers
v000002887d50c430_0 .net *"_ivl_146", 0 0, L_000002887d53bcb0;  1 drivers
v000002887d50dc90_0 .net *"_ivl_149", 0 0, L_000002887d584cd0;  1 drivers
L_000002887d53ca28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002887d50d8d0_0 .net/2u *"_ivl_150", 0 0, L_000002887d53ca28;  1 drivers
L_000002887d53ca70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002887d50d6f0_0 .net/2u *"_ivl_152", 0 0, L_000002887d53ca70;  1 drivers
v000002887d50dab0_0 .net *"_ivl_154", 0 0, L_000002887d53bd50;  1 drivers
v000002887d50db50_0 .net *"_ivl_17", 0 0, L_000002887d4b0cf0;  1 drivers
L_000002887d53c3f8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000002887d50d790_0 .net/2u *"_ivl_18", 6 0, L_000002887d53c3f8;  1 drivers
L_000002887d53c320 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v000002887d50ddd0_0 .net/2u *"_ivl_2", 6 0, L_000002887d53c320;  1 drivers
v000002887d50c1b0_0 .net *"_ivl_20", 0 0, L_000002887d53b210;  1 drivers
v000002887d50cb10_0 .net *"_ivl_23", 0 0, L_000002887d4b0eb0;  1 drivers
L_000002887d53c440 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v000002887d50d330_0 .net/2u *"_ivl_24", 6 0, L_000002887d53c440;  1 drivers
v000002887d50c7f0_0 .net *"_ivl_26", 0 0, L_000002887d53a450;  1 drivers
v000002887d50de70_0 .net *"_ivl_29", 0 0, L_000002887d4b0f20;  1 drivers
L_000002887d53c488 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v000002887d50ce30_0 .net/2u *"_ivl_30", 6 0, L_000002887d53c488;  1 drivers
v000002887d50c570_0 .net *"_ivl_32", 0 0, L_000002887d53be90;  1 drivers
v000002887d50c9d0_0 .net *"_ivl_35", 0 0, L_000002887d47ae30;  1 drivers
L_000002887d53c4d0 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v000002887d50cbb0_0 .net/2u *"_ivl_36", 6 0, L_000002887d53c4d0;  1 drivers
v000002887d50d970_0 .net *"_ivl_38", 0 0, L_000002887d53a6d0;  1 drivers
v000002887d50c610_0 .net *"_ivl_4", 0 0, L_000002887d53a630;  1 drivers
v000002887d50ccf0_0 .net *"_ivl_41", 0 0, L_000002887d47a730;  1 drivers
L_000002887d53c518 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v000002887d50ced0_0 .net/2u *"_ivl_42", 6 0, L_000002887d53c518;  1 drivers
v000002887d50d0b0_0 .net *"_ivl_44", 0 0, L_000002887d53a770;  1 drivers
v000002887d50d150_0 .net *"_ivl_47", 0 0, L_000002887d387460;  1 drivers
L_000002887d53c560 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v000002887d50c070_0 .net/2u *"_ivl_48", 6 0, L_000002887d53c560;  1 drivers
v000002887d50d1f0_0 .net *"_ivl_50", 0 0, L_000002887d53abd0;  1 drivers
v000002887d50c110_0 .net *"_ivl_53", 0 0, L_000002887d584d40;  1 drivers
L_000002887d53c5a8 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v000002887d50c250_0 .net/2u *"_ivl_54", 6 0, L_000002887d53c5a8;  1 drivers
v000002887d50d290_0 .net *"_ivl_56", 0 0, L_000002887d53b8f0;  1 drivers
v000002887d50d3d0_0 .net *"_ivl_59", 0 0, L_000002887d584aa0;  1 drivers
L_000002887d53c368 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v000002887d50d830_0 .net/2u *"_ivl_6", 6 0, L_000002887d53c368;  1 drivers
L_000002887d53c5f0 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v000002887d50c390_0 .net/2u *"_ivl_60", 6 0, L_000002887d53c5f0;  1 drivers
v000002887d50d470_0 .net *"_ivl_62", 0 0, L_000002887d53b7b0;  1 drivers
v000002887d50d510_0 .net *"_ivl_65", 0 0, L_000002887d584b10;  1 drivers
L_000002887d53c638 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v000002887d50d5b0_0 .net/2u *"_ivl_66", 6 0, L_000002887d53c638;  1 drivers
v000002887d50e6c0_0 .net *"_ivl_68", 0 0, L_000002887d53b2b0;  1 drivers
v000002887d50f520_0 .net *"_ivl_71", 0 0, L_000002887d584f00;  1 drivers
L_000002887d53c680 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002887d50f840_0 .net/2u *"_ivl_72", 6 0, L_000002887d53c680;  1 drivers
v000002887d50eb20_0 .net *"_ivl_74", 0 0, L_000002887d53b5d0;  1 drivers
v000002887d50fc00_0 .net *"_ivl_77", 0 0, L_000002887d584e90;  1 drivers
L_000002887d53c6c8 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v000002887d50e620_0 .net/2u *"_ivl_78", 6 0, L_000002887d53c6c8;  1 drivers
v000002887d50e580_0 .net *"_ivl_8", 0 0, L_000002887d53a810;  1 drivers
v000002887d50fac0_0 .net *"_ivl_80", 0 0, L_000002887d53a8b0;  1 drivers
v000002887d50e760_0 .net *"_ivl_83", 0 0, L_000002887d584640;  1 drivers
L_000002887d53c710 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000002887d50f8e0_0 .net/2u *"_ivl_84", 6 0, L_000002887d53c710;  1 drivers
v000002887d50f020_0 .net *"_ivl_86", 0 0, L_000002887d53bb70;  1 drivers
v000002887d50e800_0 .net *"_ivl_89", 0 0, L_000002887d5846b0;  1 drivers
L_000002887d53c758 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v000002887d50f5c0_0 .net/2u *"_ivl_90", 6 0, L_000002887d53c758;  1 drivers
v000002887d50f480_0 .net *"_ivl_92", 0 0, L_000002887d53bad0;  1 drivers
v000002887d50ebc0_0 .net *"_ivl_95", 0 0, L_000002887d5851a0;  1 drivers
L_000002887d53c7a0 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000002887d50e4e0_0 .net/2u *"_ivl_96", 6 0, L_000002887d53c7a0;  1 drivers
v000002887d50f980_0 .net *"_ivl_98", 0 0, L_000002887d53a950;  1 drivers
v000002887d50fca0_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d50e8a0_0 .net "excep_flag", 0 0, L_000002887d53b670;  alias, 1 drivers
v000002887d50f340_0 .net "id_flush", 0 0, L_000002887d584a30;  alias, 1 drivers
v000002887d50f660_0 .net "rst", 0 0, v000002887d5390b0_0;  alias, 1 drivers
L_000002887d53a630 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c320;
L_000002887d53a810 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c368;
L_000002887d53b850 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c3b0;
L_000002887d53b210 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c3f8;
L_000002887d53a450 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c440;
L_000002887d53be90 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c488;
L_000002887d53a6d0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c4d0;
L_000002887d53a770 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c518;
L_000002887d53abd0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c560;
L_000002887d53b8f0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c5a8;
L_000002887d53b7b0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c5f0;
L_000002887d53b2b0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c638;
L_000002887d53b5d0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c680;
L_000002887d53a8b0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c6c8;
L_000002887d53bb70 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c710;
L_000002887d53bad0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c758;
L_000002887d53a950 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c7a0;
L_000002887d53bdf0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c7e8;
L_000002887d53ba30 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c830;
L_000002887d53a3b0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c878;
L_000002887d53b990 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c8c0;
L_000002887d53bc10 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c908;
L_000002887d53bf30 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c950;
L_000002887d53b350 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c998;
L_000002887d53bcb0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53c9e0;
L_000002887d53bd50 .functor MUXZ 1, L_000002887d53ca70, L_000002887d53ca28, L_000002887d584cd0, C4<>;
L_000002887d53b670 .functor MUXZ 1, L_000002887d53bd50, L_000002887d53c2d8, v000002887d5390b0_0, C4<>;
S_000002887d3dbfb0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 88, 6 2 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v000002887d50f700_0 .net "EX_ALU_OUT", 31 0, v000002887d511170_0;  alias, 1 drivers
v000002887d50f3e0_0 .net "EX_FLUSH", 0 0, L_000002887d584330;  alias, 1 drivers
v000002887d50fb60_0 .net "EX_INST", 31 0, v000002887d513c20_0;  alias, 1 drivers
v000002887d50f7a0_0 .net "EX_PC", 31 0, v000002887d513f40_0;  alias, 1 drivers
v000002887d50e940_0 .net "EX_memread", 0 0, v000002887d513fe0_0;  alias, 1 drivers
v000002887d50fd40_0 .net "EX_memwrite", 0 0, v000002887d513360_0;  alias, 1 drivers
v000002887d50fde0_0 .net "EX_opcode", 6 0, v000002887d512fa0_0;  alias, 1 drivers
v000002887d50fa20_0 .net "EX_rd_ind", 4 0, v000002887d513a40_0;  alias, 1 drivers
v000002887d50fe80_0 .net "EX_regwrite", 0 0, v000002887d513ae0_0;  alias, 1 drivers
v000002887d50e080_0 .net "EX_rs1_ind", 4 0, v000002887d5144e0_0;  alias, 1 drivers
v000002887d50ff20_0 .net "EX_rs2", 31 0, v000002887d511e90_0;  alias, 1 drivers
v000002887d50e9e0_0 .net "EX_rs2_ind", 4 0, v000002887d5134a0_0;  alias, 1 drivers
v000002887d50ea80_0 .var "MEM_ALU_OUT", 31 0;
v000002887d50e120_0 .var "MEM_INST", 31 0;
v000002887d50e1c0_0 .var "MEM_PC", 31 0;
v000002887d50f200_0 .var "MEM_memread", 0 0;
v000002887d50ec60_0 .var "MEM_memwrite", 0 0;
v000002887d50e260_0 .var "MEM_opcode", 6 0;
v000002887d50e300_0 .var "MEM_rd_ind", 4 0;
v000002887d50ed00_0 .var "MEM_regwrite", 0 0;
v000002887d50e3a0_0 .var "MEM_rs1_ind", 4 0;
v000002887d50e440_0 .var "MEM_rs2", 31 0;
v000002887d50eee0_0 .var "MEM_rs2_ind", 4 0;
v000002887d50eda0_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d50f2a0_0 .net "rst", 0 0, v000002887d5390b0_0;  alias, 1 drivers
E_000002887d46e8d0/0 .event negedge, v000002887d50fca0_0;
E_000002887d46e8d0/1 .event posedge, v000002887d50f660_0;
E_000002887d46e8d0 .event/or E_000002887d46e8d0/0, E_000002887d46e8d0/1;
S_000002887d3bde40 .scope module, "ex_stage" "EX_stage" 3 79, 7 3 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "rs1";
    .port_info 5 /INPUT 32 "imm";
    .port_info 6 /INPUT 5 "rs1_ind";
    .port_info 7 /INPUT 5 "rs2_ind";
    .port_info 8 /INPUT 2 "alu_selA";
    .port_info 9 /INPUT 3 "alu_selB";
    .port_info 10 /INPUT 2 "store_rs2_forward";
    .port_info 11 /INOUT 1 "reg_write";
    .port_info 12 /INOUT 1 "mem_read";
    .port_info 13 /INOUT 1 "mem_write";
    .port_info 14 /INPUT 32 "rs2_in";
    .port_info 15 /OUTPUT 32 "rs2_out";
    .port_info 16 /OUTPUT 32 "alu_out";
v000002887d511490_0 .net "CF", 0 0, v000002887d50f160_0;  1 drivers
v000002887d510a90_0 .net "ZF", 0 0, L_000002887d584560;  1 drivers
v000002887d511c10_0 .net "alu_op", 3 0, v000002887d510810_0;  1 drivers
v000002887d511990_0 .net "alu_out", 31 0, v000002887d511170_0;  alias, 1 drivers
v000002887d5112b0_0 .net "alu_selA", 1 0, v000002887d5149e0_0;  alias, 1 drivers
v000002887d511850_0 .net "alu_selB", 2 0, v000002887d514a80_0;  alias, 1 drivers
v000002887d511530_0 .net "ex_haz", 31 0, v000002887d52ffe0_0;  alias, 1 drivers
v000002887d510c70_0 .net "imm", 31 0, v000002887d513860_0;  alias, 1 drivers
v000002887d511df0_0 .net "mem_haz", 31 0, v000002887d5377b0_0;  alias, 1 drivers
v000002887d510590_0 .net "mem_read", 0 0, v000002887d513fe0_0;  alias, 1 drivers
v000002887d5118f0_0 .net "mem_write", 0 0, v000002887d513360_0;  alias, 1 drivers
v000002887d510270_0 .net "opcode", 6 0, v000002887d512fa0_0;  alias, 1 drivers
v000002887d5115d0_0 .net "oper1", 31 0, v000002887d510b30_0;  1 drivers
v000002887d511350_0 .net "oper2", 31 0, v000002887d510450_0;  1 drivers
v000002887d511a30_0 .net "pc", 31 0, v000002887d513f40_0;  alias, 1 drivers
v000002887d511ad0_0 .net "reg_write", 0 0, v000002887d513ae0_0;  alias, 1 drivers
v000002887d510bd0_0 .net "rs1", 31 0, v000002887d512d20_0;  alias, 1 drivers
v000002887d511f30_0 .net "rs1_ind", 4 0, v000002887d5144e0_0;  alias, 1 drivers
v000002887d510130_0 .net "rs2_in", 31 0, v000002887d512dc0_0;  alias, 1 drivers
v000002887d5101d0_0 .net "rs2_ind", 4 0, v000002887d5134a0_0;  alias, 1 drivers
v000002887d510310_0 .net "rs2_out", 31 0, v000002887d511e90_0;  alias, 1 drivers
v000002887d5103b0_0 .net "store_rs2_forward", 1 0, v000002887d5132c0_0;  alias, 1 drivers
S_000002887d3bdfd0 .scope module, "alu" "ALU" 7 24, 8 1 0, S_000002887d3bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002887d46ead0 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_000002887d584560 .functor NOT 1, L_000002887d598e50, C4<0>, C4<0>, C4<0>;
v000002887d50ee40_0 .net "A", 31 0, v000002887d510b30_0;  alias, 1 drivers
v000002887d50ef80_0 .net "ALUOP", 3 0, v000002887d510810_0;  alias, 1 drivers
v000002887d50f0c0_0 .net "B", 31 0, v000002887d510450_0;  alias, 1 drivers
v000002887d50f160_0 .var "CF", 0 0;
v000002887d511cb0_0 .net "ZF", 0 0, L_000002887d584560;  alias, 1 drivers
v000002887d510770_0 .net *"_ivl_1", 0 0, L_000002887d598e50;  1 drivers
v000002887d511170_0 .var "res", 31 0;
E_000002887d46eb10 .event anyedge, v000002887d50ef80_0, v000002887d50ee40_0, v000002887d50f0c0_0, v000002887d50f160_0;
L_000002887d598e50 .reduce/or v000002887d511170_0;
S_000002887d3bb930 .scope module, "alu_oper" "ALU_OPER" 7 26, 9 15 0, S_000002887d3bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002887d512050 .param/l "add" 0 5 6, C4<0100000>;
P_000002887d512088 .param/l "addi" 0 5 10, C4<1001000>;
P_000002887d5120c0 .param/l "addu" 0 5 6, C4<0100001>;
P_000002887d5120f8 .param/l "and_" 0 5 6, C4<0100100>;
P_000002887d512130 .param/l "andi" 0 5 10, C4<1001100>;
P_000002887d512168 .param/l "beq" 0 5 10, C4<1000100>;
P_000002887d5121a0 .param/l "bne" 0 5 10, C4<1000101>;
P_000002887d5121d8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002887d512210 .param/l "j" 0 5 12, C4<1000010>;
P_000002887d512248 .param/l "jal" 0 5 12, C4<1000011>;
P_000002887d512280 .param/l "jr" 0 5 8, C4<0001000>;
P_000002887d5122b8 .param/l "lw" 0 5 10, C4<1100011>;
P_000002887d5122f0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002887d512328 .param/l "or_" 0 5 6, C4<0100101>;
P_000002887d512360 .param/l "ori" 0 5 10, C4<1001101>;
P_000002887d512398 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002887d5123d0 .param/l "sll" 0 5 7, C4<0000000>;
P_000002887d512408 .param/l "slt" 0 5 8, C4<0101010>;
P_000002887d512440 .param/l "slti" 0 5 10, C4<1101010>;
P_000002887d512478 .param/l "srl" 0 5 7, C4<0000010>;
P_000002887d5124b0 .param/l "sub" 0 5 6, C4<0100010>;
P_000002887d5124e8 .param/l "subu" 0 5 6, C4<0100011>;
P_000002887d512520 .param/l "sw" 0 5 10, C4<1101011>;
P_000002887d512558 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002887d512590 .param/l "xori" 0 5 10, C4<1001110>;
v000002887d510810_0 .var "ALU_OP", 3 0;
v000002887d510db0_0 .net "opcode", 6 0, v000002887d512fa0_0;  alias, 1 drivers
E_000002887d46ef90 .event anyedge, v000002887d50fde0_0;
S_000002887d3bbac0 .scope module, "alu_oper1" "MUX_4x1" 7 20, 10 1 0, S_000002887d3bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002887d46f010 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000002887d511d50_0 .net "ina", 31 0, v000002887d513f40_0;  alias, 1 drivers
v000002887d510630_0 .net "inb", 31 0, v000002887d52ffe0_0;  alias, 1 drivers
v000002887d5109f0_0 .net "inc", 31 0, v000002887d5377b0_0;  alias, 1 drivers
v000002887d511710_0 .net "ind", 31 0, v000002887d512d20_0;  alias, 1 drivers
v000002887d510b30_0 .var "out", 31 0;
v000002887d510f90_0 .net "sel", 1 0, v000002887d5149e0_0;  alias, 1 drivers
E_000002887d46f310/0 .event anyedge, v000002887d510f90_0, v000002887d50f7a0_0, v000002887d510630_0, v000002887d5109f0_0;
E_000002887d46f310/1 .event anyedge, v000002887d511710_0;
E_000002887d46f310 .event/or E_000002887d46f310/0, E_000002887d46f310/1;
S_000002887d38a380 .scope module, "alu_oper2" "MUX_8x1" 7 22, 11 3 0, S_000002887d3bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002887d46f390 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000002887d511670_0 .net "ina", 31 0, v000002887d513860_0;  alias, 1 drivers
L_000002887d53d010 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002887d511210_0 .net "inb", 31 0, L_000002887d53d010;  1 drivers
v000002887d5117b0_0 .net "inc", 31 0, v000002887d52ffe0_0;  alias, 1 drivers
v000002887d510d10_0 .net "ind", 31 0, v000002887d5377b0_0;  alias, 1 drivers
v000002887d5106d0_0 .net "ine", 31 0, v000002887d512dc0_0;  alias, 1 drivers
L_000002887d53d058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002887d5113f0_0 .net "inf", 31 0, L_000002887d53d058;  1 drivers
L_000002887d53d0a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002887d511b70_0 .net "ing", 31 0, L_000002887d53d0a0;  1 drivers
L_000002887d53d0e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002887d510e50_0 .net "inh", 31 0, L_000002887d53d0e8;  1 drivers
v000002887d510450_0 .var "out", 31 0;
v000002887d5108b0_0 .net "sel", 2 0, v000002887d514a80_0;  alias, 1 drivers
E_000002887d46f250/0 .event anyedge, v000002887d5108b0_0, v000002887d511670_0, v000002887d511210_0, v000002887d510630_0;
E_000002887d46f250/1 .event anyedge, v000002887d5109f0_0, v000002887d5106d0_0, v000002887d5113f0_0, v000002887d511b70_0;
E_000002887d46f250/2 .event anyedge, v000002887d510e50_0;
E_000002887d46f250 .event/or E_000002887d46f250/0, E_000002887d46f250/1, E_000002887d46f250/2;
S_000002887d38a510 .scope module, "store_rs2_mux" "MUX_4x1" 7 28, 10 1 0, S_000002887d3bde40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002887d46f510 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000002887d510ef0_0 .net "ina", 31 0, v000002887d512dc0_0;  alias, 1 drivers
v000002887d511030_0 .net "inb", 31 0, v000002887d52ffe0_0;  alias, 1 drivers
v000002887d510090_0 .net "inc", 31 0, v000002887d5377b0_0;  alias, 1 drivers
L_000002887d53d130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002887d5110d0_0 .net "ind", 31 0, L_000002887d53d130;  1 drivers
v000002887d511e90_0 .var "out", 31 0;
v000002887d510950_0 .net "sel", 1 0, v000002887d5132c0_0;  alias, 1 drivers
E_000002887d46f450/0 .event anyedge, v000002887d510950_0, v000002887d5106d0_0, v000002887d510630_0, v000002887d5109f0_0;
E_000002887d46f450/1 .event anyedge, v000002887d5110d0_0;
E_000002887d46f450 .event/or E_000002887d46f450/0, E_000002887d46f450/1;
S_000002887d3e0740 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 3 "sel_target_address_adder_mux_InDecodeStage";
    .port_info 13 /OUTPUT 2 "comparator_mux_selA";
    .port_info 14 /OUTPUT 2 "comparator_mux_selB";
    .port_info 15 /OUTPUT 2 "forwardA";
    .port_info 16 /OUTPUT 3 "forwardB";
    .port_info 17 /OUTPUT 2 "store_rs2_forward";
P_000002887d5125d0 .param/l "add" 0 5 6, C4<0100000>;
P_000002887d512608 .param/l "addi" 0 5 10, C4<1001000>;
P_000002887d512640 .param/l "addu" 0 5 6, C4<0100001>;
P_000002887d512678 .param/l "and_" 0 5 6, C4<0100100>;
P_000002887d5126b0 .param/l "andi" 0 5 10, C4<1001100>;
P_000002887d5126e8 .param/l "beq" 0 5 10, C4<1000100>;
P_000002887d512720 .param/l "bit_width" 0 12 8, +C4<00000000000000000000000000100000>;
P_000002887d512758 .param/l "bne" 0 5 10, C4<1000101>;
P_000002887d512790 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002887d5127c8 .param/l "j" 0 5 12, C4<1000010>;
P_000002887d512800 .param/l "jal" 0 5 12, C4<1000011>;
P_000002887d512838 .param/l "jr" 0 5 8, C4<0001000>;
P_000002887d512870 .param/l "lw" 0 5 10, C4<1100011>;
P_000002887d5128a8 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002887d5128e0 .param/l "or_" 0 5 6, C4<0100101>;
P_000002887d512918 .param/l "ori" 0 5 10, C4<1001101>;
P_000002887d512950 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002887d512988 .param/l "sll" 0 5 7, C4<0000000>;
P_000002887d5129c0 .param/l "slt" 0 5 8, C4<0101010>;
P_000002887d5129f8 .param/l "slti" 0 5 10, C4<1101010>;
P_000002887d512a30 .param/l "srl" 0 5 7, C4<0000010>;
P_000002887d512a68 .param/l "sub" 0 5 6, C4<0100010>;
P_000002887d512aa0 .param/l "subu" 0 5 6, C4<0100011>;
P_000002887d512ad8 .param/l "sw" 0 5 10, C4<1101011>;
P_000002887d512b10 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002887d512b48 .param/l "xori" 0 5 10, C4<1001110>;
v000002887d514580_0 .var "comparator_mux_selA", 1 0;
v000002887d5139a0_0 .var "comparator_mux_selB", 1 0;
v000002887d514300_0 .net "ex_mem_rd", 4 0, v000002887d50e300_0;  alias, 1 drivers
v000002887d513b80_0 .net "ex_mem_wr", 0 0, v000002887d50ed00_0;  alias, 1 drivers
v000002887d5149e0_0 .var "forwardA", 1 0;
v000002887d514a80_0 .var "forwardB", 2 0;
v000002887d514260_0 .net "id_ex_opcode", 6 0, v000002887d512fa0_0;  alias, 1 drivers
v000002887d513900_0 .net "id_ex_rd", 4 0, v000002887d513a40_0;  alias, 1 drivers
v000002887d5130e0_0 .net "id_ex_rs1", 4 0, v000002887d5144e0_0;  alias, 1 drivers
v000002887d5141c0_0 .net "id_ex_rs2", 4 0, v000002887d5134a0_0;  alias, 1 drivers
v000002887d513220_0 .net "id_ex_wr", 0 0, v000002887d513ae0_0;  alias, 1 drivers
v000002887d5137c0_0 .net "if_id_opcode", 6 0, v000002887d52d920_0;  alias, 1 drivers
v000002887d514940_0 .net "if_id_rs1", 4 0, v000002887d52ec80_0;  alias, 1 drivers
v000002887d5143a0_0 .net "if_id_rs2", 4 0, v000002887d52f540_0;  alias, 1 drivers
v000002887d514080_0 .net "mem_wb_rd", 4 0, v000002887d5389d0_0;  alias, 1 drivers
v000002887d512be0_0 .net "mem_wb_wr", 0 0, v000002887d5373f0_0;  alias, 1 drivers
v000002887d513720_0 .var "sel_target_address_adder_mux_InDecodeStage", 2 0;
v000002887d5132c0_0 .var "store_rs2_forward", 1 0;
E_000002887d46e910/0 .event anyedge, v000002887d50fe80_0, v000002887d50fa20_0, v000002887d514940_0, v000002887d50ed00_0;
E_000002887d46e910/1 .event anyedge, v000002887d50e300_0, v000002887d512be0_0, v000002887d514080_0, v000002887d5143a0_0;
E_000002887d46e910 .event/or E_000002887d46e910/0, E_000002887d46e910/1;
E_000002887d46e750/0 .event anyedge, v000002887d4a69d0_0, v000002887d50fe80_0, v000002887d50fa20_0, v000002887d514940_0;
E_000002887d46e750/1 .event anyedge, v000002887d50ed00_0, v000002887d50e300_0, v000002887d512be0_0, v000002887d514080_0;
E_000002887d46e750 .event/or E_000002887d46e750/0, E_000002887d46e750/1;
E_000002887d46e990/0 .event anyedge, v000002887d50fde0_0, v000002887d50ed00_0, v000002887d50e300_0, v000002887d50e080_0;
E_000002887d46e990/1 .event anyedge, v000002887d512be0_0, v000002887d514080_0, v000002887d50e9e0_0;
E_000002887d46e990 .event/or E_000002887d46e990/0, E_000002887d46e990/1;
S_000002887d3e08d0 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 71, 13 2 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /OUTPUT 7 "EX_opcode";
    .port_info 15 /OUTPUT 5 "EX_rs1_ind";
    .port_info 16 /OUTPUT 5 "EX_rs2_ind";
    .port_info 17 /OUTPUT 5 "EX_rd_ind";
    .port_info 18 /OUTPUT 32 "EX_PC";
    .port_info 19 /OUTPUT 32 "EX_INST";
    .port_info 20 /OUTPUT 32 "EX_Immed";
    .port_info 21 /OUTPUT 32 "EX_rs1";
    .port_info 22 /OUTPUT 32 "EX_rs2";
    .port_info 23 /OUTPUT 1 "EX_regwrite";
    .port_info 24 /OUTPUT 1 "EX_memread";
    .port_info 25 /OUTPUT 1 "EX_memwrite";
    .port_info 26 /INPUT 1 "rst";
P_000002887d51cbb0 .param/l "add" 0 5 6, C4<0100000>;
P_000002887d51cbe8 .param/l "addi" 0 5 10, C4<1001000>;
P_000002887d51cc20 .param/l "addu" 0 5 6, C4<0100001>;
P_000002887d51cc58 .param/l "and_" 0 5 6, C4<0100100>;
P_000002887d51cc90 .param/l "andi" 0 5 10, C4<1001100>;
P_000002887d51ccc8 .param/l "beq" 0 5 10, C4<1000100>;
P_000002887d51cd00 .param/l "bne" 0 5 10, C4<1000101>;
P_000002887d51cd38 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002887d51cd70 .param/l "j" 0 5 12, C4<1000010>;
P_000002887d51cda8 .param/l "jal" 0 5 12, C4<1000011>;
P_000002887d51cde0 .param/l "jr" 0 5 8, C4<0001000>;
P_000002887d51ce18 .param/l "lw" 0 5 10, C4<1100011>;
P_000002887d51ce50 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002887d51ce88 .param/l "or_" 0 5 6, C4<0100101>;
P_000002887d51cec0 .param/l "ori" 0 5 10, C4<1001101>;
P_000002887d51cef8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002887d51cf30 .param/l "sll" 0 5 7, C4<0000000>;
P_000002887d51cf68 .param/l "slt" 0 5 8, C4<0101010>;
P_000002887d51cfa0 .param/l "slti" 0 5 10, C4<1101010>;
P_000002887d51cfd8 .param/l "srl" 0 5 7, C4<0000010>;
P_000002887d51d010 .param/l "sub" 0 5 6, C4<0100010>;
P_000002887d51d048 .param/l "subu" 0 5 6, C4<0100011>;
P_000002887d51d080 .param/l "sw" 0 5 10, C4<1101011>;
P_000002887d51d0b8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002887d51d0f0 .param/l "xori" 0 5 10, C4<1001110>;
v000002887d513c20_0 .var "EX_INST", 31 0;
v000002887d513860_0 .var "EX_Immed", 31 0;
v000002887d513f40_0 .var "EX_PC", 31 0;
v000002887d513fe0_0 .var "EX_memread", 0 0;
v000002887d513360_0 .var "EX_memwrite", 0 0;
v000002887d512fa0_0 .var "EX_opcode", 6 0;
v000002887d513a40_0 .var "EX_rd_ind", 4 0;
v000002887d513ae0_0 .var "EX_regwrite", 0 0;
v000002887d512d20_0 .var "EX_rs1", 31 0;
v000002887d5144e0_0 .var "EX_rs1_ind", 4 0;
v000002887d512dc0_0 .var "EX_rs2", 31 0;
v000002887d5134a0_0 .var "EX_rs2_ind", 4 0;
v000002887d512f00_0 .net "ID_FLUSH", 0 0, L_000002887d585050;  alias, 1 drivers
v000002887d513cc0_0 .net "ID_INST", 31 0, v000002887d52f2c0_0;  alias, 1 drivers
v000002887d513d60_0 .net "ID_Immed", 31 0, v000002887d5292d0_0;  alias, 1 drivers
v000002887d513400_0 .net "ID_PC", 31 0, v000002887d52ea00_0;  alias, 1 drivers
v000002887d512c80_0 .net "ID_memread", 0 0, L_000002887d53b530;  alias, 1 drivers
v000002887d512e60_0 .net "ID_memwrite", 0 0, L_000002887d53b490;  alias, 1 drivers
v000002887d513e00_0 .net "ID_opcode", 6 0, v000002887d52d920_0;  alias, 1 drivers
v000002887d5148a0_0 .net "ID_rd_ind", 4 0, v000002887d52e1e0_0;  alias, 1 drivers
v000002887d513ea0_0 .net "ID_regwrite", 0 0, L_000002887d53b0d0;  alias, 1 drivers
v000002887d513680_0 .net "ID_rs1", 31 0, L_000002887d584720;  alias, 1 drivers
v000002887d513540_0 .net "ID_rs1_ind", 4 0, v000002887d52ec80_0;  alias, 1 drivers
v000002887d514120_0 .net "ID_rs2", 31 0, L_000002887d584950;  alias, 1 drivers
v000002887d514760_0 .net "ID_rs2_ind", 4 0, v000002887d52f540_0;  alias, 1 drivers
v000002887d514440_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d514620_0 .net "rst", 0 0, v000002887d5390b0_0;  alias, 1 drivers
S_000002887d373c90 .scope module, "id_stage" "ID_stage" 3 59, 14 2 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 32 "id_haz";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "wr_reg_data";
    .port_info 7 /INPUT 5 "rs1_ind";
    .port_info 8 /INPUT 5 "rs2_ind";
    .port_info 9 /INPUT 5 "id_ex_rd_ind";
    .port_info 10 /INPUT 5 "wr_reg_from_wb";
    .port_info 11 /INPUT 2 "comp_selA";
    .port_info 12 /INPUT 2 "comp_selB";
    .port_info 13 /INPUT 3 "target_addr_adder_mux_sel";
    .port_info 14 /INPUT 1 "id_flush";
    .port_info 15 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 16 /INPUT 1 "id_ex_memread";
    .port_info 17 /INPUT 1 "exception_flag";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "pfc";
    .port_info 20 /OUTPUT 32 "rs1";
    .port_info 21 /OUTPUT 32 "rs2";
    .port_info 22 /OUTPUT 2 "pc_src";
    .port_info 23 /OUTPUT 1 "pc_write";
    .port_info 24 /OUTPUT 1 "if_id_write";
    .port_info 25 /OUTPUT 32 "imm";
    .port_info 26 /INPUT 1 "reg_write_from_wb";
    .port_info 27 /OUTPUT 1 "reg_write";
    .port_info 28 /OUTPUT 1 "mem_read";
    .port_info 29 /OUTPUT 1 "mem_write";
    .port_info 30 /INPUT 1 "rst";
L_000002887d585050 .functor OR 1, L_000002887d584a30, v000002887d514800_0, C4<0>, C4<0>;
L_000002887d53cfc8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002887d529e10_0 .net/2u *"_ivl_12", 2 0, L_000002887d53cfc8;  1 drivers
v000002887d529910_0 .net *"_ivl_14", 2 0, L_000002887d599ad0;  1 drivers
v000002887d5299b0_0 .net *"_ivl_16", 2 0, L_000002887d597eb0;  1 drivers
v000002887d529af0_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d529b90_0 .net "comp_oper1", 31 0, v000002887d527470_0;  1 drivers
v000002887d52a810_0 .net "comp_oper2", 31 0, v000002887d5264d0_0;  1 drivers
v000002887d529c30_0 .net "comp_selA", 1 0, v000002887d514580_0;  alias, 1 drivers
v000002887d52a4f0_0 .net "comp_selB", 1 0, v000002887d5139a0_0;  alias, 1 drivers
v000002887d52a630_0 .net "ex_haz", 31 0, v000002887d52ffe0_0;  alias, 1 drivers
v000002887d52b0d0_0 .net "exception_flag", 0 0, L_000002887d53b670;  alias, 1 drivers
v000002887d52aef0_0 .net "id_ex_memread", 0 0, v000002887d513fe0_0;  alias, 1 drivers
v000002887d52af90_0 .net "id_ex_rd_ind", 4 0, v000002887d513a40_0;  alias, 1 drivers
v000002887d52aa90_0 .net "id_ex_stall", 0 0, v000002887d514800_0;  1 drivers
v000002887d529eb0_0 .net "id_flush", 0 0, L_000002887d584a30;  alias, 1 drivers
v000002887d52a6d0_0 .net "id_flush_mux_sel", 0 0, L_000002887d585050;  alias, 1 drivers
v000002887d52a950_0 .net "id_haz", 31 0, v000002887d511170_0;  alias, 1 drivers
v000002887d52abd0_0 .net "if_id_write", 0 0, v000002887d5104f0_0;  alias, 1 drivers
v000002887d52fa40_0 .net "imm", 31 0, v000002887d5292d0_0;  alias, 1 drivers
v000002887d52fae0_0 .net "inst", 31 0, v000002887d52f2c0_0;  alias, 1 drivers
v000002887d52eb40_0 .net "mem_haz", 31 0, v000002887d5377b0_0;  alias, 1 drivers
v000002887d52e280_0 .net "mem_read", 0 0, L_000002887d53b530;  alias, 1 drivers
v000002887d52dba0_0 .net "mem_read_wire", 0 0, v000002887d526110_0;  1 drivers
v000002887d52e6e0_0 .net "mem_write", 0 0, L_000002887d53b490;  alias, 1 drivers
v000002887d52dd80_0 .net "mem_write_wire", 0 0, v000002887d526890_0;  1 drivers
v000002887d52ef00_0 .net "mux_out", 31 0, v000002887d52a8b0_0;  1 drivers
v000002887d52f400_0 .net "opcode", 6 0, v000002887d52d920_0;  alias, 1 drivers
v000002887d52d7e0_0 .net "pc", 31 0, v000002887d52ea00_0;  alias, 1 drivers
v000002887d52e500_0 .net "pc_src", 1 0, L_000002887d53b3f0;  alias, 1 drivers
v000002887d52d880_0 .net "pc_write", 0 0, v000002887d5146c0_0;  alias, 1 drivers
v000002887d52f720_0 .net "pfc", 31 0, L_000002887d53a9f0;  alias, 1 drivers
v000002887d52de20_0 .net "reg_write", 0 0, L_000002887d53b0d0;  alias, 1 drivers
v000002887d52e140_0 .net "reg_write_from_wb", 0 0, v000002887d5373f0_0;  alias, 1 drivers
v000002887d52e000_0 .net "reg_write_wire", 0 0, v000002887d52a130_0;  1 drivers
v000002887d52f7c0_0 .net "rs1", 31 0, L_000002887d584720;  alias, 1 drivers
v000002887d52fb80_0 .net "rs1_ind", 4 0, v000002887d52ec80_0;  alias, 1 drivers
v000002887d52e780_0 .net "rs2", 31 0, L_000002887d584950;  alias, 1 drivers
v000002887d52f4a0_0 .net "rs2_ind", 4 0, v000002887d52f540_0;  alias, 1 drivers
v000002887d52fc20_0 .net "rst", 0 0, v000002887d5390b0_0;  alias, 1 drivers
v000002887d52edc0_0 .net "target_addr_adder_mux_sel", 2 0, v000002887d513720_0;  alias, 1 drivers
v000002887d52d9c0_0 .net "wr_reg_data", 31 0, v000002887d5377b0_0;  alias, 1 drivers
v000002887d52f680_0 .net "wr_reg_from_wb", 4 0, v000002887d5389d0_0;  alias, 1 drivers
L_000002887d53a9f0 .arith/sum 32, v000002887d52a8b0_0, v000002887d5292d0_0;
L_000002887d53b0d0 .part L_000002887d597eb0, 2, 1;
L_000002887d53b530 .part L_000002887d597eb0, 1, 1;
L_000002887d53b490 .part L_000002887d597eb0, 0, 1;
L_000002887d599ad0 .concat [ 1 1 1 0], v000002887d526890_0, v000002887d526110_0, v000002887d52a130_0;
L_000002887d597eb0 .functor MUXZ 3, L_000002887d599ad0, L_000002887d53cfc8, L_000002887d585050, C4<>;
S_000002887d38deb0 .scope module, "SDU" "StallDetectionUnit" 14 42, 15 5 0, S_000002887d373c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "id_ex_memrd";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 5 "if_id_rs1";
    .port_info 3 /INPUT 5 "if_id_rs2";
    .port_info 4 /INPUT 5 "id_ex_rd";
    .port_info 5 /OUTPUT 1 "PC_Write";
    .port_info 6 /OUTPUT 1 "if_id_Write";
    .port_info 7 /OUTPUT 1 "id_ex_cntrl_mux_sel";
P_000002887d525140 .param/l "add" 0 5 6, C4<0100000>;
P_000002887d525178 .param/l "addi" 0 5 10, C4<1001000>;
P_000002887d5251b0 .param/l "addu" 0 5 6, C4<0100001>;
P_000002887d5251e8 .param/l "and_" 0 5 6, C4<0100100>;
P_000002887d525220 .param/l "andi" 0 5 10, C4<1001100>;
P_000002887d525258 .param/l "beq" 0 5 10, C4<1000100>;
P_000002887d525290 .param/l "bne" 0 5 10, C4<1000101>;
P_000002887d5252c8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002887d525300 .param/l "j" 0 5 12, C4<1000010>;
P_000002887d525338 .param/l "jal" 0 5 12, C4<1000011>;
P_000002887d525370 .param/l "jr" 0 5 8, C4<0001000>;
P_000002887d5253a8 .param/l "lw" 0 5 10, C4<1100011>;
P_000002887d5253e0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002887d525418 .param/l "or_" 0 5 6, C4<0100101>;
P_000002887d525450 .param/l "ori" 0 5 10, C4<1001101>;
P_000002887d525488 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002887d5254c0 .param/l "sll" 0 5 7, C4<0000000>;
P_000002887d5254f8 .param/l "slt" 0 5 8, C4<0101010>;
P_000002887d525530 .param/l "slti" 0 5 10, C4<1101010>;
P_000002887d525568 .param/l "srl" 0 5 7, C4<0000010>;
P_000002887d5255a0 .param/l "sub" 0 5 6, C4<0100010>;
P_000002887d5255d8 .param/l "subu" 0 5 6, C4<0100011>;
P_000002887d525610 .param/l "sw" 0 5 10, C4<1101011>;
P_000002887d525648 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002887d525680 .param/l "xori" 0 5 10, C4<1001110>;
v000002887d5146c0_0 .var "PC_Write", 0 0;
v000002887d514800_0 .var "id_ex_cntrl_mux_sel", 0 0;
v000002887d513040_0 .net "id_ex_memrd", 0 0, v000002887d513fe0_0;  alias, 1 drivers
v000002887d5135e0_0 .net "id_ex_rd", 4 0, v000002887d513a40_0;  alias, 1 drivers
v000002887d5104f0_0 .var "if_id_Write", 0 0;
v000002887d526c50_0 .net "if_id_opcode", 6 0, v000002887d52d920_0;  alias, 1 drivers
v000002887d5258f0_0 .net "if_id_rs1", 4 0, v000002887d52ec80_0;  alias, 1 drivers
v000002887d526570_0 .net "if_id_rs2", 4 0, v000002887d52f540_0;  alias, 1 drivers
E_000002887d46f550/0 .event anyedge, v000002887d50e940_0, v000002887d4a69d0_0, v000002887d50fa20_0, v000002887d514940_0;
E_000002887d46f550/1 .event anyedge, v000002887d5143a0_0;
E_000002887d46f550 .event/or E_000002887d46f550/0, E_000002887d46f550/1;
S_000002887d3773d0 .scope module, "comp" "comparator" 14 38, 16 2 0, S_000002887d373c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 2 "PC_src";
    .port_info 3 /INPUT 1 "exception_flag";
    .port_info 4 /INPUT 7 "opcode";
    .port_info 5 /INPUT 1 "rst";
P_000002887d5276d0 .param/l "add" 0 5 6, C4<0100000>;
P_000002887d527708 .param/l "addi" 0 5 10, C4<1001000>;
P_000002887d527740 .param/l "addu" 0 5 6, C4<0100001>;
P_000002887d527778 .param/l "and_" 0 5 6, C4<0100100>;
P_000002887d5277b0 .param/l "andi" 0 5 10, C4<1001100>;
P_000002887d5277e8 .param/l "beq" 0 5 10, C4<1000100>;
P_000002887d527820 .param/l "bne" 0 5 10, C4<1000101>;
P_000002887d527858 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002887d527890 .param/l "j" 0 5 12, C4<1000010>;
P_000002887d5278c8 .param/l "jal" 0 5 12, C4<1000011>;
P_000002887d527900 .param/l "jr" 0 5 8, C4<0001000>;
P_000002887d527938 .param/l "lw" 0 5 10, C4<1100011>;
P_000002887d527970 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002887d5279a8 .param/l "or_" 0 5 6, C4<0100101>;
P_000002887d5279e0 .param/l "ori" 0 5 10, C4<1001101>;
P_000002887d527a18 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002887d527a50 .param/l "sll" 0 5 7, C4<0000000>;
P_000002887d527a88 .param/l "slt" 0 5 8, C4<0101010>;
P_000002887d527ac0 .param/l "slti" 0 5 10, C4<1101010>;
P_000002887d527af8 .param/l "srl" 0 5 7, C4<0000010>;
P_000002887d527b30 .param/l "sub" 0 5 6, C4<0100010>;
P_000002887d527b68 .param/l "subu" 0 5 6, C4<0100011>;
P_000002887d527ba0 .param/l "sw" 0 5 10, C4<1101011>;
P_000002887d527bd8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002887d527c10 .param/l "xori" 0 5 10, C4<1001110>;
L_000002887d584c60 .functor AND 1, L_000002887d53b170, L_000002887d53a310, C4<1>, C4<1>;
L_000002887d5849c0 .functor AND 1, L_000002887d53ae50, L_000002887d53ab30, C4<1>, C4<1>;
L_000002887d584f70 .functor OR 1, L_000002887d584c60, L_000002887d5849c0, C4<0>, C4<0>;
L_000002887d584480 .functor OR 1, L_000002887d584f70, L_000002887d53a590, C4<0>, C4<0>;
L_000002887d5844f0 .functor OR 1, L_000002887d584480, L_000002887d53aef0, C4<0>, C4<0>;
L_000002887d584fe0 .functor OR 1, L_000002887d5844f0, L_000002887d53af90, C4<0>, C4<0>;
v000002887d526610_0 .net "A", 31 0, v000002887d527470_0;  alias, 1 drivers
v000002887d526cf0_0 .net "B", 31 0, v000002887d5264d0_0;  alias, 1 drivers
v000002887d5267f0_0 .net "PC_src", 1 0, L_000002887d53b3f0;  alias, 1 drivers
L_000002887d53ccf8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002887d526d90_0 .net/2u *"_ivl_0", 1 0, L_000002887d53ccf8;  1 drivers
v000002887d527330_0 .net *"_ivl_10", 0 0, L_000002887d53b170;  1 drivers
v000002887d525850_0 .net *"_ivl_12", 0 0, L_000002887d53a310;  1 drivers
v000002887d5261b0_0 .net *"_ivl_15", 0 0, L_000002887d584c60;  1 drivers
L_000002887d53ce18 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000002887d5269d0_0 .net/2u *"_ivl_16", 6 0, L_000002887d53ce18;  1 drivers
v000002887d525df0_0 .net *"_ivl_18", 0 0, L_000002887d53ae50;  1 drivers
L_000002887d53cd40 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000002887d525c10_0 .net/2u *"_ivl_2", 6 0, L_000002887d53cd40;  1 drivers
v000002887d525710_0 .net *"_ivl_20", 0 0, L_000002887d53ab30;  1 drivers
v000002887d525ad0_0 .net *"_ivl_23", 0 0, L_000002887d5849c0;  1 drivers
v000002887d527290_0 .net *"_ivl_25", 0 0, L_000002887d584f70;  1 drivers
L_000002887d53ce60 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000002887d526250_0 .net/2u *"_ivl_26", 6 0, L_000002887d53ce60;  1 drivers
v000002887d525990_0 .net *"_ivl_28", 0 0, L_000002887d53a590;  1 drivers
v000002887d527510_0 .net *"_ivl_31", 0 0, L_000002887d584480;  1 drivers
L_000002887d53cea8 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000002887d527010_0 .net/2u *"_ivl_32", 6 0, L_000002887d53cea8;  1 drivers
v000002887d5262f0_0 .net *"_ivl_34", 0 0, L_000002887d53aef0;  1 drivers
v000002887d525cb0_0 .net *"_ivl_37", 0 0, L_000002887d5844f0;  1 drivers
L_000002887d53cef0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000002887d526f70_0 .net/2u *"_ivl_38", 6 0, L_000002887d53cef0;  1 drivers
v000002887d5273d0_0 .net *"_ivl_4", 0 0, L_000002887d53a4f0;  1 drivers
v000002887d525d50_0 .net *"_ivl_40", 0 0, L_000002887d53af90;  1 drivers
v000002887d526a70_0 .net *"_ivl_43", 0 0, L_000002887d584fe0;  1 drivers
L_000002887d53cf38 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002887d526e30_0 .net/2u *"_ivl_44", 1 0, L_000002887d53cf38;  1 drivers
L_000002887d53cf80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002887d5266b0_0 .net/2u *"_ivl_46", 1 0, L_000002887d53cf80;  1 drivers
v000002887d526390_0 .net *"_ivl_48", 1 0, L_000002887d53b710;  1 drivers
v000002887d526b10_0 .net *"_ivl_50", 1 0, L_000002887d53b030;  1 drivers
L_000002887d53cd88 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002887d5270b0_0 .net/2u *"_ivl_6", 1 0, L_000002887d53cd88;  1 drivers
L_000002887d53cdd0 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000002887d526070_0 .net/2u *"_ivl_8", 6 0, L_000002887d53cdd0;  1 drivers
v000002887d5275b0_0 .net "exception_flag", 0 0, L_000002887d53b670;  alias, 1 drivers
v000002887d526bb0_0 .net "opcode", 6 0, v000002887d52d920_0;  alias, 1 drivers
v000002887d5271f0_0 .net "rst", 0 0, v000002887d5390b0_0;  alias, 1 drivers
L_000002887d53a4f0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53cd40;
L_000002887d53b170 .cmp/eq 7, v000002887d52d920_0, L_000002887d53cdd0;
L_000002887d53a310 .cmp/eq 32, v000002887d527470_0, v000002887d5264d0_0;
L_000002887d53ae50 .cmp/eq 7, v000002887d52d920_0, L_000002887d53ce18;
L_000002887d53ab30 .cmp/ne 32, v000002887d527470_0, v000002887d5264d0_0;
L_000002887d53a590 .cmp/eq 7, v000002887d52d920_0, L_000002887d53ce60;
L_000002887d53aef0 .cmp/eq 7, v000002887d52d920_0, L_000002887d53cea8;
L_000002887d53af90 .cmp/eq 7, v000002887d52d920_0, L_000002887d53cef0;
L_000002887d53b710 .functor MUXZ 2, L_000002887d53cf80, L_000002887d53cf38, L_000002887d584fe0, C4<>;
L_000002887d53b030 .functor MUXZ 2, L_000002887d53b710, L_000002887d53cd88, L_000002887d53a4f0, C4<>;
L_000002887d53b3f0 .functor MUXZ 2, L_000002887d53b030, L_000002887d53ccf8, L_000002887d53b670, C4<>;
S_000002887d528150 .scope module, "comp_mux_oper1" "MUX_4x1" 14 35, 10 1 0, S_000002887d373c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002887d46f0d0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000002887d526ed0_0 .net "ina", 31 0, v000002887d511170_0;  alias, 1 drivers
v000002887d525e90_0 .net "inb", 31 0, v000002887d52ffe0_0;  alias, 1 drivers
v000002887d526430_0 .net "inc", 31 0, v000002887d5377b0_0;  alias, 1 drivers
v000002887d527150_0 .net "ind", 31 0, L_000002887d584720;  alias, 1 drivers
v000002887d527470_0 .var "out", 31 0;
v000002887d525f30_0 .net "sel", 1 0, v000002887d514580_0;  alias, 1 drivers
E_000002887d46eb50/0 .event anyedge, v000002887d514580_0, v000002887d50f700_0, v000002887d510630_0, v000002887d5109f0_0;
E_000002887d46eb50/1 .event anyedge, v000002887d513680_0;
E_000002887d46eb50 .event/or E_000002887d46eb50/0, E_000002887d46eb50/1;
S_000002887d528600 .scope module, "comp_mux_oper2" "MUX_4x1" 14 36, 10 1 0, S_000002887d373c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002887d46f3d0 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000002887d525b70_0 .net "ina", 31 0, v000002887d511170_0;  alias, 1 drivers
v000002887d5257b0_0 .net "inb", 31 0, v000002887d52ffe0_0;  alias, 1 drivers
v000002887d525fd0_0 .net "inc", 31 0, v000002887d5377b0_0;  alias, 1 drivers
v000002887d525a30_0 .net "ind", 31 0, L_000002887d584950;  alias, 1 drivers
v000002887d5264d0_0 .var "out", 31 0;
v000002887d526750_0 .net "sel", 1 0, v000002887d5139a0_0;  alias, 1 drivers
E_000002887d46ea50/0 .event anyedge, v000002887d5139a0_0, v000002887d50f700_0, v000002887d510630_0, v000002887d5109f0_0;
E_000002887d46ea50/1 .event anyedge, v000002887d514120_0;
E_000002887d46ea50 .event/or E_000002887d46ea50/0, E_000002887d46ea50/1;
S_000002887d528790 .scope module, "cu" "control_unit" 14 41, 17 2 0, S_000002887d373c90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_000002887d528c60 .param/l "add" 0 5 6, C4<0100000>;
P_000002887d528c98 .param/l "addi" 0 5 10, C4<1001000>;
P_000002887d528cd0 .param/l "addu" 0 5 6, C4<0100001>;
P_000002887d528d08 .param/l "and_" 0 5 6, C4<0100100>;
P_000002887d528d40 .param/l "andi" 0 5 10, C4<1001100>;
P_000002887d528d78 .param/l "beq" 0 5 10, C4<1000100>;
P_000002887d528db0 .param/l "bne" 0 5 10, C4<1000101>;
P_000002887d528de8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002887d528e20 .param/l "j" 0 5 12, C4<1000010>;
P_000002887d528e58 .param/l "jal" 0 5 12, C4<1000011>;
P_000002887d528e90 .param/l "jr" 0 5 8, C4<0001000>;
P_000002887d528ec8 .param/l "lw" 0 5 10, C4<1100011>;
P_000002887d528f00 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002887d528f38 .param/l "or_" 0 5 6, C4<0100101>;
P_000002887d528f70 .param/l "ori" 0 5 10, C4<1001101>;
P_000002887d528fa8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002887d528fe0 .param/l "sll" 0 5 7, C4<0000000>;
P_000002887d529018 .param/l "slt" 0 5 8, C4<0101010>;
P_000002887d529050 .param/l "slti" 0 5 10, C4<1101010>;
P_000002887d529088 .param/l "srl" 0 5 7, C4<0000010>;
P_000002887d5290c0 .param/l "sub" 0 5 6, C4<0100010>;
P_000002887d5290f8 .param/l "subu" 0 5 6, C4<0100011>;
P_000002887d529130 .param/l "sw" 0 5 10, C4<1101011>;
P_000002887d529168 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002887d5291a0 .param/l "xori" 0 5 10, C4<1001110>;
v000002887d526110_0 .var "memread", 0 0;
v000002887d526890_0 .var "memwrite", 0 0;
v000002887d526930_0 .net "opcode", 6 0, v000002887d52d920_0;  alias, 1 drivers
v000002887d52a130_0 .var "regwrite", 0 0;
E_000002887d46f150 .event anyedge, v000002887d4a69d0_0;
S_000002887d528920 .scope module, "immed_gen" "Immed_Gen_unit" 14 27, 18 2 0, S_000002887d373c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002887d52b1f0 .param/l "add" 0 5 6, C4<0100000>;
P_000002887d52b228 .param/l "addi" 0 5 10, C4<1001000>;
P_000002887d52b260 .param/l "addu" 0 5 6, C4<0100001>;
P_000002887d52b298 .param/l "and_" 0 5 6, C4<0100100>;
P_000002887d52b2d0 .param/l "andi" 0 5 10, C4<1001100>;
P_000002887d52b308 .param/l "beq" 0 5 10, C4<1000100>;
P_000002887d52b340 .param/l "bne" 0 5 10, C4<1000101>;
P_000002887d52b378 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002887d52b3b0 .param/l "j" 0 5 12, C4<1000010>;
P_000002887d52b3e8 .param/l "jal" 0 5 12, C4<1000011>;
P_000002887d52b420 .param/l "jr" 0 5 8, C4<0001000>;
P_000002887d52b458 .param/l "lw" 0 5 10, C4<1100011>;
P_000002887d52b490 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002887d52b4c8 .param/l "or_" 0 5 6, C4<0100101>;
P_000002887d52b500 .param/l "ori" 0 5 10, C4<1001101>;
P_000002887d52b538 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002887d52b570 .param/l "sll" 0 5 7, C4<0000000>;
P_000002887d52b5a8 .param/l "slt" 0 5 8, C4<0101010>;
P_000002887d52b5e0 .param/l "slti" 0 5 10, C4<1101010>;
P_000002887d52b618 .param/l "srl" 0 5 7, C4<0000010>;
P_000002887d52b650 .param/l "sub" 0 5 6, C4<0100010>;
P_000002887d52b688 .param/l "subu" 0 5 6, C4<0100011>;
P_000002887d52b6c0 .param/l "sw" 0 5 10, C4<1101011>;
P_000002887d52b6f8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002887d52b730 .param/l "xori" 0 5 10, C4<1001110>;
v000002887d5292d0_0 .var "Immed", 31 0;
v000002887d529550_0 .net "Inst", 31 0, v000002887d52f2c0_0;  alias, 1 drivers
v000002887d52b030_0 .net "opcode", 6 0, v000002887d52d920_0;  alias, 1 drivers
E_000002887d46ea90 .event anyedge, v000002887d4a69d0_0, v000002887d513cc0_0;
S_000002887d528ab0 .scope module, "reg_file" "REG_FILE" 14 25, 19 2 0, S_000002887d373c90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_000002887d46edd0 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_000002887d584720 .functor BUFZ 32, L_000002887d53c110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002887d584950 .functor BUFZ 32, L_000002887d53adb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002887d52adb0_0 .net *"_ivl_0", 31 0, L_000002887d53c110;  1 drivers
v000002887d529230_0 .net *"_ivl_10", 6 0, L_000002887d53c1b0;  1 drivers
L_000002887d53cbd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002887d52ac70_0 .net *"_ivl_13", 1 0, L_000002887d53cbd8;  1 drivers
v000002887d529a50_0 .net *"_ivl_2", 6 0, L_000002887d53ad10;  1 drivers
L_000002887d53cb90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002887d52ad10_0 .net *"_ivl_5", 1 0, L_000002887d53cb90;  1 drivers
v000002887d52a310_0 .net *"_ivl_8", 31 0, L_000002887d53adb0;  1 drivers
v000002887d52ab30_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d52a9f0_0 .var/i "i", 31 0;
v000002887d52ae50_0 .net "rd_data1", 31 0, L_000002887d584720;  alias, 1 drivers
v000002887d5295f0_0 .net "rd_data2", 31 0, L_000002887d584950;  alias, 1 drivers
v000002887d529410_0 .net "rd_reg1", 4 0, v000002887d52ec80_0;  alias, 1 drivers
v000002887d52a1d0_0 .net "rd_reg2", 4 0, v000002887d52f540_0;  alias, 1 drivers
v000002887d529690 .array "reg_file", 0 31, 31 0;
v000002887d529f50_0 .net "reg_wr", 0 0, v000002887d5373f0_0;  alias, 1 drivers
v000002887d52a770_0 .net "rst", 0 0, v000002887d5390b0_0;  alias, 1 drivers
v000002887d529cd0_0 .net "wr_data", 31 0, v000002887d5377b0_0;  alias, 1 drivers
v000002887d52a3b0_0 .net "wr_reg", 4 0, v000002887d5389d0_0;  alias, 1 drivers
E_000002887d46ee10 .event posedge, v000002887d50f660_0, v000002887d50fca0_0;
L_000002887d53c110 .array/port v000002887d529690, L_000002887d53ad10;
L_000002887d53ad10 .concat [ 5 2 0 0], v000002887d52ec80_0, L_000002887d53cb90;
L_000002887d53adb0 .array/port v000002887d529690, L_000002887d53c1b0;
L_000002887d53c1b0 .concat [ 5 2 0 0], v000002887d52f540_0, L_000002887d53cbd8;
S_000002887d5282e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_000002887d528ab0;
 .timescale 0 0;
v000002887d529730_0 .var/i "i", 31 0;
S_000002887d528470 .scope module, "target_addr_mux" "MUX_8x1" 14 30, 11 3 0, S_000002887d373c90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002887d46ee50 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000002887d5294b0_0 .net "ina", 31 0, v000002887d511170_0;  alias, 1 drivers
v000002887d52a270_0 .net "inb", 31 0, v000002887d52ffe0_0;  alias, 1 drivers
v000002887d5297d0_0 .net "inc", 31 0, v000002887d5377b0_0;  alias, 1 drivers
v000002887d52a590_0 .net "ind", 31 0, L_000002887d584720;  alias, 1 drivers
v000002887d52a450_0 .net "ine", 31 0, v000002887d52ea00_0;  alias, 1 drivers
L_000002887d53cc20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002887d529870_0 .net "inf", 31 0, L_000002887d53cc20;  1 drivers
L_000002887d53cc68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002887d529ff0_0 .net "ing", 31 0, L_000002887d53cc68;  1 drivers
L_000002887d53ccb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002887d529d70_0 .net "inh", 31 0, L_000002887d53ccb0;  1 drivers
v000002887d52a8b0_0 .var "out", 31 0;
v000002887d52a090_0 .net "sel", 2 0, v000002887d513720_0;  alias, 1 drivers
E_000002887d46f110/0 .event anyedge, v000002887d513720_0, v000002887d50f700_0, v000002887d510630_0, v000002887d5109f0_0;
E_000002887d46f110/1 .event anyedge, v000002887d513680_0, v000002887d4a6ed0_0, v000002887d529870_0, v000002887d529ff0_0;
E_000002887d46f110/2 .event anyedge, v000002887d529d70_0;
E_000002887d46f110 .event/or E_000002887d46f110/0, E_000002887d46f110/1, E_000002887d46f110/2;
S_000002887d527ca0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 56, 20 1 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002887d531790 .param/l "add" 0 5 6, C4<0100000>;
P_000002887d5317c8 .param/l "addi" 0 5 10, C4<1001000>;
P_000002887d531800 .param/l "addu" 0 5 6, C4<0100001>;
P_000002887d531838 .param/l "and_" 0 5 6, C4<0100100>;
P_000002887d531870 .param/l "andi" 0 5 10, C4<1001100>;
P_000002887d5318a8 .param/l "beq" 0 5 10, C4<1000100>;
P_000002887d5318e0 .param/l "bne" 0 5 10, C4<1000101>;
P_000002887d531918 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002887d531950 .param/l "j" 0 5 12, C4<1000010>;
P_000002887d531988 .param/l "jal" 0 5 12, C4<1000011>;
P_000002887d5319c0 .param/l "jr" 0 5 8, C4<0001000>;
P_000002887d5319f8 .param/l "lw" 0 5 10, C4<1100011>;
P_000002887d531a30 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002887d531a68 .param/l "or_" 0 5 6, C4<0100101>;
P_000002887d531aa0 .param/l "ori" 0 5 10, C4<1001101>;
P_000002887d531ad8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002887d531b10 .param/l "sll" 0 5 7, C4<0000000>;
P_000002887d531b48 .param/l "slt" 0 5 8, C4<0101010>;
P_000002887d531b80 .param/l "slti" 0 5 10, C4<1101010>;
P_000002887d531bb8 .param/l "srl" 0 5 7, C4<0000010>;
P_000002887d531bf0 .param/l "sub" 0 5 6, C4<0100010>;
P_000002887d531c28 .param/l "subu" 0 5 6, C4<0100011>;
P_000002887d531c60 .param/l "sw" 0 5 10, C4<1101011>;
P_000002887d531c98 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002887d531cd0 .param/l "xori" 0 5 10, C4<1001110>;
v000002887d52f2c0_0 .var "ID_INST", 31 0;
v000002887d52ea00_0 .var "ID_PC", 31 0;
v000002887d52d920_0 .var "ID_opcode", 6 0;
v000002887d52e1e0_0 .var "ID_rd_ind", 4 0;
v000002887d52ec80_0 .var "ID_rs1_ind", 4 0;
v000002887d52f540_0 .var "ID_rs2_ind", 4 0;
v000002887d52f5e0_0 .net "IF_FLUSH", 0 0, L_000002887d53d178;  alias, 1 drivers
v000002887d52e820_0 .net "IF_INST", 31 0, L_000002887d584790;  alias, 1 drivers
v000002887d52f860_0 .net "IF_PC", 31 0, v000002887d52e5a0_0;  alias, 1 drivers
v000002887d52ebe0_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d52f900_0 .net "if_id_Write", 0 0, v000002887d5104f0_0;  alias, 1 drivers
v000002887d52e640_0 .net "rst", 0 0, v000002887d5390b0_0;  alias, 1 drivers
S_000002887d527e30 .scope module, "if_stage" "IF_stage" 3 51, 21 1 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pfc";
    .port_info 1 /INPUT 2 "pc_src";
    .port_info 2 /INOUT 32 "inst_mem_in";
    .port_info 3 /INPUT 1 "pc_write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 32 "inst";
    .port_info 6 /INPUT 1 "rst";
P_000002887d46ee90 .param/l "handler_addr" 0 21 2, C4<00000000000000000000000011111110>;
v000002887d52e460_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d52fea0_0 .net "inst", 31 0, L_000002887d584790;  alias, 1 drivers
v000002887d52dec0_0 .net "inst_mem_in", 31 0, v000002887d52e5a0_0;  alias, 1 drivers
v000002887d52f180_0 .net "pc_next", 31 0, L_000002887d53c070;  1 drivers
v000002887d52ff40_0 .net "pc_reg_in", 31 0, v000002887d52db00_0;  1 drivers
v000002887d52f220_0 .net "pc_src", 1 0, L_000002887d53b3f0;  alias, 1 drivers
v000002887d52df60_0 .net "pc_write", 0 0, v000002887d5146c0_0;  alias, 1 drivers
v000002887d5310c0_0 .net "pfc", 31 0, L_000002887d53a9f0;  alias, 1 drivers
v000002887d530c60_0 .net "rst", 0 0, v000002887d5390b0_0;  alias, 1 drivers
S_000002887d527fc0 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_000002887d527e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002887d46ef10 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_000002887d584790 .functor BUFZ 32, L_000002887d53aa90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002887d52e320_0 .net "Data_Out", 31 0, L_000002887d584790;  alias, 1 drivers
v000002887d52efa0 .array "InstMem", 0 1023, 31 0;
v000002887d52fcc0_0 .net *"_ivl_0", 31 0, L_000002887d53aa90;  1 drivers
v000002887d52dc40_0 .net *"_ivl_3", 9 0, L_000002887d53ac70;  1 drivers
v000002887d52da60_0 .net *"_ivl_4", 11 0, L_000002887d53bfd0;  1 drivers
L_000002887d53cb00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002887d52e0a0_0 .net *"_ivl_7", 1 0, L_000002887d53cb00;  1 drivers
v000002887d52dce0_0 .net "addr", 31 0, v000002887d52e5a0_0;  alias, 1 drivers
L_000002887d53aa90 .array/port v000002887d52efa0, L_000002887d53bfd0;
L_000002887d53ac70 .part v000002887d52e5a0_0, 0, 10;
L_000002887d53bfd0 .concat [ 10 2 0 0], L_000002887d53ac70, L_000002887d53cb00;
S_000002887d532b70 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_000002887d527e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_000002887d46ef50 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_000002887d53cb48 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002887d52e8c0_0 .net "Immed", 31 0, L_000002887d53cb48;  1 drivers
v000002887d52f360_0 .net "PC", 31 0, v000002887d52e5a0_0;  alias, 1 drivers
v000002887d52f9a0_0 .net "targ_addr", 31 0, L_000002887d53c070;  alias, 1 drivers
L_000002887d53c070 .arith/sum 32, v000002887d52e5a0_0, L_000002887d53cb48;
S_000002887d532210 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_000002887d527e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002887d46f050 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v000002887d52e960_0 .net "PC_Write", 0 0, v000002887d5146c0_0;  alias, 1 drivers
v000002887d52fd60_0 .net "addr_in", 31 0, v000002887d52db00_0;  alias, 1 drivers
v000002887d52e5a0_0 .var "addr_out", 31 0;
v000002887d52f040_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d52ed20_0 .net "rst", 0 0, v000002887d5390b0_0;  alias, 1 drivers
S_000002887d533020 .scope module, "pc_src_mux" "MUX_4x1" 21 16, 10 1 0, S_000002887d527e30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002887d46f190 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000002887d52eaa0_0 .net "ina", 31 0, L_000002887d53c070;  alias, 1 drivers
L_000002887d53cab8 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v000002887d52ee60_0 .net "inb", 31 0, L_000002887d53cab8;  1 drivers
v000002887d52fe00_0 .net "inc", 31 0, L_000002887d53a9f0;  alias, 1 drivers
v000002887d52e3c0_0 .net "ind", 31 0, v000002887d52e5a0_0;  alias, 1 drivers
v000002887d52db00_0 .var "out", 31 0;
v000002887d52f0e0_0 .net "sel", 1 0, L_000002887d53b3f0;  alias, 1 drivers
E_000002887d46f1d0/0 .event anyedge, v000002887d5267f0_0, v000002887d52f9a0_0, v000002887d52ee60_0, v000002887d52f720_0;
E_000002887d46f1d0/1 .event anyedge, v000002887d52f860_0;
E_000002887d46f1d0 .event/or E_000002887d46f1d0/0, E_000002887d46f1d0/1;
S_000002887d533b10 .scope module, "mem_stage" "MEM_stage" 3 93, 25 3 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /OUTPUT 32 "forwarded_data";
    .port_info 7 /INPUT 1 "clk";
v000002887d531660_0 .net "addr", 31 0, v000002887d50ea80_0;  alias, 1 drivers
v000002887d530e40_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d530080_0 .net "forwarded_data", 31 0, v000002887d52ffe0_0;  alias, 1 drivers
v000002887d530620_0 .net "mem_out", 31 0, L_000002887d5850c0;  alias, 1 drivers
v000002887d5312a0_0 .net "mem_read", 0 0, v000002887d50f200_0;  alias, 1 drivers
v000002887d530120_0 .net "mem_write", 0 0, v000002887d50ec60_0;  alias, 1 drivers
v000002887d5313e0_0 .net "reg_write", 0 0, v000002887d50ed00_0;  alias, 1 drivers
v000002887d531520_0 .net "wdata", 31 0, v000002887d50e440_0;  alias, 1 drivers
S_000002887d5337f0 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_000002887d533b10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_000002887d46eed0 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
L_000002887d5850c0 .functor BUFZ 32, L_000002887d5975f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002887d530a80_0 .net "Data_In", 31 0, v000002887d50e440_0;  alias, 1 drivers
v000002887d530300_0 .net "Data_Out", 31 0, L_000002887d5850c0;  alias, 1 drivers
v000002887d530ee0_0 .net "WR", 0 0, v000002887d50ec60_0;  alias, 1 drivers
v000002887d5315c0_0 .net *"_ivl_0", 31 0, L_000002887d5975f0;  1 drivers
v000002887d5306c0_0 .net "addr", 31 0, v000002887d50ea80_0;  alias, 1 drivers
v000002887d531020_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d5309e0 .array "data_mem", 0 1023, 31 0;
E_000002887d46f4d0 .event posedge, v000002887d50fca0_0;
L_000002887d5975f0 .array/port v000002887d5309e0, v000002887d50ea80_0;
S_000002887d5323a0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 24, 26 24 0, S_000002887d5337f0;
 .timescale 0 0;
v000002887d530760_0 .var/i "i", 31 0;
S_000002887d531d60 .scope module, "forward_mux" "MUX_2x1" 25 15, 27 1 0, S_000002887d533b10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000002887d530940_0 .net "ina", 31 0, v000002887d50ea80_0;  alias, 1 drivers
v000002887d530b20_0 .net "inb", 31 0, L_000002887d5850c0;  alias, 1 drivers
v000002887d52ffe0_0 .var "out", 31 0;
v000002887d531480_0 .net "sel", 0 0, v000002887d50f200_0;  alias, 1 drivers
E_000002887d46f590 .event anyedge, v000002887d50f200_0, v000002887d50ea80_0, v000002887d530300_0;
S_000002887d532530 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 100, 28 2 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_000002887d535d30 .param/l "add" 0 5 6, C4<0100000>;
P_000002887d535d68 .param/l "addi" 0 5 10, C4<1001000>;
P_000002887d535da0 .param/l "addu" 0 5 6, C4<0100001>;
P_000002887d535dd8 .param/l "and_" 0 5 6, C4<0100100>;
P_000002887d535e10 .param/l "andi" 0 5 10, C4<1001100>;
P_000002887d535e48 .param/l "beq" 0 5 10, C4<1000100>;
P_000002887d535e80 .param/l "bne" 0 5 10, C4<1000101>;
P_000002887d535eb8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000002887d535ef0 .param/l "j" 0 5 12, C4<1000010>;
P_000002887d535f28 .param/l "jal" 0 5 12, C4<1000011>;
P_000002887d535f60 .param/l "jr" 0 5 8, C4<0001000>;
P_000002887d535f98 .param/l "lw" 0 5 10, C4<1100011>;
P_000002887d535fd0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000002887d536008 .param/l "or_" 0 5 6, C4<0100101>;
P_000002887d536040 .param/l "ori" 0 5 10, C4<1001101>;
P_000002887d536078 .param/l "sgt" 0 5 8, C4<0101011>;
P_000002887d5360b0 .param/l "sll" 0 5 7, C4<0000000>;
P_000002887d5360e8 .param/l "slt" 0 5 8, C4<0101010>;
P_000002887d536120 .param/l "slti" 0 5 10, C4<1101010>;
P_000002887d536158 .param/l "srl" 0 5 7, C4<0000010>;
P_000002887d536190 .param/l "sub" 0 5 6, C4<0100010>;
P_000002887d5361c8 .param/l "subu" 0 5 6, C4<0100011>;
P_000002887d536200 .param/l "sw" 0 5 10, C4<1101011>;
P_000002887d536238 .param/l "xor_" 0 5 7, C4<0100110>;
P_000002887d536270 .param/l "xori" 0 5 10, C4<1001110>;
v000002887d530800_0 .net "MEM_ALU_OUT", 31 0, v000002887d50ea80_0;  alias, 1 drivers
v000002887d5308a0_0 .net "MEM_Data_mem_out", 31 0, L_000002887d5850c0;  alias, 1 drivers
v000002887d530bc0_0 .net "MEM_FLUSH", 0 0, L_000002887d5843a0;  alias, 1 drivers
v000002887d530d00_0 .net "MEM_INST", 31 0, v000002887d50e120_0;  alias, 1 drivers
v000002887d530440_0 .net "MEM_PC", 31 0, v000002887d50e1c0_0;  alias, 1 drivers
v000002887d530da0_0 .net "MEM_memread", 0 0, v000002887d50f200_0;  alias, 1 drivers
v000002887d530f80_0 .net "MEM_memwrite", 0 0, v000002887d50ec60_0;  alias, 1 drivers
v000002887d5301c0_0 .net "MEM_opcode", 6 0, v000002887d50e260_0;  alias, 1 drivers
v000002887d531160_0 .net "MEM_rd_ind", 4 0, v000002887d50e300_0;  alias, 1 drivers
v000002887d530580_0 .net "MEM_regwrite", 0 0, v000002887d50ed00_0;  alias, 1 drivers
v000002887d530260_0 .net "MEM_rs1_ind", 4 0, v000002887d50e3a0_0;  alias, 1 drivers
v000002887d531340_0 .net "MEM_rs2", 31 0, v000002887d50e440_0;  alias, 1 drivers
v000002887d531200_0 .net "MEM_rs2_ind", 4 0, v000002887d50eee0_0;  alias, 1 drivers
v000002887d5303a0_0 .var "WB_ALU_OUT", 31 0;
v000002887d5304e0_0 .var "WB_Data_mem_out", 31 0;
v000002887d5366d0_0 .var "WB_INST", 31 0;
v000002887d5369f0_0 .var "WB_PC", 31 0;
v000002887d537f30_0 .var "WB_memread", 0 0;
v000002887d536bd0_0 .var "WB_memwrite", 0 0;
v000002887d537670_0 .var "WB_opcode", 6 0;
v000002887d5389d0_0 .var "WB_rd_ind", 4 0;
v000002887d5373f0_0 .var "WB_regwrite", 0 0;
v000002887d5370d0_0 .var "WB_rs1_ind", 4 0;
v000002887d537710_0 .var "WB_rs2", 31 0;
v000002887d5381b0_0 .var "WB_rs2_ind", 4 0;
v000002887d537170_0 .net "clk", 0 0, L_000002887d4b0a50;  alias, 1 drivers
v000002887d537c10_0 .var "hlt", 0 0;
v000002887d537b70_0 .net "rst", 0 0, v000002887d5390b0_0;  alias, 1 drivers
E_000002887d46e5d0 .event negedge, v000002887d50fca0_0;
S_000002887d533980 .scope module, "wb_stage" "WB_stage" 3 105, 29 3 0, S_000002887d4c1260;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v000002887d538110_0 .net "alu_out", 31 0, v000002887d5303a0_0;  alias, 1 drivers
v000002887d537850_0 .net "mem_out", 31 0, v000002887d5304e0_0;  alias, 1 drivers
v000002887d5372b0_0 .net "mem_read", 0 0, v000002887d537f30_0;  alias, 1 drivers
v000002887d537e90_0 .net "wdata_to_reg_file", 31 0, v000002887d5377b0_0;  alias, 1 drivers
S_000002887d5331b0 .scope module, "wb_mux" "MUX_2x1" 29 13, 27 1 0, S_000002887d533980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000002887d537210_0 .net "ina", 31 0, v000002887d5303a0_0;  alias, 1 drivers
v000002887d536db0_0 .net "inb", 31 0, v000002887d5304e0_0;  alias, 1 drivers
v000002887d5377b0_0 .var "out", 31 0;
v000002887d538070_0 .net "sel", 0 0, v000002887d537f30_0;  alias, 1 drivers
E_000002887d46fd10 .event anyedge, v000002887d537f30_0, v000002887d5303a0_0, v000002887d5304e0_0;
    .scope S_000002887d3e0740;
T_0 ;
    %wait E_000002887d46e990;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002887d5149e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002887d513b80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v000002887d514300_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000002887d514300_0;
    %load/vec4 v000002887d5130e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002887d5149e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002887d512be0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v000002887d514080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v000002887d514080_0;
    %load/vec4 v000002887d5130e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002887d5149e0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002887d5149e0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.19;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002887d514a80_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000002887d514260_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002887d514a80_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v000002887d513b80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.25, 10;
    %load/vec4 v000002887d514300_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.24, 9;
    %load/vec4 v000002887d514300_0;
    %load/vec4 v000002887d5141c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002887d514a80_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v000002887d512be0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.29, 10;
    %load/vec4 v000002887d514080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v000002887d514080_0;
    %load/vec4 v000002887d5141c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002887d514a80_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002887d514a80_0, 0;
T_0.27 ;
T_0.23 ;
T_0.21 ;
T_0.11 ;
    %load/vec4 v000002887d513b80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.33, 10;
    %load/vec4 v000002887d514300_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v000002887d514300_0;
    %load/vec4 v000002887d5141c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002887d5132c0_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v000002887d512be0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.37, 10;
    %load/vec4 v000002887d514080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.36, 9;
    %load/vec4 v000002887d514080_0;
    %load/vec4 v000002887d5141c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002887d5132c0_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002887d5132c0_0, 0;
T_0.35 ;
T_0.31 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002887d3e0740;
T_1 ;
    %wait E_000002887d46e750;
    %load/vec4 v000002887d5137c0_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002887d513220_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.5, 10;
    %load/vec4 v000002887d513900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000002887d514940_0;
    %load/vec4 v000002887d513900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002887d513720_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002887d513b80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.9, 10;
    %load/vec4 v000002887d514300_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000002887d514940_0;
    %load/vec4 v000002887d514300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002887d513720_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000002887d512be0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.13, 10;
    %load/vec4 v000002887d514080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v000002887d514940_0;
    %load/vec4 v000002887d514080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002887d513720_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002887d513720_0, 0;
T_1.11 ;
T_1.7 ;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002887d5137c0_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d5137c0_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_1.16;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000002887d513720_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002887d513720_0, 0;
T_1.15 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002887d3e0740;
T_2 ;
    %wait E_000002887d46e910;
    %load/vec4 v000002887d513220_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %load/vec4 v000002887d513900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000002887d514940_0;
    %load/vec4 v000002887d513900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002887d514580_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002887d513b80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v000002887d514300_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v000002887d514940_0;
    %load/vec4 v000002887d514300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002887d514580_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000002887d512be0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.11, 10;
    %load/vec4 v000002887d514080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %load/vec4 v000002887d514940_0;
    %load/vec4 v000002887d514080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002887d514580_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002887d514580_0, 0;
T_2.9 ;
T_2.5 ;
T_2.1 ;
    %load/vec4 v000002887d513220_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.15, 10;
    %load/vec4 v000002887d513900_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v000002887d5143a0_0;
    %load/vec4 v000002887d513900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002887d5139a0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002887d513b80_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.19, 10;
    %load/vec4 v000002887d514300_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.18, 9;
    %load/vec4 v000002887d5143a0_0;
    %load/vec4 v000002887d514300_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002887d5139a0_0, 0;
    %jmp T_2.17;
T_2.16 ;
    %load/vec4 v000002887d512be0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.23, 10;
    %load/vec4 v000002887d514080_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.22, 9;
    %load/vec4 v000002887d5143a0_0;
    %load/vec4 v000002887d514080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002887d5139a0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002887d5139a0_0, 0;
T_2.21 ;
T_2.17 ;
T_2.13 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002887d533020;
T_3 ;
    %wait E_000002887d46f1d0;
    %load/vec4 v000002887d52f0e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000002887d52eaa0_0;
    %store/vec4 v000002887d52db00_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v000002887d52ee60_0;
    %store/vec4 v000002887d52db00_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000002887d52fe00_0;
    %store/vec4 v000002887d52db00_0, 0, 32;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000002887d52e3c0_0;
    %store/vec4 v000002887d52db00_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002887d532210;
T_4 ;
    %wait E_000002887d46ee10;
    %load/vec4 v000002887d52ed20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002887d52e5a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002887d52e960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002887d52fd60_0;
    %assign/vec4 v000002887d52e5a0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002887d527fc0;
T_5 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 537133055, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 2236459, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 2304043, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 4272171, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 4405291, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 6373419, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 6441003, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 254, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 255, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d52efa0, 0, 4;
    %end;
    .thread T_5;
    .scope S_000002887d527ca0;
T_6 ;
    %wait E_000002887d46e8d0;
    %load/vec4 v000002887d52e640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002887d52d920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002887d52ec80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002887d52f540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002887d52e1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002887d52f2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002887d52ea00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002887d52f900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002887d52f5e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v000002887d52e820_0;
    %assign/vec4 v000002887d52f2c0_0, 0;
    %load/vec4 v000002887d52f860_0;
    %assign/vec4 v000002887d52ea00_0, 0;
    %load/vec4 v000002887d52e820_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002887d52e820_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002887d52d920_0, 0;
    %load/vec4 v000002887d52e820_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002887d52f540_0, 0;
    %load/vec4 v000002887d52e820_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002887d52e1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002887d52e820_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_6.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002887d52e820_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_6.10;
    %jmp/0xz  T_6.8, 4;
    %load/vec4 v000002887d52e820_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002887d52ec80_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v000002887d52e820_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000002887d52ec80_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002887d52e820_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002887d52d920_0, 0;
    %load/vec4 v000002887d52e820_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000002887d52ec80_0, 0;
    %load/vec4 v000002887d52e820_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002887d52f540_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002887d52e820_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002887d52e1e0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v000002887d52e820_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002887d52e1e0_0, 0;
T_6.12 ;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002887d52d920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002887d52ec80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002887d52f540_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002887d52e1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002887d52f2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002887d52ea00_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002887d528ab0;
T_7 ;
    %wait E_000002887d46ee10;
    %load/vec4 v000002887d52a770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002887d52a9f0_0, 0, 32;
T_7.2 ;
    %load/vec4 v000002887d52a9f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002887d52a9f0_0;
    %store/vec4a v000002887d529690, 4, 0;
    %load/vec4 v000002887d52a9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002887d52a9f0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002887d52a3b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.6, 4;
    %load/vec4 v000002887d529f50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000002887d529cd0_0;
    %load/vec4 v000002887d52a3b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d529690, 0, 4;
T_7.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002887d529690, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002887d528ab0;
T_8 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_000002887d5282e0;
    %jmp t_0;
    .scope S_000002887d5282e0;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000002887d529730_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002887d529730_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v000002887d529730_0;
    %load/vec4a v000002887d529690, 4;
    %ix/getv/s 4, v000002887d529730_0;
    %load/vec4a v000002887d529690, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000002887d529730_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000002887d529730_0;
    %subi 1, 0, 32;
    %store/vec4 v000002887d529730_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .scope S_000002887d528ab0;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_000002887d528920;
T_9 ;
    %wait E_000002887d46ea90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002887d5292d0_0, 0, 32;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_9.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_9.2;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002887d529550_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002887d5292d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002887d52b030_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.3, 4;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_9.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_9.8;
    %jmp/1 T_9.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_9.7;
    %jmp/0xz  T_9.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002887d529550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002887d5292d0_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_9.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_9.11;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002887d529550_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002887d5292d0_0, 0;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_9.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_9.17;
    %jmp/1 T_9.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_9.16;
    %jmp/1 T_9.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_9.15;
    %jmp/1 T_9.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002887d52b030_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.14;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v000002887d529550_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002887d529550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002887d5292d0_0, 0;
T_9.12 ;
T_9.10 ;
T_9.6 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002887d528470;
T_10 ;
    %wait E_000002887d46f110;
    %load/vec4 v000002887d52a090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v000002887d5294b0_0;
    %store/vec4 v000002887d52a8b0_0, 0, 32;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v000002887d52a270_0;
    %store/vec4 v000002887d52a8b0_0, 0, 32;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v000002887d5297d0_0;
    %store/vec4 v000002887d52a8b0_0, 0, 32;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v000002887d52a590_0;
    %store/vec4 v000002887d52a8b0_0, 0, 32;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v000002887d52a450_0;
    %store/vec4 v000002887d52a8b0_0, 0, 32;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v000002887d529870_0;
    %store/vec4 v000002887d52a8b0_0, 0, 32;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v000002887d529ff0_0;
    %store/vec4 v000002887d52a8b0_0, 0, 32;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v000002887d529d70_0;
    %store/vec4 v000002887d52a8b0_0, 0, 32;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002887d528150;
T_11 ;
    %wait E_000002887d46eb50;
    %load/vec4 v000002887d525f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000002887d526ed0_0;
    %store/vec4 v000002887d527470_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000002887d525e90_0;
    %store/vec4 v000002887d527470_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000002887d526430_0;
    %store/vec4 v000002887d527470_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v000002887d527150_0;
    %store/vec4 v000002887d527470_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002887d528600;
T_12 ;
    %wait E_000002887d46ea50;
    %load/vec4 v000002887d526750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v000002887d525b70_0;
    %store/vec4 v000002887d5264d0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v000002887d5257b0_0;
    %store/vec4 v000002887d5264d0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v000002887d525fd0_0;
    %store/vec4 v000002887d5264d0_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v000002887d525a30_0;
    %store/vec4 v000002887d5264d0_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002887d528790;
T_13 ;
    %wait E_000002887d46f150;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000002887d526890_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d526110_0, 0;
    %assign/vec4 v000002887d52a130_0, 0;
    %load/vec4 v000002887d526930_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_13.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v000002887d526930_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_13.5;
    %jmp/1 T_13.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v000002887d526930_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_13.4;
    %jmp/1 T_13.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v000002887d526930_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_13.3;
    %flag_get/vec4 4;
    %jmp/1 T_13.2, 4;
    %load/vec4 v000002887d526930_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_13.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002887d52a130_0, 0;
T_13.0 ;
    %load/vec4 v000002887d526930_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002887d526110_0, 0;
T_13.6 ;
    %load/vec4 v000002887d526930_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_13.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002887d526890_0, 0;
T_13.8 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002887d38deb0;
T_14 ;
    %wait E_000002887d46f550;
    %load/vec4 v000002887d513040_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_14.4, 11;
    %load/vec4 v000002887d526c50_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_14.6, 4;
    %flag_mov 11, 4;
    %load/vec4 v000002887d526c50_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 11;
T_14.6;
    %flag_get/vec4 4;
    %jmp/1 T_14.5, 4;
    %load/vec4 v000002887d526c50_0;
    %pushi/vec4 8, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.5;
    %and;
T_14.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.3, 10;
    %load/vec4 v000002887d5135e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v000002887d5258f0_0;
    %load/vec4 v000002887d5135e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_14.7, 4;
    %load/vec4 v000002887d526570_0;
    %load/vec4 v000002887d5135e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_14.7;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002887d5146c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002887d5104f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002887d514800_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002887d5146c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002887d5104f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002887d514800_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002887d3e08d0;
T_15 ;
    %wait E_000002887d46e8d0;
    %load/vec4 v000002887d514620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v000002887d513360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d513fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d513ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d512dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d512d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d513860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d513c20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d513f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d513a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d5134a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d5144e0_0, 0;
    %assign/vec4 v000002887d512fa0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002887d512f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002887d513e00_0;
    %assign/vec4 v000002887d512fa0_0, 0;
    %load/vec4 v000002887d513540_0;
    %assign/vec4 v000002887d5144e0_0, 0;
    %load/vec4 v000002887d514760_0;
    %assign/vec4 v000002887d5134a0_0, 0;
    %load/vec4 v000002887d5148a0_0;
    %assign/vec4 v000002887d513a40_0, 0;
    %load/vec4 v000002887d513400_0;
    %assign/vec4 v000002887d513f40_0, 0;
    %load/vec4 v000002887d513cc0_0;
    %assign/vec4 v000002887d513c20_0, 0;
    %load/vec4 v000002887d513d60_0;
    %assign/vec4 v000002887d513860_0, 0;
    %load/vec4 v000002887d513680_0;
    %assign/vec4 v000002887d512d20_0, 0;
    %load/vec4 v000002887d514120_0;
    %assign/vec4 v000002887d512dc0_0, 0;
    %load/vec4 v000002887d513ea0_0;
    %assign/vec4 v000002887d513ae0_0, 0;
    %load/vec4 v000002887d512c80_0;
    %assign/vec4 v000002887d513fe0_0, 0;
    %load/vec4 v000002887d512e60_0;
    %assign/vec4 v000002887d513360_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v000002887d513360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d513fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d513ae0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d512dc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d512d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d513860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d513c20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d513f40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d513a40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d5134a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d5144e0_0, 0;
    %assign/vec4 v000002887d512fa0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002887d3bbac0;
T_16 ;
    %wait E_000002887d46f310;
    %load/vec4 v000002887d510f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v000002887d511d50_0;
    %store/vec4 v000002887d510b30_0, 0, 32;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v000002887d510630_0;
    %store/vec4 v000002887d510b30_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v000002887d5109f0_0;
    %store/vec4 v000002887d510b30_0, 0, 32;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v000002887d511710_0;
    %store/vec4 v000002887d510b30_0, 0, 32;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002887d38a380;
T_17 ;
    %wait E_000002887d46f250;
    %load/vec4 v000002887d5108b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %load/vec4 v000002887d511670_0;
    %store/vec4 v000002887d510450_0, 0, 32;
    %jmp T_17.8;
T_17.1 ;
    %load/vec4 v000002887d511210_0;
    %store/vec4 v000002887d510450_0, 0, 32;
    %jmp T_17.8;
T_17.2 ;
    %load/vec4 v000002887d5117b0_0;
    %store/vec4 v000002887d510450_0, 0, 32;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v000002887d510d10_0;
    %store/vec4 v000002887d510450_0, 0, 32;
    %jmp T_17.8;
T_17.4 ;
    %load/vec4 v000002887d5106d0_0;
    %store/vec4 v000002887d510450_0, 0, 32;
    %jmp T_17.8;
T_17.5 ;
    %load/vec4 v000002887d5113f0_0;
    %store/vec4 v000002887d510450_0, 0, 32;
    %jmp T_17.8;
T_17.6 ;
    %load/vec4 v000002887d511b70_0;
    %store/vec4 v000002887d510450_0, 0, 32;
    %jmp T_17.8;
T_17.7 ;
    %load/vec4 v000002887d510e50_0;
    %store/vec4 v000002887d510450_0, 0, 32;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000002887d3bdfd0;
T_18 ;
    %wait E_000002887d46eb10;
    %load/vec4 v000002887d50ef80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %jmp T_18.10;
T_18.0 ;
    %load/vec4 v000002887d50ee40_0;
    %pad/u 33;
    %load/vec4 v000002887d50f0c0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000002887d511170_0, 0, 32;
    %store/vec4 v000002887d50f160_0, 0, 1;
    %jmp T_18.10;
T_18.1 ;
    %load/vec4 v000002887d50ee40_0;
    %pad/u 33;
    %load/vec4 v000002887d50f0c0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000002887d511170_0, 0, 32;
    %store/vec4 v000002887d50f160_0, 0, 1;
    %jmp T_18.10;
T_18.2 ;
    %load/vec4 v000002887d50ee40_0;
    %pad/u 33;
    %load/vec4 v000002887d50f0c0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v000002887d511170_0, 0, 32;
    %store/vec4 v000002887d50f160_0, 0, 1;
    %jmp T_18.10;
T_18.3 ;
    %load/vec4 v000002887d50ee40_0;
    %pad/u 33;
    %load/vec4 v000002887d50f0c0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v000002887d511170_0, 0, 32;
    %store/vec4 v000002887d50f160_0, 0, 1;
    %jmp T_18.10;
T_18.4 ;
    %load/vec4 v000002887d50ee40_0;
    %pad/u 33;
    %load/vec4 v000002887d50f0c0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v000002887d511170_0, 0, 32;
    %store/vec4 v000002887d50f160_0, 0, 1;
    %jmp T_18.10;
T_18.5 ;
    %load/vec4 v000002887d50ee40_0;
    %pad/u 33;
    %load/vec4 v000002887d50f0c0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v000002887d511170_0, 0, 32;
    %store/vec4 v000002887d50f160_0, 0, 1;
    %jmp T_18.10;
T_18.6 ;
    %load/vec4 v000002887d50f0c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.12, 8;
T_18.11 ; End of true expr.
    %load/vec4 v000002887d50f160_0;
    %load/vec4 v000002887d50f0c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002887d50ee40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002887d50f0c0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002887d50f0c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_18.12, 8;
 ; End of false expr.
    %blend;
T_18.12;
    %store/vec4 v000002887d50f160_0, 0, 1;
    %load/vec4 v000002887d50ee40_0;
    %ix/getv 4, v000002887d50f0c0_0;
    %shiftl 4;
    %store/vec4 v000002887d511170_0, 0, 32;
    %jmp T_18.10;
T_18.7 ;
    %load/vec4 v000002887d50f0c0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_18.14, 8;
T_18.13 ; End of true expr.
    %load/vec4 v000002887d50f160_0;
    %load/vec4 v000002887d50f0c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002887d50ee40_0;
    %load/vec4 v000002887d50f0c0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002887d50f0c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_18.14, 8;
 ; End of false expr.
    %blend;
T_18.14;
    %store/vec4 v000002887d50f160_0, 0, 1;
    %load/vec4 v000002887d50ee40_0;
    %ix/getv 4, v000002887d50f0c0_0;
    %shiftr 4;
    %store/vec4 v000002887d511170_0, 0, 32;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002887d50f160_0, 0, 1;
    %load/vec4 v000002887d50ee40_0;
    %load/vec4 v000002887d50f0c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_18.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.16, 8;
T_18.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.16, 8;
 ; End of false expr.
    %blend;
T_18.16;
    %store/vec4 v000002887d511170_0, 0, 32;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002887d50f160_0, 0, 1;
    %load/vec4 v000002887d50f0c0_0;
    %load/vec4 v000002887d50ee40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_18.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_18.18, 8;
T_18.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_18.18, 8;
 ; End of false expr.
    %blend;
T_18.18;
    %store/vec4 v000002887d511170_0, 0, 32;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000002887d3bb930;
T_19 ;
    %wait E_000002887d46ef90;
    %load/vec4 v000002887d510db0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 7;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 7;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_19.23, 6;
    %jmp T_19.24;
T_19.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.11 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.12 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.13 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.14 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.16 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.17 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.18 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.19 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.20 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.21 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.22 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.23 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002887d510810_0, 0;
    %jmp T_19.24;
T_19.24 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002887d38a510;
T_20 ;
    %wait E_000002887d46f450;
    %load/vec4 v000002887d510950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v000002887d510ef0_0;
    %store/vec4 v000002887d511e90_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v000002887d511030_0;
    %store/vec4 v000002887d511e90_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v000002887d510090_0;
    %store/vec4 v000002887d511e90_0, 0, 32;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v000002887d5110d0_0;
    %store/vec4 v000002887d511e90_0, 0, 32;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_000002887d3dbfb0;
T_21 ;
    %wait E_000002887d46e8d0;
    %load/vec4 v000002887d50f2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v000002887d50ed00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d50ec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d50f200_0, 0;
    %split/vec4 7;
    %assign/vec4 v000002887d50e260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d50e300_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d50eee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d50e3a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d50e440_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d50e120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d50e1c0_0, 0;
    %assign/vec4 v000002887d50ea80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002887d50f3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v000002887d50f700_0;
    %assign/vec4 v000002887d50ea80_0, 0;
    %load/vec4 v000002887d50ff20_0;
    %assign/vec4 v000002887d50e440_0, 0;
    %load/vec4 v000002887d50e080_0;
    %assign/vec4 v000002887d50e3a0_0, 0;
    %load/vec4 v000002887d50e9e0_0;
    %assign/vec4 v000002887d50eee0_0, 0;
    %load/vec4 v000002887d50fa20_0;
    %assign/vec4 v000002887d50e300_0, 0;
    %load/vec4 v000002887d50fde0_0;
    %assign/vec4 v000002887d50e260_0, 0;
    %load/vec4 v000002887d50e940_0;
    %assign/vec4 v000002887d50f200_0, 0;
    %load/vec4 v000002887d50fd40_0;
    %assign/vec4 v000002887d50ec60_0, 0;
    %load/vec4 v000002887d50fe80_0;
    %assign/vec4 v000002887d50ed00_0, 0;
    %load/vec4 v000002887d50f7a0_0;
    %assign/vec4 v000002887d50e1c0_0, 0;
    %load/vec4 v000002887d50fb60_0;
    %assign/vec4 v000002887d50e120_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v000002887d50ed00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d50ec60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d50f200_0, 0;
    %split/vec4 7;
    %assign/vec4 v000002887d50e260_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d50e300_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d50eee0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d50e3a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d50e440_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d50e120_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d50e1c0_0, 0;
    %assign/vec4 v000002887d50ea80_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002887d5337f0;
T_22 ;
    %wait E_000002887d46f4d0;
    %load/vec4 v000002887d530ee0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v000002887d530a80_0;
    %ix/getv 4, v000002887d5306c0_0;
    %store/vec4a v000002887d5309e0, 4, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000002887d5337f0;
T_23 ;
    %delay 20004, 0;
    %vpi_call 26 23 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_000002887d5323a0;
    %jmp t_2;
    .scope S_000002887d5323a0;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000002887d530760_0, 0, 32;
T_23.0 ;
    %load/vec4 v000002887d530760_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_23.1, 5;
    %ix/getv/s 4, v000002887d530760_0;
    %load/vec4a v000002887d5309e0, 4;
    %vpi_call 26 25 "$display", "addr = %d , Mem[addr] = %d", v000002887d530760_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002887d530760_0;
    %subi 1, 0, 32;
    %store/vec4 v000002887d530760_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .scope S_000002887d5337f0;
t_2 %join;
    %end;
    .thread T_23;
    .scope S_000002887d531d60;
T_24 ;
    %wait E_000002887d46f590;
    %load/vec4 v000002887d531480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v000002887d530940_0;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v000002887d530b20_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v000002887d52ffe0_0, 0, 32;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_000002887d532530;
T_25 ;
    %wait E_000002887d46e8d0;
    %load/vec4 v000002887d537b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000002887d537c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d5373f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d536bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d537f30_0, 0;
    %split/vec4 7;
    %assign/vec4 v000002887d537670_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d5389d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d5381b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d5370d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d5304e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d537710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d5366d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d5369f0_0, 0;
    %assign/vec4 v000002887d5303a0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000002887d530bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v000002887d530800_0;
    %assign/vec4 v000002887d5303a0_0, 0;
    %load/vec4 v000002887d531340_0;
    %assign/vec4 v000002887d537710_0, 0;
    %load/vec4 v000002887d5308a0_0;
    %assign/vec4 v000002887d5304e0_0, 0;
    %load/vec4 v000002887d530260_0;
    %assign/vec4 v000002887d5370d0_0, 0;
    %load/vec4 v000002887d531200_0;
    %assign/vec4 v000002887d5381b0_0, 0;
    %load/vec4 v000002887d531160_0;
    %assign/vec4 v000002887d5389d0_0, 0;
    %load/vec4 v000002887d5301c0_0;
    %assign/vec4 v000002887d537670_0, 0;
    %load/vec4 v000002887d530da0_0;
    %assign/vec4 v000002887d537f30_0, 0;
    %load/vec4 v000002887d530f80_0;
    %assign/vec4 v000002887d536bd0_0, 0;
    %load/vec4 v000002887d530580_0;
    %assign/vec4 v000002887d5373f0_0, 0;
    %load/vec4 v000002887d530440_0;
    %assign/vec4 v000002887d5369f0_0, 0;
    %load/vec4 v000002887d530d00_0;
    %assign/vec4 v000002887d5366d0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000002887d537c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d5373f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d536bd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002887d537f30_0, 0;
    %split/vec4 7;
    %assign/vec4 v000002887d537670_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d5389d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d5381b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002887d5370d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d5304e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d537710_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d5366d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002887d5369f0_0, 0;
    %assign/vec4 v000002887d5303a0_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000002887d532530;
T_26 ;
    %wait E_000002887d46e5d0;
    %load/vec4 v000002887d5301c0_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %assign/vec4 v000002887d537c10_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_000002887d5331b0;
T_27 ;
    %wait E_000002887d46fd10;
    %load/vec4 v000002887d538070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v000002887d537210_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v000002887d536db0_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v000002887d5377b0_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000002887d4c1260;
T_28 ;
    %wait E_000002887d46e8d0;
    %load/vec4 v000002887d538f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002887d53a190_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v000002887d53a190_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002887d53a190_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_000002887d4a3a10;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002887d5390b0_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_000002887d4a3a10;
T_30 ;
    %delay 1, 0;
    %load/vec4 v000002887d538cf0_0;
    %inv;
    %assign/vec4 v000002887d538cf0_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_000002887d4a3a10;
T_31 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002887d538cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002887d5390b0_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002887d5390b0_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %load/vec4 v000002887d538e30_0;
    %addi 1, 0, 32;
    %vpi_call 2 54 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    ".\PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./StallDetectionUnit.v";
    "./comparator.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MUX_2x1.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
